<stg><name>solveNextPatchPair</name>


<trans_list>

<trans id="2516" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="4" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="5" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln555" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln555" val="0"/>
<literal name="nPatchesAtOriginal" val="33"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="5" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln555" val="0"/>
<literal name="nPatchesAtOriginal" val="34"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="5" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln555" val="0"/>
<literal name="nPatchesAtOriginal" val="!34"/>
<literal name="nPatchesAtOriginal" val="!33"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="9" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="13" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="17" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="23" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="icmp_ln555" val="0"/>
<literal name="call" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="35" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="39" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="46" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="48" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln647" val="0"/>
<literal name="and_ln647_1" val="1"/>
<literal name="or_ln648" val="1"/>
<literal name="and_ln650" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="50" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="52" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %z_top_max_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_max_read

]]></Node>
<StgValue><ssdm name="z_top_max_read_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="25" op_72_bw="26" op_73_bw="64" op_74_bw="64" op_75_bw="1" op_76_bw="1">
<![CDATA[
:393 %ppl_assign3 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %apexZ0_read, i64 %z_top_max_read_1, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_238, i1 %NPpatches_parameters_339, i1 %NPpatches_parameters_137

]]></Node>
<StgValue><ssdm name="ppl_assign3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="25" op_72_bw="26" op_73_bw="64" op_74_bw="64" op_75_bw="1" op_76_bw="1">
<![CDATA[
:393 %ppl_assign3 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %apexZ0_read, i64 %z_top_max_read_1, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_238, i1 %NPpatches_parameters_339, i1 %NPpatches_parameters_137

]]></Node>
<StgValue><ssdm name="ppl_assign3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %patches_superpoints_0_addr_1 = getelementptr i64 %patches_superpoints_0, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_superpoints_1_addr = getelementptr i64 %patches_superpoints_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_superpoints_1_addr_1 = getelementptr i64 %patches_superpoints_1, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %patches_superpoints_2_addr = getelementptr i64 %patches_superpoints_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %patches_superpoints_2_addr_1 = getelementptr i64 %patches_superpoints_2, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %patches_superpoints_3_addr = getelementptr i64 %patches_superpoints_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_superpoints_3_addr_1 = getelementptr i64 %patches_superpoints_3, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %patches_superpoints_4_addr = getelementptr i64 %patches_superpoints_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %patches_superpoints_4_addr_1 = getelementptr i64 %patches_superpoints_4, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %patches_superpoints_5_addr = getelementptr i64 %patches_superpoints_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %patches_superpoints_5_addr_1 = getelementptr i64 %patches_superpoints_5, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %patches_superpoints_6_addr = getelementptr i64 %patches_superpoints_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %patches_superpoints_6_addr_1 = getelementptr i64 %patches_superpoints_6, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %patches_superpoints_7_addr = getelementptr i64 %patches_superpoints_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %patches_superpoints_7_addr_1 = getelementptr i64 %patches_superpoints_7, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_superpoints_8_addr = getelementptr i64 %patches_superpoints_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %patches_superpoints_8_addr_1 = getelementptr i64 %patches_superpoints_8, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %patches_superpoints_9_addr = getelementptr i64 %patches_superpoints_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %patches_superpoints_9_addr_1 = getelementptr i64 %patches_superpoints_9, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %patches_superpoints_10_addr = getelementptr i64 %patches_superpoints_10, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %patches_superpoints_10_addr_1 = getelementptr i64 %patches_superpoints_10, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %patches_superpoints_11_addr = getelementptr i64 %patches_superpoints_11, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %patches_superpoints_11_addr_1 = getelementptr i64 %patches_superpoints_11, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %patches_superpoints_12_addr = getelementptr i64 %patches_superpoints_12, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %patches_superpoints_12_addr_1 = getelementptr i64 %patches_superpoints_12, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %patches_superpoints_13_addr = getelementptr i64 %patches_superpoints_13, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %patches_superpoints_13_addr_1 = getelementptr i64 %patches_superpoints_13, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %patches_superpoints_14_addr = getelementptr i64 %patches_superpoints_14, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %patches_superpoints_14_addr_1 = getelementptr i64 %patches_superpoints_14, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %patches_superpoints_15_addr_1 = getelementptr i64 %patches_superpoints_15, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %patches_superpoints_16_addr = getelementptr i64 %patches_superpoints_16, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %patches_superpoints_16_addr_1 = getelementptr i64 %patches_superpoints_16, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %patches_superpoints_17_addr = getelementptr i64 %patches_superpoints_17, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %patches_superpoints_17_addr_1 = getelementptr i64 %patches_superpoints_17, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %patches_superpoints_18_addr = getelementptr i64 %patches_superpoints_18, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %patches_superpoints_18_addr_1 = getelementptr i64 %patches_superpoints_18, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %patches_superpoints_19_addr = getelementptr i64 %patches_superpoints_19, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %patches_superpoints_19_addr_1 = getelementptr i64 %patches_superpoints_19, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %patches_superpoints_20_addr = getelementptr i64 %patches_superpoints_20, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %patches_superpoints_20_addr_1 = getelementptr i64 %patches_superpoints_20, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %patches_superpoints_21_addr = getelementptr i64 %patches_superpoints_21, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %patches_superpoints_21_addr_1 = getelementptr i64 %patches_superpoints_21, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %patches_superpoints_22_addr = getelementptr i64 %patches_superpoints_22, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %patches_superpoints_22_addr_1 = getelementptr i64 %patches_superpoints_22, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %patches_superpoints_23_addr = getelementptr i64 %patches_superpoints_23, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %patches_superpoints_23_addr_1 = getelementptr i64 %patches_superpoints_23, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %patches_superpoints_24_addr = getelementptr i64 %patches_superpoints_24, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %patches_superpoints_24_addr_1 = getelementptr i64 %patches_superpoints_24, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %patches_superpoints_25_addr = getelementptr i64 %patches_superpoints_25, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %patches_superpoints_25_addr_1 = getelementptr i64 %patches_superpoints_25, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %patches_superpoints_26_addr = getelementptr i64 %patches_superpoints_26, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %patches_superpoints_26_addr_1 = getelementptr i64 %patches_superpoints_26, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %patches_superpoints_27_addr = getelementptr i64 %patches_superpoints_27, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %patches_superpoints_27_addr_1 = getelementptr i64 %patches_superpoints_27, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %patches_superpoints_28_addr = getelementptr i64 %patches_superpoints_28, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %patches_superpoints_28_addr_1 = getelementptr i64 %patches_superpoints_28, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %patches_superpoints_29_addr = getelementptr i64 %patches_superpoints_29, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %patches_superpoints_29_addr_1 = getelementptr i64 %patches_superpoints_29, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %patches_superpoints_30_addr_1 = getelementptr i64 %patches_superpoints_30, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %patches_superpoints_31_addr_1 = getelementptr i64 %patches_superpoints_31, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %patches_parameters_0_addr = getelementptr i64 %patches_parameters_0, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %patches_parameters_0_addr_1 = getelementptr i64 %patches_parameters_0, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %patches_parameters_0_addr_2 = getelementptr i64 %patches_parameters_0, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %patches_parameters_0_addr_3 = getelementptr i64 %patches_parameters_0, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %patches_parameters_0_addr_4 = getelementptr i64 %patches_parameters_0, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_4"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %patches_parameters_0_addr_5 = getelementptr i64 %patches_parameters_0, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_5"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %patches_parameters_0_addr_6 = getelementptr i64 %patches_parameters_0, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_6"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %patches_parameters_0_addr_7 = getelementptr i64 %patches_parameters_0, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %patches_parameters_1_addr_1 = getelementptr i64 %patches_parameters_1, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %patches_parameters_1_addr_2 = getelementptr i64 %patches_parameters_1, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %patches_parameters_1_addr_3 = getelementptr i64 %patches_parameters_1, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %patches_parameters_1_addr_4 = getelementptr i64 %patches_parameters_1, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %patches_parameters_1_addr_5 = getelementptr i64 %patches_parameters_1, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_5"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %patches_parameters_1_addr_6 = getelementptr i64 %patches_parameters_1, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_6"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %patches_parameters_1_addr_7 = getelementptr i64 %patches_parameters_1, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %patches_parameters_2_addr_1 = getelementptr i64 %patches_parameters_2, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %patches_parameters_2_addr_2 = getelementptr i64 %patches_parameters_2, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %patches_parameters_2_addr_3 = getelementptr i64 %patches_parameters_2, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %patches_parameters_2_addr_4 = getelementptr i64 %patches_parameters_2, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %patches_parameters_2_addr_5 = getelementptr i64 %patches_parameters_2, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_5"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %patches_parameters_2_addr_6 = getelementptr i64 %patches_parameters_2, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_6"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %patches_parameters_2_addr_7 = getelementptr i64 %patches_parameters_2, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_7"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %patches_parameters_3_addr_1 = getelementptr i64 %patches_parameters_3, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96 %patches_parameters_3_addr_2 = getelementptr i64 %patches_parameters_3, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %patches_parameters_3_addr_3 = getelementptr i64 %patches_parameters_3, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %patches_parameters_3_addr_4 = getelementptr i64 %patches_parameters_3, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %patches_parameters_3_addr_5 = getelementptr i64 %patches_parameters_3, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %patches_parameters_3_addr_6 = getelementptr i64 %patches_parameters_3, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %patches_parameters_3_addr_7 = getelementptr i64 %patches_parameters_3, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102 %patches_parameters_4_addr = getelementptr i64 %patches_parameters_4, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %patches_parameters_4_addr_1 = getelementptr i64 %patches_parameters_4, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %patches_parameters_4_addr_2 = getelementptr i64 %patches_parameters_4, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %patches_parameters_4_addr_3 = getelementptr i64 %patches_parameters_4, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %patches_parameters_4_addr_4 = getelementptr i64 %patches_parameters_4, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %patches_parameters_4_addr_5 = getelementptr i64 %patches_parameters_4, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %patches_parameters_4_addr_6 = getelementptr i64 %patches_parameters_4, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_6"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %patches_parameters_4_addr_7 = getelementptr i64 %patches_parameters_4, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_7"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %patches_parameters_5_addr = getelementptr i64 %patches_parameters_5, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %patches_parameters_5_addr_1 = getelementptr i64 %patches_parameters_5, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %patches_parameters_5_addr_2 = getelementptr i64 %patches_parameters_5, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %patches_parameters_5_addr_3 = getelementptr i64 %patches_parameters_5, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114 %patches_parameters_5_addr_4 = getelementptr i64 %patches_parameters_5, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_4"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %patches_parameters_5_addr_5 = getelementptr i64 %patches_parameters_5, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %patches_parameters_5_addr_6 = getelementptr i64 %patches_parameters_5, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %patches_parameters_5_addr_7 = getelementptr i64 %patches_parameters_5, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_7"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %patches_parameters_6_addr = getelementptr i64 %patches_parameters_6, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %patches_parameters_6_addr_1 = getelementptr i64 %patches_parameters_6, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120 %patches_parameters_6_addr_2 = getelementptr i64 %patches_parameters_6, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %patches_parameters_6_addr_3 = getelementptr i64 %patches_parameters_6, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %patches_parameters_6_addr_4 = getelementptr i64 %patches_parameters_6, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_4"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %patches_parameters_6_addr_5 = getelementptr i64 %patches_parameters_6, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_5"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %patches_parameters_6_addr_6 = getelementptr i64 %patches_parameters_6, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_6"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %patches_parameters_6_addr_7 = getelementptr i64 %patches_parameters_6, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_7"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %patches_parameters_7_addr = getelementptr i64 %patches_parameters_7, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %patches_parameters_7_addr_1 = getelementptr i64 %patches_parameters_7, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128 %patches_parameters_7_addr_2 = getelementptr i64 %patches_parameters_7, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %patches_parameters_7_addr_3 = getelementptr i64 %patches_parameters_7, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %patches_parameters_7_addr_4 = getelementptr i64 %patches_parameters_7, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %patches_parameters_7_addr_5 = getelementptr i64 %patches_parameters_7, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132 %patches_parameters_7_addr_6 = getelementptr i64 %patches_parameters_7, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_6"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %patches_parameters_7_addr_7 = getelementptr i64 %patches_parameters_7, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_7"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134 %patches_parameters_8_addr = getelementptr i64 %patches_parameters_8, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %patches_parameters_8_addr_1 = getelementptr i64 %patches_parameters_8, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %patches_parameters_8_addr_2 = getelementptr i64 %patches_parameters_8, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %patches_parameters_8_addr_3 = getelementptr i64 %patches_parameters_8, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138 %patches_parameters_8_addr_4 = getelementptr i64 %patches_parameters_8, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %patches_parameters_8_addr_5 = getelementptr i64 %patches_parameters_8, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_5"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140 %patches_parameters_8_addr_6 = getelementptr i64 %patches_parameters_8, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_6"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %patches_parameters_8_addr_7 = getelementptr i64 %patches_parameters_8, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142 %patches_parameters_9_addr = getelementptr i64 %patches_parameters_9, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %patches_parameters_9_addr_1 = getelementptr i64 %patches_parameters_9, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144 %patches_parameters_9_addr_2 = getelementptr i64 %patches_parameters_9, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %patches_parameters_9_addr_3 = getelementptr i64 %patches_parameters_9, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146 %patches_parameters_9_addr_4 = getelementptr i64 %patches_parameters_9, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %patches_parameters_9_addr_5 = getelementptr i64 %patches_parameters_9, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_5"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148 %patches_parameters_9_addr_6 = getelementptr i64 %patches_parameters_9, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_6"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %patches_parameters_9_addr_7 = getelementptr i64 %patches_parameters_9, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150 %patches_parameters_10_addr = getelementptr i64 %patches_parameters_10, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %patches_parameters_10_addr_1 = getelementptr i64 %patches_parameters_10, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %patches_parameters_10_addr_2 = getelementptr i64 %patches_parameters_10, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %patches_parameters_10_addr_3 = getelementptr i64 %patches_parameters_10, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154 %patches_parameters_10_addr_4 = getelementptr i64 %patches_parameters_10, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %patches_parameters_10_addr_5 = getelementptr i64 %patches_parameters_10, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_5"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156 %patches_parameters_10_addr_6 = getelementptr i64 %patches_parameters_10, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_6"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %patches_parameters_10_addr_7 = getelementptr i64 %patches_parameters_10, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158 %patches_parameters_11_addr = getelementptr i64 %patches_parameters_11, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %patches_parameters_11_addr_1 = getelementptr i64 %patches_parameters_11, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160 %patches_parameters_11_addr_2 = getelementptr i64 %patches_parameters_11, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %patches_parameters_11_addr_3 = getelementptr i64 %patches_parameters_11, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_3"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162 %patches_parameters_11_addr_4 = getelementptr i64 %patches_parameters_11, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_4"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %patches_parameters_11_addr_5 = getelementptr i64 %patches_parameters_11, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_5"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164 %patches_parameters_11_addr_6 = getelementptr i64 %patches_parameters_11, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_6"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %patches_parameters_11_addr_7 = getelementptr i64 %patches_parameters_11, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_7"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166 %patches_parameters_12_addr = getelementptr i64 %patches_parameters_12, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %patches_parameters_12_addr_1 = getelementptr i64 %patches_parameters_12, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168 %patches_parameters_12_addr_2 = getelementptr i64 %patches_parameters_12, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %patches_parameters_12_addr_3 = getelementptr i64 %patches_parameters_12, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %patches_parameters_12_addr_4 = getelementptr i64 %patches_parameters_12, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %patches_parameters_12_addr_5 = getelementptr i64 %patches_parameters_12, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %patches_parameters_12_addr_6 = getelementptr i64 %patches_parameters_12, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %patches_parameters_12_addr_7 = getelementptr i64 %patches_parameters_12, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_7"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174 %patches_parameters_13_addr = getelementptr i64 %patches_parameters_13, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %patches_parameters_13_addr_1 = getelementptr i64 %patches_parameters_13, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176 %patches_parameters_13_addr_2 = getelementptr i64 %patches_parameters_13, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_2"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %patches_parameters_13_addr_3 = getelementptr i64 %patches_parameters_13, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_3"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178 %patches_parameters_13_addr_4 = getelementptr i64 %patches_parameters_13, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %patches_parameters_13_addr_5 = getelementptr i64 %patches_parameters_13, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_5"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180 %patches_parameters_13_addr_6 = getelementptr i64 %patches_parameters_13, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_6"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %patches_parameters_13_addr_7 = getelementptr i64 %patches_parameters_13, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_7"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182 %patches_parameters_14_addr = getelementptr i64 %patches_parameters_14, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %patches_parameters_14_addr_1 = getelementptr i64 %patches_parameters_14, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184 %patches_parameters_14_addr_2 = getelementptr i64 %patches_parameters_14, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %patches_parameters_14_addr_3 = getelementptr i64 %patches_parameters_14, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_3"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186 %patches_parameters_14_addr_4 = getelementptr i64 %patches_parameters_14, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_4"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %patches_parameters_14_addr_5 = getelementptr i64 %patches_parameters_14, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_5"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188 %patches_parameters_14_addr_6 = getelementptr i64 %patches_parameters_14, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_6"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %patches_parameters_14_addr_7 = getelementptr i64 %patches_parameters_14, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_7"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190 %patches_parameters_15_addr = getelementptr i64 %patches_parameters_15, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %patches_parameters_15_addr_1 = getelementptr i64 %patches_parameters_15, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192 %patches_parameters_15_addr_2 = getelementptr i64 %patches_parameters_15, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %patches_parameters_15_addr_3 = getelementptr i64 %patches_parameters_15, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_3"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194 %patches_parameters_15_addr_4 = getelementptr i64 %patches_parameters_15, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_4"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %patches_parameters_15_addr_5 = getelementptr i64 %patches_parameters_15, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_5"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196 %patches_parameters_15_addr_6 = getelementptr i64 %patches_parameters_15, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_6"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %patches_parameters_15_addr_7 = getelementptr i64 %patches_parameters_15, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_7"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198 %patches_parameters_16_addr = getelementptr i64 %patches_parameters_16, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %patches_parameters_16_addr_1 = getelementptr i64 %patches_parameters_16, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200 %patches_parameters_16_addr_2 = getelementptr i64 %patches_parameters_16, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %patches_parameters_16_addr_3 = getelementptr i64 %patches_parameters_16, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_3"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202 %patches_parameters_16_addr_4 = getelementptr i64 %patches_parameters_16, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_4"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %patches_parameters_16_addr_5 = getelementptr i64 %patches_parameters_16, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_5"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204 %patches_parameters_16_addr_6 = getelementptr i64 %patches_parameters_16, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_6"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %patches_parameters_16_addr_7 = getelementptr i64 %patches_parameters_16, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_7"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206 %patches_parameters_17_addr = getelementptr i64 %patches_parameters_17, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %patches_parameters_17_addr_1 = getelementptr i64 %patches_parameters_17, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208 %patches_parameters_17_addr_2 = getelementptr i64 %patches_parameters_17, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %patches_parameters_17_addr_3 = getelementptr i64 %patches_parameters_17, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_3"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210 %patches_parameters_17_addr_4 = getelementptr i64 %patches_parameters_17, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %patches_parameters_17_addr_5 = getelementptr i64 %patches_parameters_17, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_5"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212 %patches_parameters_17_addr_6 = getelementptr i64 %patches_parameters_17, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %patches_parameters_17_addr_7 = getelementptr i64 %patches_parameters_17, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_7"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214 %patches_parameters_18_addr = getelementptr i64 %patches_parameters_18, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %patches_parameters_18_addr_1 = getelementptr i64 %patches_parameters_18, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216 %patches_parameters_18_addr_2 = getelementptr i64 %patches_parameters_18, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %patches_parameters_18_addr_3 = getelementptr i64 %patches_parameters_18, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_3"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218 %patches_parameters_18_addr_4 = getelementptr i64 %patches_parameters_18, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_4"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %patches_parameters_18_addr_5 = getelementptr i64 %patches_parameters_18, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_5"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220 %patches_parameters_18_addr_6 = getelementptr i64 %patches_parameters_18, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_6"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %patches_parameters_18_addr_7 = getelementptr i64 %patches_parameters_18, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222 %patches_parameters_19_addr = getelementptr i64 %patches_parameters_19, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %patches_parameters_19_addr_1 = getelementptr i64 %patches_parameters_19, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224 %patches_parameters_19_addr_2 = getelementptr i64 %patches_parameters_19, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %patches_parameters_19_addr_3 = getelementptr i64 %patches_parameters_19, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_3"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226 %patches_parameters_19_addr_4 = getelementptr i64 %patches_parameters_19, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_4"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %patches_parameters_19_addr_5 = getelementptr i64 %patches_parameters_19, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_5"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228 %patches_parameters_19_addr_6 = getelementptr i64 %patches_parameters_19, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_6"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %patches_parameters_19_addr_7 = getelementptr i64 %patches_parameters_19, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_7"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230 %patches_parameters_20_addr = getelementptr i64 %patches_parameters_20, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %patches_parameters_20_addr_1 = getelementptr i64 %patches_parameters_20, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232 %patches_parameters_20_addr_2 = getelementptr i64 %patches_parameters_20, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %patches_parameters_20_addr_3 = getelementptr i64 %patches_parameters_20, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234 %patches_parameters_20_addr_4 = getelementptr i64 %patches_parameters_20, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_4"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %patches_parameters_20_addr_5 = getelementptr i64 %patches_parameters_20, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_5"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236 %patches_parameters_20_addr_6 = getelementptr i64 %patches_parameters_20, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_6"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %patches_parameters_20_addr_7 = getelementptr i64 %patches_parameters_20, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_7"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238 %patches_parameters_21_addr = getelementptr i64 %patches_parameters_21, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %patches_parameters_21_addr_1 = getelementptr i64 %patches_parameters_21, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240 %patches_parameters_21_addr_2 = getelementptr i64 %patches_parameters_21, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_2"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %patches_parameters_21_addr_3 = getelementptr i64 %patches_parameters_21, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_3"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242 %patches_parameters_21_addr_4 = getelementptr i64 %patches_parameters_21, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %patches_parameters_21_addr_5 = getelementptr i64 %patches_parameters_21, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_5"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244 %patches_parameters_21_addr_6 = getelementptr i64 %patches_parameters_21, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_6"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %patches_parameters_21_addr_7 = getelementptr i64 %patches_parameters_21, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_7"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246 %patches_parameters_22_addr = getelementptr i64 %patches_parameters_22, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %patches_parameters_22_addr_1 = getelementptr i64 %patches_parameters_22, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248 %patches_parameters_22_addr_2 = getelementptr i64 %patches_parameters_22, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_2"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %patches_parameters_22_addr_3 = getelementptr i64 %patches_parameters_22, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_3"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250 %patches_parameters_22_addr_4 = getelementptr i64 %patches_parameters_22, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_4"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %patches_parameters_22_addr_5 = getelementptr i64 %patches_parameters_22, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_5"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252 %patches_parameters_22_addr_6 = getelementptr i64 %patches_parameters_22, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_6"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %patches_parameters_22_addr_7 = getelementptr i64 %patches_parameters_22, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_7"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254 %patches_parameters_23_addr = getelementptr i64 %patches_parameters_23, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %patches_parameters_23_addr_1 = getelementptr i64 %patches_parameters_23, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256 %patches_parameters_23_addr_2 = getelementptr i64 %patches_parameters_23, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_2"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %patches_parameters_23_addr_3 = getelementptr i64 %patches_parameters_23, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_3"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258 %patches_parameters_23_addr_4 = getelementptr i64 %patches_parameters_23, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_4"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %patches_parameters_23_addr_5 = getelementptr i64 %patches_parameters_23, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_5"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260 %patches_parameters_23_addr_6 = getelementptr i64 %patches_parameters_23, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_6"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261 %patches_parameters_23_addr_7 = getelementptr i64 %patches_parameters_23, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_7"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262 %patches_parameters_24_addr = getelementptr i64 %patches_parameters_24, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %patches_parameters_24_addr_1 = getelementptr i64 %patches_parameters_24, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264 %patches_parameters_24_addr_2 = getelementptr i64 %patches_parameters_24, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_2"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %patches_parameters_24_addr_3 = getelementptr i64 %patches_parameters_24, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266 %patches_parameters_24_addr_4 = getelementptr i64 %patches_parameters_24, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_4"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %patches_parameters_24_addr_5 = getelementptr i64 %patches_parameters_24, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_5"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268 %patches_parameters_24_addr_6 = getelementptr i64 %patches_parameters_24, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_6"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %patches_parameters_24_addr_7 = getelementptr i64 %patches_parameters_24, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_7"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270 %patches_parameters_25_addr = getelementptr i64 %patches_parameters_25, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %patches_parameters_25_addr_1 = getelementptr i64 %patches_parameters_25, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272 %patches_parameters_25_addr_2 = getelementptr i64 %patches_parameters_25, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273 %patches_parameters_25_addr_3 = getelementptr i64 %patches_parameters_25, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274 %patches_parameters_25_addr_4 = getelementptr i64 %patches_parameters_25, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_4"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %patches_parameters_25_addr_5 = getelementptr i64 %patches_parameters_25, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_5"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276 %patches_parameters_25_addr_6 = getelementptr i64 %patches_parameters_25, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_6"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %patches_parameters_25_addr_7 = getelementptr i64 %patches_parameters_25, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_7"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278 %patches_parameters_26_addr = getelementptr i64 %patches_parameters_26, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279 %patches_parameters_26_addr_1 = getelementptr i64 %patches_parameters_26, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280 %patches_parameters_26_addr_2 = getelementptr i64 %patches_parameters_26, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %patches_parameters_26_addr_3 = getelementptr i64 %patches_parameters_26, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_3"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282 %patches_parameters_26_addr_4 = getelementptr i64 %patches_parameters_26, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_4"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %patches_parameters_26_addr_5 = getelementptr i64 %patches_parameters_26, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_5"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284 %patches_parameters_26_addr_6 = getelementptr i64 %patches_parameters_26, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_6"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285 %patches_parameters_26_addr_7 = getelementptr i64 %patches_parameters_26, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_7"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286 %patches_parameters_27_addr = getelementptr i64 %patches_parameters_27, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %patches_parameters_27_addr_1 = getelementptr i64 %patches_parameters_27, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288 %patches_parameters_27_addr_2 = getelementptr i64 %patches_parameters_27, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_2"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %patches_parameters_27_addr_3 = getelementptr i64 %patches_parameters_27, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_3"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290 %patches_parameters_27_addr_4 = getelementptr i64 %patches_parameters_27, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_4"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %patches_parameters_27_addr_5 = getelementptr i64 %patches_parameters_27, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_5"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292 %patches_parameters_27_addr_6 = getelementptr i64 %patches_parameters_27, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_6"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %patches_parameters_27_addr_7 = getelementptr i64 %patches_parameters_27, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_7"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294 %patches_parameters_28_addr = getelementptr i64 %patches_parameters_28, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %patches_parameters_28_addr_1 = getelementptr i64 %patches_parameters_28, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296 %patches_parameters_28_addr_2 = getelementptr i64 %patches_parameters_28, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_2"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %patches_parameters_28_addr_3 = getelementptr i64 %patches_parameters_28, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_3"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298 %patches_parameters_28_addr_4 = getelementptr i64 %patches_parameters_28, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_4"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %patches_parameters_28_addr_5 = getelementptr i64 %patches_parameters_28, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_5"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300 %patches_parameters_28_addr_6 = getelementptr i64 %patches_parameters_28, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_6"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %patches_parameters_28_addr_7 = getelementptr i64 %patches_parameters_28, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_7"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302 %patches_parameters_29_addr = getelementptr i64 %patches_parameters_29, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %patches_parameters_29_addr_1 = getelementptr i64 %patches_parameters_29, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304 %patches_parameters_29_addr_2 = getelementptr i64 %patches_parameters_29, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_2"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %patches_parameters_29_addr_3 = getelementptr i64 %patches_parameters_29, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_3"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306 %patches_parameters_29_addr_4 = getelementptr i64 %patches_parameters_29, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_4"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %patches_parameters_29_addr_5 = getelementptr i64 %patches_parameters_29, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_5"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308 %patches_parameters_29_addr_6 = getelementptr i64 %patches_parameters_29, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_6"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %patches_parameters_29_addr_7 = getelementptr i64 %patches_parameters_29, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_7"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310 %patches_parameters_30_addr = getelementptr i64 %patches_parameters_30, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %patches_parameters_30_addr_1 = getelementptr i64 %patches_parameters_30, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312 %patches_parameters_30_addr_2 = getelementptr i64 %patches_parameters_30, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %patches_parameters_30_addr_3 = getelementptr i64 %patches_parameters_30, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_3"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314 %patches_parameters_30_addr_4 = getelementptr i64 %patches_parameters_30, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_4"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %patches_parameters_30_addr_5 = getelementptr i64 %patches_parameters_30, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_5"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316 %patches_parameters_30_addr_6 = getelementptr i64 %patches_parameters_30, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_6"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317 %patches_parameters_30_addr_7 = getelementptr i64 %patches_parameters_30, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_7"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318 %patches_parameters_31_addr = getelementptr i64 %patches_parameters_31, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %patches_parameters_31_addr_1 = getelementptr i64 %patches_parameters_31, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320 %patches_parameters_31_addr_2 = getelementptr i64 %patches_parameters_31, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321 %patches_parameters_31_addr_3 = getelementptr i64 %patches_parameters_31, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_3"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322 %patches_parameters_31_addr_4 = getelementptr i64 %patches_parameters_31, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_4"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %patches_parameters_31_addr_5 = getelementptr i64 %patches_parameters_31, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_5"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:324 %patches_parameters_31_addr_6 = getelementptr i64 %patches_parameters_31, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_6"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325 %patches_parameters_31_addr_7 = getelementptr i64 %patches_parameters_31, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_7"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:327 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:328 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:329 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:331 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:332 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:333 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:335 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:336 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:337 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:339 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:340 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:341 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:343 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:344 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:345 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:347 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:348 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:349 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:351 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:352 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:353 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:355 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:356 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:357 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:358 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:359 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:360 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:361 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:363 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:364 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:365 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:367 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:368 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:369 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:370 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:371 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:372 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:373 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:375 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:376 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:377 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:379 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:380 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:381 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:382 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:383 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:384 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:385 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:387 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:388 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:389 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:391 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392 %add_ln486 = add i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln486"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:394 %nPatchesAtOriginal = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:395 %switch_ln530 = switch i32 %nPatchesAtOriginal, void %arrayidx811.case.0, i32 32, void %arrayidx811.case.31, i32 2, void %arrayidx811.case.1, i32 3, void %arrayidx811.case.2, i32 4, void %arrayidx811.case.3, i32 5, void %arrayidx811.case.4, i32 6, void %arrayidx811.case.5, i32 7, void %arrayidx811.case.6, i32 8, void %arrayidx811.case.7, i32 9, void %arrayidx811.case.8, i32 10, void %arrayidx811.case.9, i32 11, void %arrayidx811.case.10, i32 12, void %arrayidx811.case.11, i32 13, void %arrayidx811.case.12, i32 14, void %arrayidx811.case.13, i32 15, void %arrayidx811.case.14, i32 16, void %arrayidx811.case.15, i32 17, void %arrayidx811.case.16, i32 18, void %arrayidx811.case.17, i32 19, void %arrayidx811.case.18, i32 20, void %arrayidx811.case.19, i32 21, void %arrayidx811.case.20, i32 22, void %arrayidx811.case.21, i32 23, void %arrayidx811.case.22, i32 24, void %arrayidx811.case.23, i32 25, void %arrayidx811.case.24, i32 26, void %arrayidx811.case.25, i32 27, void %arrayidx811.case.26, i32 28, void %arrayidx811.case.27, i32 29, void %arrayidx811.case.28, i32 30, void %arrayidx811.case.29, i32 31, void %arrayidx811.case.30

]]></Node>
<StgValue><ssdm name="switch_ln530"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.30:1 %patches_parameters_30_load_1 = load i7 %patches_parameters_30_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_1"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.29:1 %patches_parameters_29_load_1 = load i7 %patches_parameters_29_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_1"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.28:1 %patches_parameters_28_load_1 = load i7 %patches_parameters_28_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_1"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.27:1 %patches_parameters_27_load_1 = load i7 %patches_parameters_27_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_1"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.26:1 %patches_parameters_26_load_1 = load i7 %patches_parameters_26_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_1"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.25:1 %patches_parameters_25_load_1 = load i7 %patches_parameters_25_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_1"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.24:1 %patches_parameters_24_load_1 = load i7 %patches_parameters_24_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_1"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.23:1 %patches_parameters_23_load_1 = load i7 %patches_parameters_23_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_1"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.22:1 %patches_parameters_22_load_1 = load i7 %patches_parameters_22_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_1"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.21:1 %patches_parameters_21_load_1 = load i7 %patches_parameters_21_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_1"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.20:1 %patches_parameters_20_load_1 = load i7 %patches_parameters_20_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_1"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.19:1 %patches_parameters_19_load_1 = load i7 %patches_parameters_19_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_1"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.18:1 %patches_parameters_18_load_1 = load i7 %patches_parameters_18_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_1"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.17:1 %patches_parameters_17_load_1 = load i7 %patches_parameters_17_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_1"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.16:1 %patches_parameters_16_load_1 = load i7 %patches_parameters_16_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_1"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.15:1 %patches_parameters_15_load_1 = load i7 %patches_parameters_15_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_1"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.14:1 %patches_parameters_14_load_1 = load i7 %patches_parameters_14_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_1"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.13:1 %patches_parameters_13_load_1 = load i7 %patches_parameters_13_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_1"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.12:1 %patches_parameters_12_load_1 = load i7 %patches_parameters_12_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_1"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.11:1 %patches_parameters_11_load_1 = load i7 %patches_parameters_11_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_1"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.10:1 %patches_parameters_10_load_1 = load i7 %patches_parameters_10_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_1"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.9:1 %patches_parameters_9_load_1 = load i7 %patches_parameters_9_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_1"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.8:1 %patches_parameters_8_load_1 = load i7 %patches_parameters_8_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_1"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.7:1 %patches_parameters_7_load_1 = load i7 %patches_parameters_7_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_1"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.6:1 %patches_parameters_6_load_1 = load i7 %patches_parameters_6_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_1"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.5:1 %patches_parameters_5_load_1 = load i7 %patches_parameters_5_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_1"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.4:1 %patches_parameters_4_load_1 = load i7 %patches_parameters_4_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_1"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.3:1 %patches_parameters_3_load_1 = load i7 %patches_parameters_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_1"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.2:1 %patches_parameters_2_load_1 = load i7 %patches_parameters_2_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_1"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.1:1 %patches_parameters_1_load_1 = load i7 %patches_parameters_1_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_1"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.31:0 %original_c = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="original_c"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.31:1 %patches_parameters_31_load = load i7 %patches_parameters_31_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.0:0 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.0:1 %patches_parameters_0_load_1 = load i7 %patches_parameters_0_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="527" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.30:1 %patches_parameters_30_load_1 = load i7 %patches_parameters_30_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_1"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.30:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.29:1 %patches_parameters_29_load_1 = load i7 %patches_parameters_29_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_1"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.29:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.28:1 %patches_parameters_28_load_1 = load i7 %patches_parameters_28_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_1"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.28:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.27:1 %patches_parameters_27_load_1 = load i7 %patches_parameters_27_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_1"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.27:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.26:1 %patches_parameters_26_load_1 = load i7 %patches_parameters_26_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_1"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.26:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.25:1 %patches_parameters_25_load_1 = load i7 %patches_parameters_25_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_1"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.25:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.24:1 %patches_parameters_24_load_1 = load i7 %patches_parameters_24_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_1"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.24:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.23:1 %patches_parameters_23_load_1 = load i7 %patches_parameters_23_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_1"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.23:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.22:1 %patches_parameters_22_load_1 = load i7 %patches_parameters_22_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_1"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.22:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.21:1 %patches_parameters_21_load_1 = load i7 %patches_parameters_21_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_1"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.21:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.20:1 %patches_parameters_20_load_1 = load i7 %patches_parameters_20_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_1"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.20:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.19:1 %patches_parameters_19_load_1 = load i7 %patches_parameters_19_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_1"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.19:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.18:1 %patches_parameters_18_load_1 = load i7 %patches_parameters_18_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_1"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.18:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.17:1 %patches_parameters_17_load_1 = load i7 %patches_parameters_17_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_1"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.17:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.16:1 %patches_parameters_16_load_1 = load i7 %patches_parameters_16_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_1"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.16:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.15:1 %patches_parameters_15_load_1 = load i7 %patches_parameters_15_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_1"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.15:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.14:1 %patches_parameters_14_load_1 = load i7 %patches_parameters_14_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_1"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.14:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.13:1 %patches_parameters_13_load_1 = load i7 %patches_parameters_13_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_1"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.13:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.12:1 %patches_parameters_12_load_1 = load i7 %patches_parameters_12_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_1"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.12:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.11:1 %patches_parameters_11_load_1 = load i7 %patches_parameters_11_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_1"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.11:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.10:1 %patches_parameters_10_load_1 = load i7 %patches_parameters_10_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_1"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.10:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.9:1 %patches_parameters_9_load_1 = load i7 %patches_parameters_9_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_1"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.9:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.8:1 %patches_parameters_8_load_1 = load i7 %patches_parameters_8_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_1"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.8:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.7:1 %patches_parameters_7_load_1 = load i7 %patches_parameters_7_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_1"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.7:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.6:1 %patches_parameters_6_load_1 = load i7 %patches_parameters_6_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_1"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.6:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.5:1 %patches_parameters_5_load_1 = load i7 %patches_parameters_5_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_1"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.5:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.4:1 %patches_parameters_4_load_1 = load i7 %patches_parameters_4_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_1"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.4:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.3:1 %patches_parameters_3_load_1 = load i7 %patches_parameters_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_1"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.3:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.2:1 %patches_parameters_2_load_1 = load i7 %patches_parameters_2_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_1"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.2:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.1:1 %patches_parameters_1_load_1 = load i7 %patches_parameters_1_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_1"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.1:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.31:0 %original_c = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="original_c"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.31:1 %patches_parameters_31_load = load i7 %patches_parameters_31_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.31:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.0:0 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx811.case.0:1 %patches_parameters_0_load_1 = load i7 %patches_parameters_0_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_1"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
arrayidx811.case.0:2 %br_ln531 = br void %arrayidx811.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx811.exit:0 %empty = phi i64 %patches_parameters_0_load, void %arrayidx811.case.0, i64 %patches_parameters_1_load, void %arrayidx811.case.1, i64 %patches_parameters_2_load, void %arrayidx811.case.2, i64 %patches_parameters_3_load, void %arrayidx811.case.3, i64 %patches_parameters_4_load, void %arrayidx811.case.4, i64 %patches_parameters_5_load, void %arrayidx811.case.5, i64 %patches_parameters_6_load, void %arrayidx811.case.6, i64 %patches_parameters_7_load, void %arrayidx811.case.7, i64 %patches_parameters_8_load, void %arrayidx811.case.8, i64 %patches_parameters_9_load, void %arrayidx811.case.9, i64 %patches_parameters_10_load, void %arrayidx811.case.10, i64 %patches_parameters_11_load, void %arrayidx811.case.11, i64 %patches_parameters_12_load, void %arrayidx811.case.12, i64 %patches_parameters_13_load, void %arrayidx811.case.13, i64 %patches_parameters_14_load, void %arrayidx811.case.14, i64 %patches_parameters_15_load, void %arrayidx811.case.15, i64 %patches_parameters_16_load, void %arrayidx811.case.16, i64 %patches_parameters_17_load, void %arrayidx811.case.17, i64 %patches_parameters_18_load, void %arrayidx811.case.18, i64 %patches_parameters_19_load, void %arrayidx811.case.19, i64 %patches_parameters_20_load, void %arrayidx811.case.20, i64 %patches_parameters_21_load, void %arrayidx811.case.21, i64 %patches_parameters_22_load, void %arrayidx811.case.22, i64 %patches_parameters_23_load, void %arrayidx811.case.23, i64 %patches_parameters_24_load, void %arrayidx811.case.24, i64 %patches_parameters_25_load, void %arrayidx811.case.25, i64 %patches_parameters_26_load, void %arrayidx811.case.26, i64 %patches_parameters_27_load, void %arrayidx811.case.27, i64 %patches_parameters_28_load, void %arrayidx811.case.28, i64 %patches_parameters_29_load, void %arrayidx811.case.29, i64 %patches_parameters_30_load, void %arrayidx811.case.30, i64 %original_c, void %arrayidx811.case.31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx811.exit:1 %original_d = phi i64 %patches_parameters_0_load_1, void %arrayidx811.case.0, i64 %patches_parameters_1_load_1, void %arrayidx811.case.1, i64 %patches_parameters_2_load_1, void %arrayidx811.case.2, i64 %patches_parameters_3_load_1, void %arrayidx811.case.3, i64 %patches_parameters_4_load_1, void %arrayidx811.case.4, i64 %patches_parameters_5_load_1, void %arrayidx811.case.5, i64 %patches_parameters_6_load_1, void %arrayidx811.case.6, i64 %patches_parameters_7_load_1, void %arrayidx811.case.7, i64 %patches_parameters_8_load_1, void %arrayidx811.case.8, i64 %patches_parameters_9_load_1, void %arrayidx811.case.9, i64 %patches_parameters_10_load_1, void %arrayidx811.case.10, i64 %patches_parameters_11_load_1, void %arrayidx811.case.11, i64 %patches_parameters_12_load_1, void %arrayidx811.case.12, i64 %patches_parameters_13_load_1, void %arrayidx811.case.13, i64 %patches_parameters_14_load_1, void %arrayidx811.case.14, i64 %patches_parameters_15_load_1, void %arrayidx811.case.15, i64 %patches_parameters_16_load_1, void %arrayidx811.case.16, i64 %patches_parameters_17_load_1, void %arrayidx811.case.17, i64 %patches_parameters_18_load_1, void %arrayidx811.case.18, i64 %patches_parameters_19_load_1, void %arrayidx811.case.19, i64 %patches_parameters_20_load_1, void %arrayidx811.case.20, i64 %patches_parameters_21_load_1, void %arrayidx811.case.21, i64 %patches_parameters_22_load_1, void %arrayidx811.case.22, i64 %patches_parameters_23_load_1, void %arrayidx811.case.23, i64 %patches_parameters_24_load_1, void %arrayidx811.case.24, i64 %patches_parameters_25_load_1, void %arrayidx811.case.25, i64 %patches_parameters_26_load_1, void %arrayidx811.case.26, i64 %patches_parameters_27_load_1, void %arrayidx811.case.27, i64 %patches_parameters_28_load_1, void %arrayidx811.case.28, i64 %patches_parameters_29_load_1, void %arrayidx811.case.29, i64 %patches_parameters_30_load_1, void %arrayidx811.case.30, i64 %patches_parameters_31_load, void %arrayidx811.case.31

]]></Node>
<StgValue><ssdm name="original_d"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx811.exit:2 %icmp_ln550 = icmp_sgt  i32 %nPatchesAtOriginal, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx811.exit:3 %br_ln550 = br i1 %icmp_ln550, void %.loopexit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln555 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i = phi i3 %add_ln555, void, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %icmp_ln555 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln555"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %add_ln555 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln555"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln555 = br i1 %icmp_ln555, void %.split, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln555 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln555"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0">
<![CDATA[
.split:1 %switch_ln557 = switch i32 %nPatchesAtOriginal, void %arraydecay70.case.0, i32 32, void %arraydecay1972.case.291477, i32 31, void %arraydecay1972.case.281441, i32 3, void %arraydecay1972.case.0433, i32 4, void %arraydecay1972.case.1469, i32 5, void %arraydecay1972.case.2505, i32 6, void %arraydecay1972.case.3541, i32 7, void %arraydecay1972.case.4577, i32 8, void %arraydecay1972.case.5613, i32 9, void %arraydecay1972.case.6649, i32 10, void %arraydecay1972.case.7685, i32 11, void %arraydecay1972.case.8721, i32 12, void %arraydecay1972.case.9757, i32 13, void %arraydecay1972.case.10793, i32 14, void %arraydecay1972.case.11829, i32 15, void %arraydecay1972.case.12865, i32 16, void %arraydecay1972.case.13901, i32 17, void %arraydecay1972.case.14937, i32 18, void %arraydecay1972.case.15973, i32 19, void %arraydecay1972.case.161009, i32 20, void %arraydecay1972.case.171045, i32 21, void %arraydecay1972.case.181081, i32 22, void %arraydecay1972.case.191117, i32 23, void %arraydecay1972.case.201153, i32 24, void %arraydecay1972.case.211189, i32 25, void %arraydecay1972.case.221225, i32 26, void %arraydecay1972.case.231261, i32 27, void %arraydecay1972.case.241297, i32 28, void %arraydecay1972.case.251333, i32 29, void %arraydecay1972.case.261369, i32 30, void %arraydecay1972.case.271405

]]></Node>
<StgValue><ssdm name="switch_ln557"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
arraydecay70.case.0:0 %switch_ln557 = switch i32 %nPatchesAtOriginal, void %arraydecay1972.case.0, i32 34, void %arraydecay1972.case.31, i32 33, void %arraydecay1972.case.30

]]></Node>
<StgValue><ssdm name="switch_ln557"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="636" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.271405:0 %tmp_29 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.261369:0 %tmp_28 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.251333:0 %tmp_27 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.241297:0 %tmp_26 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.231261:0 %tmp_25 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.221225:0 %tmp_24 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.211189:0 %tmp_23 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.201153:0 %tmp_22 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.191117:0 %tmp_21 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.181081:0 %tmp_20 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.171045:0 %tmp_19 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.161009:0 %tmp_18 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.15973:0 %tmp_17 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.14937:0 %tmp_16 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.13901:0 %tmp_15 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.12865:0 %tmp_14 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.11829:0 %tmp_13 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.10793:0 %tmp_12 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.9757:0 %tmp_11 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.8721:0 %tmp_10 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.7685:0 %tmp_9 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.6649:0 %tmp_8 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.5613:0 %tmp_7 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.4577:0 %tmp_6 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.3541:0 %tmp_5 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.2505:0 %tmp_4 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.1469:0 %tmp_3 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.0433:0 %tmp_2 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_2, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.281441:0 %tmp_1 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.291477:0 %tmp_s = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="666" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.271405:0 %tmp_29 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.261369:0 %tmp_28 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.251333:0 %tmp_27 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.241297:0 %tmp_26 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.231261:0 %tmp_25 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.221225:0 %tmp_24 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.211189:0 %tmp_23 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.201153:0 %tmp_22 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.191117:0 %tmp_21 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.181081:0 %tmp_20 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.171045:0 %tmp_19 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.161009:0 %tmp_18 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.15973:0 %tmp_17 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.14937:0 %tmp_16 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.13901:0 %tmp_15 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.12865:0 %tmp_14 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.11829:0 %tmp_13 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.10793:0 %tmp_12 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.9757:0 %tmp_11 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.8721:0 %tmp_10 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.7685:0 %tmp_9 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.6649:0 %tmp_8 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.5613:0 %tmp_7 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.4577:0 %tmp_6 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.3541:0 %tmp_5 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.2505:0 %tmp_4 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.1469:0 %tmp_3 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.0433:0 %tmp_2 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_2, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.281441:0 %tmp_1 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.291477:0 %tmp_s = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="696" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.271405:0 %tmp_29 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.261369:0 %tmp_28 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.251333:0 %tmp_27 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.241297:0 %tmp_26 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.231261:0 %tmp_25 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.221225:0 %tmp_24 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.211189:0 %tmp_23 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.201153:0 %tmp_22 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.191117:0 %tmp_21 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.181081:0 %tmp_20 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.171045:0 %tmp_19 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.161009:0 %tmp_18 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.15973:0 %tmp_17 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.14937:0 %tmp_16 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.13901:0 %tmp_15 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.12865:0 %tmp_14 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.11829:0 %tmp_13 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.10793:0 %tmp_12 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.9757:0 %tmp_11 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.8721:0 %tmp_10 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.7685:0 %tmp_9 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.6649:0 %tmp_8 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.5613:0 %tmp_7 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.4577:0 %tmp_6 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.3541:0 %tmp_5 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.2505:0 %tmp_4 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.1469:0 %tmp_3 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.0433:0 %tmp_2 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_2, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.281441:0 %tmp_1 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.291477:0 %tmp_s = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.271405:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.261369:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.251333:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.241297:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.231261:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.221225:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.211189:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.201153:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.191117:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.181081:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.171045:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.161009:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.15973:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.14937:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.13901:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.12865:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.11829:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.10793:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.9757:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.8721:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.7685:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.6649:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.5613:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.4577:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.3541:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.2505:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.1469:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.0433:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.281441:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.291477:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="756" st_id="10" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.30:0 %tmp_31 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="757" st_id="11" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.30:0 %tmp_31 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="758" st_id="12" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.30:0 %tmp_31 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.30:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="760" st_id="14" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.31:0 %tmp_30 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="761" st_id="15" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.31:0 %tmp_30 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="762" st_id="16" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1972.case.31:0 %tmp_30 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="763" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.31:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">
</state>

<state id="19" st_id="19">

<operation id="764" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1972.case.0:0 %tmp = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="765" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1972.case.0:0 %tmp = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="766" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1972.case.0:0 %tmp = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="767" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1972.case.0:0 %tmp = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="768" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln550" val="1"/>
<literal name="icmp_ln555" val="0"/>
<literal name="nPatchesAtOriginal" val="!34"/>
<literal name="nPatchesAtOriginal" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1972.case.0:1 %br_ln557 = br void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="769" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0">
<![CDATA[
arraydecay70.exit:0 %call = phi i1 %tmp, void %arraydecay1972.case.0, i1 %tmp_31, void %arraydecay1972.case.30, i1 %tmp_30, void %arraydecay1972.case.31, i1 %tmp_2, void %arraydecay1972.case.0433, i1 %tmp_3, void %arraydecay1972.case.1469, i1 %tmp_4, void %arraydecay1972.case.2505, i1 %tmp_5, void %arraydecay1972.case.3541, i1 %tmp_6, void %arraydecay1972.case.4577, i1 %tmp_7, void %arraydecay1972.case.5613, i1 %tmp_8, void %arraydecay1972.case.6649, i1 %tmp_9, void %arraydecay1972.case.7685, i1 %tmp_10, void %arraydecay1972.case.8721, i1 %tmp_11, void %arraydecay1972.case.9757, i1 %tmp_12, void %arraydecay1972.case.10793, i1 %tmp_13, void %arraydecay1972.case.11829, i1 %tmp_14, void %arraydecay1972.case.12865, i1 %tmp_15, void %arraydecay1972.case.13901, i1 %tmp_16, void %arraydecay1972.case.14937, i1 %tmp_17, void %arraydecay1972.case.15973, i1 %tmp_18, void %arraydecay1972.case.161009, i1 %tmp_19, void %arraydecay1972.case.171045, i1 %tmp_20, void %arraydecay1972.case.181081, i1 %tmp_21, void %arraydecay1972.case.191117, i1 %tmp_22, void %arraydecay1972.case.201153, i1 %tmp_23, void %arraydecay1972.case.211189, i1 %tmp_24, void %arraydecay1972.case.221225, i1 %tmp_25, void %arraydecay1972.case.231261, i1 %tmp_26, void %arraydecay1972.case.241297, i1 %tmp_27, void %arraydecay1972.case.251333, i1 %tmp_28, void %arraydecay1972.case.261369, i1 %tmp_29, void %arraydecay1972.case.271405, i1 %tmp_1, void %arraydecay1972.case.281441, i1 %tmp_s, void %arraydecay1972.case.291477

]]></Node>
<StgValue><ssdm name="call"/></StgValue>
</operation>

<operation id="770" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arraydecay70.exit:1 %br_ln557 = br i1 %call, void %.loopexit.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="771" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="icmp_ln555" val="0"/>
<literal name="call" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="772" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="icmp_ln555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit.loopexit:0 %repeat_original_ph = phi i1 1, void %.preheader, i1 0, void %arraydecay70.exit

]]></Node>
<StgValue><ssdm name="repeat_original_ph"/></StgValue>
</operation>

<operation id="773" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln550" val="1"/>
<literal name="icmp_ln555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="774" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:0 %repeat_original = phi i1 0, void %arrayidx811.exit, i1 %repeat_original_ph, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="repeat_original"/></StgValue>
</operation>

<operation id="775" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
.loopexit:1 %switch_ln566 = switch i32 %nPatchesAtOriginal, void %arrayidx3620.case.0, i32 32, void %arrayidx3620.case.31, i32 2, void %arrayidx3620.case.1, i32 3, void %arrayidx3620.case.2, i32 4, void %arrayidx3620.case.3, i32 5, void %arrayidx3620.case.4, i32 6, void %arrayidx3620.case.5, i32 7, void %arrayidx3620.case.6, i32 8, void %arrayidx3620.case.7, i32 9, void %arrayidx3620.case.8, i32 10, void %arrayidx3620.case.9, i32 11, void %arrayidx3620.case.10, i32 12, void %arrayidx3620.case.11, i32 13, void %arrayidx3620.case.12, i32 14, void %arrayidx3620.case.13, i32 15, void %arrayidx3620.case.14, i32 16, void %arrayidx3620.case.15, i32 17, void %arrayidx3620.case.16, i32 18, void %arrayidx3620.case.17, i32 19, void %arrayidx3620.case.18, i32 20, void %arrayidx3620.case.19, i32 21, void %arrayidx3620.case.20, i32 22, void %arrayidx3620.case.21, i32 23, void %arrayidx3620.case.22, i32 24, void %arrayidx3620.case.23, i32 25, void %arrayidx3620.case.24, i32 26, void %arrayidx3620.case.25, i32 27, void %arrayidx3620.case.26, i32 28, void %arrayidx3620.case.27, i32 29, void %arrayidx3620.case.28, i32 30, void %arrayidx3620.case.29, i32 31, void %arrayidx3620.case.30

]]></Node>
<StgValue><ssdm name="switch_ln566"/></StgValue>
</operation>

<operation id="776" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.30:0 %patches_parameters_30_load_2 = load i7 %patches_parameters_30_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_2"/></StgValue>
</operation>

<operation id="777" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.29:0 %patches_parameters_29_load_2 = load i7 %patches_parameters_29_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_2"/></StgValue>
</operation>

<operation id="778" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.28:0 %patches_parameters_28_load_2 = load i7 %patches_parameters_28_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_2"/></StgValue>
</operation>

<operation id="779" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.27:0 %patches_parameters_27_load_2 = load i7 %patches_parameters_27_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_2"/></StgValue>
</operation>

<operation id="780" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.26:0 %patches_parameters_26_load_2 = load i7 %patches_parameters_26_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_2"/></StgValue>
</operation>

<operation id="781" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.25:0 %patches_parameters_25_load_2 = load i7 %patches_parameters_25_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_2"/></StgValue>
</operation>

<operation id="782" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.24:0 %patches_parameters_24_load_2 = load i7 %patches_parameters_24_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_2"/></StgValue>
</operation>

<operation id="783" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.23:0 %patches_parameters_23_load_2 = load i7 %patches_parameters_23_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_2"/></StgValue>
</operation>

<operation id="784" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.22:0 %patches_parameters_22_load_2 = load i7 %patches_parameters_22_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_2"/></StgValue>
</operation>

<operation id="785" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.21:0 %patches_parameters_21_load_2 = load i7 %patches_parameters_21_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_2"/></StgValue>
</operation>

<operation id="786" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.20:0 %patches_parameters_20_load_2 = load i7 %patches_parameters_20_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_2"/></StgValue>
</operation>

<operation id="787" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.19:0 %patches_parameters_19_load_2 = load i7 %patches_parameters_19_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_2"/></StgValue>
</operation>

<operation id="788" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.18:0 %patches_parameters_18_load_2 = load i7 %patches_parameters_18_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_2"/></StgValue>
</operation>

<operation id="789" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.17:0 %patches_parameters_17_load_2 = load i7 %patches_parameters_17_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_2"/></StgValue>
</operation>

<operation id="790" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.16:0 %patches_parameters_16_load_2 = load i7 %patches_parameters_16_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_2"/></StgValue>
</operation>

<operation id="791" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.15:0 %patches_parameters_15_load_2 = load i7 %patches_parameters_15_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_2"/></StgValue>
</operation>

<operation id="792" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.14:0 %patches_parameters_14_load_2 = load i7 %patches_parameters_14_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_2"/></StgValue>
</operation>

<operation id="793" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.13:0 %patches_parameters_13_load_2 = load i7 %patches_parameters_13_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_2"/></StgValue>
</operation>

<operation id="794" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.12:0 %patches_parameters_12_load_2 = load i7 %patches_parameters_12_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_2"/></StgValue>
</operation>

<operation id="795" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.11:0 %patches_parameters_11_load_2 = load i7 %patches_parameters_11_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_2"/></StgValue>
</operation>

<operation id="796" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.10:0 %patches_parameters_10_load_2 = load i7 %patches_parameters_10_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_2"/></StgValue>
</operation>

<operation id="797" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.9:0 %patches_parameters_9_load_2 = load i7 %patches_parameters_9_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_2"/></StgValue>
</operation>

<operation id="798" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.8:0 %patches_parameters_8_load_2 = load i7 %patches_parameters_8_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_2"/></StgValue>
</operation>

<operation id="799" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.7:0 %patches_parameters_7_load_2 = load i7 %patches_parameters_7_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_2"/></StgValue>
</operation>

<operation id="800" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.6:0 %patches_parameters_6_load_2 = load i7 %patches_parameters_6_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_2"/></StgValue>
</operation>

<operation id="801" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.5:0 %patches_parameters_5_load_2 = load i7 %patches_parameters_5_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_2"/></StgValue>
</operation>

<operation id="802" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.4:0 %patches_parameters_4_load_2 = load i7 %patches_parameters_4_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_2"/></StgValue>
</operation>

<operation id="803" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.3:0 %patches_parameters_3_load_2 = load i7 %patches_parameters_3_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_2"/></StgValue>
</operation>

<operation id="804" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.2:0 %patches_parameters_2_load_2 = load i7 %patches_parameters_2_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_2"/></StgValue>
</operation>

<operation id="805" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.1:0 %patches_parameters_1_load_2 = load i7 %patches_parameters_1_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_2"/></StgValue>
</operation>

<operation id="806" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.31:0 %patches_parameters_31_load_1 = load i7 %patches_parameters_31_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_1"/></StgValue>
</operation>

<operation id="807" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln555" val="1"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.0:0 %patches_parameters_0_load_2 = load i7 %patches_parameters_0_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="808" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.30:0 %patches_parameters_30_load_2 = load i7 %patches_parameters_30_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_2"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="810" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.29:0 %patches_parameters_29_load_2 = load i7 %patches_parameters_29_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_2"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.28:0 %patches_parameters_28_load_2 = load i7 %patches_parameters_28_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_2"/></StgValue>
</operation>

<operation id="813" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.27:0 %patches_parameters_27_load_2 = load i7 %patches_parameters_27_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_2"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.26:0 %patches_parameters_26_load_2 = load i7 %patches_parameters_26_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_2"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.25:0 %patches_parameters_25_load_2 = load i7 %patches_parameters_25_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_2"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.24:0 %patches_parameters_24_load_2 = load i7 %patches_parameters_24_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_2"/></StgValue>
</operation>

<operation id="821" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="822" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.23:0 %patches_parameters_23_load_2 = load i7 %patches_parameters_23_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_2"/></StgValue>
</operation>

<operation id="823" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="824" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.22:0 %patches_parameters_22_load_2 = load i7 %patches_parameters_22_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_2"/></StgValue>
</operation>

<operation id="825" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="826" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.21:0 %patches_parameters_21_load_2 = load i7 %patches_parameters_21_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_2"/></StgValue>
</operation>

<operation id="827" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="828" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.20:0 %patches_parameters_20_load_2 = load i7 %patches_parameters_20_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_2"/></StgValue>
</operation>

<operation id="829" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="830" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.19:0 %patches_parameters_19_load_2 = load i7 %patches_parameters_19_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_2"/></StgValue>
</operation>

<operation id="831" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="832" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.18:0 %patches_parameters_18_load_2 = load i7 %patches_parameters_18_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_2"/></StgValue>
</operation>

<operation id="833" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="834" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.17:0 %patches_parameters_17_load_2 = load i7 %patches_parameters_17_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_2"/></StgValue>
</operation>

<operation id="835" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="836" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.16:0 %patches_parameters_16_load_2 = load i7 %patches_parameters_16_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_2"/></StgValue>
</operation>

<operation id="837" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="838" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.15:0 %patches_parameters_15_load_2 = load i7 %patches_parameters_15_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_2"/></StgValue>
</operation>

<operation id="839" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="840" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.14:0 %patches_parameters_14_load_2 = load i7 %patches_parameters_14_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_2"/></StgValue>
</operation>

<operation id="841" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="842" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.13:0 %patches_parameters_13_load_2 = load i7 %patches_parameters_13_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_2"/></StgValue>
</operation>

<operation id="843" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="844" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.12:0 %patches_parameters_12_load_2 = load i7 %patches_parameters_12_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_2"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.11:0 %patches_parameters_11_load_2 = load i7 %patches_parameters_11_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_2"/></StgValue>
</operation>

<operation id="847" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.10:0 %patches_parameters_10_load_2 = load i7 %patches_parameters_10_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_2"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="850" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.9:0 %patches_parameters_9_load_2 = load i7 %patches_parameters_9_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_2"/></StgValue>
</operation>

<operation id="851" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.8:0 %patches_parameters_8_load_2 = load i7 %patches_parameters_8_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_2"/></StgValue>
</operation>

<operation id="853" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="854" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.7:0 %patches_parameters_7_load_2 = load i7 %patches_parameters_7_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_2"/></StgValue>
</operation>

<operation id="855" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="856" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.6:0 %patches_parameters_6_load_2 = load i7 %patches_parameters_6_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_2"/></StgValue>
</operation>

<operation id="857" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="858" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.5:0 %patches_parameters_5_load_2 = load i7 %patches_parameters_5_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_2"/></StgValue>
</operation>

<operation id="859" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="860" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.4:0 %patches_parameters_4_load_2 = load i7 %patches_parameters_4_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_2"/></StgValue>
</operation>

<operation id="861" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="862" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.3:0 %patches_parameters_3_load_2 = load i7 %patches_parameters_3_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_2"/></StgValue>
</operation>

<operation id="863" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="864" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.2:0 %patches_parameters_2_load_2 = load i7 %patches_parameters_2_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_2"/></StgValue>
</operation>

<operation id="865" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="866" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.1:0 %patches_parameters_1_load_2 = load i7 %patches_parameters_1_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_2"/></StgValue>
</operation>

<operation id="867" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="868" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.31:0 %patches_parameters_31_load_1 = load i7 %patches_parameters_31_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_1"/></StgValue>
</operation>

<operation id="869" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="870" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.0:0 %patches_parameters_0_load_2 = load i7 %patches_parameters_0_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_2"/></StgValue>
</operation>

<operation id="871" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="872" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="873" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="874" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="875" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="876" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="877" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="878" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="879" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="880" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="888" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="889" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="890" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="891" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="892" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="893" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="894" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="895" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="896" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="897" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="898" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="899" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="900" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="901" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="902" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="903" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="904" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="905" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="909" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="911" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="912" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="913" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="914" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="915" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="916" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="917" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="918" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="919" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="920" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="921" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="922" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="923" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="924" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="925" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="926" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="927" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="928" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="929" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="930" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="935" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="936" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="937" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="938" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="939" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="940" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="941" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="942" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="943" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="944" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="945" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="946" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="947" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="948" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="949" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="950" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="951" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="952" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="953" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="954" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="955" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="956" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="957" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="958" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="959" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="960" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="961" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="962" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="963" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="964" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="965" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="966" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="967" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="968" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="969" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="970" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="971" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="972" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="973" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="974" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="975" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="976" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="977" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="978" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="979" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="980" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="981" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="982" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="983" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="984" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="985" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="986" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="987" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="988" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="989" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="990" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="991" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="992" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="993" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="994" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="995" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="996" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="997" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="998" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="999" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1000" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1001" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1002" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1003" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1004" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1005" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1006" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1007" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1008" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1009" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1010" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1011" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1012" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1013" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1014" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1015" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1016" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1017" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1018" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1019" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1020" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1021" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1022" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1023" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1024" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1025" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1026" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1027" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1028" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1029" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1030" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1031" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1032" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1033" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1034" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1035" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1036" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1037" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1038" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1039" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1040" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1041" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1042" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1043" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1044" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1045" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1046" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1047" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1048" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1049" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1050" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1051" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1052" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1053" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1054" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1055" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1056" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1057" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1058" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1059" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1060" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1061" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1062" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1063" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1064" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1065" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1066" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1067" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1068" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1069" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1070" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1071" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1072" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1073" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1074" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1075" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1076" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1077" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1078" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1079" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1080" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1081" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1082" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1083" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1084" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1085" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1086" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1087" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1088" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1089" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1090" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1091" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1092" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1093" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1094" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1095" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1096" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1097" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1098" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1099" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1100" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1101" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1102" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1103" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1104" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1105" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1106" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1107" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1108" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1109" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1110" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1111" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1112" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1113" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1114" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1115" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1116" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1117" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1118" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1119" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1120" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1121" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1122" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1123" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1124" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1125" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1126" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1127" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1128" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1138" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1139" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1140" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1141" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1154" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1155" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1156" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1157" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1158" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1159" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1160" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1161" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.30:2 %patches_parameters_30_load_3 = load i7 %patches_parameters_30_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_3"/></StgValue>
</operation>

<operation id="1162" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1163" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.29:2 %patches_parameters_29_load_3 = load i7 %patches_parameters_29_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_3"/></StgValue>
</operation>

<operation id="1164" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1165" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.28:2 %patches_parameters_28_load_3 = load i7 %patches_parameters_28_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_3"/></StgValue>
</operation>

<operation id="1166" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1167" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.27:2 %patches_parameters_27_load_3 = load i7 %patches_parameters_27_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_3"/></StgValue>
</operation>

<operation id="1168" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1169" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.26:2 %patches_parameters_26_load_3 = load i7 %patches_parameters_26_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_3"/></StgValue>
</operation>

<operation id="1170" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.25:2 %patches_parameters_25_load_3 = load i7 %patches_parameters_25_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_3"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.24:2 %patches_parameters_24_load_3 = load i7 %patches_parameters_24_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_3"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.23:2 %patches_parameters_23_load_3 = load i7 %patches_parameters_23_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_3"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.22:2 %patches_parameters_22_load_3 = load i7 %patches_parameters_22_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_3"/></StgValue>
</operation>

<operation id="1178" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1179" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.21:2 %patches_parameters_21_load_3 = load i7 %patches_parameters_21_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_3"/></StgValue>
</operation>

<operation id="1180" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1181" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.20:2 %patches_parameters_20_load_3 = load i7 %patches_parameters_20_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_3"/></StgValue>
</operation>

<operation id="1182" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1183" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.19:2 %patches_parameters_19_load_3 = load i7 %patches_parameters_19_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_3"/></StgValue>
</operation>

<operation id="1184" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1185" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.18:2 %patches_parameters_18_load_3 = load i7 %patches_parameters_18_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_3"/></StgValue>
</operation>

<operation id="1186" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1187" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.17:2 %patches_parameters_17_load_3 = load i7 %patches_parameters_17_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_3"/></StgValue>
</operation>

<operation id="1188" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1189" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.16:2 %patches_parameters_16_load_3 = load i7 %patches_parameters_16_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_3"/></StgValue>
</operation>

<operation id="1190" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1191" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.15:2 %patches_parameters_15_load_3 = load i7 %patches_parameters_15_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_3"/></StgValue>
</operation>

<operation id="1192" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1193" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.14:2 %patches_parameters_14_load_3 = load i7 %patches_parameters_14_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_3"/></StgValue>
</operation>

<operation id="1194" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1195" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.13:2 %patches_parameters_13_load_3 = load i7 %patches_parameters_13_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_3"/></StgValue>
</operation>

<operation id="1196" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1197" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.12:2 %patches_parameters_12_load_3 = load i7 %patches_parameters_12_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_3"/></StgValue>
</operation>

<operation id="1198" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1199" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.11:2 %patches_parameters_11_load_3 = load i7 %patches_parameters_11_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_3"/></StgValue>
</operation>

<operation id="1200" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1201" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.10:2 %patches_parameters_10_load_3 = load i7 %patches_parameters_10_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_3"/></StgValue>
</operation>

<operation id="1202" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1203" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.9:2 %patches_parameters_9_load_3 = load i7 %patches_parameters_9_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_3"/></StgValue>
</operation>

<operation id="1204" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1205" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.8:2 %patches_parameters_8_load_3 = load i7 %patches_parameters_8_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_3"/></StgValue>
</operation>

<operation id="1206" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1207" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.7:2 %patches_parameters_7_load_3 = load i7 %patches_parameters_7_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_3"/></StgValue>
</operation>

<operation id="1208" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1209" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.6:2 %patches_parameters_6_load_3 = load i7 %patches_parameters_6_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_3"/></StgValue>
</operation>

<operation id="1210" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1211" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.5:2 %patches_parameters_5_load_3 = load i7 %patches_parameters_5_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_3"/></StgValue>
</operation>

<operation id="1212" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1213" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.4:2 %patches_parameters_4_load_3 = load i7 %patches_parameters_4_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_3"/></StgValue>
</operation>

<operation id="1214" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1215" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.3:2 %patches_parameters_3_load_3 = load i7 %patches_parameters_3_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_3"/></StgValue>
</operation>

<operation id="1216" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1217" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.2:2 %patches_parameters_2_load_3 = load i7 %patches_parameters_2_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_3"/></StgValue>
</operation>

<operation id="1218" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1219" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.1:2 %patches_parameters_1_load_3 = load i7 %patches_parameters_1_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_3"/></StgValue>
</operation>

<operation id="1220" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1221" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.31:2 %patches_parameters_31_load_2 = load i7 %patches_parameters_31_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_2"/></StgValue>
</operation>

<operation id="1222" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1223" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.0:2 %patches_parameters_0_load_3 = load i7 %patches_parameters_0_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1224" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.30:1 %tmp_63 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_30_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1225" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.30:2 %patches_parameters_30_load_3 = load i7 %patches_parameters_30_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_3"/></StgValue>
</operation>

<operation id="1226" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.30:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1227" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.29:1 %tmp_62 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_29_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1228" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.29:2 %patches_parameters_29_load_3 = load i7 %patches_parameters_29_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_3"/></StgValue>
</operation>

<operation id="1229" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.29:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1230" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.28:1 %tmp_61 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_28_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1231" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.28:2 %patches_parameters_28_load_3 = load i7 %patches_parameters_28_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_3"/></StgValue>
</operation>

<operation id="1232" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.28:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1233" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.27:1 %tmp_60 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_27_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1234" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.27:2 %patches_parameters_27_load_3 = load i7 %patches_parameters_27_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_3"/></StgValue>
</operation>

<operation id="1235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.27:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1236" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.26:1 %tmp_59 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_26_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1237" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.26:2 %patches_parameters_26_load_3 = load i7 %patches_parameters_26_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_3"/></StgValue>
</operation>

<operation id="1238" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.26:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1239" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.25:1 %tmp_58 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_25_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1240" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.25:2 %patches_parameters_25_load_3 = load i7 %patches_parameters_25_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_3"/></StgValue>
</operation>

<operation id="1241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.25:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1242" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.24:1 %tmp_57 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_24_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1243" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.24:2 %patches_parameters_24_load_3 = load i7 %patches_parameters_24_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_3"/></StgValue>
</operation>

<operation id="1244" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.24:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1245" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.23:1 %tmp_56 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_23_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1246" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.23:2 %patches_parameters_23_load_3 = load i7 %patches_parameters_23_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_3"/></StgValue>
</operation>

<operation id="1247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.23:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1248" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.22:1 %tmp_55 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_22_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1249" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.22:2 %patches_parameters_22_load_3 = load i7 %patches_parameters_22_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_3"/></StgValue>
</operation>

<operation id="1250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.22:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1251" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.21:1 %tmp_54 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_21_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1252" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.21:2 %patches_parameters_21_load_3 = load i7 %patches_parameters_21_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_3"/></StgValue>
</operation>

<operation id="1253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.21:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1254" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.20:1 %tmp_53 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_20_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1255" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.20:2 %patches_parameters_20_load_3 = load i7 %patches_parameters_20_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_3"/></StgValue>
</operation>

<operation id="1256" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.20:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1257" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.19:1 %tmp_52 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_19_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1258" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.19:2 %patches_parameters_19_load_3 = load i7 %patches_parameters_19_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_3"/></StgValue>
</operation>

<operation id="1259" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.19:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1260" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.18:1 %tmp_51 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_18_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1261" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.18:2 %patches_parameters_18_load_3 = load i7 %patches_parameters_18_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_3"/></StgValue>
</operation>

<operation id="1262" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.18:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1263" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.17:1 %tmp_50 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_17_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1264" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.17:2 %patches_parameters_17_load_3 = load i7 %patches_parameters_17_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_3"/></StgValue>
</operation>

<operation id="1265" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.17:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1266" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.16:1 %tmp_49 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_16_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1267" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.16:2 %patches_parameters_16_load_3 = load i7 %patches_parameters_16_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_3"/></StgValue>
</operation>

<operation id="1268" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.16:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1269" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.15:1 %tmp_48 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_15_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1270" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.15:2 %patches_parameters_15_load_3 = load i7 %patches_parameters_15_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_3"/></StgValue>
</operation>

<operation id="1271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.15:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1272" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.14:1 %tmp_47 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_14_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1273" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.14:2 %patches_parameters_14_load_3 = load i7 %patches_parameters_14_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_3"/></StgValue>
</operation>

<operation id="1274" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.14:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1275" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.13:1 %tmp_46 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_13_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1276" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.13:2 %patches_parameters_13_load_3 = load i7 %patches_parameters_13_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_3"/></StgValue>
</operation>

<operation id="1277" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.13:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1278" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.12:1 %tmp_45 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_12_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1279" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.12:2 %patches_parameters_12_load_3 = load i7 %patches_parameters_12_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_3"/></StgValue>
</operation>

<operation id="1280" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.12:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1281" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.11:1 %tmp_44 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_11_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1282" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.11:2 %patches_parameters_11_load_3 = load i7 %patches_parameters_11_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_3"/></StgValue>
</operation>

<operation id="1283" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.11:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1284" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.10:1 %tmp_43 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_10_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1285" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.10:2 %patches_parameters_10_load_3 = load i7 %patches_parameters_10_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_3"/></StgValue>
</operation>

<operation id="1286" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.10:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1287" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.9:1 %tmp_42 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_9_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1288" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.9:2 %patches_parameters_9_load_3 = load i7 %patches_parameters_9_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_3"/></StgValue>
</operation>

<operation id="1289" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.9:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1290" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.8:1 %tmp_41 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_8_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1291" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.8:2 %patches_parameters_8_load_3 = load i7 %patches_parameters_8_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_3"/></StgValue>
</operation>

<operation id="1292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.8:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1293" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.7:1 %tmp_40 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_7_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1294" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.7:2 %patches_parameters_7_load_3 = load i7 %patches_parameters_7_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_3"/></StgValue>
</operation>

<operation id="1295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.7:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1296" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.6:1 %tmp_39 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_6_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1297" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.6:2 %patches_parameters_6_load_3 = load i7 %patches_parameters_6_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_3"/></StgValue>
</operation>

<operation id="1298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.6:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1299" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.5:1 %tmp_38 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_5_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1300" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.5:2 %patches_parameters_5_load_3 = load i7 %patches_parameters_5_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_3"/></StgValue>
</operation>

<operation id="1301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.5:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1302" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.4:1 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_4_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1303" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.4:2 %patches_parameters_4_load_3 = load i7 %patches_parameters_4_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_3"/></StgValue>
</operation>

<operation id="1304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.4:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1305" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.3:1 %tmp_36 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_3_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1306" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.3:2 %patches_parameters_3_load_3 = load i7 %patches_parameters_3_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_3"/></StgValue>
</operation>

<operation id="1307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.3:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1308" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.2:1 %tmp_35 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_2_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1309" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.2:2 %patches_parameters_2_load_3 = load i7 %patches_parameters_2_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_3"/></StgValue>
</operation>

<operation id="1310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.2:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1311" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.1:1 %tmp_34 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_1_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1312" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.1:2 %patches_parameters_1_load_3 = load i7 %patches_parameters_1_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_3"/></StgValue>
</operation>

<operation id="1313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.1:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1314" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.31:1 %tmp_33 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_31_load_1, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1315" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.31:2 %patches_parameters_31_load_2 = load i7 %patches_parameters_31_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_2"/></StgValue>
</operation>

<operation id="1316" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.31:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1317" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx3620.case.0:1 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %empty, i64 %patches_parameters_0_load_2, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1318" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3620.case.0:2 %patches_parameters_0_load_3 = load i7 %patches_parameters_0_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_3"/></StgValue>
</operation>

<operation id="1319" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3620.case.0:3 %br_ln567 = br void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1320" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx3620.exit:0 %call31230 = phi i64 %tmp_32, void %arrayidx3620.case.0, i64 %tmp_34, void %arrayidx3620.case.1, i64 %tmp_35, void %arrayidx3620.case.2, i64 %tmp_36, void %arrayidx3620.case.3, i64 %tmp_37, void %arrayidx3620.case.4, i64 %tmp_38, void %arrayidx3620.case.5, i64 %tmp_39, void %arrayidx3620.case.6, i64 %tmp_40, void %arrayidx3620.case.7, i64 %tmp_41, void %arrayidx3620.case.8, i64 %tmp_42, void %arrayidx3620.case.9, i64 %tmp_43, void %arrayidx3620.case.10, i64 %tmp_44, void %arrayidx3620.case.11, i64 %tmp_45, void %arrayidx3620.case.12, i64 %tmp_46, void %arrayidx3620.case.13, i64 %tmp_47, void %arrayidx3620.case.14, i64 %tmp_48, void %arrayidx3620.case.15, i64 %tmp_49, void %arrayidx3620.case.16, i64 %tmp_50, void %arrayidx3620.case.17, i64 %tmp_51, void %arrayidx3620.case.18, i64 %tmp_52, void %arrayidx3620.case.19, i64 %tmp_53, void %arrayidx3620.case.20, i64 %tmp_54, void %arrayidx3620.case.21, i64 %tmp_55, void %arrayidx3620.case.22, i64 %tmp_56, void %arrayidx3620.case.23, i64 %tmp_57, void %arrayidx3620.case.24, i64 %tmp_58, void %arrayidx3620.case.25, i64 %tmp_59, void %arrayidx3620.case.26, i64 %tmp_60, void %arrayidx3620.case.27, i64 %tmp_61, void %arrayidx3620.case.28, i64 %tmp_62, void %arrayidx3620.case.29, i64 %tmp_63, void %arrayidx3620.case.30, i64 %tmp_33, void %arrayidx3620.case.31

]]></Node>
<StgValue><ssdm name="call31230"/></StgValue>
</operation>

<operation id="1321" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx3620.exit:1 %empty_62 = phi i64 %patches_parameters_0_load_3, void %arrayidx3620.case.0, i64 %patches_parameters_1_load_3, void %arrayidx3620.case.1, i64 %patches_parameters_2_load_3, void %arrayidx3620.case.2, i64 %patches_parameters_3_load_3, void %arrayidx3620.case.3, i64 %patches_parameters_4_load_3, void %arrayidx3620.case.4, i64 %patches_parameters_5_load_3, void %arrayidx3620.case.5, i64 %patches_parameters_6_load_3, void %arrayidx3620.case.6, i64 %patches_parameters_7_load_3, void %arrayidx3620.case.7, i64 %patches_parameters_8_load_3, void %arrayidx3620.case.8, i64 %patches_parameters_9_load_3, void %arrayidx3620.case.9, i64 %patches_parameters_10_load_3, void %arrayidx3620.case.10, i64 %patches_parameters_11_load_3, void %arrayidx3620.case.11, i64 %patches_parameters_12_load_3, void %arrayidx3620.case.12, i64 %patches_parameters_13_load_3, void %arrayidx3620.case.13, i64 %patches_parameters_14_load_3, void %arrayidx3620.case.14, i64 %patches_parameters_15_load_3, void %arrayidx3620.case.15, i64 %patches_parameters_16_load_3, void %arrayidx3620.case.16, i64 %patches_parameters_17_load_3, void %arrayidx3620.case.17, i64 %patches_parameters_18_load_3, void %arrayidx3620.case.18, i64 %patches_parameters_19_load_3, void %arrayidx3620.case.19, i64 %patches_parameters_20_load_3, void %arrayidx3620.case.20, i64 %patches_parameters_21_load_3, void %arrayidx3620.case.21, i64 %patches_parameters_22_load_3, void %arrayidx3620.case.22, i64 %patches_parameters_23_load_3, void %arrayidx3620.case.23, i64 %patches_parameters_24_load_3, void %arrayidx3620.case.24, i64 %patches_parameters_25_load_3, void %arrayidx3620.case.25, i64 %patches_parameters_26_load_3, void %arrayidx3620.case.26, i64 %patches_parameters_27_load_3, void %arrayidx3620.case.27, i64 %patches_parameters_28_load_3, void %arrayidx3620.case.28, i64 %patches_parameters_29_load_3, void %arrayidx3620.case.29, i64 %patches_parameters_30_load_3, void %arrayidx3620.case.30, i64 %patches_parameters_31_load_2, void %arrayidx3620.case.31

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1322" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3620.exit:2 %icmp_ln567 = icmp_sgt  i64 %empty_62, i64 %z_top_max_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln567"/></StgValue>
</operation>

<operation id="1323" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx3620.exit:3 %br_ln567 = br i1 %icmp_ln567, void %arrayidx3620.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1324" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln567 = switch i32 %nPatchesAtOriginal, void %arrayidx4265.case.0, i32 32, void %arrayidx4265.case.31, i32 2, void %arrayidx4265.case.1, i32 3, void %arrayidx4265.case.2, i32 4, void %arrayidx4265.case.3, i32 5, void %arrayidx4265.case.4, i32 6, void %arrayidx4265.case.5, i32 7, void %arrayidx4265.case.6, i32 8, void %arrayidx4265.case.7, i32 9, void %arrayidx4265.case.8, i32 10, void %arrayidx4265.case.9, i32 11, void %arrayidx4265.case.10, i32 12, void %arrayidx4265.case.11, i32 13, void %arrayidx4265.case.12, i32 14, void %arrayidx4265.case.13, i32 15, void %arrayidx4265.case.14, i32 16, void %arrayidx4265.case.15, i32 17, void %arrayidx4265.case.16, i32 18, void %arrayidx4265.case.17, i32 19, void %arrayidx4265.case.18, i32 20, void %arrayidx4265.case.19, i32 21, void %arrayidx4265.case.20, i32 22, void %arrayidx4265.case.21, i32 23, void %arrayidx4265.case.22, i32 24, void %arrayidx4265.case.23, i32 25, void %arrayidx4265.case.24, i32 26, void %arrayidx4265.case.25, i32 27, void %arrayidx4265.case.26, i32 28, void %arrayidx4265.case.27, i32 29, void %arrayidx4265.case.28, i32 30, void %arrayidx4265.case.29, i32 31, void %arrayidx4265.case.30

]]></Node>
<StgValue><ssdm name="switch_ln567"/></StgValue>
</operation>

<operation id="1325" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.30:0 %patches_parameters_30_load_4 = load i7 %patches_parameters_30_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_4"/></StgValue>
</operation>

<operation id="1326" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.29:0 %patches_parameters_29_load_4 = load i7 %patches_parameters_29_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_4"/></StgValue>
</operation>

<operation id="1327" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.28:0 %patches_parameters_28_load_4 = load i7 %patches_parameters_28_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_4"/></StgValue>
</operation>

<operation id="1328" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.27:0 %patches_parameters_27_load_4 = load i7 %patches_parameters_27_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_4"/></StgValue>
</operation>

<operation id="1329" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.26:0 %patches_parameters_26_load_4 = load i7 %patches_parameters_26_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_4"/></StgValue>
</operation>

<operation id="1330" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.25:0 %patches_parameters_25_load_4 = load i7 %patches_parameters_25_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_4"/></StgValue>
</operation>

<operation id="1331" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.24:0 %patches_parameters_24_load_4 = load i7 %patches_parameters_24_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_4"/></StgValue>
</operation>

<operation id="1332" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.23:0 %patches_parameters_23_load_4 = load i7 %patches_parameters_23_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_4"/></StgValue>
</operation>

<operation id="1333" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.22:0 %patches_parameters_22_load_4 = load i7 %patches_parameters_22_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_4"/></StgValue>
</operation>

<operation id="1334" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.21:0 %patches_parameters_21_load_4 = load i7 %patches_parameters_21_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_4"/></StgValue>
</operation>

<operation id="1335" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.20:0 %patches_parameters_20_load_4 = load i7 %patches_parameters_20_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_4"/></StgValue>
</operation>

<operation id="1336" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.19:0 %patches_parameters_19_load_4 = load i7 %patches_parameters_19_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_4"/></StgValue>
</operation>

<operation id="1337" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.18:0 %patches_parameters_18_load_4 = load i7 %patches_parameters_18_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_4"/></StgValue>
</operation>

<operation id="1338" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.17:0 %patches_parameters_17_load_4 = load i7 %patches_parameters_17_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_4"/></StgValue>
</operation>

<operation id="1339" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.16:0 %patches_parameters_16_load_4 = load i7 %patches_parameters_16_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_4"/></StgValue>
</operation>

<operation id="1340" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.15:0 %patches_parameters_15_load_4 = load i7 %patches_parameters_15_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_4"/></StgValue>
</operation>

<operation id="1341" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.14:0 %patches_parameters_14_load_4 = load i7 %patches_parameters_14_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_4"/></StgValue>
</operation>

<operation id="1342" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.13:0 %patches_parameters_13_load_4 = load i7 %patches_parameters_13_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_4"/></StgValue>
</operation>

<operation id="1343" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.12:0 %patches_parameters_12_load_4 = load i7 %patches_parameters_12_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_4"/></StgValue>
</operation>

<operation id="1344" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.11:0 %patches_parameters_11_load_4 = load i7 %patches_parameters_11_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_4"/></StgValue>
</operation>

<operation id="1345" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.10:0 %patches_parameters_10_load_4 = load i7 %patches_parameters_10_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_4"/></StgValue>
</operation>

<operation id="1346" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.9:0 %patches_parameters_9_load_4 = load i7 %patches_parameters_9_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_4"/></StgValue>
</operation>

<operation id="1347" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.8:0 %patches_parameters_8_load_4 = load i7 %patches_parameters_8_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_4"/></StgValue>
</operation>

<operation id="1348" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.7:0 %patches_parameters_7_load_4 = load i7 %patches_parameters_7_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_4"/></StgValue>
</operation>

<operation id="1349" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.6:0 %patches_parameters_6_load_4 = load i7 %patches_parameters_6_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_4"/></StgValue>
</operation>

<operation id="1350" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.5:0 %patches_parameters_5_load_4 = load i7 %patches_parameters_5_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_4"/></StgValue>
</operation>

<operation id="1351" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.4:0 %patches_parameters_4_load_4 = load i7 %patches_parameters_4_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_4"/></StgValue>
</operation>

<operation id="1352" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.3:0 %patches_parameters_3_load_4 = load i7 %patches_parameters_3_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_4"/></StgValue>
</operation>

<operation id="1353" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.2:0 %patches_parameters_2_load_4 = load i7 %patches_parameters_2_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_4"/></StgValue>
</operation>

<operation id="1354" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.1:0 %patches_parameters_1_load_4 = load i7 %patches_parameters_1_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_4"/></StgValue>
</operation>

<operation id="1355" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.31:0 %patches_parameters_31_load_3 = load i7 %patches_parameters_31_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_3"/></StgValue>
</operation>

<operation id="1356" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.0:0 %patches_parameters_0_load_4 = load i7 %patches_parameters_0_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1357" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.30:0 %patches_parameters_30_load_4 = load i7 %patches_parameters_30_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_4"/></StgValue>
</operation>

<operation id="1358" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.30:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1359" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.29:0 %patches_parameters_29_load_4 = load i7 %patches_parameters_29_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_4"/></StgValue>
</operation>

<operation id="1360" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.29:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1361" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.28:0 %patches_parameters_28_load_4 = load i7 %patches_parameters_28_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_4"/></StgValue>
</operation>

<operation id="1362" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.28:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1363" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.27:0 %patches_parameters_27_load_4 = load i7 %patches_parameters_27_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_4"/></StgValue>
</operation>

<operation id="1364" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.27:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1365" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.26:0 %patches_parameters_26_load_4 = load i7 %patches_parameters_26_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_4"/></StgValue>
</operation>

<operation id="1366" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.26:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1367" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.25:0 %patches_parameters_25_load_4 = load i7 %patches_parameters_25_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_4"/></StgValue>
</operation>

<operation id="1368" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.25:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1369" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.24:0 %patches_parameters_24_load_4 = load i7 %patches_parameters_24_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_4"/></StgValue>
</operation>

<operation id="1370" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.24:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1371" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.23:0 %patches_parameters_23_load_4 = load i7 %patches_parameters_23_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_4"/></StgValue>
</operation>

<operation id="1372" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.23:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1373" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.22:0 %patches_parameters_22_load_4 = load i7 %patches_parameters_22_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_4"/></StgValue>
</operation>

<operation id="1374" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.22:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1375" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.21:0 %patches_parameters_21_load_4 = load i7 %patches_parameters_21_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_4"/></StgValue>
</operation>

<operation id="1376" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.21:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1377" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.20:0 %patches_parameters_20_load_4 = load i7 %patches_parameters_20_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_4"/></StgValue>
</operation>

<operation id="1378" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.20:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1379" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.19:0 %patches_parameters_19_load_4 = load i7 %patches_parameters_19_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_4"/></StgValue>
</operation>

<operation id="1380" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.19:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1381" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.18:0 %patches_parameters_18_load_4 = load i7 %patches_parameters_18_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_4"/></StgValue>
</operation>

<operation id="1382" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.18:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1383" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.17:0 %patches_parameters_17_load_4 = load i7 %patches_parameters_17_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_4"/></StgValue>
</operation>

<operation id="1384" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.17:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1385" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.16:0 %patches_parameters_16_load_4 = load i7 %patches_parameters_16_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_4"/></StgValue>
</operation>

<operation id="1386" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.16:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1387" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.15:0 %patches_parameters_15_load_4 = load i7 %patches_parameters_15_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_4"/></StgValue>
</operation>

<operation id="1388" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.15:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1389" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.14:0 %patches_parameters_14_load_4 = load i7 %patches_parameters_14_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_4"/></StgValue>
</operation>

<operation id="1390" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.14:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1391" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.13:0 %patches_parameters_13_load_4 = load i7 %patches_parameters_13_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_4"/></StgValue>
</operation>

<operation id="1392" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.13:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1393" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.12:0 %patches_parameters_12_load_4 = load i7 %patches_parameters_12_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_4"/></StgValue>
</operation>

<operation id="1394" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.12:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1395" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.11:0 %patches_parameters_11_load_4 = load i7 %patches_parameters_11_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_4"/></StgValue>
</operation>

<operation id="1396" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.11:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1397" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.10:0 %patches_parameters_10_load_4 = load i7 %patches_parameters_10_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_4"/></StgValue>
</operation>

<operation id="1398" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.10:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1399" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.9:0 %patches_parameters_9_load_4 = load i7 %patches_parameters_9_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_4"/></StgValue>
</operation>

<operation id="1400" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.9:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1401" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.8:0 %patches_parameters_8_load_4 = load i7 %patches_parameters_8_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_4"/></StgValue>
</operation>

<operation id="1402" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.8:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1403" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.7:0 %patches_parameters_7_load_4 = load i7 %patches_parameters_7_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_4"/></StgValue>
</operation>

<operation id="1404" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.7:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1405" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.6:0 %patches_parameters_6_load_4 = load i7 %patches_parameters_6_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_4"/></StgValue>
</operation>

<operation id="1406" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.6:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1407" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.5:0 %patches_parameters_5_load_4 = load i7 %patches_parameters_5_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_4"/></StgValue>
</operation>

<operation id="1408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.5:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1409" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.4:0 %patches_parameters_4_load_4 = load i7 %patches_parameters_4_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_4"/></StgValue>
</operation>

<operation id="1410" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.4:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1411" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.3:0 %patches_parameters_3_load_4 = load i7 %patches_parameters_3_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_4"/></StgValue>
</operation>

<operation id="1412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.3:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1413" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.2:0 %patches_parameters_2_load_4 = load i7 %patches_parameters_2_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_4"/></StgValue>
</operation>

<operation id="1414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.2:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1415" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.1:0 %patches_parameters_1_load_4 = load i7 %patches_parameters_1_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_4"/></StgValue>
</operation>

<operation id="1416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.1:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1417" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.31:0 %patches_parameters_31_load_3 = load i7 %patches_parameters_31_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_3"/></StgValue>
</operation>

<operation id="1418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.31:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1419" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4265.case.0:0 %patches_parameters_0_load_4 = load i7 %patches_parameters_0_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_4"/></StgValue>
</operation>

<operation id="1420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4265.case.0:1 %br_ln567 = br void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx4265.exit:0 %empty_63 = phi i64 %patches_parameters_0_load_4, void %arrayidx4265.case.0, i64 %patches_parameters_1_load_4, void %arrayidx4265.case.1, i64 %patches_parameters_2_load_4, void %arrayidx4265.case.2, i64 %patches_parameters_3_load_4, void %arrayidx4265.case.3, i64 %patches_parameters_4_load_4, void %arrayidx4265.case.4, i64 %patches_parameters_5_load_4, void %arrayidx4265.case.5, i64 %patches_parameters_6_load_4, void %arrayidx4265.case.6, i64 %patches_parameters_7_load_4, void %arrayidx4265.case.7, i64 %patches_parameters_8_load_4, void %arrayidx4265.case.8, i64 %patches_parameters_9_load_4, void %arrayidx4265.case.9, i64 %patches_parameters_10_load_4, void %arrayidx4265.case.10, i64 %patches_parameters_11_load_4, void %arrayidx4265.case.11, i64 %patches_parameters_12_load_4, void %arrayidx4265.case.12, i64 %patches_parameters_13_load_4, void %arrayidx4265.case.13, i64 %patches_parameters_14_load_4, void %arrayidx4265.case.14, i64 %patches_parameters_15_load_4, void %arrayidx4265.case.15, i64 %patches_parameters_16_load_4, void %arrayidx4265.case.16, i64 %patches_parameters_17_load_4, void %arrayidx4265.case.17, i64 %patches_parameters_18_load_4, void %arrayidx4265.case.18, i64 %patches_parameters_19_load_4, void %arrayidx4265.case.19, i64 %patches_parameters_20_load_4, void %arrayidx4265.case.20, i64 %patches_parameters_21_load_4, void %arrayidx4265.case.21, i64 %patches_parameters_22_load_4, void %arrayidx4265.case.22, i64 %patches_parameters_23_load_4, void %arrayidx4265.case.23, i64 %patches_parameters_24_load_4, void %arrayidx4265.case.24, i64 %patches_parameters_25_load_4, void %arrayidx4265.case.25, i64 %patches_parameters_26_load_4, void %arrayidx4265.case.26, i64 %patches_parameters_27_load_4, void %arrayidx4265.case.27, i64 %patches_parameters_28_load_4, void %arrayidx4265.case.28, i64 %patches_parameters_29_load_4, void %arrayidx4265.case.29, i64 %patches_parameters_30_load_4, void %arrayidx4265.case.30, i64 %patches_parameters_31_load_3, void %arrayidx4265.case.31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1422" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4265.exit:1 %icmp_ln567_1 = icmp_sgt  i64 %empty_63, i64 %z_top_max_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln567_1"/></StgValue>
</operation>

<operation id="1423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4265.exit:2 %br_ln567 = br i1 %icmp_ln567_1, void %arrayidx4265.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1424" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln567 = switch i32 %nPatchesAtOriginal, void %arrayidx4868.case.0, i32 32, void %arrayidx4868.case.31, i32 2, void %arrayidx4868.case.1, i32 3, void %arrayidx4868.case.2, i32 4, void %arrayidx4868.case.3, i32 5, void %arrayidx4868.case.4, i32 6, void %arrayidx4868.case.5, i32 7, void %arrayidx4868.case.6, i32 8, void %arrayidx4868.case.7, i32 9, void %arrayidx4868.case.8, i32 10, void %arrayidx4868.case.9, i32 11, void %arrayidx4868.case.10, i32 12, void %arrayidx4868.case.11, i32 13, void %arrayidx4868.case.12, i32 14, void %arrayidx4868.case.13, i32 15, void %arrayidx4868.case.14, i32 16, void %arrayidx4868.case.15, i32 17, void %arrayidx4868.case.16, i32 18, void %arrayidx4868.case.17, i32 19, void %arrayidx4868.case.18, i32 20, void %arrayidx4868.case.19, i32 21, void %arrayidx4868.case.20, i32 22, void %arrayidx4868.case.21, i32 23, void %arrayidx4868.case.22, i32 24, void %arrayidx4868.case.23, i32 25, void %arrayidx4868.case.24, i32 26, void %arrayidx4868.case.25, i32 27, void %arrayidx4868.case.26, i32 28, void %arrayidx4868.case.27, i32 29, void %arrayidx4868.case.28, i32 30, void %arrayidx4868.case.29, i32 31, void %arrayidx4868.case.30

]]></Node>
<StgValue><ssdm name="switch_ln567"/></StgValue>
</operation>

<operation id="1425" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.30:0 %patches_parameters_30_load_5 = load i7 %patches_parameters_30_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_5"/></StgValue>
</operation>

<operation id="1426" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.29:0 %patches_parameters_29_load_5 = load i7 %patches_parameters_29_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_5"/></StgValue>
</operation>

<operation id="1427" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.28:0 %patches_parameters_28_load_5 = load i7 %patches_parameters_28_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_5"/></StgValue>
</operation>

<operation id="1428" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.27:0 %patches_parameters_27_load_5 = load i7 %patches_parameters_27_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_5"/></StgValue>
</operation>

<operation id="1429" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.26:0 %patches_parameters_26_load_5 = load i7 %patches_parameters_26_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_5"/></StgValue>
</operation>

<operation id="1430" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.25:0 %patches_parameters_25_load_5 = load i7 %patches_parameters_25_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_5"/></StgValue>
</operation>

<operation id="1431" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.24:0 %patches_parameters_24_load_5 = load i7 %patches_parameters_24_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_5"/></StgValue>
</operation>

<operation id="1432" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.23:0 %patches_parameters_23_load_5 = load i7 %patches_parameters_23_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_5"/></StgValue>
</operation>

<operation id="1433" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.22:0 %patches_parameters_22_load_5 = load i7 %patches_parameters_22_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_5"/></StgValue>
</operation>

<operation id="1434" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.21:0 %patches_parameters_21_load_5 = load i7 %patches_parameters_21_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_5"/></StgValue>
</operation>

<operation id="1435" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.20:0 %patches_parameters_20_load_5 = load i7 %patches_parameters_20_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_5"/></StgValue>
</operation>

<operation id="1436" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.19:0 %patches_parameters_19_load_5 = load i7 %patches_parameters_19_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_5"/></StgValue>
</operation>

<operation id="1437" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.18:0 %patches_parameters_18_load_5 = load i7 %patches_parameters_18_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_5"/></StgValue>
</operation>

<operation id="1438" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.17:0 %patches_parameters_17_load_5 = load i7 %patches_parameters_17_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_5"/></StgValue>
</operation>

<operation id="1439" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.16:0 %patches_parameters_16_load_5 = load i7 %patches_parameters_16_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_5"/></StgValue>
</operation>

<operation id="1440" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.15:0 %patches_parameters_15_load_5 = load i7 %patches_parameters_15_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_5"/></StgValue>
</operation>

<operation id="1441" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.14:0 %patches_parameters_14_load_5 = load i7 %patches_parameters_14_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_5"/></StgValue>
</operation>

<operation id="1442" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.13:0 %patches_parameters_13_load_5 = load i7 %patches_parameters_13_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_5"/></StgValue>
</operation>

<operation id="1443" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.12:0 %patches_parameters_12_load_5 = load i7 %patches_parameters_12_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_5"/></StgValue>
</operation>

<operation id="1444" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.11:0 %patches_parameters_11_load_5 = load i7 %patches_parameters_11_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_5"/></StgValue>
</operation>

<operation id="1445" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.10:0 %patches_parameters_10_load_5 = load i7 %patches_parameters_10_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_5"/></StgValue>
</operation>

<operation id="1446" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.9:0 %patches_parameters_9_load_5 = load i7 %patches_parameters_9_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_5"/></StgValue>
</operation>

<operation id="1447" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.8:0 %patches_parameters_8_load_5 = load i7 %patches_parameters_8_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_5"/></StgValue>
</operation>

<operation id="1448" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.7:0 %patches_parameters_7_load_5 = load i7 %patches_parameters_7_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_5"/></StgValue>
</operation>

<operation id="1449" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.6:0 %patches_parameters_6_load_5 = load i7 %patches_parameters_6_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_5"/></StgValue>
</operation>

<operation id="1450" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.5:0 %patches_parameters_5_load_5 = load i7 %patches_parameters_5_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_5"/></StgValue>
</operation>

<operation id="1451" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.4:0 %patches_parameters_4_load_5 = load i7 %patches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_5"/></StgValue>
</operation>

<operation id="1452" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.3:0 %patches_parameters_3_load_5 = load i7 %patches_parameters_3_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_5"/></StgValue>
</operation>

<operation id="1453" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.2:0 %patches_parameters_2_load_5 = load i7 %patches_parameters_2_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_5"/></StgValue>
</operation>

<operation id="1454" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.1:0 %patches_parameters_1_load_5 = load i7 %patches_parameters_1_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_5"/></StgValue>
</operation>

<operation id="1455" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.31:0 %patches_parameters_31_load_4 = load i7 %patches_parameters_31_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_4"/></StgValue>
</operation>

<operation id="1456" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.0:0 %patches_parameters_0_load_5 = load i7 %patches_parameters_0_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1457" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.30:0 %patches_parameters_30_load_5 = load i7 %patches_parameters_30_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_5"/></StgValue>
</operation>

<operation id="1458" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.30:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1459" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.29:0 %patches_parameters_29_load_5 = load i7 %patches_parameters_29_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_5"/></StgValue>
</operation>

<operation id="1460" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.29:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1461" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.28:0 %patches_parameters_28_load_5 = load i7 %patches_parameters_28_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_5"/></StgValue>
</operation>

<operation id="1462" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.28:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1463" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.27:0 %patches_parameters_27_load_5 = load i7 %patches_parameters_27_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_5"/></StgValue>
</operation>

<operation id="1464" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.27:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1465" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.26:0 %patches_parameters_26_load_5 = load i7 %patches_parameters_26_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_5"/></StgValue>
</operation>

<operation id="1466" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.26:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1467" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.25:0 %patches_parameters_25_load_5 = load i7 %patches_parameters_25_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_5"/></StgValue>
</operation>

<operation id="1468" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.25:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1469" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.24:0 %patches_parameters_24_load_5 = load i7 %patches_parameters_24_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_5"/></StgValue>
</operation>

<operation id="1470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.24:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1471" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.23:0 %patches_parameters_23_load_5 = load i7 %patches_parameters_23_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_5"/></StgValue>
</operation>

<operation id="1472" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.23:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1473" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.22:0 %patches_parameters_22_load_5 = load i7 %patches_parameters_22_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_5"/></StgValue>
</operation>

<operation id="1474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.22:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1475" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.21:0 %patches_parameters_21_load_5 = load i7 %patches_parameters_21_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_5"/></StgValue>
</operation>

<operation id="1476" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.21:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1477" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.20:0 %patches_parameters_20_load_5 = load i7 %patches_parameters_20_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_5"/></StgValue>
</operation>

<operation id="1478" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.20:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1479" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.19:0 %patches_parameters_19_load_5 = load i7 %patches_parameters_19_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_5"/></StgValue>
</operation>

<operation id="1480" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.19:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1481" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.18:0 %patches_parameters_18_load_5 = load i7 %patches_parameters_18_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_5"/></StgValue>
</operation>

<operation id="1482" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.18:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1483" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.17:0 %patches_parameters_17_load_5 = load i7 %patches_parameters_17_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_5"/></StgValue>
</operation>

<operation id="1484" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.17:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1485" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.16:0 %patches_parameters_16_load_5 = load i7 %patches_parameters_16_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_5"/></StgValue>
</operation>

<operation id="1486" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.16:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1487" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.15:0 %patches_parameters_15_load_5 = load i7 %patches_parameters_15_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_5"/></StgValue>
</operation>

<operation id="1488" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.15:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1489" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.14:0 %patches_parameters_14_load_5 = load i7 %patches_parameters_14_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_5"/></StgValue>
</operation>

<operation id="1490" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.14:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1491" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.13:0 %patches_parameters_13_load_5 = load i7 %patches_parameters_13_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_5"/></StgValue>
</operation>

<operation id="1492" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.13:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1493" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.12:0 %patches_parameters_12_load_5 = load i7 %patches_parameters_12_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_5"/></StgValue>
</operation>

<operation id="1494" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.12:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1495" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.11:0 %patches_parameters_11_load_5 = load i7 %patches_parameters_11_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_5"/></StgValue>
</operation>

<operation id="1496" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.11:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1497" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.10:0 %patches_parameters_10_load_5 = load i7 %patches_parameters_10_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_5"/></StgValue>
</operation>

<operation id="1498" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.10:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1499" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.9:0 %patches_parameters_9_load_5 = load i7 %patches_parameters_9_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_5"/></StgValue>
</operation>

<operation id="1500" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.9:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1501" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.8:0 %patches_parameters_8_load_5 = load i7 %patches_parameters_8_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_5"/></StgValue>
</operation>

<operation id="1502" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.8:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1503" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.7:0 %patches_parameters_7_load_5 = load i7 %patches_parameters_7_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_5"/></StgValue>
</operation>

<operation id="1504" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.7:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1505" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.6:0 %patches_parameters_6_load_5 = load i7 %patches_parameters_6_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_5"/></StgValue>
</operation>

<operation id="1506" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.6:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1507" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.5:0 %patches_parameters_5_load_5 = load i7 %patches_parameters_5_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_5"/></StgValue>
</operation>

<operation id="1508" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.5:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1509" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.4:0 %patches_parameters_4_load_5 = load i7 %patches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_5"/></StgValue>
</operation>

<operation id="1510" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.4:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1511" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.3:0 %patches_parameters_3_load_5 = load i7 %patches_parameters_3_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_5"/></StgValue>
</operation>

<operation id="1512" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.3:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1513" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.2:0 %patches_parameters_2_load_5 = load i7 %patches_parameters_2_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_5"/></StgValue>
</operation>

<operation id="1514" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.2:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1515" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.1:0 %patches_parameters_1_load_5 = load i7 %patches_parameters_1_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_5"/></StgValue>
</operation>

<operation id="1516" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.1:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1517" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.31:0 %patches_parameters_31_load_4 = load i7 %patches_parameters_31_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_4"/></StgValue>
</operation>

<operation id="1518" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.31:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1519" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4868.case.0:0 %patches_parameters_0_load_5 = load i7 %patches_parameters_0_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_5"/></StgValue>
</operation>

<operation id="1520" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.case.0:1 %br_ln567 = br void %arrayidx4868.exit

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx4868.exit:0 %empty_64 = phi i64 %patches_parameters_0_load_5, void %arrayidx4868.case.0, i64 %patches_parameters_1_load_5, void %arrayidx4868.case.1, i64 %patches_parameters_2_load_5, void %arrayidx4868.case.2, i64 %patches_parameters_3_load_5, void %arrayidx4868.case.3, i64 %patches_parameters_4_load_5, void %arrayidx4868.case.4, i64 %patches_parameters_5_load_5, void %arrayidx4868.case.5, i64 %patches_parameters_6_load_5, void %arrayidx4868.case.6, i64 %patches_parameters_7_load_5, void %arrayidx4868.case.7, i64 %patches_parameters_8_load_5, void %arrayidx4868.case.8, i64 %patches_parameters_9_load_5, void %arrayidx4868.case.9, i64 %patches_parameters_10_load_5, void %arrayidx4868.case.10, i64 %patches_parameters_11_load_5, void %arrayidx4868.case.11, i64 %patches_parameters_12_load_5, void %arrayidx4868.case.12, i64 %patches_parameters_13_load_5, void %arrayidx4868.case.13, i64 %patches_parameters_14_load_5, void %arrayidx4868.case.14, i64 %patches_parameters_15_load_5, void %arrayidx4868.case.15, i64 %patches_parameters_16_load_5, void %arrayidx4868.case.16, i64 %patches_parameters_17_load_5, void %arrayidx4868.case.17, i64 %patches_parameters_18_load_5, void %arrayidx4868.case.18, i64 %patches_parameters_19_load_5, void %arrayidx4868.case.19, i64 %patches_parameters_20_load_5, void %arrayidx4868.case.20, i64 %patches_parameters_21_load_5, void %arrayidx4868.case.21, i64 %patches_parameters_22_load_5, void %arrayidx4868.case.22, i64 %patches_parameters_23_load_5, void %arrayidx4868.case.23, i64 %patches_parameters_24_load_5, void %arrayidx4868.case.24, i64 %patches_parameters_25_load_5, void %arrayidx4868.case.25, i64 %patches_parameters_26_load_5, void %arrayidx4868.case.26, i64 %patches_parameters_27_load_5, void %arrayidx4868.case.27, i64 %patches_parameters_28_load_5, void %arrayidx4868.case.28, i64 %patches_parameters_29_load_5, void %arrayidx4868.case.29, i64 %patches_parameters_30_load_5, void %arrayidx4868.case.30, i64 %patches_parameters_31_load_4, void %arrayidx4868.case.31

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1522" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4868.exit:1 %icmp_ln567_2 = icmp_ne  i64 %empty_64, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln567_2"/></StgValue>
</operation>

<operation id="1523" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4868.exit:2 %br_ln0 = br void %arrayidx4265.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1524" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx4265.exit._crit_edge:0 %p_ph = phi i1 %icmp_ln567_2, void %arrayidx4868.exit, i1 0, void %arrayidx4265.exit

]]></Node>
<StgValue><ssdm name="p_ph"/></StgValue>
</operation>

<operation id="1525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx4265.exit._crit_edge:1 %switch_ln568 = switch i32 %nPatchesAtOriginal, void %arrayidx6062.case.0, i32 32, void %arrayidx6062.case.31, i32 2, void %arrayidx6062.case.1, i32 3, void %arrayidx6062.case.2, i32 4, void %arrayidx6062.case.3, i32 5, void %arrayidx6062.case.4, i32 6, void %arrayidx6062.case.5, i32 7, void %arrayidx6062.case.6, i32 8, void %arrayidx6062.case.7, i32 9, void %arrayidx6062.case.8, i32 10, void %arrayidx6062.case.9, i32 11, void %arrayidx6062.case.10, i32 12, void %arrayidx6062.case.11, i32 13, void %arrayidx6062.case.12, i32 14, void %arrayidx6062.case.13, i32 15, void %arrayidx6062.case.14, i32 16, void %arrayidx6062.case.15, i32 17, void %arrayidx6062.case.16, i32 18, void %arrayidx6062.case.17, i32 19, void %arrayidx6062.case.18, i32 20, void %arrayidx6062.case.19, i32 21, void %arrayidx6062.case.20, i32 22, void %arrayidx6062.case.21, i32 23, void %arrayidx6062.case.22, i32 24, void %arrayidx6062.case.23, i32 25, void %arrayidx6062.case.24, i32 26, void %arrayidx6062.case.25, i32 27, void %arrayidx6062.case.26, i32 28, void %arrayidx6062.case.27, i32 29, void %arrayidx6062.case.28, i32 30, void %arrayidx6062.case.29, i32 31, void %arrayidx6062.case.30

]]></Node>
<StgValue><ssdm name="switch_ln568"/></StgValue>
</operation>

<operation id="1526" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.30:0 %patches_parameters_30_load_6 = load i7 %patches_parameters_30_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_6"/></StgValue>
</operation>

<operation id="1527" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.29:0 %patches_parameters_29_load_6 = load i7 %patches_parameters_29_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_6"/></StgValue>
</operation>

<operation id="1528" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.28:0 %patches_parameters_28_load_6 = load i7 %patches_parameters_28_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_6"/></StgValue>
</operation>

<operation id="1529" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.27:0 %patches_parameters_27_load_6 = load i7 %patches_parameters_27_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_6"/></StgValue>
</operation>

<operation id="1530" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.26:0 %patches_parameters_26_load_6 = load i7 %patches_parameters_26_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_6"/></StgValue>
</operation>

<operation id="1531" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.25:0 %patches_parameters_25_load_6 = load i7 %patches_parameters_25_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_6"/></StgValue>
</operation>

<operation id="1532" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.24:0 %patches_parameters_24_load_6 = load i7 %patches_parameters_24_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_6"/></StgValue>
</operation>

<operation id="1533" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.23:0 %patches_parameters_23_load_6 = load i7 %patches_parameters_23_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_6"/></StgValue>
</operation>

<operation id="1534" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.22:0 %patches_parameters_22_load_6 = load i7 %patches_parameters_22_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_6"/></StgValue>
</operation>

<operation id="1535" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.21:0 %patches_parameters_21_load_6 = load i7 %patches_parameters_21_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_6"/></StgValue>
</operation>

<operation id="1536" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.20:0 %patches_parameters_20_load_6 = load i7 %patches_parameters_20_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_6"/></StgValue>
</operation>

<operation id="1537" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.19:0 %patches_parameters_19_load_6 = load i7 %patches_parameters_19_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_6"/></StgValue>
</operation>

<operation id="1538" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.18:0 %patches_parameters_18_load_6 = load i7 %patches_parameters_18_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_6"/></StgValue>
</operation>

<operation id="1539" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.17:0 %patches_parameters_17_load_6 = load i7 %patches_parameters_17_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_6"/></StgValue>
</operation>

<operation id="1540" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.16:0 %patches_parameters_16_load_6 = load i7 %patches_parameters_16_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_6"/></StgValue>
</operation>

<operation id="1541" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.15:0 %patches_parameters_15_load_6 = load i7 %patches_parameters_15_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_6"/></StgValue>
</operation>

<operation id="1542" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.14:0 %patches_parameters_14_load_6 = load i7 %patches_parameters_14_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_6"/></StgValue>
</operation>

<operation id="1543" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.13:0 %patches_parameters_13_load_6 = load i7 %patches_parameters_13_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_6"/></StgValue>
</operation>

<operation id="1544" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.12:0 %patches_parameters_12_load_6 = load i7 %patches_parameters_12_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_6"/></StgValue>
</operation>

<operation id="1545" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.11:0 %patches_parameters_11_load_6 = load i7 %patches_parameters_11_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_6"/></StgValue>
</operation>

<operation id="1546" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.10:0 %patches_parameters_10_load_6 = load i7 %patches_parameters_10_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_6"/></StgValue>
</operation>

<operation id="1547" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.9:0 %patches_parameters_9_load_6 = load i7 %patches_parameters_9_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_6"/></StgValue>
</operation>

<operation id="1548" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.8:0 %patches_parameters_8_load_6 = load i7 %patches_parameters_8_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_6"/></StgValue>
</operation>

<operation id="1549" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.7:0 %patches_parameters_7_load_6 = load i7 %patches_parameters_7_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_6"/></StgValue>
</operation>

<operation id="1550" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.6:0 %patches_parameters_6_load_6 = load i7 %patches_parameters_6_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_6"/></StgValue>
</operation>

<operation id="1551" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.5:0 %patches_parameters_5_load_6 = load i7 %patches_parameters_5_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_6"/></StgValue>
</operation>

<operation id="1552" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.4:0 %patches_parameters_4_load_6 = load i7 %patches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_6"/></StgValue>
</operation>

<operation id="1553" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.3:0 %patches_parameters_3_load_6 = load i7 %patches_parameters_3_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_6"/></StgValue>
</operation>

<operation id="1554" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.2:0 %patches_parameters_2_load_6 = load i7 %patches_parameters_2_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_6"/></StgValue>
</operation>

<operation id="1555" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.1:0 %patches_parameters_1_load_6 = load i7 %patches_parameters_1_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_6"/></StgValue>
</operation>

<operation id="1556" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.31:0 %patches_parameters_31_load_5 = load i7 %patches_parameters_31_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_5"/></StgValue>
</operation>

<operation id="1557" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.0:0 %patches_parameters_0_load_6 = load i7 %patches_parameters_0_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1558" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.30:0 %patches_parameters_30_load_6 = load i7 %patches_parameters_30_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_6"/></StgValue>
</operation>

<operation id="1559" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.30:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1560" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.29:0 %patches_parameters_29_load_6 = load i7 %patches_parameters_29_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_6"/></StgValue>
</operation>

<operation id="1561" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.29:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1562" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.28:0 %patches_parameters_28_load_6 = load i7 %patches_parameters_28_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_6"/></StgValue>
</operation>

<operation id="1563" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.28:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1564" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.27:0 %patches_parameters_27_load_6 = load i7 %patches_parameters_27_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_6"/></StgValue>
</operation>

<operation id="1565" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.27:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1566" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.26:0 %patches_parameters_26_load_6 = load i7 %patches_parameters_26_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_6"/></StgValue>
</operation>

<operation id="1567" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.26:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1568" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.25:0 %patches_parameters_25_load_6 = load i7 %patches_parameters_25_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_6"/></StgValue>
</operation>

<operation id="1569" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.25:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1570" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.24:0 %patches_parameters_24_load_6 = load i7 %patches_parameters_24_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_6"/></StgValue>
</operation>

<operation id="1571" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.24:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1572" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.23:0 %patches_parameters_23_load_6 = load i7 %patches_parameters_23_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_6"/></StgValue>
</operation>

<operation id="1573" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.23:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1574" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.22:0 %patches_parameters_22_load_6 = load i7 %patches_parameters_22_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_6"/></StgValue>
</operation>

<operation id="1575" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.22:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1576" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.21:0 %patches_parameters_21_load_6 = load i7 %patches_parameters_21_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_6"/></StgValue>
</operation>

<operation id="1577" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.21:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1578" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.20:0 %patches_parameters_20_load_6 = load i7 %patches_parameters_20_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_6"/></StgValue>
</operation>

<operation id="1579" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.20:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1580" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.19:0 %patches_parameters_19_load_6 = load i7 %patches_parameters_19_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_6"/></StgValue>
</operation>

<operation id="1581" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.19:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1582" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.18:0 %patches_parameters_18_load_6 = load i7 %patches_parameters_18_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_6"/></StgValue>
</operation>

<operation id="1583" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.18:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1584" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.17:0 %patches_parameters_17_load_6 = load i7 %patches_parameters_17_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_6"/></StgValue>
</operation>

<operation id="1585" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.17:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1586" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.16:0 %patches_parameters_16_load_6 = load i7 %patches_parameters_16_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_6"/></StgValue>
</operation>

<operation id="1587" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.16:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1588" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.15:0 %patches_parameters_15_load_6 = load i7 %patches_parameters_15_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_6"/></StgValue>
</operation>

<operation id="1589" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.15:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1590" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.14:0 %patches_parameters_14_load_6 = load i7 %patches_parameters_14_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_6"/></StgValue>
</operation>

<operation id="1591" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.14:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1592" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.13:0 %patches_parameters_13_load_6 = load i7 %patches_parameters_13_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_6"/></StgValue>
</operation>

<operation id="1593" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.13:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1594" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.12:0 %patches_parameters_12_load_6 = load i7 %patches_parameters_12_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_6"/></StgValue>
</operation>

<operation id="1595" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.12:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1596" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.11:0 %patches_parameters_11_load_6 = load i7 %patches_parameters_11_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_6"/></StgValue>
</operation>

<operation id="1597" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.11:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1598" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.10:0 %patches_parameters_10_load_6 = load i7 %patches_parameters_10_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_6"/></StgValue>
</operation>

<operation id="1599" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.10:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1600" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.9:0 %patches_parameters_9_load_6 = load i7 %patches_parameters_9_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_6"/></StgValue>
</operation>

<operation id="1601" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.9:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1602" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.8:0 %patches_parameters_8_load_6 = load i7 %patches_parameters_8_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_6"/></StgValue>
</operation>

<operation id="1603" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.8:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1604" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.7:0 %patches_parameters_7_load_6 = load i7 %patches_parameters_7_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_6"/></StgValue>
</operation>

<operation id="1605" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.7:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1606" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.6:0 %patches_parameters_6_load_6 = load i7 %patches_parameters_6_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_6"/></StgValue>
</operation>

<operation id="1607" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.6:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1608" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.5:0 %patches_parameters_5_load_6 = load i7 %patches_parameters_5_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_6"/></StgValue>
</operation>

<operation id="1609" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.5:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1610" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.4:0 %patches_parameters_4_load_6 = load i7 %patches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_6"/></StgValue>
</operation>

<operation id="1611" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.4:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1612" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.3:0 %patches_parameters_3_load_6 = load i7 %patches_parameters_3_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_6"/></StgValue>
</operation>

<operation id="1613" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.3:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1614" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.2:0 %patches_parameters_2_load_6 = load i7 %patches_parameters_2_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_6"/></StgValue>
</operation>

<operation id="1615" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.2:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1616" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.1:0 %patches_parameters_1_load_6 = load i7 %patches_parameters_1_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_6"/></StgValue>
</operation>

<operation id="1617" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.1:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1618" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.31:0 %patches_parameters_31_load_5 = load i7 %patches_parameters_31_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_5"/></StgValue>
</operation>

<operation id="1619" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.31:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1620" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6062.case.0:0 %patches_parameters_0_load_6 = load i7 %patches_parameters_0_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_6"/></StgValue>
</operation>

<operation id="1621" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.case.0:1 %br_ln568 = br void %arrayidx6062.exit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="1622" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx6062.exit:0 %empty_65 = phi i64 %patches_parameters_0_load_6, void %arrayidx6062.case.0, i64 %patches_parameters_1_load_6, void %arrayidx6062.case.1, i64 %patches_parameters_2_load_6, void %arrayidx6062.case.2, i64 %patches_parameters_3_load_6, void %arrayidx6062.case.3, i64 %patches_parameters_4_load_6, void %arrayidx6062.case.4, i64 %patches_parameters_5_load_6, void %arrayidx6062.case.5, i64 %patches_parameters_6_load_6, void %arrayidx6062.case.6, i64 %patches_parameters_7_load_6, void %arrayidx6062.case.7, i64 %patches_parameters_8_load_6, void %arrayidx6062.case.8, i64 %patches_parameters_9_load_6, void %arrayidx6062.case.9, i64 %patches_parameters_10_load_6, void %arrayidx6062.case.10, i64 %patches_parameters_11_load_6, void %arrayidx6062.case.11, i64 %patches_parameters_12_load_6, void %arrayidx6062.case.12, i64 %patches_parameters_13_load_6, void %arrayidx6062.case.13, i64 %patches_parameters_14_load_6, void %arrayidx6062.case.14, i64 %patches_parameters_15_load_6, void %arrayidx6062.case.15, i64 %patches_parameters_16_load_6, void %arrayidx6062.case.16, i64 %patches_parameters_17_load_6, void %arrayidx6062.case.17, i64 %patches_parameters_18_load_6, void %arrayidx6062.case.18, i64 %patches_parameters_19_load_6, void %arrayidx6062.case.19, i64 %patches_parameters_20_load_6, void %arrayidx6062.case.20, i64 %patches_parameters_21_load_6, void %arrayidx6062.case.21, i64 %patches_parameters_22_load_6, void %arrayidx6062.case.22, i64 %patches_parameters_23_load_6, void %arrayidx6062.case.23, i64 %patches_parameters_24_load_6, void %arrayidx6062.case.24, i64 %patches_parameters_25_load_6, void %arrayidx6062.case.25, i64 %patches_parameters_26_load_6, void %arrayidx6062.case.26, i64 %patches_parameters_27_load_6, void %arrayidx6062.case.27, i64 %patches_parameters_28_load_6, void %arrayidx6062.case.28, i64 %patches_parameters_29_load_6, void %arrayidx6062.case.29, i64 %patches_parameters_30_load_6, void %arrayidx6062.case.30, i64 %patches_parameters_31_load_5, void %arrayidx6062.case.31

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1623" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6062.exit:1 %icmp_ln568 = icmp_ne  i64 %empty_65, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln568"/></StgValue>
</operation>

<operation id="1624" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6062.exit:2 %br_ln0 = br void %arrayidx3620.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1625" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx3620.exit._crit_edge:0 %empty_66 = phi i1 %p_ph, void %arrayidx6062.exit, i1 0, void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1626" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx3620.exit._crit_edge:1 %squarePatch_alternate2 = phi i1 %icmp_ln568, void %arrayidx6062.exit, i1 0, void %arrayidx3620.exit

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="1627" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx3620.exit._crit_edge:2 %switch_ln570 = switch i32 %nPatchesAtOriginal, void %arrayidx6626.case.0, i32 32, void %arrayidx6626.case.31, i32 2, void %arrayidx6626.case.1, i32 3, void %arrayidx6626.case.2, i32 4, void %arrayidx6626.case.3, i32 5, void %arrayidx6626.case.4, i32 6, void %arrayidx6626.case.5, i32 7, void %arrayidx6626.case.6, i32 8, void %arrayidx6626.case.7, i32 9, void %arrayidx6626.case.8, i32 10, void %arrayidx6626.case.9, i32 11, void %arrayidx6626.case.10, i32 12, void %arrayidx6626.case.11, i32 13, void %arrayidx6626.case.12, i32 14, void %arrayidx6626.case.13, i32 15, void %arrayidx6626.case.14, i32 16, void %arrayidx6626.case.15, i32 17, void %arrayidx6626.case.16, i32 18, void %arrayidx6626.case.17, i32 19, void %arrayidx6626.case.18, i32 20, void %arrayidx6626.case.19, i32 21, void %arrayidx6626.case.20, i32 22, void %arrayidx6626.case.21, i32 23, void %arrayidx6626.case.22, i32 24, void %arrayidx6626.case.23, i32 25, void %arrayidx6626.case.24, i32 26, void %arrayidx6626.case.25, i32 27, void %arrayidx6626.case.26, i32 28, void %arrayidx6626.case.27, i32 29, void %arrayidx6626.case.28, i32 30, void %arrayidx6626.case.29, i32 31, void %arrayidx6626.case.30

]]></Node>
<StgValue><ssdm name="switch_ln570"/></StgValue>
</operation>

<operation id="1628" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.30:0 %patches_parameters_30_load_7 = load i7 %patches_parameters_30_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_7"/></StgValue>
</operation>

<operation id="1629" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.29:0 %patches_parameters_29_load_7 = load i7 %patches_parameters_29_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_7"/></StgValue>
</operation>

<operation id="1630" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.28:0 %patches_parameters_28_load_7 = load i7 %patches_parameters_28_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_7"/></StgValue>
</operation>

<operation id="1631" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.27:0 %patches_parameters_27_load_7 = load i7 %patches_parameters_27_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_7"/></StgValue>
</operation>

<operation id="1632" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.26:0 %patches_parameters_26_load_7 = load i7 %patches_parameters_26_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_7"/></StgValue>
</operation>

<operation id="1633" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.25:0 %patches_parameters_25_load_7 = load i7 %patches_parameters_25_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_7"/></StgValue>
</operation>

<operation id="1634" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.24:0 %patches_parameters_24_load_7 = load i7 %patches_parameters_24_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_7"/></StgValue>
</operation>

<operation id="1635" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.23:0 %patches_parameters_23_load_7 = load i7 %patches_parameters_23_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_7"/></StgValue>
</operation>

<operation id="1636" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.22:0 %patches_parameters_22_load_7 = load i7 %patches_parameters_22_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_7"/></StgValue>
</operation>

<operation id="1637" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.21:0 %patches_parameters_21_load_7 = load i7 %patches_parameters_21_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_7"/></StgValue>
</operation>

<operation id="1638" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.20:0 %patches_parameters_20_load_7 = load i7 %patches_parameters_20_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_7"/></StgValue>
</operation>

<operation id="1639" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.19:0 %patches_parameters_19_load_7 = load i7 %patches_parameters_19_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_7"/></StgValue>
</operation>

<operation id="1640" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.18:0 %patches_parameters_18_load_7 = load i7 %patches_parameters_18_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_7"/></StgValue>
</operation>

<operation id="1641" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.17:0 %patches_parameters_17_load_7 = load i7 %patches_parameters_17_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_7"/></StgValue>
</operation>

<operation id="1642" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.16:0 %patches_parameters_16_load_7 = load i7 %patches_parameters_16_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_7"/></StgValue>
</operation>

<operation id="1643" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.15:0 %patches_parameters_15_load_7 = load i7 %patches_parameters_15_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_7"/></StgValue>
</operation>

<operation id="1644" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.14:0 %patches_parameters_14_load_7 = load i7 %patches_parameters_14_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_7"/></StgValue>
</operation>

<operation id="1645" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.13:0 %patches_parameters_13_load_7 = load i7 %patches_parameters_13_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_7"/></StgValue>
</operation>

<operation id="1646" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.12:0 %patches_parameters_12_load_7 = load i7 %patches_parameters_12_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_7"/></StgValue>
</operation>

<operation id="1647" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.11:0 %patches_parameters_11_load_7 = load i7 %patches_parameters_11_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_7"/></StgValue>
</operation>

<operation id="1648" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.10:0 %patches_parameters_10_load_7 = load i7 %patches_parameters_10_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_7"/></StgValue>
</operation>

<operation id="1649" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.9:0 %patches_parameters_9_load_7 = load i7 %patches_parameters_9_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_7"/></StgValue>
</operation>

<operation id="1650" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.8:0 %patches_parameters_8_load_7 = load i7 %patches_parameters_8_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_7"/></StgValue>
</operation>

<operation id="1651" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.7:0 %patches_parameters_7_load_7 = load i7 %patches_parameters_7_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_7"/></StgValue>
</operation>

<operation id="1652" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.6:0 %patches_parameters_6_load_7 = load i7 %patches_parameters_6_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_7"/></StgValue>
</operation>

<operation id="1653" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.5:0 %patches_parameters_5_load_7 = load i7 %patches_parameters_5_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_7"/></StgValue>
</operation>

<operation id="1654" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.4:0 %patches_parameters_4_load_7 = load i7 %patches_parameters_4_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_7"/></StgValue>
</operation>

<operation id="1655" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.3:0 %patches_parameters_3_load_7 = load i7 %patches_parameters_3_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_7"/></StgValue>
</operation>

<operation id="1656" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.2:0 %patches_parameters_2_load_7 = load i7 %patches_parameters_2_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_7"/></StgValue>
</operation>

<operation id="1657" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.1:0 %patches_parameters_1_load_7 = load i7 %patches_parameters_1_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_7"/></StgValue>
</operation>

<operation id="1658" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.31:0 %patches_parameters_31_load_6 = load i7 %patches_parameters_31_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_6"/></StgValue>
</operation>

<operation id="1659" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.0:0 %patches_parameters_0_load_7 = load i7 %patches_parameters_0_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1660" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.30:0 %patches_parameters_30_load_7 = load i7 %patches_parameters_30_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_7"/></StgValue>
</operation>

<operation id="1661" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.30:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1662" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.29:0 %patches_parameters_29_load_7 = load i7 %patches_parameters_29_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_7"/></StgValue>
</operation>

<operation id="1663" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.29:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1664" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.28:0 %patches_parameters_28_load_7 = load i7 %patches_parameters_28_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_7"/></StgValue>
</operation>

<operation id="1665" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.28:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1666" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.27:0 %patches_parameters_27_load_7 = load i7 %patches_parameters_27_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_7"/></StgValue>
</operation>

<operation id="1667" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.27:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1668" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.26:0 %patches_parameters_26_load_7 = load i7 %patches_parameters_26_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_7"/></StgValue>
</operation>

<operation id="1669" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.26:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1670" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.25:0 %patches_parameters_25_load_7 = load i7 %patches_parameters_25_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_7"/></StgValue>
</operation>

<operation id="1671" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.25:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1672" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.24:0 %patches_parameters_24_load_7 = load i7 %patches_parameters_24_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_7"/></StgValue>
</operation>

<operation id="1673" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.24:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1674" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.23:0 %patches_parameters_23_load_7 = load i7 %patches_parameters_23_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_7"/></StgValue>
</operation>

<operation id="1675" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.23:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1676" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.22:0 %patches_parameters_22_load_7 = load i7 %patches_parameters_22_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_7"/></StgValue>
</operation>

<operation id="1677" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.22:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1678" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.21:0 %patches_parameters_21_load_7 = load i7 %patches_parameters_21_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_7"/></StgValue>
</operation>

<operation id="1679" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.21:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1680" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.20:0 %patches_parameters_20_load_7 = load i7 %patches_parameters_20_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_7"/></StgValue>
</operation>

<operation id="1681" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.20:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1682" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.19:0 %patches_parameters_19_load_7 = load i7 %patches_parameters_19_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_7"/></StgValue>
</operation>

<operation id="1683" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.19:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1684" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.18:0 %patches_parameters_18_load_7 = load i7 %patches_parameters_18_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_7"/></StgValue>
</operation>

<operation id="1685" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.18:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1686" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.17:0 %patches_parameters_17_load_7 = load i7 %patches_parameters_17_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_7"/></StgValue>
</operation>

<operation id="1687" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.17:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1688" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.16:0 %patches_parameters_16_load_7 = load i7 %patches_parameters_16_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_7"/></StgValue>
</operation>

<operation id="1689" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.16:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1690" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.15:0 %patches_parameters_15_load_7 = load i7 %patches_parameters_15_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_7"/></StgValue>
</operation>

<operation id="1691" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.15:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1692" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.14:0 %patches_parameters_14_load_7 = load i7 %patches_parameters_14_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_7"/></StgValue>
</operation>

<operation id="1693" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.14:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1694" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.13:0 %patches_parameters_13_load_7 = load i7 %patches_parameters_13_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_7"/></StgValue>
</operation>

<operation id="1695" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.13:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1696" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.12:0 %patches_parameters_12_load_7 = load i7 %patches_parameters_12_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_7"/></StgValue>
</operation>

<operation id="1697" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.12:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1698" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.11:0 %patches_parameters_11_load_7 = load i7 %patches_parameters_11_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_7"/></StgValue>
</operation>

<operation id="1699" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.11:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1700" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.10:0 %patches_parameters_10_load_7 = load i7 %patches_parameters_10_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_7"/></StgValue>
</operation>

<operation id="1701" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.10:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1702" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.9:0 %patches_parameters_9_load_7 = load i7 %patches_parameters_9_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_7"/></StgValue>
</operation>

<operation id="1703" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.9:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1704" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.8:0 %patches_parameters_8_load_7 = load i7 %patches_parameters_8_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_7"/></StgValue>
</operation>

<operation id="1705" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.8:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1706" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.7:0 %patches_parameters_7_load_7 = load i7 %patches_parameters_7_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_7"/></StgValue>
</operation>

<operation id="1707" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.7:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1708" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.6:0 %patches_parameters_6_load_7 = load i7 %patches_parameters_6_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_7"/></StgValue>
</operation>

<operation id="1709" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.6:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1710" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.5:0 %patches_parameters_5_load_7 = load i7 %patches_parameters_5_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_7"/></StgValue>
</operation>

<operation id="1711" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.5:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1712" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.4:0 %patches_parameters_4_load_7 = load i7 %patches_parameters_4_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_7"/></StgValue>
</operation>

<operation id="1713" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.4:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1714" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.3:0 %patches_parameters_3_load_7 = load i7 %patches_parameters_3_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_7"/></StgValue>
</operation>

<operation id="1715" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.3:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1716" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.2:0 %patches_parameters_2_load_7 = load i7 %patches_parameters_2_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_7"/></StgValue>
</operation>

<operation id="1717" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.2:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1718" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.1:0 %patches_parameters_1_load_7 = load i7 %patches_parameters_1_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_7"/></StgValue>
</operation>

<operation id="1719" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.1:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1720" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.31:0 %patches_parameters_31_load_6 = load i7 %patches_parameters_31_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_6"/></StgValue>
</operation>

<operation id="1721" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.31:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1722" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6626.case.0:0 %patches_parameters_0_load_7 = load i7 %patches_parameters_0_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_7"/></StgValue>
</operation>

<operation id="1723" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6626.case.0:1 %br_ln570 = br void %arrayidx6626.exit

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="1724" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx6626.exit:0 %empty_67 = phi i64 %patches_parameters_0_load_7, void %arrayidx6626.case.0, i64 %patches_parameters_1_load_7, void %arrayidx6626.case.1, i64 %patches_parameters_2_load_7, void %arrayidx6626.case.2, i64 %patches_parameters_3_load_7, void %arrayidx6626.case.3, i64 %patches_parameters_4_load_7, void %arrayidx6626.case.4, i64 %patches_parameters_5_load_7, void %arrayidx6626.case.5, i64 %patches_parameters_6_load_7, void %arrayidx6626.case.6, i64 %patches_parameters_7_load_7, void %arrayidx6626.case.7, i64 %patches_parameters_8_load_7, void %arrayidx6626.case.8, i64 %patches_parameters_9_load_7, void %arrayidx6626.case.9, i64 %patches_parameters_10_load_7, void %arrayidx6626.case.10, i64 %patches_parameters_11_load_7, void %arrayidx6626.case.11, i64 %patches_parameters_12_load_7, void %arrayidx6626.case.12, i64 %patches_parameters_13_load_7, void %arrayidx6626.case.13, i64 %patches_parameters_14_load_7, void %arrayidx6626.case.14, i64 %patches_parameters_15_load_7, void %arrayidx6626.case.15, i64 %patches_parameters_16_load_7, void %arrayidx6626.case.16, i64 %patches_parameters_17_load_7, void %arrayidx6626.case.17, i64 %patches_parameters_18_load_7, void %arrayidx6626.case.18, i64 %patches_parameters_19_load_7, void %arrayidx6626.case.19, i64 %patches_parameters_20_load_7, void %arrayidx6626.case.20, i64 %patches_parameters_21_load_7, void %arrayidx6626.case.21, i64 %patches_parameters_22_load_7, void %arrayidx6626.case.22, i64 %patches_parameters_23_load_7, void %arrayidx6626.case.23, i64 %patches_parameters_24_load_7, void %arrayidx6626.case.24, i64 %patches_parameters_25_load_7, void %arrayidx6626.case.25, i64 %patches_parameters_26_load_7, void %arrayidx6626.case.26, i64 %patches_parameters_27_load_7, void %arrayidx6626.case.27, i64 %patches_parameters_28_load_7, void %arrayidx6626.case.28, i64 %patches_parameters_29_load_7, void %arrayidx6626.case.29, i64 %patches_parameters_30_load_7, void %arrayidx6626.case.30, i64 %patches_parameters_31_load_6, void %arrayidx6626.case.31

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1725" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6626.exit:1 %icmp_ln570 = icmp_ne  i64 %empty_67, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="1726" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6626.exit:2 %or_ln570 = or i1 %squarePatch_alternate2, i1 %icmp_ln570

]]></Node>
<StgValue><ssdm name="or_ln570"/></StgValue>
</operation>

<operation id="1727" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6626.exit:3 %notChoppedPatch = or i1 %or_ln570, i1 %empty_66

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>

<operation id="1728" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx6626.exit:4 %br_ln579 = br i1 %notChoppedPatch, void, void %.loopexit74

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="1729" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %icmp_ln579 = icmp_sgt  i64 %empty, i64 18446744073659551516

]]></Node>
<StgValue><ssdm name="icmp_ln579"/></StgValue>
</operation>

<operation id="1730" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln579_1 = icmp_slt  i64 %call31230, i64 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln579_1"/></StgValue>
</operation>

<operation id="1731" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln579 = and i1 %icmp_ln579, i1 %icmp_ln579_1

]]></Node>
<StgValue><ssdm name="and_ln579"/></StgValue>
</operation>

<operation id="1732" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln579 = br i1 %and_ln579, void %.loopexit74, void

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="1733" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln581 = switch i32 %nPatchesAtOriginal, void %arrayidx8444.case.0, i32 32, void %arrayidx8444.case.31, i32 2, void %arrayidx8444.case.1, i32 3, void %arrayidx8444.case.2, i32 4, void %arrayidx8444.case.3, i32 5, void %arrayidx8444.case.4, i32 6, void %arrayidx8444.case.5, i32 7, void %arrayidx8444.case.6, i32 8, void %arrayidx8444.case.7, i32 9, void %arrayidx8444.case.8, i32 10, void %arrayidx8444.case.9, i32 11, void %arrayidx8444.case.10, i32 12, void %arrayidx8444.case.11, i32 13, void %arrayidx8444.case.12, i32 14, void %arrayidx8444.case.13, i32 15, void %arrayidx8444.case.14, i32 16, void %arrayidx8444.case.15, i32 17, void %arrayidx8444.case.16, i32 18, void %arrayidx8444.case.17, i32 19, void %arrayidx8444.case.18, i32 20, void %arrayidx8444.case.19, i32 21, void %arrayidx8444.case.20, i32 22, void %arrayidx8444.case.21, i32 23, void %arrayidx8444.case.22, i32 24, void %arrayidx8444.case.23, i32 25, void %arrayidx8444.case.24, i32 26, void %arrayidx8444.case.25, i32 27, void %arrayidx8444.case.26, i32 28, void %arrayidx8444.case.27, i32 29, void %arrayidx8444.case.28, i32 30, void %arrayidx8444.case.29, i32 31, void %arrayidx8444.case.30

]]></Node>
<StgValue><ssdm name="switch_ln581"/></StgValue>
</operation>

<operation id="1734" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.30:0 %patches_superpoints_30_load = load i8 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="1735" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.30:1 %patches_parameters_30_load_8 = load i7 %patches_parameters_30_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_8"/></StgValue>
</operation>

<operation id="1736" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.29:0 %patches_superpoints_29_load = load i8 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="1737" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.29:1 %patches_parameters_29_load_8 = load i7 %patches_parameters_29_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_8"/></StgValue>
</operation>

<operation id="1738" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.28:0 %patches_superpoints_28_load = load i8 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="1739" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.28:1 %patches_parameters_28_load_8 = load i7 %patches_parameters_28_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_8"/></StgValue>
</operation>

<operation id="1740" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.27:0 %patches_superpoints_27_load = load i8 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="1741" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.27:1 %patches_parameters_27_load_8 = load i7 %patches_parameters_27_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_8"/></StgValue>
</operation>

<operation id="1742" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.26:0 %patches_superpoints_26_load = load i8 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="1743" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.26:1 %patches_parameters_26_load_8 = load i7 %patches_parameters_26_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_8"/></StgValue>
</operation>

<operation id="1744" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.25:0 %patches_superpoints_25_load = load i8 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="1745" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.25:1 %patches_parameters_25_load_8 = load i7 %patches_parameters_25_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_8"/></StgValue>
</operation>

<operation id="1746" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.24:0 %patches_superpoints_24_load = load i8 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="1747" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.24:1 %patches_parameters_24_load_8 = load i7 %patches_parameters_24_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_8"/></StgValue>
</operation>

<operation id="1748" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.23:0 %patches_superpoints_23_load = load i8 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="1749" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.23:1 %patches_parameters_23_load_8 = load i7 %patches_parameters_23_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_8"/></StgValue>
</operation>

<operation id="1750" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.22:0 %patches_superpoints_22_load = load i8 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="1751" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.22:1 %patches_parameters_22_load_8 = load i7 %patches_parameters_22_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_8"/></StgValue>
</operation>

<operation id="1752" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.21:0 %patches_superpoints_21_load = load i8 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="1753" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.21:1 %patches_parameters_21_load_8 = load i7 %patches_parameters_21_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_8"/></StgValue>
</operation>

<operation id="1754" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.20:0 %patches_superpoints_20_load = load i8 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="1755" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.20:1 %patches_parameters_20_load_8 = load i7 %patches_parameters_20_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_8"/></StgValue>
</operation>

<operation id="1756" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.19:0 %patches_superpoints_19_load = load i8 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="1757" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.19:1 %patches_parameters_19_load_8 = load i7 %patches_parameters_19_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_8"/></StgValue>
</operation>

<operation id="1758" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.18:0 %patches_superpoints_18_load = load i8 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="1759" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.18:1 %patches_parameters_18_load_8 = load i7 %patches_parameters_18_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_8"/></StgValue>
</operation>

<operation id="1760" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.17:0 %patches_superpoints_17_load = load i8 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="1761" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.17:1 %patches_parameters_17_load_8 = load i7 %patches_parameters_17_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_8"/></StgValue>
</operation>

<operation id="1762" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.16:0 %patches_superpoints_16_load = load i8 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="1763" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.16:1 %patches_parameters_16_load_8 = load i7 %patches_parameters_16_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_8"/></StgValue>
</operation>

<operation id="1764" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.15:0 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="1765" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.15:1 %patches_parameters_15_load_8 = load i7 %patches_parameters_15_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_8"/></StgValue>
</operation>

<operation id="1766" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.14:0 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="1767" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.14:1 %patches_parameters_14_load_8 = load i7 %patches_parameters_14_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_8"/></StgValue>
</operation>

<operation id="1768" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.13:0 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="1769" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.13:1 %patches_parameters_13_load_8 = load i7 %patches_parameters_13_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_8"/></StgValue>
</operation>

<operation id="1770" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.12:0 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="1771" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.12:1 %patches_parameters_12_load_8 = load i7 %patches_parameters_12_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_8"/></StgValue>
</operation>

<operation id="1772" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.11:0 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="1773" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.11:1 %patches_parameters_11_load_8 = load i7 %patches_parameters_11_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_8"/></StgValue>
</operation>

<operation id="1774" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.10:0 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="1775" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.10:1 %patches_parameters_10_load_8 = load i7 %patches_parameters_10_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_8"/></StgValue>
</operation>

<operation id="1776" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.9:0 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="1777" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.9:1 %patches_parameters_9_load_8 = load i7 %patches_parameters_9_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_8"/></StgValue>
</operation>

<operation id="1778" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.8:0 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="1779" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.8:1 %patches_parameters_8_load_8 = load i7 %patches_parameters_8_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_8"/></StgValue>
</operation>

<operation id="1780" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.7:0 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="1781" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.7:1 %patches_parameters_7_load_8 = load i7 %patches_parameters_7_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_8"/></StgValue>
</operation>

<operation id="1782" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.6:0 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="1783" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.6:1 %patches_parameters_6_load_8 = load i7 %patches_parameters_6_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_8"/></StgValue>
</operation>

<operation id="1784" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.5:0 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="1785" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.5:1 %patches_parameters_5_load_8 = load i7 %patches_parameters_5_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_8"/></StgValue>
</operation>

<operation id="1786" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.4:0 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="1787" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.4:1 %patches_parameters_4_load_8 = load i7 %patches_parameters_4_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_8"/></StgValue>
</operation>

<operation id="1788" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.3:0 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="1789" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.3:1 %patches_parameters_3_load_8 = load i7 %patches_parameters_3_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_8"/></StgValue>
</operation>

<operation id="1790" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.2:0 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="1791" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.2:1 %patches_parameters_2_load_8 = load i7 %patches_parameters_2_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_8"/></StgValue>
</operation>

<operation id="1792" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx8444.case.1:0 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="1793" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.1:1 %patches_parameters_1_load_8 = load i7 %patches_parameters_1_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_8"/></StgValue>
</operation>

<operation id="1794" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.31:0 %patches_superpoints_31_load = load i8 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="1795" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.31:1 %patches_parameters_31_load_7 = load i7 %patches_parameters_31_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_7"/></StgValue>
</operation>

<operation id="1796" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx8444.case.0:0 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="1797" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.0:1 %patches_parameters_0_load_8 = load i7 %patches_parameters_0_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1798" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.30:0 %patches_superpoints_30_load = load i8 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="1799" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.30:1 %patches_parameters_30_load_8 = load i7 %patches_parameters_30_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_8"/></StgValue>
</operation>

<operation id="1800" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.30:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1801" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.29:0 %patches_superpoints_29_load = load i8 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="1802" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.29:1 %patches_parameters_29_load_8 = load i7 %patches_parameters_29_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_8"/></StgValue>
</operation>

<operation id="1803" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.29:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1804" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.28:0 %patches_superpoints_28_load = load i8 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="1805" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.28:1 %patches_parameters_28_load_8 = load i7 %patches_parameters_28_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_8"/></StgValue>
</operation>

<operation id="1806" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.28:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1807" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.27:0 %patches_superpoints_27_load = load i8 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="1808" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.27:1 %patches_parameters_27_load_8 = load i7 %patches_parameters_27_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_8"/></StgValue>
</operation>

<operation id="1809" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.27:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1810" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.26:0 %patches_superpoints_26_load = load i8 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="1811" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.26:1 %patches_parameters_26_load_8 = load i7 %patches_parameters_26_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_8"/></StgValue>
</operation>

<operation id="1812" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.26:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1813" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.25:0 %patches_superpoints_25_load = load i8 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="1814" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.25:1 %patches_parameters_25_load_8 = load i7 %patches_parameters_25_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_8"/></StgValue>
</operation>

<operation id="1815" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.25:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1816" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.24:0 %patches_superpoints_24_load = load i8 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="1817" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.24:1 %patches_parameters_24_load_8 = load i7 %patches_parameters_24_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_8"/></StgValue>
</operation>

<operation id="1818" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.24:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1819" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.23:0 %patches_superpoints_23_load = load i8 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="1820" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.23:1 %patches_parameters_23_load_8 = load i7 %patches_parameters_23_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_8"/></StgValue>
</operation>

<operation id="1821" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.23:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1822" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.22:0 %patches_superpoints_22_load = load i8 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="1823" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.22:1 %patches_parameters_22_load_8 = load i7 %patches_parameters_22_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_8"/></StgValue>
</operation>

<operation id="1824" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.22:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1825" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.21:0 %patches_superpoints_21_load = load i8 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="1826" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.21:1 %patches_parameters_21_load_8 = load i7 %patches_parameters_21_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_8"/></StgValue>
</operation>

<operation id="1827" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.21:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1828" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.20:0 %patches_superpoints_20_load = load i8 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="1829" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.20:1 %patches_parameters_20_load_8 = load i7 %patches_parameters_20_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_8"/></StgValue>
</operation>

<operation id="1830" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.20:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1831" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.19:0 %patches_superpoints_19_load = load i8 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="1832" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.19:1 %patches_parameters_19_load_8 = load i7 %patches_parameters_19_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_8"/></StgValue>
</operation>

<operation id="1833" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.19:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1834" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.18:0 %patches_superpoints_18_load = load i8 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="1835" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.18:1 %patches_parameters_18_load_8 = load i7 %patches_parameters_18_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_8"/></StgValue>
</operation>

<operation id="1836" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.18:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1837" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.17:0 %patches_superpoints_17_load = load i8 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="1838" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.17:1 %patches_parameters_17_load_8 = load i7 %patches_parameters_17_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_8"/></StgValue>
</operation>

<operation id="1839" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.17:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1840" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.16:0 %patches_superpoints_16_load = load i8 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="1841" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.16:1 %patches_parameters_16_load_8 = load i7 %patches_parameters_16_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_8"/></StgValue>
</operation>

<operation id="1842" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.16:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1843" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.15:0 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="1844" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.15:1 %patches_parameters_15_load_8 = load i7 %patches_parameters_15_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_8"/></StgValue>
</operation>

<operation id="1845" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.15:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1846" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.14:0 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="1847" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.14:1 %patches_parameters_14_load_8 = load i7 %patches_parameters_14_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_8"/></StgValue>
</operation>

<operation id="1848" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.14:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1849" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.13:0 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="1850" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.13:1 %patches_parameters_13_load_8 = load i7 %patches_parameters_13_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_8"/></StgValue>
</operation>

<operation id="1851" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.13:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1852" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.12:0 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="1853" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.12:1 %patches_parameters_12_load_8 = load i7 %patches_parameters_12_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_8"/></StgValue>
</operation>

<operation id="1854" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.12:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1855" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.11:0 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="1856" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.11:1 %patches_parameters_11_load_8 = load i7 %patches_parameters_11_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_8"/></StgValue>
</operation>

<operation id="1857" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.11:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1858" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.10:0 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="1859" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.10:1 %patches_parameters_10_load_8 = load i7 %patches_parameters_10_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_8"/></StgValue>
</operation>

<operation id="1860" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.10:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1861" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.9:0 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="1862" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.9:1 %patches_parameters_9_load_8 = load i7 %patches_parameters_9_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_8"/></StgValue>
</operation>

<operation id="1863" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.9:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1864" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.8:0 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="1865" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.8:1 %patches_parameters_8_load_8 = load i7 %patches_parameters_8_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_8"/></StgValue>
</operation>

<operation id="1866" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.8:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1867" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.7:0 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="1868" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.7:1 %patches_parameters_7_load_8 = load i7 %patches_parameters_7_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_8"/></StgValue>
</operation>

<operation id="1869" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.7:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1870" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.6:0 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="1871" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.6:1 %patches_parameters_6_load_8 = load i7 %patches_parameters_6_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_8"/></StgValue>
</operation>

<operation id="1872" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.6:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1873" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.5:0 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="1874" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.5:1 %patches_parameters_5_load_8 = load i7 %patches_parameters_5_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_8"/></StgValue>
</operation>

<operation id="1875" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.5:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1876" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.4:0 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="1877" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.4:1 %patches_parameters_4_load_8 = load i7 %patches_parameters_4_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_8"/></StgValue>
</operation>

<operation id="1878" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.4:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1879" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.3:0 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="1880" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.3:1 %patches_parameters_3_load_8 = load i7 %patches_parameters_3_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_8"/></StgValue>
</operation>

<operation id="1881" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.3:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1882" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.2:0 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="1883" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.2:1 %patches_parameters_2_load_8 = load i7 %patches_parameters_2_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_8"/></StgValue>
</operation>

<operation id="1884" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.2:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1885" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx8444.case.1:0 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="1886" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.1:1 %patches_parameters_1_load_8 = load i7 %patches_parameters_1_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_8"/></StgValue>
</operation>

<operation id="1887" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.1:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1888" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.case.31:0 %patches_superpoints_31_load = load i8 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="1889" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.31:1 %patches_parameters_31_load_7 = load i7 %patches_parameters_31_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_7"/></StgValue>
</operation>

<operation id="1890" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.31:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1891" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx8444.case.0:0 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="1892" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx8444.case.0:1 %patches_parameters_0_load_8 = load i7 %patches_parameters_0_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_8"/></StgValue>
</operation>

<operation id="1893" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8444.case.0:2 %br_ln582 = br void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1894" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx8444.exit:0 %complementary_apexZ0_0 = phi i64 %patches_superpoints_0_load, void %arrayidx8444.case.0, i64 %patches_superpoints_30_load, void %arrayidx8444.case.30, i64 %patches_superpoints_29_load, void %arrayidx8444.case.29, i64 %patches_superpoints_28_load, void %arrayidx8444.case.28, i64 %patches_superpoints_27_load, void %arrayidx8444.case.27, i64 %patches_superpoints_26_load, void %arrayidx8444.case.26, i64 %patches_superpoints_25_load, void %arrayidx8444.case.25, i64 %patches_superpoints_24_load, void %arrayidx8444.case.24, i64 %patches_superpoints_23_load, void %arrayidx8444.case.23, i64 %patches_superpoints_22_load, void %arrayidx8444.case.22, i64 %patches_superpoints_21_load, void %arrayidx8444.case.21, i64 %patches_superpoints_20_load, void %arrayidx8444.case.20, i64 %patches_superpoints_19_load, void %arrayidx8444.case.19, i64 %patches_superpoints_18_load, void %arrayidx8444.case.18, i64 %patches_superpoints_17_load, void %arrayidx8444.case.17, i64 %patches_superpoints_16_load, void %arrayidx8444.case.16, i64 %patches_superpoints_15_load, void %arrayidx8444.case.15, i64 %patches_superpoints_14_load, void %arrayidx8444.case.14, i64 %patches_superpoints_13_load, void %arrayidx8444.case.13, i64 %patches_superpoints_12_load, void %arrayidx8444.case.12, i64 %patches_superpoints_11_load, void %arrayidx8444.case.11, i64 %patches_superpoints_10_load, void %arrayidx8444.case.10, i64 %patches_superpoints_9_load, void %arrayidx8444.case.9, i64 %patches_superpoints_8_load, void %arrayidx8444.case.8, i64 %patches_superpoints_7_load, void %arrayidx8444.case.7, i64 %patches_superpoints_6_load, void %arrayidx8444.case.6, i64 %patches_superpoints_5_load, void %arrayidx8444.case.5, i64 %patches_superpoints_4_load, void %arrayidx8444.case.4, i64 %patches_superpoints_3_load, void %arrayidx8444.case.3, i64 %patches_superpoints_2_load, void %arrayidx8444.case.2, i64 %patches_superpoints_1_load, void %arrayidx8444.case.1, i64 %patches_superpoints_31_load, void %arrayidx8444.case.31

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_0"/></StgValue>
</operation>

<operation id="1895" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx8444.exit:1 %empty_68 = phi i64 %patches_parameters_0_load_8, void %arrayidx8444.case.0, i64 %patches_parameters_30_load_8, void %arrayidx8444.case.30, i64 %patches_parameters_29_load_8, void %arrayidx8444.case.29, i64 %patches_parameters_28_load_8, void %arrayidx8444.case.28, i64 %patches_parameters_27_load_8, void %arrayidx8444.case.27, i64 %patches_parameters_26_load_8, void %arrayidx8444.case.26, i64 %patches_parameters_25_load_8, void %arrayidx8444.case.25, i64 %patches_parameters_24_load_8, void %arrayidx8444.case.24, i64 %patches_parameters_23_load_8, void %arrayidx8444.case.23, i64 %patches_parameters_22_load_8, void %arrayidx8444.case.22, i64 %patches_parameters_21_load_8, void %arrayidx8444.case.21, i64 %patches_parameters_20_load_8, void %arrayidx8444.case.20, i64 %patches_parameters_19_load_8, void %arrayidx8444.case.19, i64 %patches_parameters_18_load_8, void %arrayidx8444.case.18, i64 %patches_parameters_17_load_8, void %arrayidx8444.case.17, i64 %patches_parameters_16_load_8, void %arrayidx8444.case.16, i64 %patches_parameters_15_load_8, void %arrayidx8444.case.15, i64 %patches_parameters_14_load_8, void %arrayidx8444.case.14, i64 %patches_parameters_13_load_8, void %arrayidx8444.case.13, i64 %patches_parameters_12_load_8, void %arrayidx8444.case.12, i64 %patches_parameters_11_load_8, void %arrayidx8444.case.11, i64 %patches_parameters_10_load_8, void %arrayidx8444.case.10, i64 %patches_parameters_9_load_8, void %arrayidx8444.case.9, i64 %patches_parameters_8_load_8, void %arrayidx8444.case.8, i64 %patches_parameters_7_load_8, void %arrayidx8444.case.7, i64 %patches_parameters_6_load_8, void %arrayidx8444.case.6, i64 %patches_parameters_5_load_8, void %arrayidx8444.case.5, i64 %patches_parameters_4_load_8, void %arrayidx8444.case.4, i64 %patches_parameters_3_load_8, void %arrayidx8444.case.3, i64 %patches_parameters_2_load_8, void %arrayidx8444.case.2, i64 %patches_parameters_1_load_8, void %arrayidx8444.case.1, i64 %patches_parameters_31_load_7, void %arrayidx8444.case.31

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1896" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8444.exit:2 %icmp_ln582 = icmp_eq  i64 %empty_68, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="1897" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx8444.exit:3 %or_ln582 = or i1 %repeat_original, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="1898" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8444.exit:4 %br_ln582 = br i1 %or_ln582, void %arrayidx8444.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="1899" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln591 = switch i32 %nPatchesAtOriginal, void %arrayidx9547.case.0, i32 32, void %arrayidx9547.case.31, i32 2, void %arrayidx9547.case.1, i32 3, void %arrayidx9547.case.2, i32 4, void %arrayidx9547.case.3, i32 5, void %arrayidx9547.case.4, i32 6, void %arrayidx9547.case.5, i32 7, void %arrayidx9547.case.6, i32 8, void %arrayidx9547.case.7, i32 9, void %arrayidx9547.case.8, i32 10, void %arrayidx9547.case.9, i32 11, void %arrayidx9547.case.10, i32 12, void %arrayidx9547.case.11, i32 13, void %arrayidx9547.case.12, i32 14, void %arrayidx9547.case.13, i32 15, void %arrayidx9547.case.14, i32 16, void %arrayidx9547.case.15, i32 17, void %arrayidx9547.case.16, i32 18, void %arrayidx9547.case.17, i32 19, void %arrayidx9547.case.18, i32 20, void %arrayidx9547.case.19, i32 21, void %arrayidx9547.case.20, i32 22, void %arrayidx9547.case.21, i32 23, void %arrayidx9547.case.22, i32 24, void %arrayidx9547.case.23, i32 25, void %arrayidx9547.case.24, i32 26, void %arrayidx9547.case.25, i32 27, void %arrayidx9547.case.26, i32 28, void %arrayidx9547.case.27, i32 29, void %arrayidx9547.case.28, i32 30, void %arrayidx9547.case.29, i32 31, void %arrayidx9547.case.30

]]></Node>
<StgValue><ssdm name="switch_ln591"/></StgValue>
</operation>

<operation id="1900" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.30:0 %patches_superpoints_30_load_1 = load i8 %patches_superpoints_30_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_1"/></StgValue>
</operation>

<operation id="1901" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.29:0 %patches_superpoints_29_load_1 = load i8 %patches_superpoints_29_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_1"/></StgValue>
</operation>

<operation id="1902" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.28:0 %patches_superpoints_28_load_1 = load i8 %patches_superpoints_28_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_1"/></StgValue>
</operation>

<operation id="1903" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.27:0 %patches_superpoints_27_load_1 = load i8 %patches_superpoints_27_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_1"/></StgValue>
</operation>

<operation id="1904" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.26:0 %patches_superpoints_26_load_1 = load i8 %patches_superpoints_26_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_1"/></StgValue>
</operation>

<operation id="1905" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.25:0 %patches_superpoints_25_load_1 = load i8 %patches_superpoints_25_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_1"/></StgValue>
</operation>

<operation id="1906" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.24:0 %patches_superpoints_24_load_1 = load i8 %patches_superpoints_24_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_1"/></StgValue>
</operation>

<operation id="1907" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.23:0 %patches_superpoints_23_load_1 = load i8 %patches_superpoints_23_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_1"/></StgValue>
</operation>

<operation id="1908" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.22:0 %patches_superpoints_22_load_1 = load i8 %patches_superpoints_22_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_1"/></StgValue>
</operation>

<operation id="1909" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.21:0 %patches_superpoints_21_load_1 = load i8 %patches_superpoints_21_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_1"/></StgValue>
</operation>

<operation id="1910" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.20:0 %patches_superpoints_20_load_1 = load i8 %patches_superpoints_20_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_1"/></StgValue>
</operation>

<operation id="1911" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.19:0 %patches_superpoints_19_load_1 = load i8 %patches_superpoints_19_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_1"/></StgValue>
</operation>

<operation id="1912" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.18:0 %patches_superpoints_18_load_1 = load i8 %patches_superpoints_18_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_1"/></StgValue>
</operation>

<operation id="1913" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.17:0 %patches_superpoints_17_load_1 = load i8 %patches_superpoints_17_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_1"/></StgValue>
</operation>

<operation id="1914" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.16:0 %patches_superpoints_16_load_1 = load i8 %patches_superpoints_16_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_1"/></StgValue>
</operation>

<operation id="1915" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.15:0 %patches_superpoints_15_load_1 = load i8 %patches_superpoints_15_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_1"/></StgValue>
</operation>

<operation id="1916" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.14:0 %patches_superpoints_14_load_1 = load i8 %patches_superpoints_14_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_1"/></StgValue>
</operation>

<operation id="1917" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.13:0 %patches_superpoints_13_load_1 = load i8 %patches_superpoints_13_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_1"/></StgValue>
</operation>

<operation id="1918" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.12:0 %patches_superpoints_12_load_1 = load i8 %patches_superpoints_12_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_1"/></StgValue>
</operation>

<operation id="1919" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.11:0 %patches_superpoints_11_load_1 = load i8 %patches_superpoints_11_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_1"/></StgValue>
</operation>

<operation id="1920" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.10:0 %patches_superpoints_10_load_1 = load i8 %patches_superpoints_10_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_1"/></StgValue>
</operation>

<operation id="1921" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.9:0 %patches_superpoints_9_load_1 = load i8 %patches_superpoints_9_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_1"/></StgValue>
</operation>

<operation id="1922" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.8:0 %patches_superpoints_8_load_1 = load i8 %patches_superpoints_8_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_1"/></StgValue>
</operation>

<operation id="1923" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.7:0 %patches_superpoints_7_load_1 = load i8 %patches_superpoints_7_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_1"/></StgValue>
</operation>

<operation id="1924" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.6:0 %patches_superpoints_6_load_1 = load i8 %patches_superpoints_6_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_1"/></StgValue>
</operation>

<operation id="1925" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.5:0 %patches_superpoints_5_load_1 = load i8 %patches_superpoints_5_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_1"/></StgValue>
</operation>

<operation id="1926" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.4:0 %patches_superpoints_4_load_1 = load i8 %patches_superpoints_4_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_1"/></StgValue>
</operation>

<operation id="1927" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.3:0 %patches_superpoints_3_load_1 = load i8 %patches_superpoints_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_1"/></StgValue>
</operation>

<operation id="1928" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.2:0 %patches_superpoints_2_load_1 = load i8 %patches_superpoints_2_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_1"/></StgValue>
</operation>

<operation id="1929" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx9547.case.1:0 %patches_superpoints_1_load_1 = load i8 %patches_superpoints_1_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_1"/></StgValue>
</operation>

<operation id="1930" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.31:0 %patches_superpoints_31_load_1 = load i8 %patches_superpoints_31_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_1"/></StgValue>
</operation>

<operation id="1931" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx9547.case.0:0 %patches_superpoints_0_load_1 = load i8 %patches_superpoints_0_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1932" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.30:0 %patches_superpoints_30_load_1 = load i8 %patches_superpoints_30_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_1"/></StgValue>
</operation>

<operation id="1933" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.30:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1934" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.29:0 %patches_superpoints_29_load_1 = load i8 %patches_superpoints_29_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_1"/></StgValue>
</operation>

<operation id="1935" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.29:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1936" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.28:0 %patches_superpoints_28_load_1 = load i8 %patches_superpoints_28_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_1"/></StgValue>
</operation>

<operation id="1937" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.28:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1938" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.27:0 %patches_superpoints_27_load_1 = load i8 %patches_superpoints_27_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_1"/></StgValue>
</operation>

<operation id="1939" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.27:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1940" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.26:0 %patches_superpoints_26_load_1 = load i8 %patches_superpoints_26_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_1"/></StgValue>
</operation>

<operation id="1941" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.26:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1942" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.25:0 %patches_superpoints_25_load_1 = load i8 %patches_superpoints_25_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_1"/></StgValue>
</operation>

<operation id="1943" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.25:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1944" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.24:0 %patches_superpoints_24_load_1 = load i8 %patches_superpoints_24_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_1"/></StgValue>
</operation>

<operation id="1945" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.24:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1946" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.23:0 %patches_superpoints_23_load_1 = load i8 %patches_superpoints_23_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_1"/></StgValue>
</operation>

<operation id="1947" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.23:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1948" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.22:0 %patches_superpoints_22_load_1 = load i8 %patches_superpoints_22_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_1"/></StgValue>
</operation>

<operation id="1949" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.22:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1950" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.21:0 %patches_superpoints_21_load_1 = load i8 %patches_superpoints_21_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_1"/></StgValue>
</operation>

<operation id="1951" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.21:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1952" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.20:0 %patches_superpoints_20_load_1 = load i8 %patches_superpoints_20_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_1"/></StgValue>
</operation>

<operation id="1953" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.20:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1954" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.19:0 %patches_superpoints_19_load_1 = load i8 %patches_superpoints_19_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_1"/></StgValue>
</operation>

<operation id="1955" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.19:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1956" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.18:0 %patches_superpoints_18_load_1 = load i8 %patches_superpoints_18_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_1"/></StgValue>
</operation>

<operation id="1957" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.18:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1958" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.17:0 %patches_superpoints_17_load_1 = load i8 %patches_superpoints_17_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_1"/></StgValue>
</operation>

<operation id="1959" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.17:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1960" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.16:0 %patches_superpoints_16_load_1 = load i8 %patches_superpoints_16_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_1"/></StgValue>
</operation>

<operation id="1961" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.16:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1962" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.15:0 %patches_superpoints_15_load_1 = load i8 %patches_superpoints_15_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_1"/></StgValue>
</operation>

<operation id="1963" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.15:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1964" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.14:0 %patches_superpoints_14_load_1 = load i8 %patches_superpoints_14_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_1"/></StgValue>
</operation>

<operation id="1965" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.14:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1966" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.13:0 %patches_superpoints_13_load_1 = load i8 %patches_superpoints_13_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_1"/></StgValue>
</operation>

<operation id="1967" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.13:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1968" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.12:0 %patches_superpoints_12_load_1 = load i8 %patches_superpoints_12_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_1"/></StgValue>
</operation>

<operation id="1969" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.12:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1970" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.11:0 %patches_superpoints_11_load_1 = load i8 %patches_superpoints_11_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_1"/></StgValue>
</operation>

<operation id="1971" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.11:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1972" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.10:0 %patches_superpoints_10_load_1 = load i8 %patches_superpoints_10_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_1"/></StgValue>
</operation>

<operation id="1973" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.10:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1974" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.9:0 %patches_superpoints_9_load_1 = load i8 %patches_superpoints_9_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_1"/></StgValue>
</operation>

<operation id="1975" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.9:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1976" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.8:0 %patches_superpoints_8_load_1 = load i8 %patches_superpoints_8_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_1"/></StgValue>
</operation>

<operation id="1977" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.8:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1978" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.7:0 %patches_superpoints_7_load_1 = load i8 %patches_superpoints_7_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_1"/></StgValue>
</operation>

<operation id="1979" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.7:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1980" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.6:0 %patches_superpoints_6_load_1 = load i8 %patches_superpoints_6_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_1"/></StgValue>
</operation>

<operation id="1981" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.6:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1982" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.5:0 %patches_superpoints_5_load_1 = load i8 %patches_superpoints_5_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_1"/></StgValue>
</operation>

<operation id="1983" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.5:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1984" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.4:0 %patches_superpoints_4_load_1 = load i8 %patches_superpoints_4_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_1"/></StgValue>
</operation>

<operation id="1985" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.4:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1986" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.3:0 %patches_superpoints_3_load_1 = load i8 %patches_superpoints_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_1"/></StgValue>
</operation>

<operation id="1987" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.3:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1988" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.2:0 %patches_superpoints_2_load_1 = load i8 %patches_superpoints_2_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_1"/></StgValue>
</operation>

<operation id="1989" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.2:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1990" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx9547.case.1:0 %patches_superpoints_1_load_1 = load i8 %patches_superpoints_1_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_1"/></StgValue>
</operation>

<operation id="1991" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.1:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1992" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9547.case.31:0 %patches_superpoints_31_load_1 = load i8 %patches_superpoints_31_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_1"/></StgValue>
</operation>

<operation id="1993" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.31:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1994" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx9547.case.0:0 %patches_superpoints_0_load_1 = load i8 %patches_superpoints_0_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_1"/></StgValue>
</operation>

<operation id="1995" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.case.0:1 %br_ln591 = br void %arrayidx9547.exit

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="1996" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx9547.exit:0 %empty_69 = phi i64 %patches_superpoints_0_load_1, void %arrayidx9547.case.0, i64 %patches_superpoints_1_load_1, void %arrayidx9547.case.1, i64 %patches_superpoints_2_load_1, void %arrayidx9547.case.2, i64 %patches_superpoints_3_load_1, void %arrayidx9547.case.3, i64 %patches_superpoints_4_load_1, void %arrayidx9547.case.4, i64 %patches_superpoints_5_load_1, void %arrayidx9547.case.5, i64 %patches_superpoints_6_load_1, void %arrayidx9547.case.6, i64 %patches_superpoints_7_load_1, void %arrayidx9547.case.7, i64 %patches_superpoints_8_load_1, void %arrayidx9547.case.8, i64 %patches_superpoints_9_load_1, void %arrayidx9547.case.9, i64 %patches_superpoints_10_load_1, void %arrayidx9547.case.10, i64 %patches_superpoints_11_load_1, void %arrayidx9547.case.11, i64 %patches_superpoints_12_load_1, void %arrayidx9547.case.12, i64 %patches_superpoints_13_load_1, void %arrayidx9547.case.13, i64 %patches_superpoints_14_load_1, void %arrayidx9547.case.14, i64 %patches_superpoints_15_load_1, void %arrayidx9547.case.15, i64 %patches_superpoints_16_load_1, void %arrayidx9547.case.16, i64 %patches_superpoints_17_load_1, void %arrayidx9547.case.17, i64 %patches_superpoints_18_load_1, void %arrayidx9547.case.18, i64 %patches_superpoints_19_load_1, void %arrayidx9547.case.19, i64 %patches_superpoints_20_load_1, void %arrayidx9547.case.20, i64 %patches_superpoints_21_load_1, void %arrayidx9547.case.21, i64 %patches_superpoints_22_load_1, void %arrayidx9547.case.22, i64 %patches_superpoints_23_load_1, void %arrayidx9547.case.23, i64 %patches_superpoints_24_load_1, void %arrayidx9547.case.24, i64 %patches_superpoints_25_load_1, void %arrayidx9547.case.25, i64 %patches_superpoints_26_load_1, void %arrayidx9547.case.26, i64 %patches_superpoints_27_load_1, void %arrayidx9547.case.27, i64 %patches_superpoints_28_load_1, void %arrayidx9547.case.28, i64 %patches_superpoints_29_load_1, void %arrayidx9547.case.29, i64 %patches_superpoints_30_load_1, void %arrayidx9547.case.30, i64 %patches_superpoints_31_load_1, void %arrayidx9547.case.31

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1997" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx9547.exit:1 %icmp_ln591 = icmp_sgt  i64 %empty_69, i64 18446744073659551616

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="1998" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx9547.exit:2 %select_ln591 = select i1 %icmp_ln591, i64 %empty_69, i64 18446744073659551616

]]></Node>
<StgValue><ssdm name="select_ln591"/></StgValue>
</operation>

<operation id="1999" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9547.exit:3 %br_ln0 = br void %arrayidx8444.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2000" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
arrayidx8444.exit._crit_edge:0 %storemerge = phi i64 %select_ln591, void %arrayidx9547.exit, i64 %original_d, void %arrayidx8444.exit

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="2001" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="1" op_72_bw="25" op_73_bw="26" op_74_bw="64" op_75_bw="64" op_76_bw="1" op_77_bw="1" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0" op_362_bw="0" op_363_bw="0" op_364_bw="0" op_365_bw="0" op_366_bw="0" op_367_bw="0" op_368_bw="0" op_369_bw="0" op_370_bw="0" op_371_bw="0" op_372_bw="0" op_373_bw="0" op_374_bw="0" op_375_bw="0" op_376_bw="0" op_377_bw="0" op_378_bw="0" op_379_bw="0" op_380_bw="0" op_381_bw="0" op_382_bw="0" op_383_bw="0" op_384_bw="0" op_385_bw="0" op_386_bw="0" op_387_bw="0" op_388_bw="0" op_389_bw="0" op_390_bw="0" op_391_bw="0" op_392_bw="0" op_393_bw="0" op_394_bw="0" op_395_bw="0" op_396_bw="0" op_397_bw="0" op_398_bw="0" op_399_bw="0" op_400_bw="0" op_401_bw="0" op_402_bw="0" op_403_bw="0" op_404_bw="0" op_405_bw="0" op_406_bw="0" op_407_bw="0" op_408_bw="0" op_409_bw="0" op_410_bw="0" op_411_bw="0" op_412_bw="0" op_413_bw="0" op_414_bw="0" op_415_bw="0" op_416_bw="0" op_417_bw="0" op_418_bw="0" op_419_bw="0" op_420_bw="0" op_421_bw="0" op_422_bw="0" op_423_bw="0" op_424_bw="0" op_425_bw="0" op_426_bw="0" op_427_bw="0" op_428_bw="0" op_429_bw="0" op_430_bw="0" op_431_bw="0" op_432_bw="0" op_433_bw="0" op_434_bw="0" op_435_bw="0" op_436_bw="0" op_437_bw="0" op_438_bw="0" op_439_bw="0" op_440_bw="0" op_441_bw="0" op_442_bw="0" op_443_bw="0" op_444_bw="0" op_445_bw="0" op_446_bw="0" op_447_bw="0" op_448_bw="0" op_449_bw="0" op_450_bw="0" op_451_bw="0" op_452_bw="0" op_453_bw="0" op_454_bw="0" op_455_bw="0" op_456_bw="0" op_457_bw="0" op_458_bw="0" op_459_bw="0" op_460_bw="0" op_461_bw="0" op_462_bw="0" op_463_bw="0" op_464_bw="0" op_465_bw="0" op_466_bw="0" op_467_bw="0" op_468_bw="0" op_469_bw="0" op_470_bw="0" op_471_bw="0" op_472_bw="0" op_473_bw="0" op_474_bw="0" op_475_bw="0" op_476_bw="0" op_477_bw="0" op_478_bw="0" op_479_bw="0" op_480_bw="0" op_481_bw="0" op_482_bw="0" op_483_bw="0" op_484_bw="0" op_485_bw="0" op_486_bw="0" op_487_bw="0" op_488_bw="0" op_489_bw="0" op_490_bw="0" op_491_bw="0" op_492_bw="0" op_493_bw="0" op_494_bw="0" op_495_bw="0" op_496_bw="0" op_497_bw="0" op_498_bw="0" op_499_bw="0">
<![CDATA[
arrayidx8444.exit._crit_edge:1 %ppl_assign_s = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %complementary_apexZ0_0, i64 %storemerge, i32 %ppl_assign3, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2002" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="1" op_72_bw="25" op_73_bw="26" op_74_bw="64" op_75_bw="64" op_76_bw="1" op_77_bw="1" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0" op_362_bw="0" op_363_bw="0" op_364_bw="0" op_365_bw="0" op_366_bw="0" op_367_bw="0" op_368_bw="0" op_369_bw="0" op_370_bw="0" op_371_bw="0" op_372_bw="0" op_373_bw="0" op_374_bw="0" op_375_bw="0" op_376_bw="0" op_377_bw="0" op_378_bw="0" op_379_bw="0" op_380_bw="0" op_381_bw="0" op_382_bw="0" op_383_bw="0" op_384_bw="0" op_385_bw="0" op_386_bw="0" op_387_bw="0" op_388_bw="0" op_389_bw="0" op_390_bw="0" op_391_bw="0" op_392_bw="0" op_393_bw="0" op_394_bw="0" op_395_bw="0" op_396_bw="0" op_397_bw="0" op_398_bw="0" op_399_bw="0" op_400_bw="0" op_401_bw="0" op_402_bw="0" op_403_bw="0" op_404_bw="0" op_405_bw="0" op_406_bw="0" op_407_bw="0" op_408_bw="0" op_409_bw="0" op_410_bw="0" op_411_bw="0" op_412_bw="0" op_413_bw="0" op_414_bw="0" op_415_bw="0" op_416_bw="0" op_417_bw="0" op_418_bw="0" op_419_bw="0" op_420_bw="0" op_421_bw="0" op_422_bw="0" op_423_bw="0" op_424_bw="0" op_425_bw="0" op_426_bw="0" op_427_bw="0" op_428_bw="0" op_429_bw="0" op_430_bw="0" op_431_bw="0" op_432_bw="0" op_433_bw="0" op_434_bw="0" op_435_bw="0" op_436_bw="0" op_437_bw="0" op_438_bw="0" op_439_bw="0" op_440_bw="0" op_441_bw="0" op_442_bw="0" op_443_bw="0" op_444_bw="0" op_445_bw="0" op_446_bw="0" op_447_bw="0" op_448_bw="0" op_449_bw="0" op_450_bw="0" op_451_bw="0" op_452_bw="0" op_453_bw="0" op_454_bw="0" op_455_bw="0" op_456_bw="0" op_457_bw="0" op_458_bw="0" op_459_bw="0" op_460_bw="0" op_461_bw="0" op_462_bw="0" op_463_bw="0" op_464_bw="0" op_465_bw="0" op_466_bw="0" op_467_bw="0" op_468_bw="0" op_469_bw="0" op_470_bw="0" op_471_bw="0" op_472_bw="0" op_473_bw="0" op_474_bw="0" op_475_bw="0" op_476_bw="0" op_477_bw="0" op_478_bw="0" op_479_bw="0" op_480_bw="0" op_481_bw="0" op_482_bw="0" op_483_bw="0" op_484_bw="0" op_485_bw="0" op_486_bw="0" op_487_bw="0" op_488_bw="0" op_489_bw="0" op_490_bw="0" op_491_bw="0" op_492_bw="0" op_493_bw="0" op_494_bw="0" op_495_bw="0" op_496_bw="0" op_497_bw="0" op_498_bw="0" op_499_bw="0">
<![CDATA[
arrayidx8444.exit._crit_edge:1 %ppl_assign_s = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %complementary_apexZ0_0, i64 %storemerge, i32 %ppl_assign3, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2003" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx8444.exit._crit_edge:2 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="2004" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx8444.exit._crit_edge:3 %lastPatchIndex = add i32 %n_patches_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</operation>

<operation id="2005" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx8444.exit._crit_edge:4 %switch_ln608 = switch i32 %n_patches_read, void %arrayidx11253.case.0, i32 32, void %arrayidx11253.case.31, i32 2, void %arrayidx11253.case.1, i32 3, void %arrayidx11253.case.2, i32 4, void %arrayidx11253.case.3, i32 5, void %arrayidx11253.case.4, i32 6, void %arrayidx11253.case.5, i32 7, void %arrayidx11253.case.6, i32 8, void %arrayidx11253.case.7, i32 9, void %arrayidx11253.case.8, i32 10, void %arrayidx11253.case.9, i32 11, void %arrayidx11253.case.10, i32 12, void %arrayidx11253.case.11, i32 13, void %arrayidx11253.case.12, i32 14, void %arrayidx11253.case.13, i32 15, void %arrayidx11253.case.14, i32 16, void %arrayidx11253.case.15, i32 17, void %arrayidx11253.case.16, i32 18, void %arrayidx11253.case.17, i32 19, void %arrayidx11253.case.18, i32 20, void %arrayidx11253.case.19, i32 21, void %arrayidx11253.case.20, i32 22, void %arrayidx11253.case.21, i32 23, void %arrayidx11253.case.22, i32 24, void %arrayidx11253.case.23, i32 25, void %arrayidx11253.case.24, i32 26, void %arrayidx11253.case.25, i32 27, void %arrayidx11253.case.26, i32 28, void %arrayidx11253.case.27, i32 29, void %arrayidx11253.case.28, i32 30, void %arrayidx11253.case.29, i32 31, void %arrayidx11253.case.30

]]></Node>
<StgValue><ssdm name="switch_ln608"/></StgValue>
</operation>

<operation id="2006" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.30:0 %complementary_a_31 = load i7 %patches_parameters_30_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_31"/></StgValue>
</operation>

<operation id="2007" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.30:1 %patches_parameters_30_load_10 = load i7 %patches_parameters_30_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_10"/></StgValue>
</operation>

<operation id="2008" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.29:0 %complementary_a_30 = load i7 %patches_parameters_29_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_30"/></StgValue>
</operation>

<operation id="2009" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.29:1 %patches_parameters_29_load_10 = load i7 %patches_parameters_29_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_10"/></StgValue>
</operation>

<operation id="2010" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.28:0 %complementary_a_29 = load i7 %patches_parameters_28_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_29"/></StgValue>
</operation>

<operation id="2011" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.28:1 %patches_parameters_28_load_10 = load i7 %patches_parameters_28_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_10"/></StgValue>
</operation>

<operation id="2012" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.27:0 %complementary_a_28 = load i7 %patches_parameters_27_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_28"/></StgValue>
</operation>

<operation id="2013" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.27:1 %patches_parameters_27_load_10 = load i7 %patches_parameters_27_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_10"/></StgValue>
</operation>

<operation id="2014" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.26:0 %complementary_a_27 = load i7 %patches_parameters_26_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_27"/></StgValue>
</operation>

<operation id="2015" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.26:1 %patches_parameters_26_load_10 = load i7 %patches_parameters_26_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_10"/></StgValue>
</operation>

<operation id="2016" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.25:0 %complementary_a_26 = load i7 %patches_parameters_25_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_26"/></StgValue>
</operation>

<operation id="2017" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.25:1 %patches_parameters_25_load_10 = load i7 %patches_parameters_25_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_10"/></StgValue>
</operation>

<operation id="2018" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.24:0 %complementary_a_25 = load i7 %patches_parameters_24_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_25"/></StgValue>
</operation>

<operation id="2019" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.24:1 %patches_parameters_24_load_10 = load i7 %patches_parameters_24_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_10"/></StgValue>
</operation>

<operation id="2020" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.23:0 %complementary_a_24 = load i7 %patches_parameters_23_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_24"/></StgValue>
</operation>

<operation id="2021" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.23:1 %patches_parameters_23_load_10 = load i7 %patches_parameters_23_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_10"/></StgValue>
</operation>

<operation id="2022" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.22:0 %complementary_a_23 = load i7 %patches_parameters_22_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_23"/></StgValue>
</operation>

<operation id="2023" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.22:1 %patches_parameters_22_load_10 = load i7 %patches_parameters_22_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_10"/></StgValue>
</operation>

<operation id="2024" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.21:0 %complementary_a_22 = load i7 %patches_parameters_21_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_22"/></StgValue>
</operation>

<operation id="2025" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.21:1 %patches_parameters_21_load_10 = load i7 %patches_parameters_21_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_10"/></StgValue>
</operation>

<operation id="2026" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.20:0 %complementary_a_21 = load i7 %patches_parameters_20_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_21"/></StgValue>
</operation>

<operation id="2027" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.20:1 %patches_parameters_20_load_10 = load i7 %patches_parameters_20_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_10"/></StgValue>
</operation>

<operation id="2028" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.19:0 %complementary_a_20 = load i7 %patches_parameters_19_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_20"/></StgValue>
</operation>

<operation id="2029" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.19:1 %patches_parameters_19_load_10 = load i7 %patches_parameters_19_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_10"/></StgValue>
</operation>

<operation id="2030" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.18:0 %complementary_a_19 = load i7 %patches_parameters_18_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_19"/></StgValue>
</operation>

<operation id="2031" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.18:1 %patches_parameters_18_load_10 = load i7 %patches_parameters_18_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_10"/></StgValue>
</operation>

<operation id="2032" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.17:0 %complementary_a_18 = load i7 %patches_parameters_17_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_18"/></StgValue>
</operation>

<operation id="2033" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.17:1 %patches_parameters_17_load_10 = load i7 %patches_parameters_17_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_10"/></StgValue>
</operation>

<operation id="2034" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.16:0 %complementary_a_17 = load i7 %patches_parameters_16_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_17"/></StgValue>
</operation>

<operation id="2035" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.16:1 %patches_parameters_16_load_10 = load i7 %patches_parameters_16_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_10"/></StgValue>
</operation>

<operation id="2036" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.15:0 %complementary_a_16 = load i7 %patches_parameters_15_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_16"/></StgValue>
</operation>

<operation id="2037" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.15:1 %patches_parameters_15_load_10 = load i7 %patches_parameters_15_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_10"/></StgValue>
</operation>

<operation id="2038" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.14:0 %complementary_a_15 = load i7 %patches_parameters_14_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_15"/></StgValue>
</operation>

<operation id="2039" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.14:1 %patches_parameters_14_load_10 = load i7 %patches_parameters_14_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_10"/></StgValue>
</operation>

<operation id="2040" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.13:0 %complementary_a_14 = load i7 %patches_parameters_13_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_14"/></StgValue>
</operation>

<operation id="2041" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.13:1 %patches_parameters_13_load_10 = load i7 %patches_parameters_13_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_10"/></StgValue>
</operation>

<operation id="2042" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.12:0 %complementary_a_13 = load i7 %patches_parameters_12_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_13"/></StgValue>
</operation>

<operation id="2043" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.12:1 %patches_parameters_12_load_10 = load i7 %patches_parameters_12_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_10"/></StgValue>
</operation>

<operation id="2044" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.11:0 %complementary_a_12 = load i7 %patches_parameters_11_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_12"/></StgValue>
</operation>

<operation id="2045" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.11:1 %patches_parameters_11_load_10 = load i7 %patches_parameters_11_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_10"/></StgValue>
</operation>

<operation id="2046" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.10:0 %complementary_a_11 = load i7 %patches_parameters_10_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_11"/></StgValue>
</operation>

<operation id="2047" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.10:1 %patches_parameters_10_load_10 = load i7 %patches_parameters_10_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_10"/></StgValue>
</operation>

<operation id="2048" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.9:0 %complementary_a_10 = load i7 %patches_parameters_9_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_10"/></StgValue>
</operation>

<operation id="2049" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.9:1 %patches_parameters_9_load_10 = load i7 %patches_parameters_9_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_10"/></StgValue>
</operation>

<operation id="2050" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.8:0 %complementary_a_9 = load i7 %patches_parameters_8_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_9"/></StgValue>
</operation>

<operation id="2051" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.8:1 %patches_parameters_8_load_10 = load i7 %patches_parameters_8_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_10"/></StgValue>
</operation>

<operation id="2052" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.7:0 %complementary_a_8 = load i7 %patches_parameters_7_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_8"/></StgValue>
</operation>

<operation id="2053" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.7:1 %patches_parameters_7_load_10 = load i7 %patches_parameters_7_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_10"/></StgValue>
</operation>

<operation id="2054" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.6:0 %complementary_a_7 = load i7 %patches_parameters_6_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_7"/></StgValue>
</operation>

<operation id="2055" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.6:1 %patches_parameters_6_load_10 = load i7 %patches_parameters_6_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_10"/></StgValue>
</operation>

<operation id="2056" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.5:0 %complementary_a_6 = load i7 %patches_parameters_5_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_6"/></StgValue>
</operation>

<operation id="2057" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.5:1 %patches_parameters_5_load_10 = load i7 %patches_parameters_5_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_10"/></StgValue>
</operation>

<operation id="2058" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.4:0 %complementary_a_5 = load i7 %patches_parameters_4_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_5"/></StgValue>
</operation>

<operation id="2059" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.4:1 %patches_parameters_4_load_10 = load i7 %patches_parameters_4_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_10"/></StgValue>
</operation>

<operation id="2060" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.3:0 %complementary_a_4 = load i7 %patches_parameters_3_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_4"/></StgValue>
</operation>

<operation id="2061" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.3:1 %patches_parameters_3_load_10 = load i7 %patches_parameters_3_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_10"/></StgValue>
</operation>

<operation id="2062" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.2:0 %complementary_a_3 = load i7 %patches_parameters_2_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_3"/></StgValue>
</operation>

<operation id="2063" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.2:1 %patches_parameters_2_load_10 = load i7 %patches_parameters_2_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_10"/></StgValue>
</operation>

<operation id="2064" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.1:0 %complementary_a_2 = load i7 %patches_parameters_1_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_2"/></StgValue>
</operation>

<operation id="2065" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.1:1 %patches_parameters_1_load_10 = load i7 %patches_parameters_1_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_10"/></StgValue>
</operation>

<operation id="2066" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.31:0 %complementary_a_1 = load i7 %patches_parameters_31_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_1"/></StgValue>
</operation>

<operation id="2067" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.31:1 %patches_parameters_31_load_9 = load i7 %patches_parameters_31_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_9"/></StgValue>
</operation>

<operation id="2068" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.0:0 %complementary_a = load i7 %patches_parameters_0_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a"/></StgValue>
</operation>

<operation id="2069" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.0:1 %patches_parameters_0_load_10 = load i7 %patches_parameters_0_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2070" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.30:0 %complementary_a_31 = load i7 %patches_parameters_30_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_31"/></StgValue>
</operation>

<operation id="2071" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.30:1 %patches_parameters_30_load_10 = load i7 %patches_parameters_30_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_10"/></StgValue>
</operation>

<operation id="2072" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.30:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2073" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.29:0 %complementary_a_30 = load i7 %patches_parameters_29_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_30"/></StgValue>
</operation>

<operation id="2074" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.29:1 %patches_parameters_29_load_10 = load i7 %patches_parameters_29_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_10"/></StgValue>
</operation>

<operation id="2075" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.29:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2076" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.28:0 %complementary_a_29 = load i7 %patches_parameters_28_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_29"/></StgValue>
</operation>

<operation id="2077" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.28:1 %patches_parameters_28_load_10 = load i7 %patches_parameters_28_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_10"/></StgValue>
</operation>

<operation id="2078" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.28:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2079" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.27:0 %complementary_a_28 = load i7 %patches_parameters_27_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_28"/></StgValue>
</operation>

<operation id="2080" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.27:1 %patches_parameters_27_load_10 = load i7 %patches_parameters_27_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_10"/></StgValue>
</operation>

<operation id="2081" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.27:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2082" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.26:0 %complementary_a_27 = load i7 %patches_parameters_26_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_27"/></StgValue>
</operation>

<operation id="2083" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.26:1 %patches_parameters_26_load_10 = load i7 %patches_parameters_26_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_10"/></StgValue>
</operation>

<operation id="2084" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.26:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2085" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.25:0 %complementary_a_26 = load i7 %patches_parameters_25_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_26"/></StgValue>
</operation>

<operation id="2086" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.25:1 %patches_parameters_25_load_10 = load i7 %patches_parameters_25_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_10"/></StgValue>
</operation>

<operation id="2087" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.25:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2088" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.24:0 %complementary_a_25 = load i7 %patches_parameters_24_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_25"/></StgValue>
</operation>

<operation id="2089" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.24:1 %patches_parameters_24_load_10 = load i7 %patches_parameters_24_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_10"/></StgValue>
</operation>

<operation id="2090" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.24:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2091" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.23:0 %complementary_a_24 = load i7 %patches_parameters_23_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_24"/></StgValue>
</operation>

<operation id="2092" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.23:1 %patches_parameters_23_load_10 = load i7 %patches_parameters_23_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_10"/></StgValue>
</operation>

<operation id="2093" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.23:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2094" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.22:0 %complementary_a_23 = load i7 %patches_parameters_22_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_23"/></StgValue>
</operation>

<operation id="2095" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.22:1 %patches_parameters_22_load_10 = load i7 %patches_parameters_22_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_10"/></StgValue>
</operation>

<operation id="2096" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.22:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2097" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.21:0 %complementary_a_22 = load i7 %patches_parameters_21_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_22"/></StgValue>
</operation>

<operation id="2098" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.21:1 %patches_parameters_21_load_10 = load i7 %patches_parameters_21_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_10"/></StgValue>
</operation>

<operation id="2099" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.21:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2100" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.20:0 %complementary_a_21 = load i7 %patches_parameters_20_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_21"/></StgValue>
</operation>

<operation id="2101" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.20:1 %patches_parameters_20_load_10 = load i7 %patches_parameters_20_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_10"/></StgValue>
</operation>

<operation id="2102" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.20:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2103" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.19:0 %complementary_a_20 = load i7 %patches_parameters_19_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_20"/></StgValue>
</operation>

<operation id="2104" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.19:1 %patches_parameters_19_load_10 = load i7 %patches_parameters_19_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_10"/></StgValue>
</operation>

<operation id="2105" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.19:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2106" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.18:0 %complementary_a_19 = load i7 %patches_parameters_18_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_19"/></StgValue>
</operation>

<operation id="2107" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.18:1 %patches_parameters_18_load_10 = load i7 %patches_parameters_18_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_10"/></StgValue>
</operation>

<operation id="2108" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.18:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2109" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.17:0 %complementary_a_18 = load i7 %patches_parameters_17_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_18"/></StgValue>
</operation>

<operation id="2110" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.17:1 %patches_parameters_17_load_10 = load i7 %patches_parameters_17_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_10"/></StgValue>
</operation>

<operation id="2111" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.17:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2112" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.16:0 %complementary_a_17 = load i7 %patches_parameters_16_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_17"/></StgValue>
</operation>

<operation id="2113" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.16:1 %patches_parameters_16_load_10 = load i7 %patches_parameters_16_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_10"/></StgValue>
</operation>

<operation id="2114" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.16:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2115" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.15:0 %complementary_a_16 = load i7 %patches_parameters_15_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_16"/></StgValue>
</operation>

<operation id="2116" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.15:1 %patches_parameters_15_load_10 = load i7 %patches_parameters_15_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_10"/></StgValue>
</operation>

<operation id="2117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.15:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2118" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.14:0 %complementary_a_15 = load i7 %patches_parameters_14_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_15"/></StgValue>
</operation>

<operation id="2119" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.14:1 %patches_parameters_14_load_10 = load i7 %patches_parameters_14_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_10"/></StgValue>
</operation>

<operation id="2120" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.14:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2121" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.13:0 %complementary_a_14 = load i7 %patches_parameters_13_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_14"/></StgValue>
</operation>

<operation id="2122" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.13:1 %patches_parameters_13_load_10 = load i7 %patches_parameters_13_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_10"/></StgValue>
</operation>

<operation id="2123" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.13:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2124" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.12:0 %complementary_a_13 = load i7 %patches_parameters_12_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_13"/></StgValue>
</operation>

<operation id="2125" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.12:1 %patches_parameters_12_load_10 = load i7 %patches_parameters_12_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_10"/></StgValue>
</operation>

<operation id="2126" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.12:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2127" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.11:0 %complementary_a_12 = load i7 %patches_parameters_11_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_12"/></StgValue>
</operation>

<operation id="2128" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.11:1 %patches_parameters_11_load_10 = load i7 %patches_parameters_11_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_10"/></StgValue>
</operation>

<operation id="2129" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.11:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2130" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.10:0 %complementary_a_11 = load i7 %patches_parameters_10_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_11"/></StgValue>
</operation>

<operation id="2131" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.10:1 %patches_parameters_10_load_10 = load i7 %patches_parameters_10_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_10"/></StgValue>
</operation>

<operation id="2132" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.10:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2133" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.9:0 %complementary_a_10 = load i7 %patches_parameters_9_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_10"/></StgValue>
</operation>

<operation id="2134" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.9:1 %patches_parameters_9_load_10 = load i7 %patches_parameters_9_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_10"/></StgValue>
</operation>

<operation id="2135" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.9:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2136" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.8:0 %complementary_a_9 = load i7 %patches_parameters_8_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_9"/></StgValue>
</operation>

<operation id="2137" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.8:1 %patches_parameters_8_load_10 = load i7 %patches_parameters_8_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_10"/></StgValue>
</operation>

<operation id="2138" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.8:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2139" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.7:0 %complementary_a_8 = load i7 %patches_parameters_7_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_8"/></StgValue>
</operation>

<operation id="2140" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.7:1 %patches_parameters_7_load_10 = load i7 %patches_parameters_7_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_10"/></StgValue>
</operation>

<operation id="2141" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.7:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2142" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.6:0 %complementary_a_7 = load i7 %patches_parameters_6_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_7"/></StgValue>
</operation>

<operation id="2143" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.6:1 %patches_parameters_6_load_10 = load i7 %patches_parameters_6_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_10"/></StgValue>
</operation>

<operation id="2144" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.6:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2145" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.5:0 %complementary_a_6 = load i7 %patches_parameters_5_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_6"/></StgValue>
</operation>

<operation id="2146" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.5:1 %patches_parameters_5_load_10 = load i7 %patches_parameters_5_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_10"/></StgValue>
</operation>

<operation id="2147" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.5:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2148" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.4:0 %complementary_a_5 = load i7 %patches_parameters_4_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_5"/></StgValue>
</operation>

<operation id="2149" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.4:1 %patches_parameters_4_load_10 = load i7 %patches_parameters_4_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_10"/></StgValue>
</operation>

<operation id="2150" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.4:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2151" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.3:0 %complementary_a_4 = load i7 %patches_parameters_3_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_4"/></StgValue>
</operation>

<operation id="2152" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.3:1 %patches_parameters_3_load_10 = load i7 %patches_parameters_3_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_10"/></StgValue>
</operation>

<operation id="2153" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.3:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2154" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.2:0 %complementary_a_3 = load i7 %patches_parameters_2_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_3"/></StgValue>
</operation>

<operation id="2155" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.2:1 %patches_parameters_2_load_10 = load i7 %patches_parameters_2_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_10"/></StgValue>
</operation>

<operation id="2156" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.2:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2157" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.1:0 %complementary_a_2 = load i7 %patches_parameters_1_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_2"/></StgValue>
</operation>

<operation id="2158" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.1:1 %patches_parameters_1_load_10 = load i7 %patches_parameters_1_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_10"/></StgValue>
</operation>

<operation id="2159" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.1:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2160" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.31:0 %complementary_a_1 = load i7 %patches_parameters_31_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_1"/></StgValue>
</operation>

<operation id="2161" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.31:1 %patches_parameters_31_load_9 = load i7 %patches_parameters_31_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_9"/></StgValue>
</operation>

<operation id="2162" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.31:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2163" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.0:0 %complementary_a = load i7 %patches_parameters_0_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a"/></StgValue>
</operation>

<operation id="2164" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11253.case.0:1 %patches_parameters_0_load_10 = load i7 %patches_parameters_0_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_10"/></StgValue>
</operation>

<operation id="2165" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.case.0:2 %br_ln609 = br void %arrayidx11253.exit

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="2166" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx11253.exit:0 %complementary_a_0 = phi i64 %complementary_a, void %arrayidx11253.case.0, i64 %complementary_a_31, void %arrayidx11253.case.30, i64 %complementary_a_30, void %arrayidx11253.case.29, i64 %complementary_a_29, void %arrayidx11253.case.28, i64 %complementary_a_28, void %arrayidx11253.case.27, i64 %complementary_a_27, void %arrayidx11253.case.26, i64 %complementary_a_26, void %arrayidx11253.case.25, i64 %complementary_a_25, void %arrayidx11253.case.24, i64 %complementary_a_24, void %arrayidx11253.case.23, i64 %complementary_a_23, void %arrayidx11253.case.22, i64 %complementary_a_22, void %arrayidx11253.case.21, i64 %complementary_a_21, void %arrayidx11253.case.20, i64 %complementary_a_20, void %arrayidx11253.case.19, i64 %complementary_a_19, void %arrayidx11253.case.18, i64 %complementary_a_18, void %arrayidx11253.case.17, i64 %complementary_a_17, void %arrayidx11253.case.16, i64 %complementary_a_16, void %arrayidx11253.case.15, i64 %complementary_a_15, void %arrayidx11253.case.14, i64 %complementary_a_14, void %arrayidx11253.case.13, i64 %complementary_a_13, void %arrayidx11253.case.12, i64 %complementary_a_12, void %arrayidx11253.case.11, i64 %complementary_a_11, void %arrayidx11253.case.10, i64 %complementary_a_10, void %arrayidx11253.case.9, i64 %complementary_a_9, void %arrayidx11253.case.8, i64 %complementary_a_8, void %arrayidx11253.case.7, i64 %complementary_a_7, void %arrayidx11253.case.6, i64 %complementary_a_6, void %arrayidx11253.case.5, i64 %complementary_a_5, void %arrayidx11253.case.4, i64 %complementary_a_4, void %arrayidx11253.case.3, i64 %complementary_a_3, void %arrayidx11253.case.2, i64 %complementary_a_2, void %arrayidx11253.case.1, i64 %complementary_a_1, void %arrayidx11253.case.31

]]></Node>
<StgValue><ssdm name="complementary_a_0"/></StgValue>
</operation>

<operation id="2167" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx11253.exit:1 %complementary_b = phi i64 %patches_parameters_0_load_10, void %arrayidx11253.case.0, i64 %patches_parameters_30_load_10, void %arrayidx11253.case.30, i64 %patches_parameters_29_load_10, void %arrayidx11253.case.29, i64 %patches_parameters_28_load_10, void %arrayidx11253.case.28, i64 %patches_parameters_27_load_10, void %arrayidx11253.case.27, i64 %patches_parameters_26_load_10, void %arrayidx11253.case.26, i64 %patches_parameters_25_load_10, void %arrayidx11253.case.25, i64 %patches_parameters_24_load_10, void %arrayidx11253.case.24, i64 %patches_parameters_23_load_10, void %arrayidx11253.case.23, i64 %patches_parameters_22_load_10, void %arrayidx11253.case.22, i64 %patches_parameters_21_load_10, void %arrayidx11253.case.21, i64 %patches_parameters_20_load_10, void %arrayidx11253.case.20, i64 %patches_parameters_19_load_10, void %arrayidx11253.case.19, i64 %patches_parameters_18_load_10, void %arrayidx11253.case.18, i64 %patches_parameters_17_load_10, void %arrayidx11253.case.17, i64 %patches_parameters_16_load_10, void %arrayidx11253.case.16, i64 %patches_parameters_15_load_10, void %arrayidx11253.case.15, i64 %patches_parameters_14_load_10, void %arrayidx11253.case.14, i64 %patches_parameters_13_load_10, void %arrayidx11253.case.13, i64 %patches_parameters_12_load_10, void %arrayidx11253.case.12, i64 %patches_parameters_11_load_10, void %arrayidx11253.case.11, i64 %patches_parameters_10_load_10, void %arrayidx11253.case.10, i64 %patches_parameters_9_load_10, void %arrayidx11253.case.9, i64 %patches_parameters_8_load_10, void %arrayidx11253.case.8, i64 %patches_parameters_7_load_10, void %arrayidx11253.case.7, i64 %patches_parameters_6_load_10, void %arrayidx11253.case.6, i64 %patches_parameters_5_load_10, void %arrayidx11253.case.5, i64 %patches_parameters_4_load_10, void %arrayidx11253.case.4, i64 %patches_parameters_3_load_10, void %arrayidx11253.case.3, i64 %patches_parameters_2_load_10, void %arrayidx11253.case.2, i64 %patches_parameters_1_load_10, void %arrayidx11253.case.1, i64 %patches_parameters_31_load_9, void %arrayidx11253.case.31

]]></Node>
<StgValue><ssdm name="complementary_b"/></StgValue>
</operation>

<operation id="2168" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx11253.exit:2 %sub_ln611 = sub i64 %empty, i64 %complementary_a_0

]]></Node>
<StgValue><ssdm name="sub_ln611"/></StgValue>
</operation>

<operation id="2169" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx11253.exit:3 %sub_ln611_1 = sub i64 %original_d, i64 %complementary_b

]]></Node>
<StgValue><ssdm name="sub_ln611_1"/></StgValue>
</operation>

<operation id="2170" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx11253.exit:4 %icmp_ln611 = icmp_slt  i64 %sub_ln611, i64 %sub_ln611_1

]]></Node>
<StgValue><ssdm name="icmp_ln611"/></StgValue>
</operation>

<operation id="2171" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx11253.exit:5 %white_space_height = select i1 %icmp_ln611, i64 %sub_ln611_1, i64 %sub_ln611

]]></Node>
<StgValue><ssdm name="white_space_height"/></StgValue>
</operation>

<operation id="2172" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx11253.exit:6 %lnot_i = xor i1 %repeat_original, i1 1

]]></Node>
<StgValue><ssdm name="lnot_i"/></StgValue>
</operation>

<operation id="2173" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx11253.exit:7 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="2174" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11253.exit:8 %br_ln618 = br void

]]></Node>
<StgValue><ssdm name="br_ln618"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2175" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %lastPatchIndex_0 = phi i32 %lastPatchIndex, void %arrayidx11253.exit, i32 %lastPatchIndex_1, void

]]></Node>
<StgValue><ssdm name="lastPatchIndex_0"/></StgValue>
</operation>

<operation id="2176" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %p_x_assign = phi i64 %white_space_height, void %arrayidx11253.exit, i64 %white_space_height_1, void

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="2177" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %phi_ln647 = phi i1 0, void %arrayidx11253.exit, i1 %xor_ln618, void

]]></Node>
<StgValue><ssdm name="phi_ln647"/></StgValue>
</operation>

<operation id="2178" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %counter_0 = phi i32 0, void %arrayidx11253.exit, i32 %counter, void

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="2179" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %counterUpshift_0 = phi i32 0, void %arrayidx11253.exit, i32 %counterUpshift, void

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="2180" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %current_z_top_index_0 = phi i32 4294967295, void %arrayidx11253.exit, i32 %current_z_top_index, void

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="2181" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:6 %previous_z_top_min_0 = phi i64 18446744072710551616, void %arrayidx11253.exit, i64 %previous_z_top_min, void

]]></Node>
<StgValue><ssdm name="previous_z_top_min_0"/></StgValue>
</operation>

<operation id="2182" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7 %z_top_min_0 = phi i64 %storemerge, void %arrayidx11253.exit, i64 %newret4, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="2183" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %icmp_ln647 = icmp_slt  i64 %p_x_assign, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln647"/></StgValue>
</operation>

<operation id="2184" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln647 = and i1 %icmp_ln647, i1 %phi_ln647

]]></Node>
<StgValue><ssdm name="and_ln647"/></StgValue>
</operation>

<operation id="2185" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln647 = br i1 %and_ln647, void, void %.loopexit74.loopexit

]]></Node>
<StgValue><ssdm name="br_ln647"/></StgValue>
</operation>

<operation id="2186" st_id="46" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2187" st_id="47" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="2188" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="2189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="63" op_0_bw="64">
<![CDATA[
:3 %trunc_ln368 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="2190" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="52" op_0_bw="64">
<![CDATA[
:4 %trunc_ln647 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="2191" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:5 %p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="2192" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64">
<![CDATA[
:6 %bitcast_ln521 = bitcast i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="2193" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_64 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2194" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %icmp_ln647_1 = icmp_ne  i11 %tmp_64, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln647_1"/></StgValue>
</operation>

<operation id="2195" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %icmp_ln647_2 = icmp_eq  i52 %trunc_ln647, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln647_2"/></StgValue>
</operation>

<operation id="2196" st_id="47" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_65 = fcmp_ogt  i64 %bitcast_ln521, i64 5

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2197" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln276"/></StgValue>
</operation>

<operation id="2198" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %or_ln647 = or i1 %icmp_ln647_2, i1 %icmp_ln647_1

]]></Node>
<StgValue><ssdm name="or_ln647"/></StgValue>
</operation>

<operation id="2199" st_id="48" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_65 = fcmp_ogt  i64 %bitcast_ln521, i64 5

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2200" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %and_ln647_1 = and i1 %or_ln647, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln647_1"/></StgValue>
</operation>

<operation id="2201" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln647 = br i1 %and_ln647_1, void %.loopexit74.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln647"/></StgValue>
</operation>

<operation id="2202" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln648 = switch i32 %lastPatchIndex_0, void %arrayidx53.i.case.0, i32 31, void %arrayidx53.i.case.31, i32 1, void %arrayidx53.i.case.1, i32 2, void %arrayidx53.i.case.2, i32 3, void %arrayidx53.i.case.3, i32 4, void %arrayidx53.i.case.4, i32 5, void %arrayidx53.i.case.5, i32 6, void %arrayidx53.i.case.6, i32 7, void %arrayidx53.i.case.7, i32 8, void %arrayidx53.i.case.8, i32 9, void %arrayidx53.i.case.9, i32 10, void %arrayidx53.i.case.10, i32 11, void %arrayidx53.i.case.11, i32 12, void %arrayidx53.i.case.12, i32 13, void %arrayidx53.i.case.13, i32 14, void %arrayidx53.i.case.14, i32 15, void %arrayidx53.i.case.15, i32 16, void %arrayidx53.i.case.16, i32 17, void %arrayidx53.i.case.17, i32 18, void %arrayidx53.i.case.18, i32 19, void %arrayidx53.i.case.19, i32 20, void %arrayidx53.i.case.20, i32 21, void %arrayidx53.i.case.21, i32 22, void %arrayidx53.i.case.22, i32 23, void %arrayidx53.i.case.23, i32 24, void %arrayidx53.i.case.24, i32 25, void %arrayidx53.i.case.25, i32 26, void %arrayidx53.i.case.26, i32 27, void %arrayidx53.i.case.27, i32 28, void %arrayidx53.i.case.28, i32 29, void %arrayidx53.i.case.29, i32 30, void %arrayidx53.i.case.30

]]></Node>
<StgValue><ssdm name="switch_ln648"/></StgValue>
</operation>

<operation id="2203" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.30:0 %patches_parameters_30_load_11 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_11"/></StgValue>
</operation>

<operation id="2204" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.29:0 %patches_parameters_29_load_11 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_11"/></StgValue>
</operation>

<operation id="2205" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.28:0 %patches_parameters_28_load_11 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_11"/></StgValue>
</operation>

<operation id="2206" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.27:0 %patches_parameters_27_load_11 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_11"/></StgValue>
</operation>

<operation id="2207" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.26:0 %patches_parameters_26_load_11 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_11"/></StgValue>
</operation>

<operation id="2208" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.25:0 %patches_parameters_25_load_11 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_11"/></StgValue>
</operation>

<operation id="2209" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.24:0 %patches_parameters_24_load_11 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_11"/></StgValue>
</operation>

<operation id="2210" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.23:0 %patches_parameters_23_load_11 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_11"/></StgValue>
</operation>

<operation id="2211" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.22:0 %patches_parameters_22_load_11 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_11"/></StgValue>
</operation>

<operation id="2212" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.21:0 %patches_parameters_21_load_11 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_11"/></StgValue>
</operation>

<operation id="2213" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.20:0 %patches_parameters_20_load_11 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_11"/></StgValue>
</operation>

<operation id="2214" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.19:0 %patches_parameters_19_load_11 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_11"/></StgValue>
</operation>

<operation id="2215" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.18:0 %patches_parameters_18_load_11 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_11"/></StgValue>
</operation>

<operation id="2216" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.17:0 %patches_parameters_17_load_11 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_11"/></StgValue>
</operation>

<operation id="2217" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.16:0 %patches_parameters_16_load_11 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_11"/></StgValue>
</operation>

<operation id="2218" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.15:0 %patches_parameters_15_load_11 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_11"/></StgValue>
</operation>

<operation id="2219" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.14:0 %patches_parameters_14_load_11 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_11"/></StgValue>
</operation>

<operation id="2220" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.13:0 %patches_parameters_13_load_11 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_11"/></StgValue>
</operation>

<operation id="2221" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.12:0 %patches_parameters_12_load_11 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_11"/></StgValue>
</operation>

<operation id="2222" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.11:0 %patches_parameters_11_load_11 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_11"/></StgValue>
</operation>

<operation id="2223" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.10:0 %patches_parameters_10_load_11 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_11"/></StgValue>
</operation>

<operation id="2224" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.9:0 %patches_parameters_9_load_11 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_11"/></StgValue>
</operation>

<operation id="2225" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.8:0 %patches_parameters_8_load_11 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_11"/></StgValue>
</operation>

<operation id="2226" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.7:0 %patches_parameters_7_load_11 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_11"/></StgValue>
</operation>

<operation id="2227" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.6:0 %patches_parameters_6_load_11 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_11"/></StgValue>
</operation>

<operation id="2228" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.5:0 %patches_parameters_5_load_11 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_11"/></StgValue>
</operation>

<operation id="2229" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.4:0 %patches_parameters_4_load_11 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_11"/></StgValue>
</operation>

<operation id="2230" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.3:0 %patches_parameters_3_load_11 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_11"/></StgValue>
</operation>

<operation id="2231" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.2:0 %patches_parameters_2_load_11 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_11"/></StgValue>
</operation>

<operation id="2232" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.1:0 %patches_parameters_1_load_11 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_11"/></StgValue>
</operation>

<operation id="2233" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.31:0 %patches_parameters_31_load_10 = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_10"/></StgValue>
</operation>

<operation id="2234" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln647_1" val="1"/>
<literal name="lastPatchIndex_0" val="!31"/>
<literal name="lastPatchIndex_0" val="!1"/>
<literal name="lastPatchIndex_0" val="!2"/>
<literal name="lastPatchIndex_0" val="!3"/>
<literal name="lastPatchIndex_0" val="!4"/>
<literal name="lastPatchIndex_0" val="!5"/>
<literal name="lastPatchIndex_0" val="!6"/>
<literal name="lastPatchIndex_0" val="!7"/>
<literal name="lastPatchIndex_0" val="!8"/>
<literal name="lastPatchIndex_0" val="!9"/>
<literal name="lastPatchIndex_0" val="!10"/>
<literal name="lastPatchIndex_0" val="!11"/>
<literal name="lastPatchIndex_0" val="!12"/>
<literal name="lastPatchIndex_0" val="!13"/>
<literal name="lastPatchIndex_0" val="!14"/>
<literal name="lastPatchIndex_0" val="!15"/>
<literal name="lastPatchIndex_0" val="!16"/>
<literal name="lastPatchIndex_0" val="!17"/>
<literal name="lastPatchIndex_0" val="!18"/>
<literal name="lastPatchIndex_0" val="!19"/>
<literal name="lastPatchIndex_0" val="!20"/>
<literal name="lastPatchIndex_0" val="!21"/>
<literal name="lastPatchIndex_0" val="!22"/>
<literal name="lastPatchIndex_0" val="!23"/>
<literal name="lastPatchIndex_0" val="!24"/>
<literal name="lastPatchIndex_0" val="!25"/>
<literal name="lastPatchIndex_0" val="!26"/>
<literal name="lastPatchIndex_0" val="!27"/>
<literal name="lastPatchIndex_0" val="!28"/>
<literal name="lastPatchIndex_0" val="!29"/>
<literal name="lastPatchIndex_0" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.0:0 %patches_parameters_0_load_11 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2235" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.30:0 %patches_parameters_30_load_11 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_11"/></StgValue>
</operation>

<operation id="2236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.30:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2237" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.29:0 %patches_parameters_29_load_11 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_11"/></StgValue>
</operation>

<operation id="2238" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.29:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2239" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.28:0 %patches_parameters_28_load_11 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_11"/></StgValue>
</operation>

<operation id="2240" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.28:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2241" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.27:0 %patches_parameters_27_load_11 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_11"/></StgValue>
</operation>

<operation id="2242" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.27:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2243" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.26:0 %patches_parameters_26_load_11 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_11"/></StgValue>
</operation>

<operation id="2244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.26:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2245" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.25:0 %patches_parameters_25_load_11 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_11"/></StgValue>
</operation>

<operation id="2246" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.25:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2247" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.24:0 %patches_parameters_24_load_11 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_11"/></StgValue>
</operation>

<operation id="2248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.24:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2249" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.23:0 %patches_parameters_23_load_11 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_11"/></StgValue>
</operation>

<operation id="2250" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.23:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2251" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.22:0 %patches_parameters_22_load_11 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_11"/></StgValue>
</operation>

<operation id="2252" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.22:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2253" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.21:0 %patches_parameters_21_load_11 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_11"/></StgValue>
</operation>

<operation id="2254" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.21:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2255" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.20:0 %patches_parameters_20_load_11 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_11"/></StgValue>
</operation>

<operation id="2256" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.20:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2257" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.19:0 %patches_parameters_19_load_11 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_11"/></StgValue>
</operation>

<operation id="2258" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.19:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2259" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.18:0 %patches_parameters_18_load_11 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_11"/></StgValue>
</operation>

<operation id="2260" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.18:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2261" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.17:0 %patches_parameters_17_load_11 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_11"/></StgValue>
</operation>

<operation id="2262" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.17:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2263" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.16:0 %patches_parameters_16_load_11 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_11"/></StgValue>
</operation>

<operation id="2264" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.16:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2265" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.15:0 %patches_parameters_15_load_11 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_11"/></StgValue>
</operation>

<operation id="2266" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.15:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2267" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.14:0 %patches_parameters_14_load_11 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_11"/></StgValue>
</operation>

<operation id="2268" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.14:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2269" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.13:0 %patches_parameters_13_load_11 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_11"/></StgValue>
</operation>

<operation id="2270" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.13:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2271" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.12:0 %patches_parameters_12_load_11 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_11"/></StgValue>
</operation>

<operation id="2272" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.12:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2273" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.11:0 %patches_parameters_11_load_11 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_11"/></StgValue>
</operation>

<operation id="2274" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.11:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2275" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.10:0 %patches_parameters_10_load_11 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_11"/></StgValue>
</operation>

<operation id="2276" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.10:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2277" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.9:0 %patches_parameters_9_load_11 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_11"/></StgValue>
</operation>

<operation id="2278" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.9:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2279" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.8:0 %patches_parameters_8_load_11 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_11"/></StgValue>
</operation>

<operation id="2280" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.8:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2281" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.7:0 %patches_parameters_7_load_11 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_11"/></StgValue>
</operation>

<operation id="2282" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.7:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2283" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.6:0 %patches_parameters_6_load_11 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_11"/></StgValue>
</operation>

<operation id="2284" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.6:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2285" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.5:0 %patches_parameters_5_load_11 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_11"/></StgValue>
</operation>

<operation id="2286" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.5:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2287" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.4:0 %patches_parameters_4_load_11 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_11"/></StgValue>
</operation>

<operation id="2288" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.4:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2289" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.3:0 %patches_parameters_3_load_11 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_11"/></StgValue>
</operation>

<operation id="2290" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.3:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2291" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.2:0 %patches_parameters_2_load_11 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_11"/></StgValue>
</operation>

<operation id="2292" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.2:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2293" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.1:0 %patches_parameters_1_load_11 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_11"/></StgValue>
</operation>

<operation id="2294" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.1:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2295" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.31:0 %patches_parameters_31_load_10 = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_10"/></StgValue>
</operation>

<operation id="2296" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.31:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2297" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="!31"/>
<literal name="lastPatchIndex_0" val="!1"/>
<literal name="lastPatchIndex_0" val="!2"/>
<literal name="lastPatchIndex_0" val="!3"/>
<literal name="lastPatchIndex_0" val="!4"/>
<literal name="lastPatchIndex_0" val="!5"/>
<literal name="lastPatchIndex_0" val="!6"/>
<literal name="lastPatchIndex_0" val="!7"/>
<literal name="lastPatchIndex_0" val="!8"/>
<literal name="lastPatchIndex_0" val="!9"/>
<literal name="lastPatchIndex_0" val="!10"/>
<literal name="lastPatchIndex_0" val="!11"/>
<literal name="lastPatchIndex_0" val="!12"/>
<literal name="lastPatchIndex_0" val="!13"/>
<literal name="lastPatchIndex_0" val="!14"/>
<literal name="lastPatchIndex_0" val="!15"/>
<literal name="lastPatchIndex_0" val="!16"/>
<literal name="lastPatchIndex_0" val="!17"/>
<literal name="lastPatchIndex_0" val="!18"/>
<literal name="lastPatchIndex_0" val="!19"/>
<literal name="lastPatchIndex_0" val="!20"/>
<literal name="lastPatchIndex_0" val="!21"/>
<literal name="lastPatchIndex_0" val="!22"/>
<literal name="lastPatchIndex_0" val="!23"/>
<literal name="lastPatchIndex_0" val="!24"/>
<literal name="lastPatchIndex_0" val="!25"/>
<literal name="lastPatchIndex_0" val="!26"/>
<literal name="lastPatchIndex_0" val="!27"/>
<literal name="lastPatchIndex_0" val="!28"/>
<literal name="lastPatchIndex_0" val="!29"/>
<literal name="lastPatchIndex_0" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="7">
<![CDATA[
arrayidx53.i.case.0:0 %patches_parameters_0_load_11 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_11"/></StgValue>
</operation>

<operation id="2298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_0" val="!31"/>
<literal name="lastPatchIndex_0" val="!1"/>
<literal name="lastPatchIndex_0" val="!2"/>
<literal name="lastPatchIndex_0" val="!3"/>
<literal name="lastPatchIndex_0" val="!4"/>
<literal name="lastPatchIndex_0" val="!5"/>
<literal name="lastPatchIndex_0" val="!6"/>
<literal name="lastPatchIndex_0" val="!7"/>
<literal name="lastPatchIndex_0" val="!8"/>
<literal name="lastPatchIndex_0" val="!9"/>
<literal name="lastPatchIndex_0" val="!10"/>
<literal name="lastPatchIndex_0" val="!11"/>
<literal name="lastPatchIndex_0" val="!12"/>
<literal name="lastPatchIndex_0" val="!13"/>
<literal name="lastPatchIndex_0" val="!14"/>
<literal name="lastPatchIndex_0" val="!15"/>
<literal name="lastPatchIndex_0" val="!16"/>
<literal name="lastPatchIndex_0" val="!17"/>
<literal name="lastPatchIndex_0" val="!18"/>
<literal name="lastPatchIndex_0" val="!19"/>
<literal name="lastPatchIndex_0" val="!20"/>
<literal name="lastPatchIndex_0" val="!21"/>
<literal name="lastPatchIndex_0" val="!22"/>
<literal name="lastPatchIndex_0" val="!23"/>
<literal name="lastPatchIndex_0" val="!24"/>
<literal name="lastPatchIndex_0" val="!25"/>
<literal name="lastPatchIndex_0" val="!26"/>
<literal name="lastPatchIndex_0" val="!27"/>
<literal name="lastPatchIndex_0" val="!28"/>
<literal name="lastPatchIndex_0" val="!29"/>
<literal name="lastPatchIndex_0" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.i.case.0:1 %br_ln648 = br void %arrayidx53.i.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2299" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx53.i.exit:0 %empty_70 = phi i64 %patches_parameters_0_load_11, void %arrayidx53.i.case.0, i64 %patches_parameters_1_load_11, void %arrayidx53.i.case.1, i64 %patches_parameters_2_load_11, void %arrayidx53.i.case.2, i64 %patches_parameters_3_load_11, void %arrayidx53.i.case.3, i64 %patches_parameters_4_load_11, void %arrayidx53.i.case.4, i64 %patches_parameters_5_load_11, void %arrayidx53.i.case.5, i64 %patches_parameters_6_load_11, void %arrayidx53.i.case.6, i64 %patches_parameters_7_load_11, void %arrayidx53.i.case.7, i64 %patches_parameters_8_load_11, void %arrayidx53.i.case.8, i64 %patches_parameters_9_load_11, void %arrayidx53.i.case.9, i64 %patches_parameters_10_load_11, void %arrayidx53.i.case.10, i64 %patches_parameters_11_load_11, void %arrayidx53.i.case.11, i64 %patches_parameters_12_load_11, void %arrayidx53.i.case.12, i64 %patches_parameters_13_load_11, void %arrayidx53.i.case.13, i64 %patches_parameters_14_load_11, void %arrayidx53.i.case.14, i64 %patches_parameters_15_load_11, void %arrayidx53.i.case.15, i64 %patches_parameters_16_load_11, void %arrayidx53.i.case.16, i64 %patches_parameters_17_load_11, void %arrayidx53.i.case.17, i64 %patches_parameters_18_load_11, void %arrayidx53.i.case.18, i64 %patches_parameters_19_load_11, void %arrayidx53.i.case.19, i64 %patches_parameters_20_load_11, void %arrayidx53.i.case.20, i64 %patches_parameters_21_load_11, void %arrayidx53.i.case.21, i64 %patches_parameters_22_load_11, void %arrayidx53.i.case.22, i64 %patches_parameters_23_load_11, void %arrayidx53.i.case.23, i64 %patches_parameters_24_load_11, void %arrayidx53.i.case.24, i64 %patches_parameters_25_load_11, void %arrayidx53.i.case.25, i64 %patches_parameters_26_load_11, void %arrayidx53.i.case.26, i64 %patches_parameters_27_load_11, void %arrayidx53.i.case.27, i64 %patches_parameters_28_load_11, void %arrayidx53.i.case.28, i64 %patches_parameters_29_load_11, void %arrayidx53.i.case.29, i64 %patches_parameters_30_load_11, void %arrayidx53.i.case.30, i64 %patches_parameters_31_load_10, void %arrayidx53.i.case.31

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="2300" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx53.i.exit:1 %icmp_ln648 = icmp_sgt  i64 %empty_70, i64 18446744073659551516

]]></Node>
<StgValue><ssdm name="icmp_ln648"/></StgValue>
</operation>

<operation id="2301" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx53.i.exit:2 %icmp_ln649 = icmp_sgt  i64 %p_x_assign, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln649"/></StgValue>
</operation>

<operation id="2302" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx53.i.exit:3 %or_ln648 = or i1 %icmp_ln648, i1 %icmp_ln649

]]></Node>
<StgValue><ssdm name="or_ln648"/></StgValue>
</operation>

<operation id="2303" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx53.i.exit:4 %br_ln648 = br i1 %or_ln648, void %.loopexit74.loopexit, void %_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A16_A3_lRA32_A5_A4_A6_l.exit

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="2304" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="3">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A16_A3_lRA32_A5_A4_A6_l.exit:0 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2305" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln647" val="0"/>
<literal name="and_ln647_1" val="1"/>
<literal name="or_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="3">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A16_A3_lRA32_A5_A4_A6_l.exit:0 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="2306" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln647" val="0"/>
<literal name="and_ln647_1" val="1"/>
<literal name="or_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A16_A3_lRA32_A5_A4_A6_l.exit:1 %icmp_ln650 = icmp_slt  i32 %current_z_top_index_0, i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln650"/></StgValue>
</operation>

<operation id="2307" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln647" val="0"/>
<literal name="and_ln647_1" val="1"/>
<literal name="or_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A16_A3_lRA32_A5_A4_A6_l.exit:2 %and_ln650 = and i1 %icmp_ln650, i1 %lnot_i

]]></Node>
<StgValue><ssdm name="and_ln650"/></StgValue>
</operation>

<operation id="2308" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln647" val="0"/>
<literal name="and_ln647_1" val="1"/>
<literal name="or_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A16_A3_lRA32_A5_A4_A6_l.exit:3 %br_ln618 = br i1 %and_ln650, void %.loopexit74.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln618"/></StgValue>
</operation>

<operation id="2309" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln579" val="1"/>
<literal name="and_ln647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0">
<![CDATA[
.loopexit74.loopexit:0 %br_ln0 = br void %.loopexit74

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2310" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit74:0 %ppl_assign_0 = phi i32 %ppl_assign3, void %arrayidx6626.exit, i32 %ppl_assign3, void, i32 %ppl_assign_s, void %.loopexit74.loopexit

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="2311" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.loopexit74:1 %complementary_apexZ0_1 = phi i64 %p_read, void %arrayidx6626.exit, i64 %p_read, void, i64 %complementary_apexZ0_0, void %.loopexit74.loopexit

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_1"/></StgValue>
</operation>

<operation id="2312" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.loopexit74:2 %z_top_min_1 = phi i64 %p_read_1, void %arrayidx6626.exit, i64 %p_read_1, void, i64 %z_top_min_0, void %.loopexit74.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_1"/></StgValue>
</operation>

<operation id="2313" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.loopexit74:3 %madeComplementaryPatch = phi i1 0, void %arrayidx6626.exit, i1 0, void, i1 1, void %.loopexit74.loopexit

]]></Node>
<StgValue><ssdm name="madeComplementaryPatch"/></StgValue>
</operation>

<operation id="2314" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit74:4 %n_patches_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_1"/></StgValue>
</operation>

<operation id="2315" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit74:5 %lastPatchIndex_2 = add i32 %n_patches_read_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="lastPatchIndex_2"/></StgValue>
</operation>

<operation id="2316" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
.loopexit74:6 %switch_ln627 = switch i32 %n_patches_read_1, void %arrayidx13035.case.0, i32 32, void %arrayidx13035.case.31, i32 2, void %arrayidx13035.case.1, i32 3, void %arrayidx13035.case.2, i32 4, void %arrayidx13035.case.3, i32 5, void %arrayidx13035.case.4, i32 6, void %arrayidx13035.case.5, i32 7, void %arrayidx13035.case.6, i32 8, void %arrayidx13035.case.7, i32 9, void %arrayidx13035.case.8, i32 10, void %arrayidx13035.case.9, i32 11, void %arrayidx13035.case.10, i32 12, void %arrayidx13035.case.11, i32 13, void %arrayidx13035.case.12, i32 14, void %arrayidx13035.case.13, i32 15, void %arrayidx13035.case.14, i32 16, void %arrayidx13035.case.15, i32 17, void %arrayidx13035.case.16, i32 18, void %arrayidx13035.case.17, i32 19, void %arrayidx13035.case.18, i32 20, void %arrayidx13035.case.19, i32 21, void %arrayidx13035.case.20, i32 22, void %arrayidx13035.case.21, i32 23, void %arrayidx13035.case.22, i32 24, void %arrayidx13035.case.23, i32 25, void %arrayidx13035.case.24, i32 26, void %arrayidx13035.case.25, i32 27, void %arrayidx13035.case.26, i32 28, void %arrayidx13035.case.27, i32 29, void %arrayidx13035.case.28, i32 30, void %arrayidx13035.case.29, i32 31, void %arrayidx13035.case.30

]]></Node>
<StgValue><ssdm name="switch_ln627"/></StgValue>
</operation>

<operation id="2317" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.30:0 %patches_parameters_30_load_12 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_12"/></StgValue>
</operation>

<operation id="2318" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.30:1 %patches_parameters_30_load_13 = load i7 %patches_parameters_30_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_13"/></StgValue>
</operation>

<operation id="2319" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.29:0 %patches_parameters_29_load_12 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_12"/></StgValue>
</operation>

<operation id="2320" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.29:1 %patches_parameters_29_load_13 = load i7 %patches_parameters_29_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_13"/></StgValue>
</operation>

<operation id="2321" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.28:0 %patches_parameters_28_load_12 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_12"/></StgValue>
</operation>

<operation id="2322" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.28:1 %patches_parameters_28_load_13 = load i7 %patches_parameters_28_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_13"/></StgValue>
</operation>

<operation id="2323" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.27:0 %patches_parameters_27_load_12 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_12"/></StgValue>
</operation>

<operation id="2324" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.27:1 %patches_parameters_27_load_13 = load i7 %patches_parameters_27_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_13"/></StgValue>
</operation>

<operation id="2325" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.26:0 %patches_parameters_26_load_12 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_12"/></StgValue>
</operation>

<operation id="2326" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.26:1 %patches_parameters_26_load_13 = load i7 %patches_parameters_26_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_13"/></StgValue>
</operation>

<operation id="2327" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.25:0 %patches_parameters_25_load_12 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_12"/></StgValue>
</operation>

<operation id="2328" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.25:1 %patches_parameters_25_load_13 = load i7 %patches_parameters_25_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_13"/></StgValue>
</operation>

<operation id="2329" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.24:0 %patches_parameters_24_load_12 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_12"/></StgValue>
</operation>

<operation id="2330" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.24:1 %patches_parameters_24_load_13 = load i7 %patches_parameters_24_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_13"/></StgValue>
</operation>

<operation id="2331" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.23:0 %patches_parameters_23_load_12 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_12"/></StgValue>
</operation>

<operation id="2332" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.23:1 %patches_parameters_23_load_13 = load i7 %patches_parameters_23_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_13"/></StgValue>
</operation>

<operation id="2333" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.22:0 %patches_parameters_22_load_12 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_12"/></StgValue>
</operation>

<operation id="2334" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.22:1 %patches_parameters_22_load_13 = load i7 %patches_parameters_22_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_13"/></StgValue>
</operation>

<operation id="2335" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.21:0 %patches_parameters_21_load_12 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_12"/></StgValue>
</operation>

<operation id="2336" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.21:1 %patches_parameters_21_load_13 = load i7 %patches_parameters_21_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_13"/></StgValue>
</operation>

<operation id="2337" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.20:0 %patches_parameters_20_load_12 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_12"/></StgValue>
</operation>

<operation id="2338" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.20:1 %patches_parameters_20_load_13 = load i7 %patches_parameters_20_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_13"/></StgValue>
</operation>

<operation id="2339" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.19:0 %patches_parameters_19_load_12 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_12"/></StgValue>
</operation>

<operation id="2340" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.19:1 %patches_parameters_19_load_13 = load i7 %patches_parameters_19_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_13"/></StgValue>
</operation>

<operation id="2341" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.18:0 %patches_parameters_18_load_12 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_12"/></StgValue>
</operation>

<operation id="2342" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.18:1 %patches_parameters_18_load_13 = load i7 %patches_parameters_18_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_13"/></StgValue>
</operation>

<operation id="2343" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.17:0 %patches_parameters_17_load_12 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_12"/></StgValue>
</operation>

<operation id="2344" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.17:1 %patches_parameters_17_load_13 = load i7 %patches_parameters_17_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_13"/></StgValue>
</operation>

<operation id="2345" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.16:0 %patches_parameters_16_load_12 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_12"/></StgValue>
</operation>

<operation id="2346" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.16:1 %patches_parameters_16_load_13 = load i7 %patches_parameters_16_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_13"/></StgValue>
</operation>

<operation id="2347" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.15:0 %patches_parameters_15_load_12 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_12"/></StgValue>
</operation>

<operation id="2348" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.15:1 %patches_parameters_15_load_13 = load i7 %patches_parameters_15_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_13"/></StgValue>
</operation>

<operation id="2349" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.14:0 %patches_parameters_14_load_12 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_12"/></StgValue>
</operation>

<operation id="2350" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.14:1 %patches_parameters_14_load_13 = load i7 %patches_parameters_14_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_13"/></StgValue>
</operation>

<operation id="2351" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.13:0 %patches_parameters_13_load_12 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_12"/></StgValue>
</operation>

<operation id="2352" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.13:1 %patches_parameters_13_load_13 = load i7 %patches_parameters_13_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_13"/></StgValue>
</operation>

<operation id="2353" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.12:0 %patches_parameters_12_load_12 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_12"/></StgValue>
</operation>

<operation id="2354" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.12:1 %patches_parameters_12_load_13 = load i7 %patches_parameters_12_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_13"/></StgValue>
</operation>

<operation id="2355" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.11:0 %patches_parameters_11_load_12 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_12"/></StgValue>
</operation>

<operation id="2356" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.11:1 %patches_parameters_11_load_13 = load i7 %patches_parameters_11_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_13"/></StgValue>
</operation>

<operation id="2357" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.10:0 %patches_parameters_10_load_12 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_12"/></StgValue>
</operation>

<operation id="2358" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.10:1 %patches_parameters_10_load_13 = load i7 %patches_parameters_10_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_13"/></StgValue>
</operation>

<operation id="2359" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.9:0 %patches_parameters_9_load_12 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_12"/></StgValue>
</operation>

<operation id="2360" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.9:1 %patches_parameters_9_load_13 = load i7 %patches_parameters_9_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_13"/></StgValue>
</operation>

<operation id="2361" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.8:0 %patches_parameters_8_load_12 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_12"/></StgValue>
</operation>

<operation id="2362" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.8:1 %patches_parameters_8_load_13 = load i7 %patches_parameters_8_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_13"/></StgValue>
</operation>

<operation id="2363" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.7:0 %patches_parameters_7_load_12 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_12"/></StgValue>
</operation>

<operation id="2364" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.7:1 %patches_parameters_7_load_13 = load i7 %patches_parameters_7_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_13"/></StgValue>
</operation>

<operation id="2365" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.6:0 %patches_parameters_6_load_12 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_12"/></StgValue>
</operation>

<operation id="2366" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.6:1 %patches_parameters_6_load_13 = load i7 %patches_parameters_6_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_13"/></StgValue>
</operation>

<operation id="2367" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.5:0 %patches_parameters_5_load_12 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_12"/></StgValue>
</operation>

<operation id="2368" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.5:1 %patches_parameters_5_load_13 = load i7 %patches_parameters_5_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_13"/></StgValue>
</operation>

<operation id="2369" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.4:0 %patches_parameters_4_load_12 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_12"/></StgValue>
</operation>

<operation id="2370" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.4:1 %patches_parameters_4_load_13 = load i7 %patches_parameters_4_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_13"/></StgValue>
</operation>

<operation id="2371" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.3:0 %patches_parameters_3_load_12 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_12"/></StgValue>
</operation>

<operation id="2372" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.3:1 %patches_parameters_3_load_13 = load i7 %patches_parameters_3_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_13"/></StgValue>
</operation>

<operation id="2373" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.2:0 %patches_parameters_2_load_12 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_12"/></StgValue>
</operation>

<operation id="2374" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.2:1 %patches_parameters_2_load_13 = load i7 %patches_parameters_2_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_13"/></StgValue>
</operation>

<operation id="2375" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.1:0 %patches_parameters_1_load_12 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_12"/></StgValue>
</operation>

<operation id="2376" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.1:1 %patches_parameters_1_load_13 = load i7 %patches_parameters_1_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_13"/></StgValue>
</operation>

<operation id="2377" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.31:0 %patches_parameters_31_load_11 = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_11"/></StgValue>
</operation>

<operation id="2378" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.31:1 %patches_parameters_31_load_12 = load i7 %patches_parameters_31_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_12"/></StgValue>
</operation>

<operation id="2379" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.0:0 %patches_parameters_0_load_12 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_12"/></StgValue>
</operation>

<operation id="2380" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln650" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="or_ln648" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="and_ln647_1" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="and_ln647" val="1"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="and_ln579" val="0"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
<literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.0:1 %patches_parameters_0_load_13 = load i7 %patches_parameters_0_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_13"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2381" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="32" op_69_bw="32" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="32" op_77_bw="64" op_78_bw="25" op_79_bw="26" op_80_bw="64" op_81_bw="64" op_82_bw="1" op_83_bw="1" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0">
<![CDATA[
:0 %call_ret1 = call i384 @solveComplmentaryPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %ppl_assign_s, i32 %nPatchesAtOriginal, i64 %previous_z_top_min_0, i64 %complementary_apexZ0_0, i64 %p_x_assign, i64 %empty, i64 %original_d, i32 %counter_0, i32 %counterUpshift_0, i64 %z_top_min_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2382" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="32" op_69_bw="32" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="32" op_77_bw="64" op_78_bw="25" op_79_bw="26" op_80_bw="64" op_81_bw="64" op_82_bw="1" op_83_bw="1" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0">
<![CDATA[
:0 %call_ret1 = call i384 @solveComplmentaryPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %ppl_assign_s, i32 %nPatchesAtOriginal, i64 %previous_z_top_min_0, i64 %complementary_apexZ0_0, i64 %p_x_assign, i64 %empty, i64 %original_d, i32 %counter_0, i32 %counterUpshift_0, i64 %z_top_min_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="2383" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="64" op_0_bw="384">
<![CDATA[
:1 %previous_white_space_height = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</operation>

<operation id="2384" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="384">
<![CDATA[
:2 %lastPatchIndex_1 = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="lastPatchIndex_1"/></StgValue>
</operation>

<operation id="2385" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="384">
<![CDATA[
:3 %current_z_top_index = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</operation>

<operation id="2386" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="384">
<![CDATA[
:4 %counter = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="2387" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="384">
<![CDATA[
:5 %counterUpshift = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="counterUpshift"/></StgValue>
</operation>

<operation id="2388" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="384">
<![CDATA[
:6 %previous_z_top_min = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="previous_z_top_min"/></StgValue>
</operation>

<operation id="2389" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="64" op_0_bw="384">
<![CDATA[
:7 %white_space_height_1 = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="white_space_height_1"/></StgValue>
</operation>

<operation id="2390" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="64" op_0_bw="384">
<![CDATA[
:8 %newret4 = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="2391" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height, i32 63

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2392" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %xor_ln618 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln618"/></StgValue>
</operation>

<operation id="2393" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln618 = br void

]]></Node>
<StgValue><ssdm name="br_ln618"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2394" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.30:0 %patches_parameters_30_load_12 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_12"/></StgValue>
</operation>

<operation id="2395" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.30:1 %patches_parameters_30_load_13 = load i7 %patches_parameters_30_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_13"/></StgValue>
</operation>

<operation id="2396" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.30:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2397" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.29:0 %patches_parameters_29_load_12 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_12"/></StgValue>
</operation>

<operation id="2398" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.29:1 %patches_parameters_29_load_13 = load i7 %patches_parameters_29_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_13"/></StgValue>
</operation>

<operation id="2399" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.29:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2400" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.28:0 %patches_parameters_28_load_12 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_12"/></StgValue>
</operation>

<operation id="2401" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.28:1 %patches_parameters_28_load_13 = load i7 %patches_parameters_28_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_13"/></StgValue>
</operation>

<operation id="2402" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.28:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2403" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.27:0 %patches_parameters_27_load_12 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_12"/></StgValue>
</operation>

<operation id="2404" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.27:1 %patches_parameters_27_load_13 = load i7 %patches_parameters_27_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_13"/></StgValue>
</operation>

<operation id="2405" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.27:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2406" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.26:0 %patches_parameters_26_load_12 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_12"/></StgValue>
</operation>

<operation id="2407" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.26:1 %patches_parameters_26_load_13 = load i7 %patches_parameters_26_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_13"/></StgValue>
</operation>

<operation id="2408" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.26:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2409" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.25:0 %patches_parameters_25_load_12 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_12"/></StgValue>
</operation>

<operation id="2410" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.25:1 %patches_parameters_25_load_13 = load i7 %patches_parameters_25_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_13"/></StgValue>
</operation>

<operation id="2411" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.25:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2412" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.24:0 %patches_parameters_24_load_12 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_12"/></StgValue>
</operation>

<operation id="2413" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.24:1 %patches_parameters_24_load_13 = load i7 %patches_parameters_24_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_13"/></StgValue>
</operation>

<operation id="2414" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.24:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2415" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.23:0 %patches_parameters_23_load_12 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_12"/></StgValue>
</operation>

<operation id="2416" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.23:1 %patches_parameters_23_load_13 = load i7 %patches_parameters_23_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_13"/></StgValue>
</operation>

<operation id="2417" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.23:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2418" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.22:0 %patches_parameters_22_load_12 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_12"/></StgValue>
</operation>

<operation id="2419" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.22:1 %patches_parameters_22_load_13 = load i7 %patches_parameters_22_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_13"/></StgValue>
</operation>

<operation id="2420" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.22:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2421" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.21:0 %patches_parameters_21_load_12 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_12"/></StgValue>
</operation>

<operation id="2422" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.21:1 %patches_parameters_21_load_13 = load i7 %patches_parameters_21_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_13"/></StgValue>
</operation>

<operation id="2423" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.21:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2424" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.20:0 %patches_parameters_20_load_12 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_12"/></StgValue>
</operation>

<operation id="2425" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.20:1 %patches_parameters_20_load_13 = load i7 %patches_parameters_20_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_13"/></StgValue>
</operation>

<operation id="2426" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.20:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2427" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.19:0 %patches_parameters_19_load_12 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_12"/></StgValue>
</operation>

<operation id="2428" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.19:1 %patches_parameters_19_load_13 = load i7 %patches_parameters_19_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_13"/></StgValue>
</operation>

<operation id="2429" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.19:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2430" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.18:0 %patches_parameters_18_load_12 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_12"/></StgValue>
</operation>

<operation id="2431" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.18:1 %patches_parameters_18_load_13 = load i7 %patches_parameters_18_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_13"/></StgValue>
</operation>

<operation id="2432" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.18:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2433" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.17:0 %patches_parameters_17_load_12 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_12"/></StgValue>
</operation>

<operation id="2434" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.17:1 %patches_parameters_17_load_13 = load i7 %patches_parameters_17_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_13"/></StgValue>
</operation>

<operation id="2435" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.17:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2436" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.16:0 %patches_parameters_16_load_12 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_12"/></StgValue>
</operation>

<operation id="2437" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.16:1 %patches_parameters_16_load_13 = load i7 %patches_parameters_16_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_13"/></StgValue>
</operation>

<operation id="2438" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.16:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2439" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.15:0 %patches_parameters_15_load_12 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_12"/></StgValue>
</operation>

<operation id="2440" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.15:1 %patches_parameters_15_load_13 = load i7 %patches_parameters_15_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_13"/></StgValue>
</operation>

<operation id="2441" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.15:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2442" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.14:0 %patches_parameters_14_load_12 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_12"/></StgValue>
</operation>

<operation id="2443" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.14:1 %patches_parameters_14_load_13 = load i7 %patches_parameters_14_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_13"/></StgValue>
</operation>

<operation id="2444" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.14:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2445" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.13:0 %patches_parameters_13_load_12 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_12"/></StgValue>
</operation>

<operation id="2446" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.13:1 %patches_parameters_13_load_13 = load i7 %patches_parameters_13_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_13"/></StgValue>
</operation>

<operation id="2447" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.13:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2448" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.12:0 %patches_parameters_12_load_12 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_12"/></StgValue>
</operation>

<operation id="2449" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.12:1 %patches_parameters_12_load_13 = load i7 %patches_parameters_12_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_13"/></StgValue>
</operation>

<operation id="2450" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.12:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2451" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.11:0 %patches_parameters_11_load_12 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_12"/></StgValue>
</operation>

<operation id="2452" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.11:1 %patches_parameters_11_load_13 = load i7 %patches_parameters_11_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_13"/></StgValue>
</operation>

<operation id="2453" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.11:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2454" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.10:0 %patches_parameters_10_load_12 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_12"/></StgValue>
</operation>

<operation id="2455" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.10:1 %patches_parameters_10_load_13 = load i7 %patches_parameters_10_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_13"/></StgValue>
</operation>

<operation id="2456" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.10:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2457" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.9:0 %patches_parameters_9_load_12 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_12"/></StgValue>
</operation>

<operation id="2458" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.9:1 %patches_parameters_9_load_13 = load i7 %patches_parameters_9_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_13"/></StgValue>
</operation>

<operation id="2459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.9:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2460" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.8:0 %patches_parameters_8_load_12 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_12"/></StgValue>
</operation>

<operation id="2461" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.8:1 %patches_parameters_8_load_13 = load i7 %patches_parameters_8_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_13"/></StgValue>
</operation>

<operation id="2462" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.8:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2463" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.7:0 %patches_parameters_7_load_12 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_12"/></StgValue>
</operation>

<operation id="2464" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.7:1 %patches_parameters_7_load_13 = load i7 %patches_parameters_7_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_13"/></StgValue>
</operation>

<operation id="2465" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.7:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2466" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.6:0 %patches_parameters_6_load_12 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_12"/></StgValue>
</operation>

<operation id="2467" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.6:1 %patches_parameters_6_load_13 = load i7 %patches_parameters_6_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_13"/></StgValue>
</operation>

<operation id="2468" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.6:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2469" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.5:0 %patches_parameters_5_load_12 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_12"/></StgValue>
</operation>

<operation id="2470" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.5:1 %patches_parameters_5_load_13 = load i7 %patches_parameters_5_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_13"/></StgValue>
</operation>

<operation id="2471" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.5:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2472" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.4:0 %patches_parameters_4_load_12 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_12"/></StgValue>
</operation>

<operation id="2473" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.4:1 %patches_parameters_4_load_13 = load i7 %patches_parameters_4_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_13"/></StgValue>
</operation>

<operation id="2474" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.4:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2475" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.3:0 %patches_parameters_3_load_12 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_12"/></StgValue>
</operation>

<operation id="2476" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.3:1 %patches_parameters_3_load_13 = load i7 %patches_parameters_3_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_13"/></StgValue>
</operation>

<operation id="2477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.3:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2478" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.2:0 %patches_parameters_2_load_12 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_12"/></StgValue>
</operation>

<operation id="2479" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.2:1 %patches_parameters_2_load_13 = load i7 %patches_parameters_2_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_13"/></StgValue>
</operation>

<operation id="2480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.2:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2481" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.1:0 %patches_parameters_1_load_12 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_12"/></StgValue>
</operation>

<operation id="2482" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.1:1 %patches_parameters_1_load_13 = load i7 %patches_parameters_1_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_13"/></StgValue>
</operation>

<operation id="2483" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.1:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2484" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.31:0 %patches_parameters_31_load_11 = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_11"/></StgValue>
</operation>

<operation id="2485" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.31:1 %patches_parameters_31_load_12 = load i7 %patches_parameters_31_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_12"/></StgValue>
</operation>

<operation id="2486" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.31:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2487" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.0:0 %patches_parameters_0_load_12 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_12"/></StgValue>
</operation>

<operation id="2488" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.case.0:1 %patches_parameters_0_load_13 = load i7 %patches_parameters_0_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_13"/></StgValue>
</operation>

<operation id="2489" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_1" val="!32"/>
<literal name="n_patches_read_1" val="!2"/>
<literal name="n_patches_read_1" val="!3"/>
<literal name="n_patches_read_1" val="!4"/>
<literal name="n_patches_read_1" val="!5"/>
<literal name="n_patches_read_1" val="!6"/>
<literal name="n_patches_read_1" val="!7"/>
<literal name="n_patches_read_1" val="!8"/>
<literal name="n_patches_read_1" val="!9"/>
<literal name="n_patches_read_1" val="!10"/>
<literal name="n_patches_read_1" val="!11"/>
<literal name="n_patches_read_1" val="!12"/>
<literal name="n_patches_read_1" val="!13"/>
<literal name="n_patches_read_1" val="!14"/>
<literal name="n_patches_read_1" val="!15"/>
<literal name="n_patches_read_1" val="!16"/>
<literal name="n_patches_read_1" val="!17"/>
<literal name="n_patches_read_1" val="!18"/>
<literal name="n_patches_read_1" val="!19"/>
<literal name="n_patches_read_1" val="!20"/>
<literal name="n_patches_read_1" val="!21"/>
<literal name="n_patches_read_1" val="!22"/>
<literal name="n_patches_read_1" val="!23"/>
<literal name="n_patches_read_1" val="!24"/>
<literal name="n_patches_read_1" val="!25"/>
<literal name="n_patches_read_1" val="!26"/>
<literal name="n_patches_read_1" val="!27"/>
<literal name="n_patches_read_1" val="!28"/>
<literal name="n_patches_read_1" val="!29"/>
<literal name="n_patches_read_1" val="!30"/>
<literal name="n_patches_read_1" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13035.case.0:2 %br_ln629 = br void %arrayidx13035.exit

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2490" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx13035.exit:0 %c_corner_0 = phi i64 %patches_parameters_0_load_12, void %arrayidx13035.case.0, i64 %patches_parameters_30_load_12, void %arrayidx13035.case.30, i64 %patches_parameters_29_load_12, void %arrayidx13035.case.29, i64 %patches_parameters_28_load_12, void %arrayidx13035.case.28, i64 %patches_parameters_27_load_12, void %arrayidx13035.case.27, i64 %patches_parameters_26_load_12, void %arrayidx13035.case.26, i64 %patches_parameters_25_load_12, void %arrayidx13035.case.25, i64 %patches_parameters_24_load_12, void %arrayidx13035.case.24, i64 %patches_parameters_23_load_12, void %arrayidx13035.case.23, i64 %patches_parameters_22_load_12, void %arrayidx13035.case.22, i64 %patches_parameters_21_load_12, void %arrayidx13035.case.21, i64 %patches_parameters_20_load_12, void %arrayidx13035.case.20, i64 %patches_parameters_19_load_12, void %arrayidx13035.case.19, i64 %patches_parameters_18_load_12, void %arrayidx13035.case.18, i64 %patches_parameters_17_load_12, void %arrayidx13035.case.17, i64 %patches_parameters_16_load_12, void %arrayidx13035.case.16, i64 %patches_parameters_15_load_12, void %arrayidx13035.case.15, i64 %patches_parameters_14_load_12, void %arrayidx13035.case.14, i64 %patches_parameters_13_load_12, void %arrayidx13035.case.13, i64 %patches_parameters_12_load_12, void %arrayidx13035.case.12, i64 %patches_parameters_11_load_12, void %arrayidx13035.case.11, i64 %patches_parameters_10_load_12, void %arrayidx13035.case.10, i64 %patches_parameters_9_load_12, void %arrayidx13035.case.9, i64 %patches_parameters_8_load_12, void %arrayidx13035.case.8, i64 %patches_parameters_7_load_12, void %arrayidx13035.case.7, i64 %patches_parameters_6_load_12, void %arrayidx13035.case.6, i64 %patches_parameters_5_load_12, void %arrayidx13035.case.5, i64 %patches_parameters_4_load_12, void %arrayidx13035.case.4, i64 %patches_parameters_3_load_12, void %arrayidx13035.case.3, i64 %patches_parameters_2_load_12, void %arrayidx13035.case.2, i64 %patches_parameters_1_load_12, void %arrayidx13035.case.1, i64 %patches_parameters_31_load_11, void %arrayidx13035.case.31

]]></Node>
<StgValue><ssdm name="c_corner_0"/></StgValue>
</operation>

<operation id="2491" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx13035.exit:1 %saved_apexZ0_0 = phi i64 %patches_parameters_0_load_13, void %arrayidx13035.case.0, i64 %patches_parameters_30_load_13, void %arrayidx13035.case.30, i64 %patches_parameters_29_load_13, void %arrayidx13035.case.29, i64 %patches_parameters_28_load_13, void %arrayidx13035.case.28, i64 %patches_parameters_27_load_13, void %arrayidx13035.case.27, i64 %patches_parameters_26_load_13, void %arrayidx13035.case.26, i64 %patches_parameters_25_load_13, void %arrayidx13035.case.25, i64 %patches_parameters_24_load_13, void %arrayidx13035.case.24, i64 %patches_parameters_23_load_13, void %arrayidx13035.case.23, i64 %patches_parameters_22_load_13, void %arrayidx13035.case.22, i64 %patches_parameters_21_load_13, void %arrayidx13035.case.21, i64 %patches_parameters_20_load_13, void %arrayidx13035.case.20, i64 %patches_parameters_19_load_13, void %arrayidx13035.case.19, i64 %patches_parameters_18_load_13, void %arrayidx13035.case.18, i64 %patches_parameters_17_load_13, void %arrayidx13035.case.17, i64 %patches_parameters_16_load_13, void %arrayidx13035.case.16, i64 %patches_parameters_15_load_13, void %arrayidx13035.case.15, i64 %patches_parameters_14_load_13, void %arrayidx13035.case.14, i64 %patches_parameters_13_load_13, void %arrayidx13035.case.13, i64 %patches_parameters_12_load_13, void %arrayidx13035.case.12, i64 %patches_parameters_11_load_13, void %arrayidx13035.case.11, i64 %patches_parameters_10_load_13, void %arrayidx13035.case.10, i64 %patches_parameters_9_load_13, void %arrayidx13035.case.9, i64 %patches_parameters_8_load_13, void %arrayidx13035.case.8, i64 %patches_parameters_7_load_13, void %arrayidx13035.case.7, i64 %patches_parameters_6_load_13, void %arrayidx13035.case.6, i64 %patches_parameters_5_load_13, void %arrayidx13035.case.5, i64 %patches_parameters_4_load_13, void %arrayidx13035.case.4, i64 %patches_parameters_3_load_13, void %arrayidx13035.case.3, i64 %patches_parameters_2_load_13, void %arrayidx13035.case.2, i64 %patches_parameters_1_load_13, void %arrayidx13035.case.1, i64 %patches_parameters_31_load_12, void %arrayidx13035.case.31

]]></Node>
<StgValue><ssdm name="saved_apexZ0_0"/></StgValue>
</operation>

<operation id="2492" st_id="53" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2493" st_id="54" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2494" st_id="55" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2495" st_id="56" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2496" st_id="57" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2497" st_id="58" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2498" st_id="59" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2499" st_id="60" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2500" st_id="61" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2501" st_id="62" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2502" st_id="63" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2503" st_id="64" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx13035.exit:2 %tmp_67 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %c_corner_0, i64 %saved_apexZ0_0, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2504" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx13035.exit:3 %br_ln633 = br i1 %madeComplementaryPatch, void %arrayidx13035.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>

<operation id="2505" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="32" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="32" op_74_bw="25" op_75_bw="26" op_76_bw="64" op_77_bw="64" op_78_bw="1" op_79_bw="1" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0" op_362_bw="0" op_363_bw="0" op_364_bw="0" op_365_bw="0" op_366_bw="0" op_367_bw="0" op_368_bw="0" op_369_bw="0" op_370_bw="0" op_371_bw="0" op_372_bw="0" op_373_bw="0" op_374_bw="0" op_375_bw="0" op_376_bw="0" op_377_bw="0" op_378_bw="0" op_379_bw="0" op_380_bw="0" op_381_bw="0" op_382_bw="0" op_383_bw="0" op_384_bw="0" op_385_bw="0" op_386_bw="0" op_387_bw="0" op_388_bw="0" op_389_bw="0" op_390_bw="0" op_391_bw="0" op_392_bw="0" op_393_bw="0" op_394_bw="0" op_395_bw="0" op_396_bw="0" op_397_bw="0" op_398_bw="0" op_399_bw="0" op_400_bw="0" op_401_bw="0" op_402_bw="0" op_403_bw="0" op_404_bw="0" op_405_bw="0" op_406_bw="0" op_407_bw="0" op_408_bw="0" op_409_bw="0" op_410_bw="0" op_411_bw="0" op_412_bw="0" op_413_bw="0" op_414_bw="0" op_415_bw="0" op_416_bw="0" op_417_bw="0" op_418_bw="0" op_419_bw="0" op_420_bw="0" op_421_bw="0" op_422_bw="0" op_423_bw="0" op_424_bw="0" op_425_bw="0" op_426_bw="0" op_427_bw="0" op_428_bw="0" op_429_bw="0" op_430_bw="0" op_431_bw="0" op_432_bw="0" op_433_bw="0" op_434_bw="0" op_435_bw="0" op_436_bw="0" op_437_bw="0" op_438_bw="0" op_439_bw="0" op_440_bw="0" op_441_bw="0" op_442_bw="0" op_443_bw="0" op_444_bw="0" op_445_bw="0" op_446_bw="0" op_447_bw="0" op_448_bw="0" op_449_bw="0" op_450_bw="0" op_451_bw="0" op_452_bw="0" op_453_bw="0" op_454_bw="0" op_455_bw="0" op_456_bw="0" op_457_bw="0" op_458_bw="0" op_459_bw="0" op_460_bw="0" op_461_bw="0" op_462_bw="0" op_463_bw="0" op_464_bw="0" op_465_bw="0" op_466_bw="0" op_467_bw="0" op_468_bw="0" op_469_bw="0" op_470_bw="0" op_471_bw="0" op_472_bw="0" op_473_bw="0" op_474_bw="0" op_475_bw="0" op_476_bw="0" op_477_bw="0" op_478_bw="0" op_479_bw="0" op_480_bw="0" op_481_bw="0" op_482_bw="0" op_483_bw="0" op_484_bw="0" op_485_bw="0" op_486_bw="0" op_487_bw="0" op_488_bw="0" op_489_bw="0" op_490_bw="0" op_491_bw="0" op_492_bw="0" op_493_bw="0" op_494_bw="0" op_495_bw="0" op_496_bw="0" op_497_bw="0" op_498_bw="0" op_499_bw="0" op_500_bw="0" op_501_bw="0" op_502_bw="0" op_503_bw="0" op_504_bw="0" op_505_bw="0" op_506_bw="0" op_507_bw="0" op_508_bw="0" op_509_bw="0" op_510_bw="0" op_511_bw="0" op_512_bw="0" op_513_bw="0" op_514_bw="0" op_515_bw="0" op_516_bw="0" op_517_bw="0" op_518_bw="0" op_519_bw="0" op_520_bw="0" op_521_bw="0" op_522_bw="0" op_523_bw="0" op_524_bw="0" op_525_bw="0" op_526_bw="0" op_527_bw="0" op_528_bw="0" op_529_bw="0" op_530_bw="0" op_531_bw="0" op_532_bw="0" op_533_bw="0" op_534_bw="0" op_535_bw="0" op_536_bw="0" op_537_bw="0" op_538_bw="0" op_539_bw="0" op_540_bw="0" op_541_bw="0" op_542_bw="0" op_543_bw="0" op_544_bw="0" op_545_bw="0" op_546_bw="0" op_547_bw="0" op_548_bw="0" op_549_bw="0" op_550_bw="0" op_551_bw="0" op_552_bw="0" op_553_bw="0" op_554_bw="0" op_555_bw="0" op_556_bw="0" op_557_bw="0" op_558_bw="0" op_559_bw="0" op_560_bw="0" op_561_bw="0" op_562_bw="0" op_563_bw="0" op_564_bw="0" op_565_bw="0" op_566_bw="0" op_567_bw="0" op_568_bw="0" op_569_bw="0" op_570_bw="0" op_571_bw="0" op_572_bw="0" op_573_bw="0" op_574_bw="0" op_575_bw="0" op_576_bw="0" op_577_bw="0" op_578_bw="0" op_579_bw="0" op_580_bw="0" op_581_bw="0" op_582_bw="0" op_583_bw="0" op_584_bw="0" op_585_bw="0" op_586_bw="0" op_587_bw="0" op_588_bw="0" op_589_bw="0" op_590_bw="0" op_591_bw="0" op_592_bw="0" op_593_bw="0" op_594_bw="0" op_595_bw="0" op_596_bw="0" op_597_bw="0" op_598_bw="0" op_599_bw="0" op_600_bw="0" op_601_bw="0" op_602_bw="0" op_603_bw="0" op_604_bw="0" op_605_bw="0" op_606_bw="0" op_607_bw="0" op_608_bw="0" op_609_bw="0" op_610_bw="0" op_611_bw="0" op_612_bw="0" op_613_bw="0" op_614_bw="0" op_615_bw="0" op_616_bw="0" op_617_bw="0" op_618_bw="0" op_619_bw="0" op_620_bw="0" op_621_bw="0" op_622_bw="0" op_623_bw="0" op_624_bw="0" op_625_bw="0" op_626_bw="0" op_627_bw="0" op_628_bw="0" op_629_bw="0" op_630_bw="0" op_631_bw="0" op_632_bw="0" op_633_bw="0" op_634_bw="0" op_635_bw="0" op_636_bw="0" op_637_bw="0" op_638_bw="0" op_639_bw="0" op_640_bw="0" op_641_bw="0" op_642_bw="0" op_643_bw="0" op_644_bw="0" op_645_bw="0" op_646_bw="0" op_647_bw="0" op_648_bw="0" op_649_bw="0" op_650_bw="0" op_651_bw="0" op_652_bw="0" op_653_bw="0" op_654_bw="0" op_655_bw="0" op_656_bw="0" op_657_bw="0" op_658_bw="0" op_659_bw="0" op_660_bw="0" op_661_bw="0" op_662_bw="0" op_663_bw="0" op_664_bw="0" op_665_bw="0" op_666_bw="0" op_667_bw="0">
<![CDATA[
:0 %call_ln635 = call void @makeThirdPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %lastPatchIndex_2, i64 %z_top_min_1, i64 %z_top_max_read_1, i64 %complementary_apexZ0_1, i64 %apexZ0_read, i32 %ppl_assign_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="call_ln635"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2506" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="32" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="32" op_74_bw="25" op_75_bw="26" op_76_bw="64" op_77_bw="64" op_78_bw="1" op_79_bw="1" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0" op_362_bw="0" op_363_bw="0" op_364_bw="0" op_365_bw="0" op_366_bw="0" op_367_bw="0" op_368_bw="0" op_369_bw="0" op_370_bw="0" op_371_bw="0" op_372_bw="0" op_373_bw="0" op_374_bw="0" op_375_bw="0" op_376_bw="0" op_377_bw="0" op_378_bw="0" op_379_bw="0" op_380_bw="0" op_381_bw="0" op_382_bw="0" op_383_bw="0" op_384_bw="0" op_385_bw="0" op_386_bw="0" op_387_bw="0" op_388_bw="0" op_389_bw="0" op_390_bw="0" op_391_bw="0" op_392_bw="0" op_393_bw="0" op_394_bw="0" op_395_bw="0" op_396_bw="0" op_397_bw="0" op_398_bw="0" op_399_bw="0" op_400_bw="0" op_401_bw="0" op_402_bw="0" op_403_bw="0" op_404_bw="0" op_405_bw="0" op_406_bw="0" op_407_bw="0" op_408_bw="0" op_409_bw="0" op_410_bw="0" op_411_bw="0" op_412_bw="0" op_413_bw="0" op_414_bw="0" op_415_bw="0" op_416_bw="0" op_417_bw="0" op_418_bw="0" op_419_bw="0" op_420_bw="0" op_421_bw="0" op_422_bw="0" op_423_bw="0" op_424_bw="0" op_425_bw="0" op_426_bw="0" op_427_bw="0" op_428_bw="0" op_429_bw="0" op_430_bw="0" op_431_bw="0" op_432_bw="0" op_433_bw="0" op_434_bw="0" op_435_bw="0" op_436_bw="0" op_437_bw="0" op_438_bw="0" op_439_bw="0" op_440_bw="0" op_441_bw="0" op_442_bw="0" op_443_bw="0" op_444_bw="0" op_445_bw="0" op_446_bw="0" op_447_bw="0" op_448_bw="0" op_449_bw="0" op_450_bw="0" op_451_bw="0" op_452_bw="0" op_453_bw="0" op_454_bw="0" op_455_bw="0" op_456_bw="0" op_457_bw="0" op_458_bw="0" op_459_bw="0" op_460_bw="0" op_461_bw="0" op_462_bw="0" op_463_bw="0" op_464_bw="0" op_465_bw="0" op_466_bw="0" op_467_bw="0" op_468_bw="0" op_469_bw="0" op_470_bw="0" op_471_bw="0" op_472_bw="0" op_473_bw="0" op_474_bw="0" op_475_bw="0" op_476_bw="0" op_477_bw="0" op_478_bw="0" op_479_bw="0" op_480_bw="0" op_481_bw="0" op_482_bw="0" op_483_bw="0" op_484_bw="0" op_485_bw="0" op_486_bw="0" op_487_bw="0" op_488_bw="0" op_489_bw="0" op_490_bw="0" op_491_bw="0" op_492_bw="0" op_493_bw="0" op_494_bw="0" op_495_bw="0" op_496_bw="0" op_497_bw="0" op_498_bw="0" op_499_bw="0" op_500_bw="0" op_501_bw="0" op_502_bw="0" op_503_bw="0" op_504_bw="0" op_505_bw="0" op_506_bw="0" op_507_bw="0" op_508_bw="0" op_509_bw="0" op_510_bw="0" op_511_bw="0" op_512_bw="0" op_513_bw="0" op_514_bw="0" op_515_bw="0" op_516_bw="0" op_517_bw="0" op_518_bw="0" op_519_bw="0" op_520_bw="0" op_521_bw="0" op_522_bw="0" op_523_bw="0" op_524_bw="0" op_525_bw="0" op_526_bw="0" op_527_bw="0" op_528_bw="0" op_529_bw="0" op_530_bw="0" op_531_bw="0" op_532_bw="0" op_533_bw="0" op_534_bw="0" op_535_bw="0" op_536_bw="0" op_537_bw="0" op_538_bw="0" op_539_bw="0" op_540_bw="0" op_541_bw="0" op_542_bw="0" op_543_bw="0" op_544_bw="0" op_545_bw="0" op_546_bw="0" op_547_bw="0" op_548_bw="0" op_549_bw="0" op_550_bw="0" op_551_bw="0" op_552_bw="0" op_553_bw="0" op_554_bw="0" op_555_bw="0" op_556_bw="0" op_557_bw="0" op_558_bw="0" op_559_bw="0" op_560_bw="0" op_561_bw="0" op_562_bw="0" op_563_bw="0" op_564_bw="0" op_565_bw="0" op_566_bw="0" op_567_bw="0" op_568_bw="0" op_569_bw="0" op_570_bw="0" op_571_bw="0" op_572_bw="0" op_573_bw="0" op_574_bw="0" op_575_bw="0" op_576_bw="0" op_577_bw="0" op_578_bw="0" op_579_bw="0" op_580_bw="0" op_581_bw="0" op_582_bw="0" op_583_bw="0" op_584_bw="0" op_585_bw="0" op_586_bw="0" op_587_bw="0" op_588_bw="0" op_589_bw="0" op_590_bw="0" op_591_bw="0" op_592_bw="0" op_593_bw="0" op_594_bw="0" op_595_bw="0" op_596_bw="0" op_597_bw="0" op_598_bw="0" op_599_bw="0" op_600_bw="0" op_601_bw="0" op_602_bw="0" op_603_bw="0" op_604_bw="0" op_605_bw="0" op_606_bw="0" op_607_bw="0" op_608_bw="0" op_609_bw="0" op_610_bw="0" op_611_bw="0" op_612_bw="0" op_613_bw="0" op_614_bw="0" op_615_bw="0" op_616_bw="0" op_617_bw="0" op_618_bw="0" op_619_bw="0" op_620_bw="0" op_621_bw="0" op_622_bw="0" op_623_bw="0" op_624_bw="0" op_625_bw="0" op_626_bw="0" op_627_bw="0" op_628_bw="0" op_629_bw="0" op_630_bw="0" op_631_bw="0" op_632_bw="0" op_633_bw="0" op_634_bw="0" op_635_bw="0" op_636_bw="0" op_637_bw="0" op_638_bw="0" op_639_bw="0" op_640_bw="0" op_641_bw="0" op_642_bw="0" op_643_bw="0" op_644_bw="0" op_645_bw="0" op_646_bw="0" op_647_bw="0" op_648_bw="0" op_649_bw="0" op_650_bw="0" op_651_bw="0" op_652_bw="0" op_653_bw="0" op_654_bw="0" op_655_bw="0" op_656_bw="0" op_657_bw="0" op_658_bw="0" op_659_bw="0" op_660_bw="0" op_661_bw="0" op_662_bw="0" op_663_bw="0" op_664_bw="0" op_665_bw="0" op_666_bw="0" op_667_bw="0">
<![CDATA[
:0 %call_ln635 = call void @makeThirdPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %lastPatchIndex_2, i64 %z_top_min_1, i64 %z_top_max_read_1, i64 %complementary_apexZ0_1, i64 %apexZ0_read, i32 %ppl_assign_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="call_ln635"/></StgValue>
</operation>

<operation id="2507" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln636 = br void %arrayidx13035.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="2508" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
arrayidx13035.exit._crit_edge:0 %mrv_s = insertvalue i416 <undef>, i64 %saved_apexZ0_0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="2509" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="416" op_0_bw="416" op_1_bw="32">
<![CDATA[
arrayidx13035.exit._crit_edge:1 %mrv_1 = insertvalue i416 %mrv_s, i32 %add_ln486

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="2510" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
arrayidx13035.exit._crit_edge:2 %mrv_2 = insertvalue i416 %mrv_1, i64 %c_corner_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="2511" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
arrayidx13035.exit._crit_edge:3 %mrv_3 = insertvalue i416 %mrv_2, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="2512" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
arrayidx13035.exit._crit_edge:4 %mrv_4 = insertvalue i416 %mrv_3, i64 %complementary_apexZ0_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="2513" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
arrayidx13035.exit._crit_edge:5 %mrv_5 = insertvalue i416 %mrv_4, i64 %c_corner_0

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="2514" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
arrayidx13035.exit._crit_edge:6 %mrv_6 = insertvalue i416 %mrv_5, i64 %z_top_min_1

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="2515" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="416">
<![CDATA[
arrayidx13035.exit._crit_edge:7 %ret_ln642 = ret i416 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln642"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
