//Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
//Date        : Thu Jun 11 13:09:03 2020
//Host        : DESKTOP-TDQ0LC4 running 64-bit major release  (build 9200)
//Command     : generate_target TOP_wrapper.bd
//Design      : TOP_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module TOP_wrapper
   (PHLED00_0,
    PHLED01_0,
    PHLED02_0,
    PHLED03_0,
    PHLED04_0,
    PHLED05_0,
    PHLED06_0,
    PHLED07_0,
    PHLED08_0,
    PHLED09_0,
    PHLED0a_0,
    PHLED0b_0,
    PHLED0c_0,
    PHLED0d_0,
    PHLED0e_0,
    PHLED0f_0,
    PHYSW00_0,
    PHYSW01_0,
    PHYSW02_0,
    PHYSW03_0,
    PHYSW04_0,
    PHYSW05_0,
    PHYSW06_0,
    PHYSW07_0,
    PHYSW08_0,
    PHYSW09_0,
    PHYSW0a_0,
    PHYSW0b_0,
    PHYSW0c_0,
    PHYSW0d_0,
    PHYSW0e_0,
    PHYSW0f_0);
  output PHLED00_0;
  output PHLED01_0;
  output PHLED02_0;
  output PHLED03_0;
  output PHLED04_0;
  output PHLED05_0;
  output PHLED06_0;
  output PHLED07_0;
  output PHLED08_0;
  output PHLED09_0;
  output PHLED0a_0;
  output PHLED0b_0;
  output PHLED0c_0;
  output PHLED0d_0;
  output PHLED0e_0;
  output PHLED0f_0;
  input PHYSW00_0;
  input PHYSW01_0;
  input PHYSW02_0;
  input PHYSW03_0;
  input PHYSW04_0;
  input PHYSW05_0;
  input PHYSW06_0;
  input PHYSW07_0;
  input PHYSW08_0;
  input PHYSW09_0;
  input PHYSW0a_0;
  input PHYSW0b_0;
  input PHYSW0c_0;
  input PHYSW0d_0;
  input PHYSW0e_0;
  input PHYSW0f_0;

  wire PHLED00_0;
  wire PHLED01_0;
  wire PHLED02_0;
  wire PHLED03_0;
  wire PHLED04_0;
  wire PHLED05_0;
  wire PHLED06_0;
  wire PHLED07_0;
  wire PHLED08_0;
  wire PHLED09_0;
  wire PHLED0a_0;
  wire PHLED0b_0;
  wire PHLED0c_0;
  wire PHLED0d_0;
  wire PHLED0e_0;
  wire PHLED0f_0;
  wire PHYSW00_0;
  wire PHYSW01_0;
  wire PHYSW02_0;
  wire PHYSW03_0;
  wire PHYSW04_0;
  wire PHYSW05_0;
  wire PHYSW06_0;
  wire PHYSW07_0;
  wire PHYSW08_0;
  wire PHYSW09_0;
  wire PHYSW0a_0;
  wire PHYSW0b_0;
  wire PHYSW0c_0;
  wire PHYSW0d_0;
  wire PHYSW0e_0;
  wire PHYSW0f_0;

  TOP TOP_i
       (.PHLED00_0(PHLED00_0),
        .PHLED01_0(PHLED01_0),
        .PHLED02_0(PHLED02_0),
        .PHLED03_0(PHLED03_0),
        .PHLED04_0(PHLED04_0),
        .PHLED05_0(PHLED05_0),
        .PHLED06_0(PHLED06_0),
        .PHLED07_0(PHLED07_0),
        .PHLED08_0(PHLED08_0),
        .PHLED09_0(PHLED09_0),
        .PHLED0a_0(PHLED0a_0),
        .PHLED0b_0(PHLED0b_0),
        .PHLED0c_0(PHLED0c_0),
        .PHLED0d_0(PHLED0d_0),
        .PHLED0e_0(PHLED0e_0),
        .PHLED0f_0(PHLED0f_0),
        .PHYSW00_0(PHYSW00_0),
        .PHYSW01_0(PHYSW01_0),
        .PHYSW02_0(PHYSW02_0),
        .PHYSW03_0(PHYSW03_0),
        .PHYSW04_0(PHYSW04_0),
        .PHYSW05_0(PHYSW05_0),
        .PHYSW06_0(PHYSW06_0),
        .PHYSW07_0(PHYSW07_0),
        .PHYSW08_0(PHYSW08_0),
        .PHYSW09_0(PHYSW09_0),
        .PHYSW0a_0(PHYSW0a_0),
        .PHYSW0b_0(PHYSW0b_0),
        .PHYSW0c_0(PHYSW0c_0),
        .PHYSW0d_0(PHYSW0d_0),
        .PHYSW0e_0(PHYSW0e_0),
        .PHYSW0f_0(PHYSW0f_0));
endmodule
