# system info system_tb on 2026.01.21.15:12:14
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1768983128
#
#
# Files generated for system_tb on 2026.01.21.15:12:14
files:
filepath,kind,attributes,module,is_top
system/testbench/system_tb/simulation/system_tb.v,VERILOG,,system_tb,true
system/testbench/system_tb/simulation/submodules/system.v,VERILOG,,system,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
system/testbench/system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0.sdc,SDC,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0.v,VERILOG,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_nios2_waves.do,OTHER,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_ociram_default_contents.dat,DAT,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_ociram_default_contents.hex,HEX,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_ociram_default_contents.mif,MIF,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_oci_test_bench.v,VERILOG,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_rf_ram_a.dat,DAT,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_rf_ram_a.hex,HEX,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_rf_ram_a.mif,MIF,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_rf_ram_b.dat,DAT,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_rf_ram_b.hex,HEX,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_rf_ram_b.mif,MIF,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_qsys_0_test_bench.v,VERILOG,,system_nios2_qsys_0,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_0.hex,HEX,,system_onchip_memory2_0,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_0.v,VERILOG,,system_onchip_memory2_0,false
system/testbench/system_tb/simulation/submodules/system_jtag_uart_0.v,VERILOG,,system_jtag_uart_0,false
system/testbench/system_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
system/testbench/system_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
system/testbench/system_tb/simulation/submodules/system_addr_router.sv,SYSTEM_VERILOG,,system_addr_router,false
system/testbench/system_tb/simulation/submodules/system_id_router.sv,SYSTEM_VERILOG,,system_id_router,false
system/testbench/system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/system_cmd_xbar_demux.sv,SYSTEM_VERILOG,,system_cmd_xbar_demux,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_cmd_xbar_mux,false
system/testbench/system_tb/simulation/submodules/system_cmd_xbar_mux.sv,SYSTEM_VERILOG,,system_cmd_xbar_mux,false
system/testbench/system_tb/simulation/submodules/system_rsp_xbar_demux.sv,SYSTEM_VERILOG,,system_rsp_xbar_demux,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_rsp_xbar_mux,false
system/testbench/system_tb/simulation/submodules/system_rsp_xbar_mux.sv,SYSTEM_VERILOG,,system_rsp_xbar_mux,false
system/testbench/system_tb/simulation/submodules/system_irq_mapper.sv,SYSTEM_VERILOG,,system_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_tb.system_inst,system
system_tb.system_inst.nios2_qsys_0,system_nios2_qsys_0
system_tb.system_inst.onchip_memory2_0,system_onchip_memory2_0
system_tb.system_inst.jtag_uart_0,system_jtag_uart_0
system_tb.system_inst.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
system_tb.system_inst.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
system_tb.system_inst.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
system_tb.system_inst.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system_tb.system_inst.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_tb.system_inst.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_tb.system_inst.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_tb.system_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_tb.system_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_tb.system_inst.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.addr_router,system_addr_router
system_tb.system_inst.addr_router_001,system_addr_router
system_tb.system_inst.id_router,system_id_router
system_tb.system_inst.id_router_001,system_id_router
system_tb.system_inst.id_router_002,system_id_router
system_tb.system_inst.rst_controller,altera_reset_controller
system_tb.system_inst.cmd_xbar_demux,system_cmd_xbar_demux
system_tb.system_inst.cmd_xbar_demux_001,system_cmd_xbar_demux
system_tb.system_inst.cmd_xbar_mux,system_cmd_xbar_mux
system_tb.system_inst.cmd_xbar_mux_001,system_cmd_xbar_mux
system_tb.system_inst.cmd_xbar_mux_002,system_cmd_xbar_mux
system_tb.system_inst.rsp_xbar_demux,system_rsp_xbar_demux
system_tb.system_inst.rsp_xbar_demux_001,system_rsp_xbar_demux
system_tb.system_inst.rsp_xbar_demux_002,system_rsp_xbar_demux
system_tb.system_inst.rsp_xbar_mux,system_rsp_xbar_mux
system_tb.system_inst.rsp_xbar_mux_001,system_rsp_xbar_mux
system_tb.system_inst.irq_mapper,system_irq_mapper
system_tb.system_inst_clk_bfm,altera_avalon_clock_source
system_tb.system_inst_reset_bfm,altera_avalon_reset_source
