{
  "module_name": "sm501-regs.h",
  "hash_id": "b36413503aee4cac3e76a98783be3611b6d8fb8c7683a3764eed3dbe25fee898",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/sm501-regs.h",
  "human_readable_source": " \n \n\n \n \n#define SM501_SYS_CONFIG\t\t(0x000000)\n\n \n#define SM501_SYSTEM_CONTROL \t\t(0x000000)\n\n#define SM501_SYSCTRL_PANEL_TRISTATE\t(1<<0)\n#define SM501_SYSCTRL_MEM_TRISTATE\t(1<<1)\n#define SM501_SYSCTRL_CRT_TRISTATE\t(1<<2)\n\n#define SM501_SYSCTRL_PCI_SLAVE_BURST_MASK (3<<4)\n#define SM501_SYSCTRL_PCI_SLAVE_BURST_1\t(0<<4)\n#define SM501_SYSCTRL_PCI_SLAVE_BURST_2\t(1<<4)\n#define SM501_SYSCTRL_PCI_SLAVE_BURST_4\t(2<<4)\n#define SM501_SYSCTRL_PCI_SLAVE_BURST_8\t(3<<4)\n\n#define SM501_SYSCTRL_PCI_CLOCK_RUN_EN\t(1<<6)\n#define SM501_SYSCTRL_PCI_RETRY_DISABLE\t(1<<7)\n#define SM501_SYSCTRL_PCI_SUBSYS_LOCK\t(1<<11)\n#define SM501_SYSCTRL_PCI_BURST_READ_EN\t(1<<15)\n\n#define SM501_SYSCTRL_2D_ENGINE_STATUS\t(1<<19)\n\n \n\n#define SM501_MISC_CONTROL\t\t(0x000004)\n\n#define SM501_MISC_BUS_SH\t\t(0x0)\n#define SM501_MISC_BUS_PCI\t\t(0x1)\n#define SM501_MISC_BUS_XSCALE\t\t(0x2)\n#define SM501_MISC_BUS_NEC\t\t(0x6)\n#define SM501_MISC_BUS_MASK\t\t(0x7)\n\n#define SM501_MISC_VR_62MB\t\t(1<<3)\n#define SM501_MISC_CDR_RESET\t\t(1<<7)\n#define SM501_MISC_USB_LB\t\t(1<<8)\n#define SM501_MISC_USB_SLAVE\t\t(1<<9)\n#define SM501_MISC_BL_1\t\t\t(1<<10)\n#define SM501_MISC_MC\t\t\t(1<<11)\n#define SM501_MISC_DAC_POWER\t\t(1<<12)\n#define SM501_MISC_IRQ_INVERT\t\t(1<<16)\n#define SM501_MISC_SH\t\t\t(1<<17)\n\n#define SM501_MISC_HOLD_EMPTY\t\t(0<<18)\n#define SM501_MISC_HOLD_8\t\t(1<<18)\n#define SM501_MISC_HOLD_16\t\t(2<<18)\n#define SM501_MISC_HOLD_24\t\t(3<<18)\n#define SM501_MISC_HOLD_32\t\t(4<<18)\n#define SM501_MISC_HOLD_MASK\t\t(7<<18)\n\n#define SM501_MISC_FREQ_12\t\t(1<<24)\n#define SM501_MISC_PNL_24BIT\t\t(1<<25)\n#define SM501_MISC_8051_LE\t\t(1<<26)\n\n\n\n#define SM501_GPIO31_0_CONTROL\t\t(0x000008)\n#define SM501_GPIO63_32_CONTROL\t\t(0x00000C)\n#define SM501_DRAM_CONTROL\t\t(0x000010)\n\n \n#define SM501_ARBTRTN_CONTROL\t\t(0x000014)\n\n \n#define SM501_COMMAND_LIST_STATUS\t(0x000024)\n\n \n#define SM501_RAW_IRQ_STATUS\t\t(0x000028)\n#define SM501_RAW_IRQ_CLEAR\t\t(0x000028)\n#define SM501_IRQ_STATUS\t\t(0x00002C)\n#define SM501_IRQ_MASK\t\t\t(0x000030)\n#define SM501_DEBUG_CONTROL\t\t(0x000034)\n\n \n#define SM501_POWERMODE_P2X_SRC\t\t(1<<29)\n#define SM501_POWERMODE_V2X_SRC\t\t(1<<20)\n#define SM501_POWERMODE_M_SRC\t\t(1<<12)\n#define SM501_POWERMODE_M1_SRC\t\t(1<<4)\n\n#define SM501_CURRENT_GATE\t\t(0x000038)\n#define SM501_CURRENT_CLOCK\t\t(0x00003C)\n#define SM501_POWER_MODE_0_GATE\t\t(0x000040)\n#define SM501_POWER_MODE_0_CLOCK\t(0x000044)\n#define SM501_POWER_MODE_1_GATE\t\t(0x000048)\n#define SM501_POWER_MODE_1_CLOCK\t(0x00004C)\n#define SM501_SLEEP_MODE_GATE\t\t(0x000050)\n#define SM501_POWER_MODE_CONTROL\t(0x000054)\n\n \n#define SM501_GATE_HOST\t\t\t(0)\n#define SM501_GATE_MEMORY\t\t(1)\n#define SM501_GATE_DISPLAY\t\t(2)\n#define SM501_GATE_2D_ENGINE\t\t(3)\n#define SM501_GATE_CSC\t\t\t(4)\n#define SM501_GATE_ZVPORT\t\t(5)\n#define SM501_GATE_GPIO\t\t\t(6)\n#define SM501_GATE_UART0\t\t(7)\n#define SM501_GATE_UART1\t\t(8)\n#define SM501_GATE_SSP\t\t\t(10)\n#define SM501_GATE_USB_HOST\t\t(11)\n#define SM501_GATE_USB_GADGET\t\t(12)\n#define SM501_GATE_UCONTROLLER\t\t(17)\n#define SM501_GATE_AC97\t\t\t(18)\n\n \n#define SM501_CLOCK_P2XCLK\t\t(24)\n \n#define SM501_CLOCK_V2XCLK\t\t(16)\n \n#define SM501_CLOCK_MCLK\t\t(8)\n \n#define SM501_CLOCK_M1XCLK\t\t(0)\n\n \n#define SM501_PCI_MASTER_BASE\t\t(0x000058)\n#define SM501_ENDIAN_CONTROL\t\t(0x00005C)\n#define SM501_DEVICEID\t\t\t(0x000060)\n \n\n#define SM501_DEVICEID_SM501\t\t(0x05010000)\n#define SM501_DEVICEID_IDMASK\t\t(0xffff0000)\n#define SM501_DEVICEID_REVMASK\t\t(0x000000ff)\n\n#define SM501_PLLCLOCK_COUNT\t\t(0x000064)\n#define SM501_MISC_TIMING\t\t(0x000068)\n#define SM501_CURRENT_SDRAM_CLOCK\t(0x00006C)\n\n#define SM501_PROGRAMMABLE_PLL_CONTROL\t(0x000074)\n\n \n#define SM501_GPIO\t\t\t(0x010000)\n#define SM501_GPIO_DATA_LOW\t\t(0x00)\n#define SM501_GPIO_DATA_HIGH\t\t(0x04)\n#define SM501_GPIO_DDR_LOW\t\t(0x08)\n#define SM501_GPIO_DDR_HIGH\t\t(0x0C)\n#define SM501_GPIO_IRQ_SETUP\t\t(0x10)\n#define SM501_GPIO_IRQ_STATUS\t\t(0x14)\n#define SM501_GPIO_IRQ_RESET\t\t(0x14)\n\n \n#define SM501_I2C\t\t\t(0x010040)\n#define SM501_I2C_BYTE_COUNT\t\t(0x00)\n#define SM501_I2C_CONTROL\t\t(0x01)\n#define SM501_I2C_STATUS\t\t(0x02)\n#define SM501_I2C_RESET\t\t\t(0x02)\n#define SM501_I2C_SLAVE_ADDRESS\t\t(0x03)\n#define SM501_I2C_DATA\t\t\t(0x04)\n\n \n#define SM501_SSP\t\t\t(0x020000)\n\n \n#define SM501_UART0\t\t\t(0x030000)\n\n \n#define SM501_UART1\t\t\t(0x030020)\n\n \n#define SM501_USB_HOST\t\t\t(0x040000)\n\n \n#define SM501_USB_GADGET\t\t(0x060000)\n\n \n#define SM501_USB_GADGET_DATA\t\t(0x070000)\n\n \n#define SM501_DC\t\t\t(0x080000)\n\n \n#define SM501_ADDR_FLIP\t\t\t(1<<31)\n#define SM501_ADDR_EXT\t\t\t(1<<27)\n#define SM501_ADDR_CS1\t\t\t(1<<26)\n#define SM501_ADDR_MASK\t\t\t(0x3f << 26)\n\n#define SM501_FIFO_MASK\t\t\t(0x3 << 16)\n#define SM501_FIFO_1\t\t\t(0x0 << 16)\n#define SM501_FIFO_3\t\t\t(0x1 << 16)\n#define SM501_FIFO_7\t\t\t(0x2 << 16)\n#define SM501_FIFO_11\t\t\t(0x3 << 16)\n\n \n#define SM501_OFF_DC_H_TOT\t\t(0x000)\n#define SM501_OFF_DC_V_TOT\t\t(0x008)\n#define SM501_OFF_DC_H_SYNC\t\t(0x004)\n#define SM501_OFF_DC_V_SYNC\t\t(0x00C)\n\n#define SM501_DC_PANEL_CONTROL\t\t(0x000)\n\n#define SM501_DC_PANEL_CONTROL_FPEN\t(1<<27)\n#define SM501_DC_PANEL_CONTROL_BIAS\t(1<<26)\n#define SM501_DC_PANEL_CONTROL_DATA\t(1<<25)\n#define SM501_DC_PANEL_CONTROL_VDD\t(1<<24)\n#define SM501_DC_PANEL_CONTROL_DP\t(1<<23)\n\n#define SM501_DC_PANEL_CONTROL_TFT_888\t(0<<21)\n#define SM501_DC_PANEL_CONTROL_TFT_333\t(1<<21)\n#define SM501_DC_PANEL_CONTROL_TFT_444\t(2<<21)\n\n#define SM501_DC_PANEL_CONTROL_DE\t(1<<20)\n\n#define SM501_DC_PANEL_CONTROL_LCD_TFT\t(0<<18)\n#define SM501_DC_PANEL_CONTROL_LCD_STN8\t(1<<18)\n#define SM501_DC_PANEL_CONTROL_LCD_STN12 (2<<18)\n\n#define SM501_DC_PANEL_CONTROL_CP\t(1<<14)\n#define SM501_DC_PANEL_CONTROL_VSP\t(1<<13)\n#define SM501_DC_PANEL_CONTROL_HSP\t(1<<12)\n#define SM501_DC_PANEL_CONTROL_CK\t(1<<9)\n#define SM501_DC_PANEL_CONTROL_TE\t(1<<8)\n#define SM501_DC_PANEL_CONTROL_VPD\t(1<<7)\n#define SM501_DC_PANEL_CONTROL_VP\t(1<<6)\n#define SM501_DC_PANEL_CONTROL_HPD\t(1<<5)\n#define SM501_DC_PANEL_CONTROL_HP\t(1<<4)\n#define SM501_DC_PANEL_CONTROL_GAMMA\t(1<<3)\n#define SM501_DC_PANEL_CONTROL_EN\t(1<<2)\n\n#define SM501_DC_PANEL_CONTROL_8BPP\t(0<<0)\n#define SM501_DC_PANEL_CONTROL_16BPP\t(1<<0)\n#define SM501_DC_PANEL_CONTROL_32BPP\t(2<<0)\n\n\n#define SM501_DC_PANEL_PANNING_CONTROL\t(0x004)\n#define SM501_DC_PANEL_COLOR_KEY\t(0x008)\n#define SM501_DC_PANEL_FB_ADDR\t\t(0x00C)\n#define SM501_DC_PANEL_FB_OFFSET\t(0x010)\n#define SM501_DC_PANEL_FB_WIDTH\t\t(0x014)\n#define SM501_DC_PANEL_FB_HEIGHT\t(0x018)\n#define SM501_DC_PANEL_TL_LOC\t\t(0x01C)\n#define SM501_DC_PANEL_BR_LOC\t\t(0x020)\n#define SM501_DC_PANEL_H_TOT\t\t(0x024)\n#define SM501_DC_PANEL_H_SYNC\t\t(0x028)\n#define SM501_DC_PANEL_V_TOT\t\t(0x02C)\n#define SM501_DC_PANEL_V_SYNC\t\t(0x030)\n#define SM501_DC_PANEL_CUR_LINE\t\t(0x034)\n\n#define SM501_DC_VIDEO_CONTROL\t\t(0x040)\n#define SM501_DC_VIDEO_FB0_ADDR\t\t(0x044)\n#define SM501_DC_VIDEO_FB_WIDTH\t\t(0x048)\n#define SM501_DC_VIDEO_FB0_LAST_ADDR\t(0x04C)\n#define SM501_DC_VIDEO_TL_LOC\t\t(0x050)\n#define SM501_DC_VIDEO_BR_LOC\t\t(0x054)\n#define SM501_DC_VIDEO_SCALE\t\t(0x058)\n#define SM501_DC_VIDEO_INIT_SCALE\t(0x05C)\n#define SM501_DC_VIDEO_YUV_CONSTANTS\t(0x060)\n#define SM501_DC_VIDEO_FB1_ADDR\t\t(0x064)\n#define SM501_DC_VIDEO_FB1_LAST_ADDR\t(0x068)\n\n#define SM501_DC_VIDEO_ALPHA_CONTROL\t(0x080)\n#define SM501_DC_VIDEO_ALPHA_FB_ADDR\t(0x084)\n#define SM501_DC_VIDEO_ALPHA_FB_OFFSET\t(0x088)\n#define SM501_DC_VIDEO_ALPHA_FB_LAST_ADDR\t(0x08C)\n#define SM501_DC_VIDEO_ALPHA_TL_LOC\t(0x090)\n#define SM501_DC_VIDEO_ALPHA_BR_LOC\t(0x094)\n#define SM501_DC_VIDEO_ALPHA_SCALE\t(0x098)\n#define SM501_DC_VIDEO_ALPHA_INIT_SCALE\t(0x09C)\n#define SM501_DC_VIDEO_ALPHA_CHROMA_KEY\t(0x0A0)\n#define SM501_DC_VIDEO_ALPHA_COLOR_LOOKUP\t(0x0A4)\n\n#define SM501_DC_PANEL_HWC_BASE\t\t(0x0F0)\n#define SM501_DC_PANEL_HWC_ADDR\t\t(0x0F0)\n#define SM501_DC_PANEL_HWC_LOC\t\t(0x0F4)\n#define SM501_DC_PANEL_HWC_COLOR_1_2\t(0x0F8)\n#define SM501_DC_PANEL_HWC_COLOR_3\t(0x0FC)\n\n#define SM501_HWC_EN\t\t\t(1<<31)\n\n#define SM501_OFF_HWC_ADDR\t\t(0x00)\n#define SM501_OFF_HWC_LOC\t\t(0x04)\n#define SM501_OFF_HWC_COLOR_1_2\t\t(0x08)\n#define SM501_OFF_HWC_COLOR_3\t\t(0x0C)\n\n#define SM501_DC_ALPHA_CONTROL\t\t(0x100)\n#define SM501_DC_ALPHA_FB_ADDR\t\t(0x104)\n#define SM501_DC_ALPHA_FB_OFFSET\t(0x108)\n#define SM501_DC_ALPHA_TL_LOC\t\t(0x10C)\n#define SM501_DC_ALPHA_BR_LOC\t\t(0x110)\n#define SM501_DC_ALPHA_CHROMA_KEY\t(0x114)\n#define SM501_DC_ALPHA_COLOR_LOOKUP\t(0x118)\n\n#define SM501_DC_CRT_CONTROL\t\t(0x200)\n\n#define SM501_DC_CRT_CONTROL_TVP\t(1<<15)\n#define SM501_DC_CRT_CONTROL_CP\t\t(1<<14)\n#define SM501_DC_CRT_CONTROL_VSP\t(1<<13)\n#define SM501_DC_CRT_CONTROL_HSP\t(1<<12)\n#define SM501_DC_CRT_CONTROL_VS\t\t(1<<11)\n#define SM501_DC_CRT_CONTROL_BLANK\t(1<<10)\n#define SM501_DC_CRT_CONTROL_SEL\t(1<<9)\n#define SM501_DC_CRT_CONTROL_TE\t\t(1<<8)\n#define SM501_DC_CRT_CONTROL_PIXEL_MASK (0xF << 4)\n#define SM501_DC_CRT_CONTROL_GAMMA\t(1<<3)\n#define SM501_DC_CRT_CONTROL_ENABLE\t(1<<2)\n\n#define SM501_DC_CRT_CONTROL_8BPP\t(0<<0)\n#define SM501_DC_CRT_CONTROL_16BPP\t(1<<0)\n#define SM501_DC_CRT_CONTROL_32BPP\t(2<<0)\n\n#define SM501_DC_CRT_FB_ADDR\t\t(0x204)\n#define SM501_DC_CRT_FB_OFFSET\t\t(0x208)\n#define SM501_DC_CRT_H_TOT\t\t(0x20C)\n#define SM501_DC_CRT_H_SYNC\t\t(0x210)\n#define SM501_DC_CRT_V_TOT\t\t(0x214)\n#define SM501_DC_CRT_V_SYNC\t\t(0x218)\n#define SM501_DC_CRT_SIGNATURE_ANALYZER\t(0x21C)\n#define SM501_DC_CRT_CUR_LINE\t\t(0x220)\n#define SM501_DC_CRT_MONITOR_DETECT\t(0x224)\n\n#define SM501_DC_CRT_HWC_BASE\t\t(0x230)\n#define SM501_DC_CRT_HWC_ADDR\t\t(0x230)\n#define SM501_DC_CRT_HWC_LOC\t\t(0x234)\n#define SM501_DC_CRT_HWC_COLOR_1_2\t(0x238)\n#define SM501_DC_CRT_HWC_COLOR_3\t(0x23C)\n\n#define SM501_DC_PANEL_PALETTE\t\t(0x400)\n\n#define SM501_DC_VIDEO_PALETTE\t\t(0x800)\n\n#define SM501_DC_CRT_PALETTE\t\t(0xC00)\n\n \n#define SM501_ZVPORT\t\t\t(0x090000)\n\n \n#define SM501_AC97\t\t\t(0x0A0000)\n\n \n#define SM501_UCONTROLLER\t\t(0x0B0000)\n\n \n#define SM501_UCONTROLLER_SRAM\t\t(0x0C0000)\n\n \n#define SM501_DMA\t\t\t(0x0D0000)\n\n \n#define SM501_2D_ENGINE\t\t\t(0x100000)\n#define SM501_2D_SOURCE\t\t\t(0x00)\n#define SM501_2D_DESTINATION\t\t(0x04)\n#define SM501_2D_DIMENSION\t\t(0x08)\n#define SM501_2D_CONTROL\t\t(0x0C)\n#define SM501_2D_PITCH\t\t\t(0x10)\n#define SM501_2D_FOREGROUND\t\t(0x14)\n#define SM501_2D_BACKGROUND\t\t(0x18)\n#define SM501_2D_STRETCH\t\t(0x1C)\n#define SM501_2D_COLOR_COMPARE\t\t(0x20)\n#define SM501_2D_COLOR_COMPARE_MASK \t(0x24)\n#define SM501_2D_MASK\t\t\t(0x28)\n#define SM501_2D_CLIP_TL\t\t(0x2C)\n#define SM501_2D_CLIP_BR\t\t(0x30)\n#define SM501_2D_MONO_PATTERN_LOW\t(0x34)\n#define SM501_2D_MONO_PATTERN_HIGH\t(0x38)\n#define SM501_2D_WINDOW_WIDTH\t\t(0x3C)\n#define SM501_2D_SOURCE_BASE\t\t(0x40)\n#define SM501_2D_DESTINATION_BASE\t(0x44)\n#define SM501_2D_ALPHA\t\t\t(0x48)\n#define SM501_2D_WRAP\t\t\t(0x4C)\n#define SM501_2D_STATUS\t\t\t(0x50)\n\n#define SM501_CSC_Y_SOURCE_BASE\t\t(0xC8)\n#define SM501_CSC_CONSTANTS\t\t(0xCC)\n#define SM501_CSC_Y_SOURCE_X\t\t(0xD0)\n#define SM501_CSC_Y_SOURCE_Y\t\t(0xD4)\n#define SM501_CSC_U_SOURCE_BASE\t\t(0xD8)\n#define SM501_CSC_V_SOURCE_BASE\t\t(0xDC)\n#define SM501_CSC_SOURCE_DIMENSION\t(0xE0)\n#define SM501_CSC_SOURCE_PITCH\t\t(0xE4)\n#define SM501_CSC_DESTINATION\t\t(0xE8)\n#define SM501_CSC_DESTINATION_DIMENSION\t(0xEC)\n#define SM501_CSC_DESTINATION_PITCH\t(0xF0)\n#define SM501_CSC_SCALE_FACTOR\t\t(0xF4)\n#define SM501_CSC_DESTINATION_BASE\t(0xF8)\n#define SM501_CSC_CONTROL\t\t(0xFC)\n\n \n#define SM501_2D_ENGINE_DATA\t\t(0x110000)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}