// Seed: 4052386144
`define pp_5 0
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4
);
  assign id_2 = 1;
  always @(posedge id_4);
  assign id_2 = 1;
  int id_5;
endmodule
