# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Router/Router.srcs/sources_1/new/arbiter.v" \
"../../../../../Router/Router.srcs/sources_1/new/router.v" \
"../../../../../Router/Router.srcs/sources_1/new/switch.v" \

sv xil_defaultlib  \
"../../../../../Router/Router.srcs/sim_1/new/router_io.sv" \
"../../../../routerwithoop.srcs/sources_1/new/testwithclass.sv" \
"../../../../../Router/Router.srcs/sim_1/new/router_test_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
