<div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 2.43731%;"/><col style="width: 2.5966%;"/><col style="width: 6.89108%;"/><col style="width: 16.4148%;"/><col style="width: 3.40706%;"/><col style="width: 6.30341%;"/><col style="width: 14.9397%;"/><col style="width: 17.4987%;"/><col style="width: 29.5275%;"/></colgroup><tbody><tr><td style="width: 58.0px;" class="confluenceTd">Count</td><td style="width: 63.0px;" class="confluenceTd">Env</td><td style="width: 196.0px;" class="confluenceTd">Config</td><td style="width: 491.0px;" class="confluenceTd">Test</td><td style="width: 83.0px;" class="confluenceTd">owner</td><td style="width: 179.0px;" class="confluenceTd">status</td><td style="width: 507.0px;" class="confluenceTd">comments</td><td style="width: 551.0px;" class="confluenceTd">Signature</td><td style="width: 970.0px;" class="confluenceTd">Path</td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 3098.0px;" class="confluenceTd">Fsys 98%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Failing testcases : 7</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">fsys</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">concerto_fullsys_test_chiaiu_random_all_ops_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1435/debug/fsys/hw_cfg_7/run/concerto_fullsys_test_chiaiu_random_all_ops_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">fsys</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_12</td><td style="width: 491.0px;" class="confluenceTd">concerto_fullsys_test_aiu_random_dce_fix_index_0</td><td style="width: 83.0px;" class="confluenceTd">Chien</td><td style="width: 179.0px;" class="confluenceTd">RTL bug.</td><td style="width: 507.0px;" class="confluenceTd">JIRA CONC-7536</td><td style="width: 551.0px;" class="confluenceTd">[tb_top.m_axi4_arm_sva_dmi0.axi4_errs_bresp_all_done_eos] AXI4_ERRS_BRESP_ALL</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1435/debug/fsys/hw_cfg_12/run/concerto_fullsys_test_aiu_random_dce_fix_index_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">fsys</td><td style="width: 196.0px;" class="confluenceTd">hw_config_2</td><td style="width: 491.0px;" class="confluenceTd">concerto_fullsys_test_aiu_random_all_ops_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[do_compare] Above fields of DM_CMT_REQ have mismatched</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1435/debug/fsys/hw_config_2/run/concerto_fullsys_test_aiu_random_all_ops_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">fsys</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_14</td><td style="width: 491.0px;" class="confluenceTd">concerto_fullsys_test_chiaiu_random_nondata_0</td><td style="width: 83.0px;" class="confluenceTd">A<p>bdelkader</p><p>Satya</p></td><td data-highlight-colour="#ffe380" style="width: 179.0px;" class="confluenceTd">ongoing</td><td style="width: 507.0px;" class="confluenceTd"><div class="content-wrapper"><p>collision between MakeInv and MRD_Unic_Clean.</p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-7525" rel="nofollow"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image icon confluence-external-resource" src="https://arterisip.atlassian.net/secure/viewavatar?size=xsmall&amp;avatarId=10703&amp;avatarType=issuetype" data-image-src="https://arterisip.atlassian.net/secure/viewavatar?size=xsmall&amp;avatarId=10703&amp;avatarType=issuetype" loading="lazy"></span>CONC-7525</a> - <span class="summary">DMI CCP scoreboard error when DMI getting PREFETCH and MrdRdWInv</span> <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default jira-macro-single-issue-export-pdf">Open</span></p></div></td><td style="width: 551.0px;" class="confluenceTd">[dmi1:processCacheRd:12] Data for this cache hit is already in RTT. This shou</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1435/debug/fsys/hw_cfg_14/run/concerto_fullsys_test_chiaiu_random_nondata_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Did Not Run : 3</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">fsys</td><td style="width: 196.0px;" class="confluenceTd">hw_config_3                       </td><td style="width: 491.0px;" class="confluenceTd">aiu_random_all_ops_long                       </td><td style="width: 83.0px;" class="confluenceTd">Chien</td><td style="width: 179.0px;" class="confluenceTd">ongoing</td><td style="width: 507.0px;" class="confluenceTd">It looks thsi is a runtime issue</td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd"><br/></td><td style="width: 63.0px;" class="confluenceTd"><br/></td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_38                         </td><td style="width: 491.0px;" class="confluenceTd">aiu_random_all_ops_long                       </td><td style="width: 83.0px;" class="confluenceTd">Chien</td><td style="width: 179.0px;" class="confluenceTd">ongoing</td><td style="width: 507.0px;" class="confluenceTd">It looks thsi is a runtime issue</td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd"><br/></td><td style="width: 63.0px;" class="confluenceTd"><br/></td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_ace32                      </td><td style="width: 491.0px;" class="confluenceTd">ioaiu_random                                  </td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 3098.0px;" class="confluenceTd">DMI 99%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Failing testcases : 17</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">10</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config7_snps0</td><td style="width: 491.0px;" class="confluenceTd">dmi_test_dmi_trans_actv_high_csr_test_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd">Known issue</td><td style="width: 507.0px;" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7362" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7362?src=confmacro" class="jira-issue-key">CONC-7362</a>
                            </span>
</p></div></td><td style="width: 551.0px;" class="confluenceTd">[dmi_trans_actv_test] TransActv is not correct TransActv 1 rtt_q size 0 wtt_q</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dmi/config7_snps0/run/dmi_test_dmi_trans_actv_high_csr_test_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config5</td><td style="width: 491.0px;" class="confluenceTd">dmi_test_reuse_addr_ncrd_0</td><td style="width: 83.0px;" class="confluenceTd">Krishna</td><td style="width: 179.0px;" class="confluenceTd">ongoing</td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[dmi0:processCacheWr]  Above packet has no matching DTW</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dmi/config5/run/dmi_test_reuse_addr_ncrd_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config5</td><td style="width: 491.0px;" class="confluenceTd">dmi_test_csr_dmi_elr_seq_single_bit_data_err_corr_PARITY_0</td><td style="width: 83.0px;" class="confluenceTd">Piyush</td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling ErrVld, poll_till=0x1 fieldVal=0x0</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dmi/config5/run/dmi_test_csr_dmi_elr_seq_single_bit_data_err_corr_PARITY_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config6</td><td style="width: 491.0px;" class="confluenceTd">dmi_test_dtwMrgMrd_only_alloc_4</td><td style="width: 83.0px;" class="confluenceTd">Krishna</td><td style="width: 179.0px;" class="confluenceTd">ongoing</td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[dmi0:DMI_SCOREBOARD] DTR length:0xe3 expd:0x2</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dmi/config6/run/dmi_test_dtwMrgMrd_only_alloc_4/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config7</td><td style="width: 491.0px;" class="confluenceTd">dmi_test_random_warmp2_0</td><td style="width: 83.0px;" class="confluenceTd">Krishna</td><td style="width: 179.0px;" class="confluenceTd">Nothing to fix here</td><td style="width: 507.0px;" class="confluenceTd">Test passes when  UVM_TIMEOUT is increased</td><td style="width: 551.0px;" class="confluenceTd">UVM timeout Elapsed time: 2:02:29</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dmi/config7/run/dmi_test_random_warmp2_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config7</td><td style="width: 491.0px;" class="confluenceTd">dmi_test_MntOp_SMC_flush_random_all_type_0</td><td style="width: 83.0px;" class="confluenceTd">Piyush</td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[FATAL] FAIL</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dmi/config7/run/dmi_test_MntOp_SMC_flush_random_all_type_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Did Not Run : 3</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config3                               </td><td style="width: 491.0px;" class="confluenceTd">random_cov_backpressure                                    </td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dmi</td><td style="width: 196.0px;" class="confluenceTd">config8                               </td><td style="width: 491.0px;" class="confluenceTd">random_scp4                                                </td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 3098.0px;" class="confluenceTd">IOAIU 99%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Failing testcases : 32</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">6</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_ioc_256b</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_IOAIU_MntOp_SMC_flush_random_all_type_1</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[FATAL] None of the targets are mapped to DMI or DII, Address:0xd8cb5f18000</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_ioc_256b/run/bring_up_test_IOAIU_MntOp_SMC_flush_random_all_type_1/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">4</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_csr_ucecr_single_errThd_corr_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling ErrCount, poll_till=0x6 fieldVal=0x7</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_ucecr_single_errThd_corr_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">4</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">ioaiu_qchannel_test_ioaiu_qchannel_reset_test_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_7/run/ioaiu_qchannel_test_ioaiu_qchannel_reset_test_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">4</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7_all_ecc</td><td style="width: 491.0px;" class="confluenceTd">resiliency_unitduplication_test_resiliency_unitduplication_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[fault_injector_checker] cerr_counter is reached to maximum but not stayed st</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_7_all_ecc/run/resiliency_unitduplication_test_resiliency_unitduplication_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">config4</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_bring_up_test_starv_hndl_0</td><td style="width: 83.0px;" class="confluenceTd">Bing</td><td style="width: 179.0px;" class="confluenceTd">Fixed</td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[assert_error] ncaiu2 port2_tx_smi_if ncaiu2 smi_dp_ready not asserted while</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/config4/run/bring_up_test_bring_up_test_starv_hndl_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_random_dtwrsp_cmstatus_with_error_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[ncaiu0 SCB] Found no corresponding write address channel transactions for th</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtwrsp_cmstatus_with_error_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_parity_err</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_csr_uuedr_noDetEn_PARITY_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[ncaiu0 SCB2] ACE read data response is wrong. should be OKAY and received: S</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_parity_err/run/bring_up_test_csr_uuedr_noDetEn_PARITY_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_csr_addr_region_overlap_test_write_req_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[FATAL] Address:0xf1775a223c50 maps to multiple memory regions</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_addr_region_overlap_test_write_req_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">config_ace_256b</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_ace_rd_wr_snp_stress_8</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[SYSTEM BFM] TB Error: Unsupported Start State received in getEndStateForACE</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/config_ace_256b/run/bring_up_test_ace_rd_wr_snp_stress_8/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">config_ace_lite_e_256b</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_bring_up_test_acelite_e_214</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[do_compare] Above fields of smi_seq_item have mismatched for '{m_leaf_name:&quot;</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/config_ace_lite_e_256b/run/bring_up_test_bring_up_test_acelite_e_214/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_csr_uuecr_sw_write_tag_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[ncaiu0 SCB] Cannot find a corresponding transaction for the above ACE read d</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uuecr_sw_write_tag_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_data_error_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[ncaiu0 SCB ERROR] Incorrect fill poison bit</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_data_error_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">ioaiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 491.0px;" class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_non_data_error_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[ncaiu0 SCB] ACE write response bresp field sent the wrong bresp message (Exp</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_non_data_error_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Did Not Run : 0</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 3098.0px;" class="confluenceTd">CHI_AIU 99%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Failing testcases : 29</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">4</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_config_two</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[assert_error] caiu0 tx_ndp_0 caiu0 smi_msg_ready not asserted while smi_msg_</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7_all_ecc</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CHI-AIU0 SCB ERROR] NON EXCL READ DATA EXOKAY MISMATCH: COMPDATA EXOKAY driv</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7_all_parity</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CHI-AIU0 SCB ERROR] WRITE DATA MISMATCH: Write data received on CHI interfac</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_config_two</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[caiu0_LinkActvDrv] Rx-ACK didn't deassert in timely manner</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_config_two/run/chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7_all_parity</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[assert_error] caiu0 tx_dp_2 caiu0 smi_dp_ready not asserted while smi_dp_val</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[assert_error] caiu0 tx_dp_2 caiu0 smi_msg_ready not asserted while smi_msg_v</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_config_two</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_csr_addr_region_overlap_test_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">UVM timeout Elapsed time: 0:04:15</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_csr_addr_region_overlap_test_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_config_two</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CHI-AIU0 SCB ERROR] CHI srsp packet mismatch. Expected:</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_20</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">UVM timeout Elapsed time: 0:02:20</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_20/run/chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_config_two</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_random_unmapped_add_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CHI-AIU0 SCB ERROR] Couldn't match RDATA txn to any pending txn. # of matche</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_random_unmapped_add_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CHI-AIU0 SCB ERROR] Num of CHI Write data flits('d4) and number of data beat</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7/run/chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CHI-AIU0 SCB ERROR] resperr != 2'b10 for bad data in DTRreq, Data = 9f79fab5</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7_all_ecc</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[CHI-AIU0 SCB ERROR] WRITE DATA BYTE ENABLE MISMATCH: Write data BE received</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_link_ctrl_test_chi_aiu_link_ctrl_test_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">chi_aiu</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7_all_parity</td><td style="width: 491.0px;" class="confluenceTd">chi_aiu_bringup_test_write_24</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[uvm_test_top] Test didnt end gracefully, CHI BFM has pending transactions</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_write_24/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Did Not Run : 0</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 3098.0px;" class="confluenceTd">DCE 97%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Failing testcases : 150</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">24</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_cmdreq_updreq_w_silent_90</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_cmdreq_updreq_w_silent_90/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">19</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_cmdreq_random_97</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_cmdreq_random_97/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">19</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_cmdreq_updreq_96</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_cmdreq_updreq_96/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">16</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_cmdreq_addrconflict_63</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_cmdreq_addrconflict_63/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">14</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_all_ops_w_exc_46</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_all_ops_w_exc_46/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">9</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_ecc_uncorr_err_snprsp_ndp_0</td><td style="width: 83.0px;" class="confluenceTd">Tejendra</td><td style="width: 179.0px;" class="confluenceTd">TB fix checked in 03-23</td><td style="width: 507.0px;" class="confluenceTd"><p>SCB handle in *_vseq without checking if it can be &quot;null&quot; or not. So for UCE as we are disabling SCB, it started failing</p></td><td style="width: 551.0px;" class="confluenceTd">(SIGSEGV) Bad handle or reference.</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_resiliency_trans_prot_fault_ecc_uncorr_err_snprsp_ndp_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">7</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_reads_and_writes_addrconflict_26</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_reads_and_writes_addrconflict_26/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">7</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_41</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_stress_recalls_hw_cfg_41_47</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_41/run/dce_bringup_test_stress_recalls_hw_cfg_41_47/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">6</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_cmdreq_en_multiaddr_in_cacheline_18</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_cmdreq_en_multiaddr_in_cacheline_18/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">4</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_20</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_rd_stash_shd_hit_7</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_20/run/dce_bringup_test_rd_stash_shd_hit_7/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_20</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_rd_stash_unq_hit_9</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_20/run/dce_bringup_test_rd_stash_unq_hit_9/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">3</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_20</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_stress_recalls_28</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_20/run/dce_bringup_test_stress_recalls_28/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_ecc_hdr_corr_err_2</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_resiliency_trans_prot_fault_ecc_hdr_corr_err_2/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_ecc_all_corr_err_2</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_resiliency_trans_prot_fault_ecc_all_corr_err_2/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_Mrdrsp_address_error_in_cm_status_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7528" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7528?src=confmacro" class="jira-issue-key">CONC-7528</a>
                            </span>
</p></div></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[uvm_test_top.m_env.m_dce_scb] DCE should sent STRreq with address error in s</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_7/run/dce_bringup_test_Mrdrsp_address_error_in_cm_status_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_20</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_allocops_w_updreqs_addrconflict_25</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_20/run/dce_bringup_test_allocops_w_updreqs_addrconflict_25/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_ecc_ndp_corr_err_1</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_resiliency_trans_prot_fault_ecc_ndp_corr_err_1/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_cmdreq_vbrec_disable_3</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_cmdreq_vbrec_disable_3/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_csr_dirucecr_single_errThd_corr_2</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_7/run/dce_bringup_test_csr_dirucecr_single_errThd_corr_2/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">2</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_7</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_Mrdrsp_data_error_in_cm_status_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7528" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7528?src=confmacro" class="jira-issue-key">CONC-7528</a>
                            </span>
</p></div></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">[uvm_test_top.m_env.m_dce_scb] DCE should sent STRreq with data error in smi_</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_7/run/dce_bringup_test_Mrdrsp_data_error_in_cm_status_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_ecc_all_100p_corr_err_0</td><td style="width: 83.0px;" class="confluenceTd">Tejendra</td><td style="width: 179.0px;" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7537" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7537?src=confmacro" class="jira-issue-key">CONC-7537</a>
                            </span>
</p></div></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_3/run/dce_bringup_test_resiliency_trans_prot_fault_ecc_all_100p_corr_err_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_parity_uncorr_err_rbrrsp_ndp_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">(SIGSEGV) Bad handle or reference.</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_2/run/dce_bringup_test_resiliency_trans_prot_fault_parity_uncorr_err_rbrrsp_ndp_0/vcs.log</td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_2</td><td style="width: 491.0px;" class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_parity_uncorr_err_snprsp_ndp_0</td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd">(SIGSEGV) Bad handle or reference.</td><td style="width: 970.0px;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_19_1920/debug/dce/hw_cfg_2/run/dce_bringup_test_resiliency_trans_prot_fault_parity_uncorr_err_snprsp_ndp_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 317.0px;" class="confluenceTd">Did Not Run : 6</td><td style="width: 491.0px;" class="confluenceTd"><br/></td><td style="width: 83.0px;" class="confluenceTd"><br/></td><td style="width: 179.0px;" class="confluenceTd"><br/></td><td style="width: 507.0px;" class="confluenceTd"><br/></td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">1</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_3                              </td><td style="width: 491.0px;" class="confluenceTd">reads_w_slow_dmi_rsp                                       </td><td style="width: 83.0px;" class="confluenceTd">Hema</td><td style="width: 179.0px;" class="confluenceTd">Working on a TB fix</td><td style="width: 507.0px;" class="confluenceTd">Reduced the number of transactions to 1000. TB fix checked in 03-24-21</td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 58.0px;" class="confluenceTd">5</td><td style="width: 63.0px;" class="confluenceTd">dce</td><td style="width: 196.0px;" class="confluenceTd">hw_cfg_20                             </td><td style="width: 491.0px;" class="confluenceTd">csr_timeout_error_test                                     </td><td style="width: 83.0px;" class="confluenceTd">Hema</td><td style="width: 179.0px;" class="confluenceTd">Working on a TB fix</td><td style="width: 507.0px;" class="confluenceTd">TB fix checked in on 03-24</td><td style="width: 551.0px;" class="confluenceTd"><br/></td><td style="width: 970.0px;" class="confluenceTd"><br/></td></tr></tbody></table></div>