// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/03/2021 03:52:58"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module IP_VGA_hwtb (
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_HS,
	VGA_VS);
input 	reg CLOCK_50 ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_CLK ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_HS ;
output 	reg VGA_VS ;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dut|palette_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a19 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a18 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a17 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a16 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a15 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a14 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a13 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a12 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a11 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a10 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a9 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a8 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a7 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a6 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a5 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a4 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a3 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a2 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a1 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a23 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a22 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a21 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a128~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a160~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a192~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a224~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a136~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a168~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a200~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a232~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a144~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a176~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a208~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a240~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a152~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a184~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a216~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a248~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a256~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a264~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a272~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a280~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a296~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a297 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a288~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a129~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a137~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a145~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a153~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a161~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a169~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a177~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a185~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a193~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a201~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a209~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a217~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a225~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a233~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a241~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a249~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a257~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a265~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a273~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a281~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a289~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a130~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a138~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a146~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a154~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a162~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a170~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a178~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a186~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a194~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a202~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a210~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a218~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a226~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a234~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a242~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a250~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a258~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a266~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a274~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a282~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a298~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a299 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a290~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a131~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a139~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a147~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a155~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a163~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a171~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a179~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a187~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a195~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a203~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a211~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a219~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a227~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a235~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a243~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a251~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a259~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a267~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a275~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a283~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a291~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a132~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a140~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a148~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a156~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a164~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a172~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a180~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a188~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a196~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a204~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a212~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a220~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a228~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a236~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a244~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a252~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a260~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a268~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a276~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a284~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a300~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a301 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a292~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a133~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a141~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a149~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a157~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a165~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a173~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a181~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a189~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a197~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a205~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a213~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a221~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a229~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a237~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a245~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a253~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a261~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a269~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a277~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a285~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a293~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a134~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a142~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a150~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a158~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a166~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a174~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a182~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a190~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a198~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a206~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a214~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a222~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a230~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a238~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a246~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a254~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a262~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a270~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a278~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a286~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a302~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a303 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a294~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a135~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a143~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a151~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a159~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a167~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a175~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a183~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a191~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a199~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a207~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a215~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a223~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a231~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a239~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a247~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a255~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a263~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a271~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a279~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a287~portadataout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a295~portadataout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \~GND~combout ;
wire \dut|Add6~37_sumout ;
wire \dut|yState.SYNC~0_combout ;
wire \dut|xState.SYNC~0_combout ;
wire \dut|Add5~29_sumout ;
wire \dut|Add5~30 ;
wire \dut|Add5~1_sumout ;
wire \dut|Add5~2 ;
wire \dut|Add5~5_sumout ;
wire \dut|Add5~6 ;
wire \dut|Add5~9_sumout ;
wire \dut|Add5~10 ;
wire \dut|Add5~13_sumout ;
wire \dut|Add5~14 ;
wire \dut|Add5~17_sumout ;
wire \dut|Add5~18 ;
wire \dut|Add5~21_sumout ;
wire \dut|Add5~22 ;
wire \dut|Add5~25_sumout ;
wire \dut|Add5~26 ;
wire \dut|Add5~41_sumout ;
wire \dut|Add5~42 ;
wire \dut|Add5~37_sumout ;
wire \dut|Equal5~1_combout ;
wire \dut|Equal5~2_combout ;
wire \dut|Equal5~3_combout ;
wire \dut|xState.SYNC~q ;
wire \dut|xState.BACK~0_combout ;
wire \dut|xState.BACK~q ;
wire \dut|xState.ACTIVE~q ;
wire \dut|xState.FRONT~q ;
wire \dut|Add5~38 ;
wire \dut|Add5~33_sumout ;
wire \dut|Equal5~0_combout ;
wire \dut|Equal6~0_combout ;
wire \dut|y_out[6]~0_combout ;
wire \dut|y_out[8]~DUPLICATE_q ;
wire \dut|Equal6~1_combout ;
wire \dut|yState~9_combout ;
wire \dut|yState.SYNC~q ;
wire \dut|yState.BACK~0_combout ;
wire \dut|yState.BACK~q ;
wire \dut|yState.ACTIVE~q ;
wire \dut|yState.FRONT~q ;
wire \dut|Equal6~2_combout ;
wire \dut|Equal6~3_combout ;
wire \dut|Add6~38 ;
wire \dut|Add6~21_sumout ;
wire \dut|Add6~22 ;
wire \dut|Add6~25_sumout ;
wire \dut|Add6~26 ;
wire \dut|Add6~29_sumout ;
wire \dut|Add6~30 ;
wire \dut|Add6~33_sumout ;
wire \dut|Add6~34 ;
wire \dut|Add6~1_sumout ;
wire \dut|Add6~2 ;
wire \dut|Add6~9_sumout ;
wire \dut|Add6~10 ;
wire \dut|Add6~5_sumout ;
wire \dut|Add6~6 ;
wire \dut|Add6~13_sumout ;
wire \dut|Add6~14 ;
wire \dut|Add6~17_sumout ;
wire \dut|y_out[6]~DUPLICATE_q ;
wire \dut|y_out[4]~DUPLICATE_q ;
wire \dut|y_out[2]~DUPLICATE_q ;
wire \dut|y_out[1]~DUPLICATE_q ;
wire \dut|Add8~26 ;
wire \dut|Add8~27 ;
wire \dut|Add8~30 ;
wire \dut|Add8~31 ;
wire \dut|Add8~34 ;
wire \dut|Add8~35 ;
wire \dut|Add8~38 ;
wire \dut|Add8~39 ;
wire \dut|Add8~42 ;
wire \dut|Add8~43 ;
wire \dut|Add8~46 ;
wire \dut|Add8~47 ;
wire \dut|Add8~2 ;
wire \dut|Add8~3 ;
wire \dut|Add8~10 ;
wire \dut|Add8~11 ;
wire \dut|Add8~14 ;
wire \dut|Add8~15 ;
wire \dut|Add8~18 ;
wire \dut|Add8~19 ;
wire \dut|Add8~21_sumout ;
wire \dut|Add8~13_sumout ;
wire \dut|Add8~22 ;
wire \dut|Add8~23 ;
wire \dut|Add8~5_sumout ;
wire \dut|Add8~1_sumout ;
wire \dut|Add8~9_sumout ;
wire \dut|Add8~17_sumout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ;
wire \dut|Add8~25_sumout ;
wire \dut|Add8~29_sumout ;
wire \dut|Add8~33_sumout ;
wire \dut|Add8~37_sumout ;
wire \dut|Add8~41_sumout ;
wire \dut|Add8~45_sumout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ;
wire \dut|x_out[5]~DUPLICATE_q ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ;
wire \dut|x_out[2]~DUPLICATE_q ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a296~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a264~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a272~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a280~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a288~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a265~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a281~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a273~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a289~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a297~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a282~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a266~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a274~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a290~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a298~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a299~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a291~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a283~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a267~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a275~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a292~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a300~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a276~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a268~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a284~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a301~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a293~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a277~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a285~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a269~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a278~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a286~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a270~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a302~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a294~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a303~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a295~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a271~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a287~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a279~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0 ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4_combout ;
wire \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2_combout ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \dut|palette_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \dut|VGA_IF.VGA_SYNC_N~feeder_combout ;
wire \dut|VGA_IF.VGA_SYNC_N~q ;
wire \dut|blank_1~0_combout ;
wire \dut|blank_1~q ;
wire \dut|VGA_IF.VGA_BLANK_N~0_combout ;
wire \dut|VGA_IF.VGA_BLANK_N~q ;
wire \dut|hsync_1~0_combout ;
wire \dut|hsync_1~q ;
wire \dut|VGA_IF.VGA_HS~0_combout ;
wire \dut|VGA_IF.VGA_HS~q ;
wire \dut|vsync_1~0_combout ;
wire \dut|vsync_1~q ;
wire \dut|VGA_IF.VGA_VS~q ;
wire [10:0] \dut|x_out ;
wire [0:0] \dut|pll|altera_pll_i|fboutclk_wire ;
wire [9:0] \dut|y_out ;
wire [3:0] \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w ;
wire [5:0] \dut|vram_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dut|pll|altera_pll_i|outclk_wire ;

wire [19:0] \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [19:0] \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [1:0] \dut|vram_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \dut|vram_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [7:0] \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dut|palette_rtl_0|auto_generated|ram_block1a0~portadataout  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dut|palette_rtl_0|auto_generated|ram_block1a1  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dut|palette_rtl_0|auto_generated|ram_block1a2  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dut|palette_rtl_0|auto_generated|ram_block1a3  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dut|palette_rtl_0|auto_generated|ram_block1a4  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dut|palette_rtl_0|auto_generated|ram_block1a5  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dut|palette_rtl_0|auto_generated|ram_block1a6  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dut|palette_rtl_0|auto_generated|ram_block1a7  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \dut|palette_rtl_0|auto_generated|ram_block1a8  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \dut|palette_rtl_0|auto_generated|ram_block1a9  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \dut|palette_rtl_0|auto_generated|ram_block1a10  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \dut|palette_rtl_0|auto_generated|ram_block1a11  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \dut|palette_rtl_0|auto_generated|ram_block1a12  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \dut|palette_rtl_0|auto_generated|ram_block1a13  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \dut|palette_rtl_0|auto_generated|ram_block1a14  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \dut|palette_rtl_0|auto_generated|ram_block1a15  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \dut|palette_rtl_0|auto_generated|ram_block1a16  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \dut|palette_rtl_0|auto_generated|ram_block1a17  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \dut|palette_rtl_0|auto_generated|ram_block1a18  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \dut|palette_rtl_0|auto_generated|ram_block1a19  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \dut|palette_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dut|palette_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dut|palette_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dut|palette_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dut|palette_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dut|palette_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dut|palette_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dut|palette_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \dut|palette_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \dut|palette_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \dut|palette_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \dut|palette_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \dut|palette_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \dut|palette_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \dut|palette_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \dut|palette_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \dut|palette_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \dut|palette_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \dut|palette_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \dut|palette_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];

assign \dut|palette_rtl_0|auto_generated|ram_block1a20~portadataout  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \dut|palette_rtl_0|auto_generated|ram_block1a21  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \dut|palette_rtl_0|auto_generated|ram_block1a22  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \dut|palette_rtl_0|auto_generated|ram_block1a23  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];

assign \dut|palette_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \dut|palette_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];
assign \dut|palette_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [2];
assign \dut|palette_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \dut|palette_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [3];

assign \dut|vram_rtl_0|auto_generated|ram_block1a128~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a160~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a192~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a224~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a136~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a168~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a200~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a232~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a144~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a176~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a208~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a240~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a152~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a184~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a216~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a248~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a0~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a32~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a64~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a96~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a8~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a40~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a72~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a104~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a16~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a48~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a80~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a112~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a24~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a56~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a88~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a120~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a256~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a264~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a264~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a272~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a272~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a280~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a280~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a296~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a297  = \dut|vram_rtl_0|auto_generated|ram_block1a296_PORTADATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a296~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a297~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a288~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a288~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a129~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a137~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a145~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a153~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a161~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a169~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a177~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a185~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a193~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a201~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a209~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a217~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a225~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a233~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a241~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a249~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a1~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a33~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a65~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a97~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a9~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a41~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a73~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a105~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a17~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a49~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a81~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a113~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a25~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a57~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a89~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a121~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a257~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a265~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a265~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a273~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a273~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a281~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a281~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a289~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a289~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a130~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a138~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a146~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a154~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a162~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a170~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a178~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a186~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a194~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a202~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a210~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a218~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a226~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a234~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a242~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a250~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a2~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a34~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a66~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a98~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a10~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a42~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a74~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a106~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a18~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a50~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a82~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a114~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a26~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a58~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a90~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a122~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a258~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a266~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a266~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a274~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a274~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a282~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a282~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a298~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a299  = \dut|vram_rtl_0|auto_generated|ram_block1a298_PORTADATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a298~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a299~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a290~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a290~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a131~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a139~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a147~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a155~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a163~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a171~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a179~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a187~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a195~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a203~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a211~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a219~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a227~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a235~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a243~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a251~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a3~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a35~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a67~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a99~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a11~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a43~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a75~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a107~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a19~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a51~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a83~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a115~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a27~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a59~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a91~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a123~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a259~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a267~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a267~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a275~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a275~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a283~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a283~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a291~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a291~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a132~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a140~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a148~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a156~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a164~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a172~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a180~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a188~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a196~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a204~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a212~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a220~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a228~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a236~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a244~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a252~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a4~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a36~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a68~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a100~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a12~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a44~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a76~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a108~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a20~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a52~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a84~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a116~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a28~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a60~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a92~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a124~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a260~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a268~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a268~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a276~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a276~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a284~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a284~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a300~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a301  = \dut|vram_rtl_0|auto_generated|ram_block1a300_PORTADATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a300~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a301~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a292~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a292~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a133~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a141~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a149~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a157~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a165~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a173~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a181~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a189~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a197~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a205~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a213~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a221~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a229~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a237~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a245~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a253~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a5~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a37~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a69~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a101~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a13~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a45~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a77~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a109~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a21~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a53~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a85~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a117~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a29~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a61~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a93~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a125~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a261~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a269~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a269~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a277~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a277~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a285~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a285~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a293~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a293~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a134~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a142~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a150~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a158~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a166~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a174~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a182~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a190~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a198~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a206~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a214~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a222~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a230~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a238~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a246~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a254~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a6~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a38~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a70~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a102~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a14~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a46~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a78~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a110~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a22~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a54~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a86~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a118~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a30~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a62~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a94~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a126~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a262~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a270~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a270~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a278~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a278~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a286~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a286~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a302~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a303  = \dut|vram_rtl_0|auto_generated|ram_block1a302_PORTADATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a302~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];
assign \dut|vram_rtl_0|auto_generated|ram_block1a303~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [1];

assign \dut|vram_rtl_0|auto_generated|ram_block1a294~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a294~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a135~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a143~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a151~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a159~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a167~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a175~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a183~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a191~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a199~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a207~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a215~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a223~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a231~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a239~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a247~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a255~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a7~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a39~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a71~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a103~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a15~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a47~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a79~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a111~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a23~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a55~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a87~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a119~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a31~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a63~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a95~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a127~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a263~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a271~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a271~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a279~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a279~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a287~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a287~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a295~portadataout  = \dut|vram_rtl_0|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \dut|vram_rtl_0|auto_generated|ram_block1a295~PORTBDATAOUT0  = \dut|vram_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\dut|palette_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(!\dut|VGA_IF.VGA_SYNC_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\dut|VGA_IF.VGA_BLANK_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\dut|VGA_IF.VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\dut|VGA_IF.VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\dut|pll|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\dut|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\dut|pll|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "408.4 mhz";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "1st_order";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 721554506;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 4;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 4;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\dut|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\dut|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\dut|pll|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "102.1 mhz";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \dut|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\dut|pll|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N30
cyclonev_lcell_comb \dut|Add6~37 (
// Equation(s):
// \dut|Add6~37_sumout  = SUM(( \dut|y_out [0] ) + ( VCC ) + ( !VCC ))
// \dut|Add6~38  = CARRY(( \dut|y_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~37_sumout ),
	.cout(\dut|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~37 .extended_lut = "off";
defparam \dut|Add6~37 .lut_mask = 64'h00000000000000FF;
defparam \dut|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N6
cyclonev_lcell_comb \dut|yState.SYNC~0 (
// Equation(s):
// \dut|yState.SYNC~0_combout  = !\dut|yState.FRONT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|yState.FRONT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|yState.SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|yState.SYNC~0 .extended_lut = "off";
defparam \dut|yState.SYNC~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dut|yState.SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N45
cyclonev_lcell_comb \dut|xState.SYNC~0 (
// Equation(s):
// \dut|xState.SYNC~0_combout  = ( !\dut|xState.FRONT~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|xState.FRONT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|xState.SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|xState.SYNC~0 .extended_lut = "off";
defparam \dut|xState.SYNC~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|xState.SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N0
cyclonev_lcell_comb \dut|Add5~29 (
// Equation(s):
// \dut|Add5~29_sumout  = SUM(( \dut|x_out [0] ) + ( VCC ) + ( !VCC ))
// \dut|Add5~30  = CARRY(( \dut|x_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|x_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~29_sumout ),
	.cout(\dut|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~29 .extended_lut = "off";
defparam \dut|Add5~29 .lut_mask = 64'h0000000000000F0F;
defparam \dut|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N2
dffeas \dut|x_out[0] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[0] .is_wysiwyg = "true";
defparam \dut|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N3
cyclonev_lcell_comb \dut|Add5~1 (
// Equation(s):
// \dut|Add5~1_sumout  = SUM(( \dut|x_out [1] ) + ( GND ) + ( \dut|Add5~30  ))
// \dut|Add5~2  = CARRY(( \dut|x_out [1] ) + ( GND ) + ( \dut|Add5~30  ))

	.dataa(!\dut|x_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~1_sumout ),
	.cout(\dut|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~1 .extended_lut = "off";
defparam \dut|Add5~1 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N4
dffeas \dut|x_out[1] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[1] .is_wysiwyg = "true";
defparam \dut|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N6
cyclonev_lcell_comb \dut|Add5~5 (
// Equation(s):
// \dut|Add5~5_sumout  = SUM(( \dut|x_out [2] ) + ( GND ) + ( \dut|Add5~2  ))
// \dut|Add5~6  = CARRY(( \dut|x_out [2] ) + ( GND ) + ( \dut|Add5~2  ))

	.dataa(gnd),
	.datab(!\dut|x_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~5_sumout ),
	.cout(\dut|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~5 .extended_lut = "off";
defparam \dut|Add5~5 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N8
dffeas \dut|x_out[2] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[2] .is_wysiwyg = "true";
defparam \dut|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N9
cyclonev_lcell_comb \dut|Add5~9 (
// Equation(s):
// \dut|Add5~9_sumout  = SUM(( \dut|x_out [3] ) + ( GND ) + ( \dut|Add5~6  ))
// \dut|Add5~10  = CARRY(( \dut|x_out [3] ) + ( GND ) + ( \dut|Add5~6  ))

	.dataa(!\dut|x_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~9_sumout ),
	.cout(\dut|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~9 .extended_lut = "off";
defparam \dut|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N10
dffeas \dut|x_out[3] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[3] .is_wysiwyg = "true";
defparam \dut|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N12
cyclonev_lcell_comb \dut|Add5~13 (
// Equation(s):
// \dut|Add5~13_sumout  = SUM(( \dut|x_out [4] ) + ( GND ) + ( \dut|Add5~10  ))
// \dut|Add5~14  = CARRY(( \dut|x_out [4] ) + ( GND ) + ( \dut|Add5~10  ))

	.dataa(gnd),
	.datab(!\dut|x_out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~13_sumout ),
	.cout(\dut|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~13 .extended_lut = "off";
defparam \dut|Add5~13 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N13
dffeas \dut|x_out[4] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[4] .is_wysiwyg = "true";
defparam \dut|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N15
cyclonev_lcell_comb \dut|Add5~17 (
// Equation(s):
// \dut|Add5~17_sumout  = SUM(( \dut|x_out [5] ) + ( GND ) + ( \dut|Add5~14  ))
// \dut|Add5~18  = CARRY(( \dut|x_out [5] ) + ( GND ) + ( \dut|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|x_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~17_sumout ),
	.cout(\dut|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~17 .extended_lut = "off";
defparam \dut|Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N17
dffeas \dut|x_out[5] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[5] .is_wysiwyg = "true";
defparam \dut|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N18
cyclonev_lcell_comb \dut|Add5~21 (
// Equation(s):
// \dut|Add5~21_sumout  = SUM(( \dut|x_out [6] ) + ( GND ) + ( \dut|Add5~18  ))
// \dut|Add5~22  = CARRY(( \dut|x_out [6] ) + ( GND ) + ( \dut|Add5~18  ))

	.dataa(gnd),
	.datab(!\dut|x_out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~21_sumout ),
	.cout(\dut|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~21 .extended_lut = "off";
defparam \dut|Add5~21 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N19
dffeas \dut|x_out[6] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[6] .is_wysiwyg = "true";
defparam \dut|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N21
cyclonev_lcell_comb \dut|Add5~25 (
// Equation(s):
// \dut|Add5~25_sumout  = SUM(( \dut|x_out [7] ) + ( GND ) + ( \dut|Add5~22  ))
// \dut|Add5~26  = CARRY(( \dut|x_out [7] ) + ( GND ) + ( \dut|Add5~22  ))

	.dataa(!\dut|x_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~25_sumout ),
	.cout(\dut|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~25 .extended_lut = "off";
defparam \dut|Add5~25 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N22
dffeas \dut|x_out[7] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[7] .is_wysiwyg = "true";
defparam \dut|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N24
cyclonev_lcell_comb \dut|Add5~41 (
// Equation(s):
// \dut|Add5~41_sumout  = SUM(( \dut|x_out [8] ) + ( GND ) + ( \dut|Add5~26  ))
// \dut|Add5~42  = CARRY(( \dut|x_out [8] ) + ( GND ) + ( \dut|Add5~26  ))

	.dataa(gnd),
	.datab(!\dut|x_out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~41_sumout ),
	.cout(\dut|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~41 .extended_lut = "off";
defparam \dut|Add5~41 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N25
dffeas \dut|x_out[8] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[8] .is_wysiwyg = "true";
defparam \dut|x_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N27
cyclonev_lcell_comb \dut|Add5~37 (
// Equation(s):
// \dut|Add5~37_sumout  = SUM(( \dut|x_out [9] ) + ( GND ) + ( \dut|Add5~42  ))
// \dut|Add5~38  = CARRY(( \dut|x_out [9] ) + ( GND ) + ( \dut|Add5~42  ))

	.dataa(!\dut|x_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~37_sumout ),
	.cout(\dut|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~37 .extended_lut = "off";
defparam \dut|Add5~37 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N29
dffeas \dut|x_out[9] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[9] .is_wysiwyg = "true";
defparam \dut|x_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N54
cyclonev_lcell_comb \dut|Equal5~1 (
// Equation(s):
// \dut|Equal5~1_combout  = ( \dut|x_out [2] & ( (!\dut|x_out [9] & (!\dut|x_out [8] & (\dut|x_out [0] & \dut|x_out [1]))) ) )

	.dataa(!\dut|x_out [9]),
	.datab(!\dut|x_out [8]),
	.datac(!\dut|x_out [0]),
	.datad(!\dut|x_out [1]),
	.datae(gnd),
	.dataf(!\dut|x_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal5~1 .extended_lut = "off";
defparam \dut|Equal5~1 .lut_mask = 64'h0000000000080008;
defparam \dut|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N51
cyclonev_lcell_comb \dut|Equal5~2 (
// Equation(s):
// \dut|Equal5~2_combout  = ( \dut|xState.BACK~q  & ( \dut|xState.FRONT~q  & ( (!\dut|x_out [4] & (!\dut|x_out [3] & (!\dut|xState.SYNC~q  $ (\dut|x_out [6])))) ) ) ) # ( !\dut|xState.BACK~q  & ( \dut|xState.FRONT~q  & ( (!\dut|x_out [4] & 
// ((!\dut|xState.SYNC~q  & (!\dut|x_out [6] & !\dut|x_out [3])) # (\dut|xState.SYNC~q  & (\dut|x_out [6] & \dut|x_out [3])))) ) ) ) # ( \dut|xState.BACK~q  & ( !\dut|xState.FRONT~q  & ( (!\dut|x_out [3] & ((!\dut|xState.SYNC~q  & (!\dut|x_out [6] & 
// !\dut|x_out [4])) # (\dut|xState.SYNC~q  & (\dut|x_out [6] & \dut|x_out [4])))) ) ) ) # ( !\dut|xState.BACK~q  & ( !\dut|xState.FRONT~q  & ( (!\dut|xState.SYNC~q  & (!\dut|x_out [6] & (!\dut|x_out [4] & !\dut|x_out [3]))) # (\dut|xState.SYNC~q  & 
// (\dut|x_out [6] & (\dut|x_out [4] & \dut|x_out [3]))) ) ) )

	.dataa(!\dut|xState.SYNC~q ),
	.datab(!\dut|x_out [6]),
	.datac(!\dut|x_out [4]),
	.datad(!\dut|x_out [3]),
	.datae(!\dut|xState.BACK~q ),
	.dataf(!\dut|xState.FRONT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal5~2 .extended_lut = "off";
defparam \dut|Equal5~2 .lut_mask = 64'h8001810080109000;
defparam \dut|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N36
cyclonev_lcell_comb \dut|Equal5~3 (
// Equation(s):
// \dut|Equal5~3_combout  = (\dut|Equal5~1_combout  & (\dut|Equal5~0_combout  & \dut|Equal5~2_combout ))

	.dataa(!\dut|Equal5~1_combout ),
	.datab(!\dut|Equal5~0_combout ),
	.datac(!\dut|Equal5~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal5~3 .extended_lut = "off";
defparam \dut|Equal5~3 .lut_mask = 64'h0101010101010101;
defparam \dut|Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N46
dffeas \dut|xState.SYNC (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|xState.SYNC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|Equal5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|xState.SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|xState.SYNC .is_wysiwyg = "true";
defparam \dut|xState.SYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N57
cyclonev_lcell_comb \dut|xState.BACK~0 (
// Equation(s):
// \dut|xState.BACK~0_combout  = ( !\dut|xState.SYNC~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|xState.SYNC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|xState.BACK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|xState.BACK~0 .extended_lut = "off";
defparam \dut|xState.BACK~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|xState.BACK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N59
dffeas \dut|xState.BACK (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|xState.BACK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|Equal5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|xState.BACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|xState.BACK .is_wysiwyg = "true";
defparam \dut|xState.BACK .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N44
dffeas \dut|xState.ACTIVE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|xState.BACK~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|Equal5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|xState.ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|xState.ACTIVE .is_wysiwyg = "true";
defparam \dut|xState.ACTIVE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N49
dffeas \dut|xState.FRONT (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|xState.ACTIVE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|Equal5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|xState.FRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|xState.FRONT .is_wysiwyg = "true";
defparam \dut|xState.FRONT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N30
cyclonev_lcell_comb \dut|Add5~33 (
// Equation(s):
// \dut|Add5~33_sumout  = SUM(( \dut|x_out [10] ) + ( GND ) + ( \dut|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|x_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add5~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Add5~33 .extended_lut = "off";
defparam \dut|Add5~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N31
dffeas \dut|x_out[10] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[10] .is_wysiwyg = "true";
defparam \dut|x_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N42
cyclonev_lcell_comb \dut|Equal5~0 (
// Equation(s):
// \dut|Equal5~0_combout  = ( \dut|x_out [10] & ( (\dut|x_out [5] & (\dut|xState.ACTIVE~q  & (!\dut|xState.FRONT~q  $ (!\dut|x_out [7])))) ) ) # ( !\dut|x_out [10] & ( (!\dut|x_out [5] & (!\dut|xState.ACTIVE~q  & (!\dut|xState.FRONT~q  $ (!\dut|x_out [7])))) 
// ) )

	.dataa(!\dut|xState.FRONT~q ),
	.datab(!\dut|x_out [5]),
	.datac(!\dut|x_out [7]),
	.datad(!\dut|xState.ACTIVE~q ),
	.datae(gnd),
	.dataf(!\dut|x_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal5~0 .extended_lut = "off";
defparam \dut|Equal5~0 .lut_mask = 64'h4800480000120012;
defparam \dut|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N12
cyclonev_lcell_comb \dut|Equal6~0 (
// Equation(s):
// \dut|Equal6~0_combout  = !\dut|y_out [1] $ (((\dut|yState.SYNC~q  & !\dut|yState.ACTIVE~q )))

	.dataa(gnd),
	.datab(!\dut|yState.SYNC~q ),
	.datac(!\dut|y_out [1]),
	.datad(!\dut|yState.ACTIVE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal6~0 .extended_lut = "off";
defparam \dut|Equal6~0 .lut_mask = 64'hC3F0C3F0C3F0C3F0;
defparam \dut|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N24
cyclonev_lcell_comb \dut|y_out[6]~0 (
// Equation(s):
// \dut|y_out[6]~0_combout  = ( \dut|Equal6~3_combout  & ( \dut|xState.FRONT~q  & ( \dut|Equal5~3_combout  ) ) ) # ( !\dut|Equal6~3_combout  & ( \dut|xState.FRONT~q  & ( \dut|Equal5~3_combout  ) ) ) # ( \dut|Equal6~3_combout  & ( !\dut|xState.FRONT~q  & ( 
// \dut|Equal5~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\dut|Equal5~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|Equal6~3_combout ),
	.dataf(!\dut|xState.FRONT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|y_out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|y_out[6]~0 .extended_lut = "off";
defparam \dut|y_out[6]~0 .lut_mask = 64'h0000333333333333;
defparam \dut|y_out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N56
dffeas \dut|y_out[8]~DUPLICATE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|y_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N3
cyclonev_lcell_comb \dut|Equal6~1 (
// Equation(s):
// \dut|Equal6~1_combout  = ( \dut|yState.ACTIVE~q  & ( \dut|y_out [9] & ( (\dut|y_out[8]~DUPLICATE_q  & (\dut|y_out [7] & (\dut|y_out [5] & !\dut|y_out [6]))) ) ) ) # ( !\dut|yState.ACTIVE~q  & ( !\dut|y_out [9] & ( (!\dut|y_out[8]~DUPLICATE_q  & 
// (!\dut|y_out [7] & (!\dut|y_out [5] & !\dut|y_out [6]))) ) ) )

	.dataa(!\dut|y_out[8]~DUPLICATE_q ),
	.datab(!\dut|y_out [7]),
	.datac(!\dut|y_out [5]),
	.datad(!\dut|y_out [6]),
	.datae(!\dut|yState.ACTIVE~q ),
	.dataf(!\dut|y_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal6~1 .extended_lut = "off";
defparam \dut|Equal6~1 .lut_mask = 64'h8000000000000100;
defparam \dut|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N24
cyclonev_lcell_comb \dut|yState~9 (
// Equation(s):
// \dut|yState~9_combout  = ( \dut|Equal6~1_combout  & ( \dut|Equal6~2_combout  & ( (\dut|Equal5~0_combout  & (!\dut|Equal6~0_combout  & (\dut|Equal5~1_combout  & \dut|Equal5~2_combout ))) ) ) )

	.dataa(!\dut|Equal5~0_combout ),
	.datab(!\dut|Equal6~0_combout ),
	.datac(!\dut|Equal5~1_combout ),
	.datad(!\dut|Equal5~2_combout ),
	.datae(!\dut|Equal6~1_combout ),
	.dataf(!\dut|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|yState~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|yState~9 .extended_lut = "off";
defparam \dut|yState~9 .lut_mask = 64'h0000000000000004;
defparam \dut|yState~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N8
dffeas \dut|yState.SYNC (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|yState.SYNC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|yState~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|yState.SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|yState.SYNC .is_wysiwyg = "true";
defparam \dut|yState.SYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N9
cyclonev_lcell_comb \dut|yState.BACK~0 (
// Equation(s):
// \dut|yState.BACK~0_combout  = !\dut|yState.SYNC~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|yState.SYNC~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|yState.BACK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|yState.BACK~0 .extended_lut = "off";
defparam \dut|yState.BACK~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dut|yState.BACK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N10
dffeas \dut|yState.BACK (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|yState.BACK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|yState~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|yState.BACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|yState.BACK .is_wysiwyg = "true";
defparam \dut|yState.BACK .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N2
dffeas \dut|yState.ACTIVE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|yState.BACK~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|yState~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|yState.ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|yState.ACTIVE .is_wysiwyg = "true";
defparam \dut|yState.ACTIVE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N20
dffeas \dut|yState.FRONT (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|yState.ACTIVE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|yState~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|yState.FRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|yState.FRONT .is_wysiwyg = "true";
defparam \dut|yState.FRONT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N18
cyclonev_lcell_comb \dut|Equal6~2 (
// Equation(s):
// \dut|Equal6~2_combout  = ( \dut|yState.FRONT~q  & ( \dut|yState.SYNC~q  & ( (!\dut|y_out [2] & (!\dut|y_out [3] & (!\dut|y_out [0] & !\dut|y_out [4]))) ) ) ) # ( !\dut|yState.FRONT~q  & ( \dut|yState.SYNC~q  & ( (\dut|y_out [2] & (\dut|y_out [3] & 
// (\dut|y_out [0] & \dut|y_out [4]))) ) ) ) # ( \dut|yState.FRONT~q  & ( !\dut|yState.SYNC~q  & ( (!\dut|y_out [2] & (!\dut|y_out [3] & (!\dut|y_out [0] & !\dut|y_out [4]))) ) ) ) # ( !\dut|yState.FRONT~q  & ( !\dut|yState.SYNC~q  & ( (!\dut|y_out [2] & 
// (!\dut|y_out [3] & (!\dut|y_out [0] & !\dut|y_out [4]))) ) ) )

	.dataa(!\dut|y_out [2]),
	.datab(!\dut|y_out [3]),
	.datac(!\dut|y_out [0]),
	.datad(!\dut|y_out [4]),
	.datae(!\dut|yState.FRONT~q ),
	.dataf(!\dut|yState.SYNC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal6~2 .extended_lut = "off";
defparam \dut|Equal6~2 .lut_mask = 64'h8000800000018000;
defparam \dut|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N15
cyclonev_lcell_comb \dut|Equal6~3 (
// Equation(s):
// \dut|Equal6~3_combout  = ( !\dut|Equal6~0_combout  & ( (\dut|Equal6~2_combout  & \dut|Equal6~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|Equal6~2_combout ),
	.datad(!\dut|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\dut|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal6~3 .extended_lut = "off";
defparam \dut|Equal6~3 .lut_mask = 64'h000F000F00000000;
defparam \dut|Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \dut|y_out[0] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[0] .is_wysiwyg = "true";
defparam \dut|y_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N33
cyclonev_lcell_comb \dut|Add6~21 (
// Equation(s):
// \dut|Add6~21_sumout  = SUM(( \dut|y_out [1] ) + ( GND ) + ( \dut|Add6~38  ))
// \dut|Add6~22  = CARRY(( \dut|y_out [1] ) + ( GND ) + ( \dut|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~21_sumout ),
	.cout(\dut|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~21 .extended_lut = "off";
defparam \dut|Add6~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N35
dffeas \dut|y_out[1] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[1] .is_wysiwyg = "true";
defparam \dut|y_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N36
cyclonev_lcell_comb \dut|Add6~25 (
// Equation(s):
// \dut|Add6~25_sumout  = SUM(( \dut|y_out [2] ) + ( GND ) + ( \dut|Add6~22  ))
// \dut|Add6~26  = CARRY(( \dut|y_out [2] ) + ( GND ) + ( \dut|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~25_sumout ),
	.cout(\dut|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~25 .extended_lut = "off";
defparam \dut|Add6~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N38
dffeas \dut|y_out[2] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[2] .is_wysiwyg = "true";
defparam \dut|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N39
cyclonev_lcell_comb \dut|Add6~29 (
// Equation(s):
// \dut|Add6~29_sumout  = SUM(( \dut|y_out [3] ) + ( GND ) + ( \dut|Add6~26  ))
// \dut|Add6~30  = CARRY(( \dut|y_out [3] ) + ( GND ) + ( \dut|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~29_sumout ),
	.cout(\dut|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~29 .extended_lut = "off";
defparam \dut|Add6~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N40
dffeas \dut|y_out[3] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[3] .is_wysiwyg = "true";
defparam \dut|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N42
cyclonev_lcell_comb \dut|Add6~33 (
// Equation(s):
// \dut|Add6~33_sumout  = SUM(( \dut|y_out [4] ) + ( GND ) + ( \dut|Add6~30  ))
// \dut|Add6~34  = CARRY(( \dut|y_out [4] ) + ( GND ) + ( \dut|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~33_sumout ),
	.cout(\dut|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~33 .extended_lut = "off";
defparam \dut|Add6~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N44
dffeas \dut|y_out[4] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[4] .is_wysiwyg = "true";
defparam \dut|y_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N45
cyclonev_lcell_comb \dut|Add6~1 (
// Equation(s):
// \dut|Add6~1_sumout  = SUM(( \dut|y_out [5] ) + ( GND ) + ( \dut|Add6~34  ))
// \dut|Add6~2  = CARRY(( \dut|y_out [5] ) + ( GND ) + ( \dut|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~1_sumout ),
	.cout(\dut|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~1 .extended_lut = "off";
defparam \dut|Add6~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N46
dffeas \dut|y_out[5] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[5] .is_wysiwyg = "true";
defparam \dut|y_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N48
cyclonev_lcell_comb \dut|Add6~9 (
// Equation(s):
// \dut|Add6~9_sumout  = SUM(( \dut|y_out [6] ) + ( GND ) + ( \dut|Add6~2  ))
// \dut|Add6~10  = CARRY(( \dut|y_out [6] ) + ( GND ) + ( \dut|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~9_sumout ),
	.cout(\dut|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~9 .extended_lut = "off";
defparam \dut|Add6~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N50
dffeas \dut|y_out[6] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[6] .is_wysiwyg = "true";
defparam \dut|y_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N51
cyclonev_lcell_comb \dut|Add6~5 (
// Equation(s):
// \dut|Add6~5_sumout  = SUM(( \dut|y_out [7] ) + ( GND ) + ( \dut|Add6~10  ))
// \dut|Add6~6  = CARRY(( \dut|y_out [7] ) + ( GND ) + ( \dut|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~5_sumout ),
	.cout(\dut|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~5 .extended_lut = "off";
defparam \dut|Add6~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N52
dffeas \dut|y_out[7] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[7] .is_wysiwyg = "true";
defparam \dut|y_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N54
cyclonev_lcell_comb \dut|Add6~13 (
// Equation(s):
// \dut|Add6~13_sumout  = SUM(( \dut|y_out [8] ) + ( GND ) + ( \dut|Add6~6  ))
// \dut|Add6~14  = CARRY(( \dut|y_out [8] ) + ( GND ) + ( \dut|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~13_sumout ),
	.cout(\dut|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~13 .extended_lut = "off";
defparam \dut|Add6~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N55
dffeas \dut|y_out[8] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[8] .is_wysiwyg = "true";
defparam \dut|y_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N57
cyclonev_lcell_comb \dut|Add6~17 (
// Equation(s):
// \dut|Add6~17_sumout  = SUM(( \dut|y_out [9] ) + ( GND ) + ( \dut|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add6~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Add6~17 .extended_lut = "off";
defparam \dut|Add6~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N58
dffeas \dut|y_out[9] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[9] .is_wysiwyg = "true";
defparam \dut|y_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N49
dffeas \dut|y_out[6]~DUPLICATE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|y_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N43
dffeas \dut|y_out[4]~DUPLICATE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|y_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N37
dffeas \dut|y_out[2]~DUPLICATE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|y_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N34
dffeas \dut|y_out[1]~DUPLICATE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal6~3_combout ),
	.sload(gnd),
	.ena(\dut|y_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|y_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|y_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|y_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N0
cyclonev_lcell_comb \dut|Add8~25 (
// Equation(s):
// \dut|Add8~25_sumout  = SUM(( !\dut|x_out [8] $ (!\dut|y_out[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \dut|Add8~26  = CARRY(( !\dut|x_out [8] $ (!\dut|y_out[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \dut|Add8~27  = SHARE((\dut|x_out [8] & \dut|y_out[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\dut|x_out [8]),
	.datac(gnd),
	.datad(!\dut|y_out[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add8~25_sumout ),
	.cout(\dut|Add8~26 ),
	.shareout(\dut|Add8~27 ));
// synopsys translate_off
defparam \dut|Add8~25 .extended_lut = "off";
defparam \dut|Add8~25 .lut_mask = 64'h00000033000033CC;
defparam \dut|Add8~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N3
cyclonev_lcell_comb \dut|Add8~29 (
// Equation(s):
// \dut|Add8~29_sumout  = SUM(( !\dut|y_out[2]~DUPLICATE_q  $ (!\dut|x_out [9]) ) + ( \dut|Add8~27  ) + ( \dut|Add8~26  ))
// \dut|Add8~30  = CARRY(( !\dut|y_out[2]~DUPLICATE_q  $ (!\dut|x_out [9]) ) + ( \dut|Add8~27  ) + ( \dut|Add8~26  ))
// \dut|Add8~31  = SHARE((\dut|y_out[2]~DUPLICATE_q  & \dut|x_out [9]))

	.dataa(!\dut|y_out[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|x_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~26 ),
	.sharein(\dut|Add8~27 ),
	.combout(),
	.sumout(\dut|Add8~29_sumout ),
	.cout(\dut|Add8~30 ),
	.shareout(\dut|Add8~31 ));
// synopsys translate_off
defparam \dut|Add8~29 .extended_lut = "off";
defparam \dut|Add8~29 .lut_mask = 64'h00000055000055AA;
defparam \dut|Add8~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N6
cyclonev_lcell_comb \dut|Add8~33 (
// Equation(s):
// \dut|Add8~33_sumout  = SUM(( !\dut|y_out [3] $ (!\dut|x_out [10] $ (\dut|y_out[1]~DUPLICATE_q )) ) + ( \dut|Add8~31  ) + ( \dut|Add8~30  ))
// \dut|Add8~34  = CARRY(( !\dut|y_out [3] $ (!\dut|x_out [10] $ (\dut|y_out[1]~DUPLICATE_q )) ) + ( \dut|Add8~31  ) + ( \dut|Add8~30  ))
// \dut|Add8~35  = SHARE((!\dut|y_out [3] & (\dut|x_out [10] & \dut|y_out[1]~DUPLICATE_q )) # (\dut|y_out [3] & ((\dut|y_out[1]~DUPLICATE_q ) # (\dut|x_out [10]))))

	.dataa(!\dut|y_out [3]),
	.datab(gnd),
	.datac(!\dut|x_out [10]),
	.datad(!\dut|y_out[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~30 ),
	.sharein(\dut|Add8~31 ),
	.combout(),
	.sumout(\dut|Add8~33_sumout ),
	.cout(\dut|Add8~34 ),
	.shareout(\dut|Add8~35 ));
// synopsys translate_off
defparam \dut|Add8~33 .extended_lut = "off";
defparam \dut|Add8~33 .lut_mask = 64'h0000055F00005AA5;
defparam \dut|Add8~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N9
cyclonev_lcell_comb \dut|Add8~37 (
// Equation(s):
// \dut|Add8~37_sumout  = SUM(( !\dut|y_out[2]~DUPLICATE_q  $ (!\dut|y_out[4]~DUPLICATE_q ) ) + ( \dut|Add8~35  ) + ( \dut|Add8~34  ))
// \dut|Add8~38  = CARRY(( !\dut|y_out[2]~DUPLICATE_q  $ (!\dut|y_out[4]~DUPLICATE_q ) ) + ( \dut|Add8~35  ) + ( \dut|Add8~34  ))
// \dut|Add8~39  = SHARE((\dut|y_out[2]~DUPLICATE_q  & \dut|y_out[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|y_out[2]~DUPLICATE_q ),
	.datad(!\dut|y_out[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~34 ),
	.sharein(\dut|Add8~35 ),
	.combout(),
	.sumout(\dut|Add8~37_sumout ),
	.cout(\dut|Add8~38 ),
	.shareout(\dut|Add8~39 ));
// synopsys translate_off
defparam \dut|Add8~37 .extended_lut = "off";
defparam \dut|Add8~37 .lut_mask = 64'h0000000F00000FF0;
defparam \dut|Add8~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N12
cyclonev_lcell_comb \dut|Add8~41 (
// Equation(s):
// \dut|Add8~41_sumout  = SUM(( !\dut|y_out [5] $ (!\dut|y_out [3]) ) + ( \dut|Add8~39  ) + ( \dut|Add8~38  ))
// \dut|Add8~42  = CARRY(( !\dut|y_out [5] $ (!\dut|y_out [3]) ) + ( \dut|Add8~39  ) + ( \dut|Add8~38  ))
// \dut|Add8~43  = SHARE((\dut|y_out [5] & \dut|y_out [3]))

	.dataa(!\dut|y_out [5]),
	.datab(gnd),
	.datac(!\dut|y_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~38 ),
	.sharein(\dut|Add8~39 ),
	.combout(),
	.sumout(\dut|Add8~41_sumout ),
	.cout(\dut|Add8~42 ),
	.shareout(\dut|Add8~43 ));
// synopsys translate_off
defparam \dut|Add8~41 .extended_lut = "off";
defparam \dut|Add8~41 .lut_mask = 64'h0000050500005A5A;
defparam \dut|Add8~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N15
cyclonev_lcell_comb \dut|Add8~45 (
// Equation(s):
// \dut|Add8~45_sumout  = SUM(( !\dut|y_out[6]~DUPLICATE_q  $ (!\dut|y_out[4]~DUPLICATE_q ) ) + ( \dut|Add8~43  ) + ( \dut|Add8~42  ))
// \dut|Add8~46  = CARRY(( !\dut|y_out[6]~DUPLICATE_q  $ (!\dut|y_out[4]~DUPLICATE_q ) ) + ( \dut|Add8~43  ) + ( \dut|Add8~42  ))
// \dut|Add8~47  = SHARE((\dut|y_out[6]~DUPLICATE_q  & \dut|y_out[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|y_out[6]~DUPLICATE_q ),
	.datad(!\dut|y_out[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~42 ),
	.sharein(\dut|Add8~43 ),
	.combout(),
	.sumout(\dut|Add8~45_sumout ),
	.cout(\dut|Add8~46 ),
	.shareout(\dut|Add8~47 ));
// synopsys translate_off
defparam \dut|Add8~45 .extended_lut = "off";
defparam \dut|Add8~45 .lut_mask = 64'h0000000F00000FF0;
defparam \dut|Add8~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N18
cyclonev_lcell_comb \dut|Add8~1 (
// Equation(s):
// \dut|Add8~1_sumout  = SUM(( !\dut|y_out [7] $ (!\dut|y_out [5]) ) + ( \dut|Add8~47  ) + ( \dut|Add8~46  ))
// \dut|Add8~2  = CARRY(( !\dut|y_out [7] $ (!\dut|y_out [5]) ) + ( \dut|Add8~47  ) + ( \dut|Add8~46  ))
// \dut|Add8~3  = SHARE((\dut|y_out [7] & \dut|y_out [5]))

	.dataa(!\dut|y_out [7]),
	.datab(gnd),
	.datac(!\dut|y_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~46 ),
	.sharein(\dut|Add8~47 ),
	.combout(),
	.sumout(\dut|Add8~1_sumout ),
	.cout(\dut|Add8~2 ),
	.shareout(\dut|Add8~3 ));
// synopsys translate_off
defparam \dut|Add8~1 .extended_lut = "off";
defparam \dut|Add8~1 .lut_mask = 64'h0000050500005A5A;
defparam \dut|Add8~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N21
cyclonev_lcell_comb \dut|Add8~9 (
// Equation(s):
// \dut|Add8~9_sumout  = SUM(( !\dut|y_out [8] $ (!\dut|y_out[6]~DUPLICATE_q ) ) + ( \dut|Add8~3  ) + ( \dut|Add8~2  ))
// \dut|Add8~10  = CARRY(( !\dut|y_out [8] $ (!\dut|y_out[6]~DUPLICATE_q ) ) + ( \dut|Add8~3  ) + ( \dut|Add8~2  ))
// \dut|Add8~11  = SHARE((\dut|y_out [8] & \dut|y_out[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\dut|y_out [8]),
	.datac(!\dut|y_out[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~2 ),
	.sharein(\dut|Add8~3 ),
	.combout(),
	.sumout(\dut|Add8~9_sumout ),
	.cout(\dut|Add8~10 ),
	.shareout(\dut|Add8~11 ));
// synopsys translate_off
defparam \dut|Add8~9 .extended_lut = "off";
defparam \dut|Add8~9 .lut_mask = 64'h0000030300003C3C;
defparam \dut|Add8~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
cyclonev_lcell_comb \dut|Add8~13 (
// Equation(s):
// \dut|Add8~13_sumout  = SUM(( !\dut|y_out [7] $ (!\dut|y_out [9]) ) + ( \dut|Add8~11  ) + ( \dut|Add8~10  ))
// \dut|Add8~14  = CARRY(( !\dut|y_out [7] $ (!\dut|y_out [9]) ) + ( \dut|Add8~11  ) + ( \dut|Add8~10  ))
// \dut|Add8~15  = SHARE((\dut|y_out [7] & \dut|y_out [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|y_out [7]),
	.datad(!\dut|y_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~10 ),
	.sharein(\dut|Add8~11 ),
	.combout(),
	.sumout(\dut|Add8~13_sumout ),
	.cout(\dut|Add8~14 ),
	.shareout(\dut|Add8~15 ));
// synopsys translate_off
defparam \dut|Add8~13 .extended_lut = "off";
defparam \dut|Add8~13 .lut_mask = 64'h0000000F00000FF0;
defparam \dut|Add8~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N27
cyclonev_lcell_comb \dut|Add8~17 (
// Equation(s):
// \dut|Add8~17_sumout  = SUM(( \dut|y_out [8] ) + ( \dut|Add8~15  ) + ( \dut|Add8~14  ))
// \dut|Add8~18  = CARRY(( \dut|y_out [8] ) + ( \dut|Add8~15  ) + ( \dut|Add8~14  ))
// \dut|Add8~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|y_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~14 ),
	.sharein(\dut|Add8~15 ),
	.combout(),
	.sumout(\dut|Add8~17_sumout ),
	.cout(\dut|Add8~18 ),
	.shareout(\dut|Add8~19 ));
// synopsys translate_off
defparam \dut|Add8~17 .extended_lut = "off";
defparam \dut|Add8~17 .lut_mask = 64'h0000000000000F0F;
defparam \dut|Add8~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N30
cyclonev_lcell_comb \dut|Add8~21 (
// Equation(s):
// \dut|Add8~21_sumout  = SUM(( \dut|y_out [9] ) + ( \dut|Add8~19  ) + ( \dut|Add8~18  ))
// \dut|Add8~22  = CARRY(( \dut|y_out [9] ) + ( \dut|Add8~19  ) + ( \dut|Add8~18  ))
// \dut|Add8~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|y_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~18 ),
	.sharein(\dut|Add8~19 ),
	.combout(),
	.sumout(\dut|Add8~21_sumout ),
	.cout(\dut|Add8~22 ),
	.shareout(\dut|Add8~23 ));
// synopsys translate_off
defparam \dut|Add8~21 .extended_lut = "off";
defparam \dut|Add8~21 .lut_mask = 64'h00000000000000FF;
defparam \dut|Add8~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y33_N32
dffeas \dut|vram_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add8~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N38
dffeas \dut|vram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|Add8~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N33
cyclonev_lcell_comb \dut|Add8~5 (
// Equation(s):
// \dut|Add8~5_sumout  = SUM(( GND ) + ( \dut|Add8~23  ) + ( \dut|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add8~22 ),
	.sharein(\dut|Add8~23 ),
	.combout(),
	.sumout(\dut|Add8~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Add8~5 .extended_lut = "off";
defparam \dut|Add8~5 .lut_mask = 64'h0000000000000000;
defparam \dut|Add8~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N54
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout  = ( \dut|Add8~9_sumout  & ( !\dut|Add8~17_sumout  & ( (!\dut|Add8~13_sumout  & (\dut|Add8~21_sumout  & (!\dut|Add8~5_sumout  & \dut|Add8~1_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~1_sumout ),
	.datae(!\dut|Add8~9_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .mem_init3 = "9FFFFDFAD08952FC000000000000000042B4BADEF45FF77EFE900043E7F8006A7FD5BFBD3E003AF6BD0F07FFFDFFF6FFFFB4078004557D4555482CFFFFEC70C012825FB000003FD4A800301020284072CFFFFF7E2E9897FFE8000000000000042AA5AD75FF0FE94FBC5000056FF00014955FEBDCFC2076DAB54F83FFFCFFEBBFBF8A81801FCACAFEEA410B7FFFD761014A4B6DF800007EEA4A8038041082820E5BEEFFFDBD52942FBC8000000000008094B6FFBFD2DFF0BFFD100004F7E000154A66FEFFE000D56A348781BFF77FECFFFFE500C0076ABEDB55240E7FFFF90C04055137FE0813F7AB49021000480009BA7F837FFFD6D552800490000000000212";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .mem_init2 = "A4DFFBBFFBFFD9FBFC3000007F400081554FB7BAC000DFDA5A0FC0DFFF7FBAFFFFF0A86005B5632DAA489FFFFF691D80A9105BFE44AEDEACA000B800042AA04077B0707FA6B8940000202FF3C000094DB7FBFFFFFBEFF75EF87000027700030150FBFBF180236AB56507E02FF6BFFFD5FFFD403007CAAE76DAA247FFFFAF000104A82BFF555EFECA8400180480002A049F81B43E7A44000024079FFEFF4D0AAABFFFFFEFF8EFCBFFBF700003F40002000F8D1F710002ADE8B203C135F6CFFE3FFFFFC83C03E55FBEEAD89DFFFFC1C100A94516F6D29FF7A850011800108514900B40901E9A1000010006FFFFBFFFE0BFFDFFFF7FF0EFE7DDEC70000034000C8F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .mem_init1 = "D3C023E3000AB7D5A8016093F14FFDBFFFFFA21C01E5549BAB52C9FFFD1E4D40022826FDEA7BFD4A0800CE00020400440D40501FBC900000009EFFFFFFFF86BFE2FFFFFFF2BFCFBFBE200001300008290D000684009555D34800405D7D5FDBFFFFFFE80900FEABFEF7570FFFF0805D005105017EBBAED6A440024400001011000580200889000000401FFFFFFFFFFFF5FBFFFF3FF39FCFEFDD2000001E00001383800148001557AAA400A010EB300FFFFFFFFA07007B55D37DDCA3FFE300C94008A080BF55FEFAD1400244000002401005C01002D200100E60173FBFFFFFFFFFBEFFFF9FFD3FDF3DF72000001F00000101C00000026AAAD5500032AAE8FC17FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a152 .mem_init0 = "FFFFFEC1C0F8AAC3FEAB97FF884005200214503FABFF2654000262A00008244405C00807A68002800FFFFEDFFFFFFFF970FF9FBAA737CEFFBF60000018000002A54602100052DB5548005012B16407FFFFFFFE00E036557CEF7A97FF8384D0E00082000FA9FF6AA100054A080040800006E0340200000078021BFFFFFFFFFE602FFE1FDF270C1FBFDB00000001000006EFF18400208A3DC54000100A66900BFFFFFFEFE8481ED55B7E6C8FFFE0F8EA8400208207EA6DB5100002E220022210280FF05A002701021F500FFFFFFFFFFE01E8041E9F2C81BFD5F4100000038000107FBE480002A56EAAA0002804882A07FFFFFFFF845837654739964FFFEE3464C2";
// synopsys translate_on

// Location: FF_X37_Y33_N47
dffeas \dut|vram_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|Add8~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout  = ( \dut|Add8~13_sumout  & ( \dut|Add8~17_sumout  & ( (\dut|Add8~9_sumout  & (\dut|Add8~21_sumout  & (\dut|Add8~1_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~9_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~13_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N16
dffeas \dut|x_out[5]~DUPLICATE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|x_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a248 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .mem_init3 = "1201FEA1FD521003FFFFFF48801800CFFFFFDAA4AFF00EC0002287015540001088004ABFFFFF942E370200500000000957A800187BEC1100E6DB4EB6BFBF862165302086ED7AC0C0700BFE81CEC2B6FE0D03F74CFF50000FFFE804A800180197FFFF6D108F803E000011DFF00800004422002ABFFFFFEE0A1D606F0002340006DD400345DB4F04211AAD5BFEEFFF5D840002D3DB1FF91C201002FE80F000BC7BA287FB4A5FFFDA96D556DAAA001003BFFFDDB5215D01BA0010633FFE8004091288800ABFFDFFF70E4131401FD48B3BEA30000652BDB95083276B86B4DFFE70600D860F29FFBE4608B8057EB070002F35C117FDA0EA2ADBFFEADAAB5400000F7F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .mem_init2 = "FFFFDC817006E800202557FFF50144A8A240055FFFFFFB47480DC08A05017FFFD3000AF876770409B5BDA7FDDFFE39339B201FF0DF6BB8515002BEA8200017EFE057FF48814AFFFFFF6EDAAA00101E7FFF6D524ED01EB000A1BAB1EFFEA822451484095FFFFFFF8349C281408241BFFF8D0094D7148150895EDDA5EFEF7F90027A7417E6DF7FBD4649005D7400000B77E02BF6BFC46B4FFFFF57AD5600303E7FFFFB540B00DBC004A18D54FFFFFEAAAAA22004AFFFFFFED18509A04063229FFC9A00CDF36038C4A46BAFE3BFCFFE9884DFB61718177FE4F1E100297800000177E4756ABAE115F3FFFBB56AAC0010747FFFED284D03FF801283A13985BDFFFB55";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .mem_init1 = "AA9102AFFFFFFF20C7EA000071C07FFA2802A5DDAC3E301196FEF1EBDFFF22FA5FF1D7C0536F650D14002BFC00000159E43E957734ADFFFFFD5B55580020FDFFFBB544700D7D004A82D61FDE3F5FFFFAA9440157FFFFFF50A264D00050482FC1680EE2F2B5A85089FB6FB7BF3E7F22A12FFEF512AEE05F02280005FE80000014B80FC03BB4AEE3FFFFEAD4A80001F8FFEF5917B03DF6001527E1E373C7E5FFFF575200ABFFFDFFB823D3C00050A96FC0F81F9E4E7A38C415FBFDFED5DE7E519AAFF3B780D248A040B00002FE8000001FFD007FB8F7FFFFFFFFDE55580067F1FBBDA48180FFF800AA024AD22E7DFA5BFFFAA88055FFFFFFB072EC480050C45300";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a248 .mem_init0 = "5FE15D24CC60C013F7F5EBDFCE7F46D7AFF90F7FFA5844024900017FC00000014E001DEA3FFFFDCA882BD550006FF1EFF6E22A03FFD00A548C955D25CDBACF7FFF6A20157FFFFFCC7FB4A8005A40440AC96FABE0F8AEA089EBDF7DF62EF207FFEFFE2776FEB6C908020000BFD0000000AF8002C53FFFBF511FF8A920004FE1FED3906C0FFFE042A80522ABF26CD7E0AFFFD5480ABFFFDFCC7DDE7D0069600010281EAE4821EE2002557FEFDDDFE84AEA7FFF1BFFFFFE78000A0000AFF600000043000014FFFFF5A88FFF5490003DC1EEAA41F03FFF40155108997D5DA71B35557FFD5002AFFFFFC7FEE9F8C03A91054855BEC88A5FB7E001BBFB7AD8B7C42ACE";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout  = ( !\dut|Add8~17_sumout  & ( \dut|Add8~21_sumout  & ( (\dut|Add8~13_sumout  & (\dut|Add8~9_sumout  & (!\dut|Add8~5_sumout  & \dut|Add8~1_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~1_sumout ),
	.datae(!\dut|Add8~17_sumout ),
	.dataf(!\dut|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .mem_init3 = "C2CA8000202AA1FFC492001000001612BF71984081FF84012AFFFFFFFF579F3FFFFBED882C1157FF8857FA900000087FFEDE0AFFD0A1E017B097AFFE0FC3C607FDE0000000027F3B07FDFBD7DBF3FFC905540402C01583FF52A8C04000000B50FFD1D91C03FFE1C0F777FDFFFEE6FD1FFE57F4800008AFBFA12FFD48000000FFF77BF1FB6C01005DAA53C9BC1F9F8CFFC3B3C0000001FFFF8DF7FEBE7BE7DDC500101C05B0020FFDCB97040000006A42FFFF67B3A1E1B3004BDFFFFFFFCFFFFFFC507F20010557FF816BFF40000021FFDA6EE1E9F48620E1E8A3F6F87A6A1B7D0A5141000403FFFFEFDEFCFBF7EFFEBA03802000CC2CCBFFAF7D2000212B5B65";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .mem_init2 = "FBFE9DDE8103CE6575FFFFFFFF62FFFFF40041F80022577F9B57FC28000005FFF35BB6E7A576C1407C772CF17FBE7FFC59F9C0100201FFFFFFFFEDEFEBE7DFF00001403BF8E03DFFB4D500000155AA35FF385FFEA08500CFFFFDFFFFFFFFFFEC81F6C7CFC40957FFAA53FE02000043FF4AD6D45FF67FD8003BF27BF3FFFFFBE0D6B0D0A00003FFFFEFFD6BDFFD6FFDD00B12000FF665F5FFC0DA80001F7EDBDAFBDD7FFFA8BFF719C7DBFFFFFBEDFDA7EC12008FF824EF7FBAABFEA0000017FFEC3B743FFB3FC00017E787E7F7FAEFCB71B3C0822900FFFEFFE96FFDE5DFD7E01F56008DF391DAFFA74206FBEDB3B896F535FFFFE8438C67CC9FFFFFEB33E7D7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .mem_init1 = "93E8A0003FC2B7FFD483FF5400010FFEA56DBE3F7F9708000FF08ECF5BFEF697CCF1E008A8803FFBF6AE7DBFEABFFBE0435E003A84594BEFAAAE5FAE1DBC8215AB6FFFFFEBFAE0CC00F7BBD7CDFE9F5C9AF6A00005FD9FFF8841FF2100040FFED7B6D69DFE0DC0001F81AD966FFBDCA63A88F8A356A00FFFDB45F6FB4AFFEFE178F40053AA5FBB6E45082005F6AFBF6FE5DFFFFFF7960E0000115D7EE7ABFF26FB52A800001BFD6FC203FFE800013FF6EA5B7B1FC6A040000E007D399FFF23BF9081E20D2F4887FDFD3FFFDBC57EFFA14768025EB15369A00420108002F6FEF57DBFFFFFE9061D0017FFD76FE9FBFF376A95210000117FFF8907FFD500201FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a184 .mem_init0 = "3DAAB46555956000044F3274F7FCAF6802B46A92AB9023FFE3EF79BF69FFEFC209E006ED8A83B26500000000015FFBEE36FFDFFFDE19F4003FEAD6B5D7E3FD5D5554A40020003DFFC013FFC08004BFF6D4B5DEA5C7C8110094079ADFFC3FE676A3C8EC495F4810FFBEBEFFFF2AFFFFC40580045225387D9A210112BFFEB77EC2EDFE7FF96A4404177F36EADFFFB8FAC754A210000022BFFFC007FFFA1000FFFF7956AA8FD7867885175A6B110F49E1E042C4E5257F24089CDBDFFF10C2FFFF4908000D6D8BF2AB5A3ED4480027FDDD2F07E57FFEA00F03A5ABEB776F6BDFFE39FEA9400017DA95FF80029FFA8045FFFB2AAAD74FEFCE10003CF8DA4F7BA4876B";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout  = ( !\dut|Add8~13_sumout  & ( \dut|Add8~1_sumout  & ( (\dut|Add8~17_sumout  & (\dut|Add8~21_sumout  & (\dut|Add8~9_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~17_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~9_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~13_sumout ),
	.dataf(!\dut|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N7
dffeas \dut|x_out[2]~DUPLICATE (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|Equal5~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|x_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|x_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|x_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a216 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .mem_init3 = "FFFC7FFFFF543C0000000227FFE83E9F1490199F7FFD3BFD000001C26110205C6233FA057C0F7BF11A0119151711F3FBCFFFF5777EFAD6FB0BC3F8020A28FBFFFFFC11480016F4000000014FE8EFF07FFFF801DFF3FFE380000000C3FFE8FFBFA0D0793FFF1FFFF9200000648484216BFE178415657DA8A0F80009DC9E953F3FFFFFF35DE37ADBEEFFE2D82880E6FDFFFFF85A508001BA00000000BFF97BF07FFFF00007FFFFFCFC00000018FFE80FFF5D809DBFFFFFFFF000000DA8245020BF8ECF820C1CBEB0E5A0021E323EABD7E7FFFFBFEAE793372A5780B40217EFE3FFFFFB48A140006D00000002EFFB6FF47FFFF0001FFFFFFFEE00000004FFE80FF7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .mem_init2 = "7D017FDFFFFFFFE400001B348A9022D6FE2DC000483DE0F1280008EE9D3CB6F1EBFFF59F8B86EF5F29796820277B80FFFFFC3AA504001A80000002C5E6F7F27FFFE000FFFFFFFFFA00000001AFE80FF0477DFEB7F7BFFDA821081D28311041EB3F8E460393B6C0DB08020B7CA919DDD985FE3C2F388AFDFFEC8EB8845BE409BFFFE8D1415000064000000287C8FB7D7FFE8005FFFFFFFFCC00000000DFE807E1AA8274FFFF7FFD10000060D160A041AFBAA76C10197D80CAB0002AC856AAEEF5CB828500ADBF27DFB7C1EA005FE0243FFFA5442A0800032000000093F7DFF2FFFF001FFFFFFFFF200000000027E80100C8442803FFFCAB3000007FB0C02046CF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .mem_init1 = "AEA82804996F8092900430A2AAAB775E2ABF4884BBC64F7FC7E0EE11F70492FFFC0118A2514001700000014FEBD77DFFFE00BFFFFFFFF9C0000000000EE8020380101AAA77F23E1804807B4391004396BA5560808F6F00AC4010C12A5575BE4FDFD564192EE7BEFDFFC1D8804052885FF1014469C40800740640013FE7FA77FFFC03FFFFFFFFFA0000000000E7E4006A6DC40F15BFE0FE0400046F8F8880229EEF54B80040B6010A0000208155AEFCE7DF6FD2414A6E2DFFA9C2D8023F14A21FD80008C4110400291048000E275E3FFFF81F7FFFFFFDC000000000032BD0292AEB1983C497F88F130014BD5DA2004B3A735B598215A801AC4008800555777B37";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a216 .mem_init0 = "FFAFD19246E67FD7543F288FFC5211DF05012B3FFF882018D000001C07D6F7FFF07FBBFFF3C00000000000079FD02963CF7341A029F501894091F5765C0026FDAAD4B8505106010B0023C015555AAB37FF7FC64426CE767FFF87DC20BD214DA71480007FFE0A000FE80000FC55FA6FFFE3FFFFF7000000000000001AFFF052C4006EB2A014FE40001083F8DEA800667FF378D801118F08F400048022AAADF177FF77F25D06FA97FA07C0DEB81C8A4F836FE62AE3FBF80406B002007ED3AEAFFECFFFF7000200000000000023FFE92AE0011B6F048A7FF4483AEFF3ECD4024CF4BBA7F0801CCD011000410014AAAD4ACFFFDFE520A9796EE01B83D9C43E537B87";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a152~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a248~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a184~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a216~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3 .lut_mask = 64'h202570752A2F7A7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N20
dffeas \dut|vram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add8~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \dut|vram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add8~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout  = ( !\dut|Add8~1_sumout  & ( \dut|Add8~13_sumout  & ( (\dut|Add8~17_sumout  & (\dut|Add8~21_sumout  & (!\dut|Add8~5_sumout  & \dut|Add8~9_sumout ))) ) ) )

	.dataa(!\dut|Add8~17_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~9_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a240 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .mem_init3 = "6FFFBFFDF70E00004A680057EC000000238000033CFFD6A40FFF8A4007BFC00D490140FFFF80A4A42D6CAEB7FBB37682DFFFD48057FFFFBFFFA89F1098110AA1FCB9C014FED38009BFFDBDB2969029EEDFBFDF7F7FB3604401400015F900000001E00000AFFFFB950FFF90404ABFE08AD203E1FFFD00129012A77FEFFF9B6DC437FFDA4417FFF7FFFFA80EC00A1C5545E43002583B2B0800FCD7F6E8214911FE1FBEDFFFBDBF90200CB000057940000002D000000FBBDAA80FFFC78EE13F000D141A07FFFE0000401A9AFFFFFFF3E7BE047FF5102A0FBFFFD3EA0BA8208055072F4001A079BA800FFBF75DF056911A9F5C1DF7E1FFDFCB1005050002BFD00000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .mem_init2 = "00AC000004DF75540FFFB15C9ABF4010200E1FFFE94000007D57FFFFFFFFE2D1FFF3FDA8BFEFFFE331689FC4000B541F28D6C014E5B6B077DFFF71E01246C51FAABAEFC0F77AE690848380015FFA000001E60000079AD5500FF9A4A3D5BF000028183FBFFD2000005777FFFFFFFF7FC31FDFFCDFFFFFFD44EFA563F20035A0FE3DDFC84EB2D368BFADFBEEF02923DBBE5B3FF7C9FBFFB0D2029120005FFE0000001400000002BA501F31E89DB5BF00088170FFFFD4800000CEEFFFFFFFFFDBF6F9FFFFFFFFFFF3FE37D557F400D6817F085A8451CB2C99FDFF249D0A048B16FC7A7FF3F3E5ED9154A88A320017FF4000000A000000003F801E979766AA3D0000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .mem_init1 = "5083FFFEFA400000BEEFFFFFFFFFED369DF6AFF7FFFFEFFBF7F5AEF902AA023C316E4B41759D81FFDDFB37BB524F89797EFEF173377E3F5A0A4414002BFFD000003CC00000000563A2F15A62CABE00014387FFFFD5000024FBBFFFBFFFFFFAD333E3F009FFFFBFB39ED56B701DD490D0ED0B1B11264457FFF7C6FBE3851743A07BF7FE95FFFD2364A522760005FFEA00040E2000000000273E0EE5CD543E00009B1FFFEFB4000C39F77FFFFFFFFF77591B198D402FFBAFE99756AEC47B720049D7A640CAF68F81FFFF10DE12009775307DA3FFE0C7FF7B935490122002FFFD00011658000000000798F963B6A2B400002C7FFFFED000B6F3FBBFFFFFFFF7FB64";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a240 .mem_init0 = "80F1E5291BF49BF11FAB69D35F5010726788A1DAE39EA3FFF5AB57423255D500FBE5F73E1DECDEFCAA4FBE40215FFFC001201200000001740FBF9EDA943600007CFFFFFFA008897FFBBFFDF7FFFFDD5240002D543FFFA7DBDEBBAF4EB7E50145602FC1D1D6F705FFFBB6F27A709DFA10ECE3B40B00B0FFE26A917A40115FFFD000E75D8000002D423E9660EAA43000002BFFFFFE80F72FFFFBBFFFFFFFFFF6CA001B8CA1DDFFDFE7F76D6E2B5FB1088BC82B0363A1FF45FFFE455024F24AAC01801E80015F71FF910A578C40302FFFFA013CCB600005F28339FD275488200400577BFFFB078F1FFFFEFFFFFDFFFFEB508159148EF7FF7C71C7EBB8F57C810914";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N3
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout  = ( !\dut|Add8~17_sumout  & ( \dut|Add8~13_sumout  & ( (\dut|Add8~21_sumout  & (\dut|Add8~9_sumout  & (!\dut|Add8~1_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~21_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~17_sumout ),
	.dataf(!\dut|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .mem_init3 = "234E6695FF900A04ED73F6E403FDDF500C40190A5BC4504002011AD52008677CAFE99FFB888FE009D74B95BF9BFBF804029400AFFFFFDFFFC0061FF42010FFE6B6AB6A8789DF8BE1D70BB1855DD80BE8A3095EBFFFE421203A57CF8203FFBFC02D0002F3343952AB4A97FF5280227F4A7FFDEBFAFB4FA1EE56AA5558AEFFD100488000040005FF7FC00D0FFE910BFFFAD2AAAACFA1FBC1C0C000CFE788B0151A80177FBFFD7A08040ABDF82A13FFD7A08000050EC2B52A856577FBFD317BEBB1FFE7CEFAAD3F1AA41AA2AAA2B7DF4A2289448000089257FF800E0FFF4440FFEDB2AA855FD9F3A9E6C001831BC1C0515020D95FFEE97D000209CF048127FF7EC1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .mem_init2 = "61000D941FFAEF9F889EBDF1A1BFFC7FFDEF1FFDC43FC095CBB554AA8BBE550850000010A015557FC03D03FC2113FFFEAAAAAAAF65AF00E87005C101F06025091144DADFAAAE00004ABAC05D17FFDB23800013045CAF9FC6367FE7E6DABFDFFFEF2D9DD5203746C11AD4A2A8503548C2210001000002ADFF803A0FFEFA41FFF7A755054DB5E6004735289004F1E005882227796344BF800001A618DAFFEB6D420A000A87FF9BF6DB9511DFFD01F7FFFCFF90AD7FF00F59022EAAAA910420560894000000000157FFE07C01FFBFC3FFCB5955054ED5AC002981036062D960021CD351E8D5252F8082007027B46FFFAA140A0004FF7FF9FAAE8EF3FFFF0F7FFF8F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .mem_init1 = "F3A413FEBC1FA000D66A8844808548A2400000000001577FA03C79FF77FBFFFCCBA4155CD5A800F30DBC403078E08DE7783FB00892AFE00880103DCEBF7EAC8011005EBBFFA01EC315287FF2E3FFF3B55DF00FFDDA00151099A04552000A262A20000000000151FFE07CF3FF8EF7FFEBAD552A98B788019A18C759716CB033E8CFD540924957F0212852A3579FFBB61011160D5DF7FAFCF4CC91497E942D6AAA7F352F7D6C01544254502A8800212090800000000000517FC07E6AFFBF5FFFBDB7B822BBA9AC07E8647A2A98B42057E221B98000955FF80405128EAEBFFEAB2001C30AFFFC1C47FB571DFF63FEDFBD501FF67F802605550A0D28D14000891552";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a176 .mem_init0 = "00000000000555FFC0F8E0FFEA2FFFD3DD2452F5AD881DCA39F094A87C504C617C79E0094AAFFC01014482B7377ED6C03E8BFFC1E3553EF56F04FFFFEBFFDA887FCAFF000002AAA0295008A80022D50800000000000115FF81F8E07FD17FFFAB76B0854EB9A99A9EE7C267B81130FFD5F582E0002ABFFE00484955DF3DFF53005FB05F3E95FFFFD94F17FFFFFFFFEAA0FFAD3F00004040052D41A2800008A940000CD54A6004A7FFC1F8E17FD41FFFEEC8CAA8EAFD8863096FC1778422E007FFB90080012AFFFF000014946677FEB400179A45B6FFBFBFD5E391FFFFF7EFF510FFDDBC00002200150AAAA8200011240000400000AAD127FFC0FC403FE2DFFFEF";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout  = ( !\dut|Add8~13_sumout  & ( \dut|Add8~17_sumout  & ( (\dut|Add8~21_sumout  & (\dut|Add8~9_sumout  & (!\dut|Add8~5_sumout  & !\dut|Add8~1_sumout ))) ) ) )

	.dataa(!\dut|Add8~21_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~1_sumout ),
	.datae(!\dut|Add8~13_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a208 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .mem_init3 = "3FE0033FFFE3900C4800034216F65FFEB7FF80020820080000000097FFD24F880026D1B5253FFF002BDFE6FE80068BF8F2DCF20024428000000580452AD6D2DFEF7FE892A0F78FFF9682EE0B0F4F7F879FAE4457D7B8713845000C172EDC9FBDEFD008088484000000000E1FFFD10AF01404AAA5029FFE80083F1FF8700C49BB7AEEC40010E30040000A8012AABB603FFFFFF48C0E932FC023A1735C1BBBFF8381A102F555EE9AF01F80150503ED5FF8DFFFFFC6AA54A800037E017FFFA2B95BDC01551D510FFF00007F7FF3001CD1FB53B7E20006C08024002080049555B9FFFF7FFA6023E3CE5FFFEAFD0005FFFF80D087011AAAAD7FA067E0DA0042BD3F93";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .mem_init2 = "9FFEFFF96F40005EF03A5DFFFFD5D6BC01D00F72A087FD0980FDFFFD403067925BD880007E8000EC000D00215566EEFFFF7FFA90087B5BFEEFF2B483C9FFFF416C000002AAA56E4000F2FC0485BA9DD7E3FFFFDFA1FEFE202F027FFFFF533E400032570CA043F62003FBFFC0006007EFAA60D42B43540206000F0004AAB2BBFFFF7FFAC406EC37FE3DFDAE72623FEFC1F6C010002AAA2B814050780284BFFDC460FFFFFDFC0018FF1FFFFFFFFFAA35A000032D12A041FD0407FFFFD000C14FF3B606D5B542E405E780D700012AB1DF7FFF7FF61000DF7F9FB7FE21DC84C9DFC6FF900800AAA7CE02C044A60585BDFDEA603FD83008FD02FFFFFFFFFFFEA1AF80";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .mem_init1 = "0A08FF0B5271FE000FFFFF9003803FE7430B19900806590238D90004AA966DFFFF7FEC46837F6DFEDBFF79B831207AE7FEC00000EF9E2005C8780755C4B7BF0C2016A6DBC7FFFFFFFFFFFFFFFD57E84FFC26F78AA861FF92BFFFFEF407821F1081FFDC000004F9901D4C00014B76DFFFFF7FFD102BDE4FF9DF7F04424443FB3FFB00001FFF828000BD4057FF24BFBFD000244405FFFFFFFFFFFFFFFFFA814D4AEBC382A39050FC047FFFFF940E0213FF686A800008051D02001E0000290E6F7FFF7FDC44017FB6EFEFFE22B001161BFFEC1C05A120BA002F55B053FF44AF7FA80002C062FFFFFFFFFFFFFFFFFD542D75AE6B756751B0FF21FFFFFE481C067FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a208 .mem_init0 = "E0100000080118480774000056CDBDFFFF3FED2003BD27FEBBFDB4608822DFFD70010E0008C00015F6C020FE705F7F30000A4E0C7FFFFFFFFFFFFFFFFAAA567D21BC6CC2EF44FC1BFFFFFC88380CFFFBE8000000142E3802033E200092A35FFFFF7FDA102B7EF7B3E37C4A1010953FF3000080CE000001659D804008017D3F58002B54E98FFFFFFFFFFFFFFFFAAB463FBFF7E4ADFFF0186BFFFFFEA0701DFFC7F80000011FBBE100032000004AABB77FFF7FF08009BFC7FEAFFF5340022095600001440260001CAB7002C000E8DEDF0400825D3123FFFFFFFFFFFFFFEACD12F6BF03CFFD7FC2109FFFFFE411E02FD065F00000897FCA5300056000012ADABFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N51
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout  = ( \dut|Add8~9_sumout  & ( !\dut|Add8~1_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~13_sumout  & (\dut|Add8~21_sumout  & !\dut|Add8~17_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~13_sumout ),
	.datac(!\dut|Add8~21_sumout ),
	.datad(!\dut|Add8~17_sumout ),
	.datae(!\dut|Add8~9_sumout ),
	.dataf(!\dut|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .mem_init3 = "80040001AA36D4400011A150000042204FF04A0EE501A002385FFFFFFFFFFFE8150C09072C229F77FEC00000000000002EEFB0002513FAA100040840A49803FFFFFFFF942E1F1542B27FDFFF3815186220000000F50B4A000003A552000000828EF82106A003F80014FFFFFFFFCFFF5007FC6CF518847D67AD800000000000003BBBC040294FBAA920001CD052A407FFFFFFFFE2091BDAAD8FFDAFFF6C416064000000000A0040000024D0280210001087F8DB96930884001EFE33FDFF9FFF5007FC929838057AF5FCE00000000000005EEE80A15486D45880000152B5540FFFFFFFFFBC43FFF490AEF45FFF0E00206021000004428010000017502A00600042";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .mem_init2 = "87B8C3C7514A0000769A47F87F5FFD5007FF6D79201DD367BCC5000000000003F7BB40580873EA6080002A95555A1FFFFFFFFF58823F6D54E1AA1FFEBC0020E0100000102100000002535C8A4000000887F947839AB50022E3F53981FE1FFF5003FB63FE2029426FFA6780000000000BBDEC0500251F55C0000801155A563FFFFFFFFFB7007FF2A4CAA23FF6EA00A7700A100002104000000056D82D0000000003FA3F81309A123CBF6EB60E0C07FFD005F86031053333EEF0D1800000000006F7791400484BA8800020050269553FFFFFFFFFFDED7F52A941C43FF8860095581101020048C000000916A11A9000A00000F40F8178AC23BFFFEF6CB19067FFE8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .mem_init1 = "05F46029AB80006FE381E0080000005BADEC5005412F57C0000000C035AAFFFFFFEFFFAFB27FFB15054DDFEF060048E81AA4204907F000004165481D4280082001E00C81E9BA2DFFFFFF97DB883FFFF402F22149B748306BB3810001B000003DFF48A000049D4C0000400290D6AA5EDFFFEFFFF7EDFFAC4902641FF8870040AC0D548912ABF4000102BD4407500012C203E00500F1DDFFFFFFFFFE6E71BFFFFA01F2C0482FC0FC95F2C81403380000EF6DE08025015E540000740BC05DB5397FFFFBFFB9F8FFFC24926C0FDC0081D07C015224941CDD0000172D040F4024808E01D0070078777FFFFFFFFFBA61BFFFFC97EAE0085FC0FE0FC7EA2102E80001B5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a144 .mem_init0 = "FE48000012F54070007402E0F55AB5BFFFFCFFACDAFFEED282640FA127C1408B01AAAAA4126980C050F6840FAA824A41039007A079EFFFFFFFBFFFCFC3B4FFFBFFF1C0DE0FC7FE7F63F6940130000DBF5DAA0088057D2A00007802F0ADD5B4FFFFFEFFF65BFFBA094A6606650BF00432026952AFF3B4805026DA100FED55490901C804807DBFFFFFBEEFF4FF876CFFFFFFC2D0EA0FE1FF49F3FB7C00300006EDF250002052BE0020003E02F056DA94BFFFFF7FF937FFF76251639A0181BF7003003FCBA76EDCA0001DAA8487102AED29C18804C064BFFFF7FBFBBF8F06EFFFFFFFF344DC17E0FF8CF7FD4A8000001BBEC08000000BFD0280003F00E0DAAD15B7";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0  
// & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a240~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a176~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a208~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a144~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N9
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout  = ( \dut|Add8~21_sumout  & ( !\dut|Add8~1_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~13_sumout  & (!\dut|Add8~9_sumout  & \dut|Add8~17_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~13_sumout ),
	.datac(!\dut|Add8~9_sumout ),
	.datad(!\dut|Add8~17_sumout ),
	.datae(!\dut|Add8~21_sumout ),
	.dataf(!\dut|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .mem_init3 = "741357FFFFFFFFFF417FF8F8981E7E810EDF554AFFD00BFFDB1FA8A894000010FFFF63C0C1DD5FFFFFFC294E63E018F85827DDEFFFFEFFFFFFFFFFF17FFFFBDE2AEF66F6F7F9EFFFEAA80C12000000097C0D57FDDDBFFFFF817FCDFEF7237304AA7DD555FF802BDFAD7F854A40000008FFFEB2EF1276FFFFFFFF05AC67C01AE0B48FF7BEFBFF0FFFFFFFFFFFFFFFF3BF2B359B6F7F0BFFFFFD9808220000112AC80D52D6F6DBDFFDC23FF901FEBFD512E8EF6AD7FE00037DF57FD52000000012FFFEDC608A51EB7BFFFFD37CC78070B6B21D7FF7DFBE3FFE7FFFFFFFFFF6E3FFAE017777EB77FFFFFEA8006000014669F81E0912097BDFF505FFFC01FF9FFCDD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .mem_init2 = "796B6EB7FA007BA7D45FDA9000000013FFFFD604415CAFAEF7FFF150C780726D039CEEFDFBFF81473F7FFFFF8A014FFE5B04EDFD3A45FFFFFEA8312080046D22F8BE04000023BDE71E7E367FFF79FDA82589B6FFE817F7FFA25FC54800000009FFFFCBA02460A555FF7FFC90CE00617F761E3BEF6FFAFF3FFEFBEEBA2041DFFC7209BFCF54177FFFFF116040207B409AC51E000013FFDD7F5F1FDF7BFFDE6FF43216DBFB25FBBBDFB45FF4A000000003BFFFE88001CA04DFD7FFFFC18401C0FFA6BDC33DDBFEC0FFFEDFBFE888001D7AF801E1EF6F37FFFFFD41AF000A002A87D55000127F451D8DF2A2ADFAFF37EEFFDD7B6FE8FEED4F7FD05FFA1000000007";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .mem_init1 = "FFFDB7600A61004EFABBFF019E03E1BF061643E7DF953EE5F6FFF775C1809DF8A05BB5ED9CFEAFFFFC37A6000008956DEDAD0A4AD5168FC5824FFFFFBBFFFD5BFAFFB4BFDBE8AFCFC05FEA8000000007FFBADD10D034A1C15BAFD6539C03F35B0C1E406C7FEDE825F7FFFFFF1CC0AFFF4C276DB6E1FBF7FEDAAE700000956BB5355AA97F42CEF4FE0DBFFFFFFFF157EDFF7D17EFF00253BFD01FE1400000022FFFF7FFED0910082515F44F53380FFEB7FE3C800FCFD7AF85DF3AD5FD522B7FF2BBD77D53C57D7B7BF019200485049D565BAA6FF81125C57846FF9BFFFFFFFF777FA3FEF401492FFFA24FFE200000005FFFF7BEF0009002AB9010ABF7301D1D47";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a192 .mem_init0 = "7C1900067CFFCE4690F8E80C1AFB77F91DDFFA8B092ADBEFE825800011554A956DF5BEC2201C57E23BFBBFFFFFEFBBEFD7FEAE680402AFBFC12FF5000000001FFFAEF7FD8408010FAF2573DF607C1A279C2F080687CE7E33E9FFFFFEE514FFDA71F6A80810AADA9FB17C800002525552B6BADB0A817F8EE0EFFFFFFFFFADFFFDEADBAB80001493FFD4CFF550000000BFFDEFFFBEC1500606903A13FEC07028476E7A8000507A73DCE3FFDFEFDAF5EFFCC235400042554C7FA022001000000545BFDFFE1024FFFB003DDDFFFFFF6FFE7FDBED5A20004257FF924FFE000000017FF75EAC1E20041802E3EF97EE83E0E3AF987180012023D67C27FFFFFEF8DFFFA8";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout  = ( !\dut|Add8~13_sumout  & ( \dut|Add8~21_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~9_sumout  & (!\dut|Add8~1_sumout  & !\dut|Add8~17_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~17_sumout ),
	.datae(!\dut|Add8~13_sumout ),
	.dataf(!\dut|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .mem_init3 = "011DFFFEC2A4AC37FD6AAC70954FC08BFFFFFFFFFFFFEC84A0FFE0FDE412EB000200000AAAAED0000021405214296DB580E605101C87AE7F69F9E298C87FFFFFFC10516AA7C14BFFF0FFF5F76BEEA910484BFEFB554D551DFFDAAB60649FA015FFFFFFFFFFFFFEA08AFF8837A293B300008200202D4D6800000000700254AACA006601901ECD2873F7FFF381C07FFFFFFC0860ABD385FFFFF33FF8DBBD4DD5492555FFED8D255561FFFEAC602A4F804FFFFFFFFFFFFFFF0901FFE156A0BD9280000000016356000000004420282A442A803601B00CEAA547FF7FFFF1801FFFFFFE04416D69C8007FFC7FFDDED76EAAAA9555BFEEAA999A8C7FFFD560115F0099";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .mem_init2 = "FFFFBFFFFFFFFD4185FFA0A87307BC8000C8000024D08000000004200108A242807E01B01CEA88137FFFFFF1917FFFFFFC0861B5F9D0000FFF7FFEEB78F76AAAAAAADBF6F266D56D1FFFF962490E404A7FFFFFFFFFFFFD1003FE41CE2D4AFD0000E000001525A0040000506040040908003E01F80FC3A2113FFFFFE1885FFFFFFE2400AFECF00403FFFFFEBDB1DBAF6AAAAAAF5A93FAAAAAC7FFF578152E02509FFFFFFFFFFFFD430BFE4015504DBE00000000002A12800000000060948E0024003C01F807CA1494DFFFFFE1811FFFFFFE0930F6BC64C400FFFFFED7C7FEFB6FAAAAFFF55D2F2AA699FFFF500C400AA21FFFFFFFFFFFEC9027FC8754073DE480";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .mem_init1 = "00200000004A0000100004200297C000007C00F007E95B4017FFFFE3841FFFFFF81430AFFCA506007FFFFDBDBFFFFDBDFFB76D6A155F6655647FFF60011005445FFFFFFFFFFFFD0517FC82CF8096BC00000540000520A005400BD6600013A000003801D0078B2DA49FFD7FF3211FFFFFF02B257FFFE5F4201FFFFFD7ABFFFFF7EED5BFB5057AA92D353FFF5004400B80BFFFFF7EFBFFF8212FFC0B7E411BD1420020204000A2940003540669717FD000003000F0078EAE901FFFF3E3046FFBEFE8158777F7A4AEC20FFFFCB89BFFBFFFFF5BFDD416BFFED54A8FFE40028042A09FFFFDFFFCFFFC065FF25D74823ACCC800102150010040000280064BCA547C00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a128 .mem_init0 = "301840E00380BFD20FDBDFE3421FFFFFE035A1BFB6D2789103FFFDC7F5FFFDDFFEDFFED492BFFFB5A4B1FF68000036913FDD6FF6FF7FF8035FFC353E812CB660000002042001040240401769755BFE00001C80D04388BF683FEFEBF3410FEBFFD055217FBFCDF50603FFFDC35A7FFFFFFBFFDB48B4DFFFFD52CC7E0400009E42BEB7BF5FFF9FF1057FE9693911B491F200180AA8042000000400FACAB5FF5F80001C007003917FE8BC97B3C644A7FBFFD055207AFBA7DD0181FFFD7BF57FFFFFFFFFFD4896BFFFEFAAAB3F900002EF42FFFBFFFFFFEFF0057FF11705005548710000844000000108080FB0C5DA57EFE0801802700190FFA43FFFEBC6120BEAFF";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout  = ( !\dut|Add8~9_sumout  & ( \dut|Add8~21_sumout  & ( (!\dut|Add8~5_sumout  & (\dut|Add8~13_sumout  & (!\dut|Add8~17_sumout  & !\dut|Add8~1_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~13_sumout ),
	.datac(!\dut|Add8~17_sumout ),
	.datad(!\dut|Add8~1_sumout ),
	.datae(!\dut|Add8~9_sumout ),
	.dataf(!\dut|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .mem_init3 = "FC000000042002FFF8700045FFFFF969DFFC9BFFFF1010605F0BFFFFFBFBFFFC401C0081297AED7EDD121735BFFBBA08353A977E7BF3E9B1500C1B62695FD4016715EA483001304000000000A000001FA7FF45FFE9FFFEEFF0200350F7FFFFB47FFB5FFFFD183D80BF23FF7FEFF7FFFFD00C00780A8FAFFFEE4A44DEFFF795113CC13EB9FF0EAAC3C00E00243EFFE8C8FFFF2FA04A01730000000000400000003FFF5FFFEFEEBD7FFC7C036077FEF4ADBFFC8EA07E0BF86EFFC8FBFFDFF87FFFE80700B442B4EBFDFF891F2F7FCFDB2217600C7F38755706A21683542FFEABB79AFF9DE51401E10000000000000000A885EF7AB6B5BE93FBFD340063F7FFFB55";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .mem_init2 = "7FE567C04DBFF0FF758D7FFFAFD01BFF6403007A12567DFF7FA255D5FFFFAC0082C89379FFD5570F5007000A57FBC346E06BFF7A9221F000000000004100021145FA8908057AA36FF8E4026067FFF956FFED98000FFFE1D7C7C23FFFFFE007BFE403803D854BDB7F5FCB3676FFDFF40180EF14AEAE555D9DA80708050BFD3DB9F0F58FD54901C800400801000800094A47FFFF5A7DD4D477F8300271EFFFA551DBFCC800019FC55DF7C93FFFFFE003FFD281C01E926F76EFBDE29ABBFF7FD61240458BB77D56E43C800302C28BFEC5BEE07FF9CD5401EC00082000000000001115D400001D4AAA7DF80803F04FFEF45FAFF3F0000A7F81F7B3E53FFF7FB001FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .mem_init1 = "E940C00F492A8F55EFA05CEBFC7FA82020005D8AAAAB141AA803E00048FEB7F7D01FC9DEAA809C088200010004F402A9050000002EE4AABFF8080338EFFFF1EFFF8C0000187C02BEFDF13FFFEFF810FF7540E0070529B5AA9FFD0757FFFF6966280011FC2BB4407EAC0180806A489F5AD01FEE65AA0018022088002FFF808004100000001BE2AD3BF2080330FFFE48B6FCB0600011FE07FAF8F29BFFE67C00FDBEA07003A8AB5EAAA8E20BBBFFFDAC4D4020018FB84E20355005E0000B087557780FF3336B5001288800387D00000120000000000FF5572FFC0803326FFDA020830133D82FF80EFDFEF81FFFF7FE0077C1503800DAABEDE904052DEFFFFF5020";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a160 .mem_init0 = "2002540E3FC807F54800E03026F7D9AAAFFFB5995A80000227FFE00000080400000800421B3D561DF0080120EFF7524C0029D554BFC00DAFBBBD0FFEFBFF007FF4681C00602A7AB55224176FFFFD500228015A0207B01FAAA000E0808156AAAEE7FFF859AE8502FFFE80000000000200002115252C5F4D2F78A00027FFF984306B85FFBD3F4006FFB7BC0FFFE9FBC0FFDFA80E003114AAF5294010DFFFFB500084914F00000037ED5880F82000AAA6AAFFFFFDFDF217D55EA00000000000100008456295D77FFB9BF4900060FFAC151700BFEEF75F001F569ACE0BFFFDEFA9FF7C74070008AAF9EA94420EDFFFFAB0805548AD8000002DB54401680142AA14A5";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout  = ( !\dut|Add8~9_sumout  & ( \dut|Add8~21_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~1_sumout  & (\dut|Add8~17_sumout  & \dut|Add8~13_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~1_sumout ),
	.datac(!\dut|Add8~17_sumout ),
	.datad(!\dut|Add8~13_sumout ),
	.datae(!\dut|Add8~9_sumout ),
	.dataf(!\dut|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .mem_init3 = "2B7FBFBE90EAED47D3400026C0090259C2CBDBE66F7C7C400991C5C0D4FF5FCDB6BFBA5FE7CFE3E7FFFD5DFC1000004000029B0000000000F3FEC34918146A95CFFFFFFFFFFFFBEBC0A788FFFFFE0957FF5E66A2400BB31F2054001FA80A2453FC59AABE4FBCF676CDC01080E7FF8FDA77D4A63A50F1FAF3FFF69FFD38000E6600085602000000008BBBF82410545557BFFFFFFFFFFFFDBD04FAAFFFFFFE24B7FEFFFFFD280087DD0003201EE4540835DE6FAA6C0A7FFCD4B7C200007FFFFFE29F511951027A7FFFFFDB4FFFCD700BF0000D057480000000016DEFA0702BAB5FFFFFFFFFFFFFFED11FD9FFFFFBBC955FFFFFFFFA8000077E20003006BAC81025";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .mem_init2 = "9B7CADFF8FB7FE989FE100000DF3B7FC7BCC6D3E81DFFFFDFFFD97F1ED001FFF403F815120000000013F57D02154ACF7FFFFFFFFFFFFFE70E1AFFFFF8FE004BFFFFFFFFFFA800BF6E00117ABD4006015DEBB55BD87C7BA4C3FA0040007FDF7F77FD2229E86FFFFD4119EA82183883FFF80C3812FB00000000027BF70704CF75FFFFFFFFFFFFFFF5F5F5FFFF9F27012A7FFFFFFFFFFFFFFD8C000842D6408C087A2EEAAF08BBFF7465FE6680003E3FF9CFFA9556707FFFC380BE114521CFF1FFFF0944057DA0000000004EBF4612BB77FFFFFFFFFFFFFFFCC32BFFFF7FFF84957FFFF7FFFFFFFFCFF8000022FB980804B815AAACD9F8FF196178384003B3FFFEF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .mem_init1 = "FFECC5B797FFE27AB41E2A080F3F9FFFF2FC300ACD40000000007DFEC056DB3FFFFFFFFFFFFFF039BA3FFF9FFFFA14BFFFFDB6DBF6FFFD3440001015E223201D4F2EAB7BDBBFF0E5BB80200006BFFFEFFF9BBAD59FFF63FFFB03604231577FFFFA840002E1900000000007FED29B723FFFFFF7FFFFFF8005E1FFFFFFFC3F065FFFEFDB755F57F014B0004A32C40660153EF6FC8F7D1FAB65BF0088000B5FD89FEF7A68BB5FFD8C381F80E11846D49FFFFD4000005EE80000000002FF4055B87FFFFFCBFFFFC0000003D8FFFFBBC4C15FFDF5480FD78072BB6000003D242C40373ABFF9F92A7DE34C3D001401515ED0FFFFF055ACB7FE51FFFF82F80198940FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a224 .mem_init0 = "FF50000005000000000001FFB096E07FFFFF9FFFFB000000000BB7EF7FD6F55FEF5557F5A018441E2000024D9114401D6E7BFEDEAC7FEF56BC0014010207CDEFFFFDBB6C81ED67CBBE0868448C550FFFFF9B000006C280000000017ED0AA607FFFFF3FFFFFB200000000C2FFFFD0096FF5ABFF247797FF060000002A102860BA5343F64DDD1EACC43E800A0591D4FFFFDFFF66BB7779E5AFE0793C191183EFFFFFFC4004017940000000005D6015F03FFFFE7FFFFFFDC00000001CFFFFE80EBFAD2903C0D5FFDFF98000035F20E060750443BCB8F43BBACCFC00060A8B138FFFE7FFCAADAEFFC9EEEF0F3822223BEBFFFFFC8C904017A00000000083D047F07F";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a192~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a128~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a160~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a224~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0 .lut_mask = 64'h02A252F207A757F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N57
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout  = ( \dut|Add8~17_sumout  & ( !\dut|Add8~9_sumout  & ( (!\dut|Add8~13_sumout  & (\dut|Add8~21_sumout  & (\dut|Add8~1_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~17_sumout ),
	.dataf(!\dut|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a200 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .mem_init3 = "FF7FF0100D7EE6EFF1FFCA002114A7F0000010011801E2AB0801AA008836BEF00039000C137FFFFFFFFFFFFFFAB0543EFF8FF3D9FFCB50DFFFFFE813C0220F7F500027BFEFFFFFE0C95000004AADDDFFFF3FCA4022FFFBBF17BECD00008223F400013A80A0001DBCF0059501E07ABFE00032104A04631FFFFFFFFFFFFAC90557FDC478E5FFD7B3FFFFFF584780D9B7FF7803DFFFFBACFEFEA06101004AADB76FFF7FE80025FD8FF5C6FF1C0008089039000239E003FFEF97800BD503C8FD2F800011424191481AFFFFFFFFFFF7600E2BF83019B7BFBE07FFFFFD103F00D4FEFFF1E7FFBFFEF7FF5E858014012AB6BFFFFF3F70000FFFC6DFEFFEF8000022059E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .mem_init2 = "00006DEF243FC03000174A8AF8EC1FE0001504481C1204C1FFFFFFFFEB80020FF4D8398704CDFFFFFFF8682C035FEDE0EFFFFEFFFFE8FE8D1B8010004AD5DBFFFF3FE0011AFBC7F6C6FE92000100BEF080071E47BC1B1A00006BB529E8FE4F2040100544A984A001C3FFFFFFF600028FFBD07CBC00D3FFFFFFF8201806BC4514FFFFFFFFFFFFFFE127A0000052ADBFDF7F7EC00067FFA7FF9B7E8800002F7FE430015F91B01B8000005BF59721FA2EF6002A50410A3805001393FFFFD000004FF7EC34C6021FFFFFFEA060700BC5F884BFFFFFFFFFFFFFF4B4E000000AB6CF4ADFFDC0008EFBEFDB6EFF40000ABFF00D0D057D15067D000001743EBE81FC06F4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .mem_init1 = "006BA52AA28BC084100380CF8000005FF3E65081A0DFFFFFFC80E1201DE91654FFF7FFFFFFFFD7FA1FFC800012AB0F156F7B02009DEFCFFFF7FF100057FEC05450ABB43A4047A00014B00FEBD0FC13FD581EF65654A134409020185F8000409FFFF536141DFF7FFFF6A04080235A5D80FFDFFFFFFFFFFFFD07FD82C0145B8FCF0BFEC82237FD6FD9BD7F440BFF540028935A96808404260077E609F4B1F807FC1D4B777D445FD1F0008050010001043FE7EA1CD7DFEFFBFFDC03000044A08AE0FEF2FFFFFFDFFFFE8BFAF06002AC0780876BE1002FF67B7796FF19FEFE08403206AF9C20AA807D583D58323751F806FCC81FFEDF79ABFEC6C0000080008111FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a200 .mem_init0 = "ADF5D9E1BEFFFFFEDD538100DA125568FC73FFFFFFFFFFDFC0FB927040570B152DF71449B7FFEFFFDABFBFBAE0A400408FAE002F76000007F820897493E00FF8C83FFFF77F2FFFFA1B800001040000FF5AFFEC3FF7F77FFFF2860001F404001FF553FFFFFFFFFFFE92FEB8548895D65FEB5FD5275FAB6F5EEDFFB7FA4A2000040FFB088FB5FF40FFF01141DC43F00CF8920F7BDFFFFFFFFFE81EF00000007CBF9576EEDEBDDFFDDFB95C0003E0005483F81FFFFFFFFFFFFBC0BD46CFD50EC8024DAAD550FEFC0BDBEABFBF21210000021BF588B023EFFFFFFFC043A363E01D793007EFFFEF7FFFFFFFC700ABFA8C26BFAADF3EDBDF7F9EFFDF4A041F00010003";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N48
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout  = ( \dut|Add8~1_sumout  & ( !\dut|Add8~9_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~13_sumout  & (!\dut|Add8~17_sumout  & \dut|Add8~21_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~13_sumout ),
	.datac(!\dut|Add8~17_sumout ),
	.datad(!\dut|Add8~21_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .mem_init3 = "FFFF9FFE6BDFDA890421FDDD8047E101003CAD1DBB50101006FA0A26ED552145C5CC0CC0621FFEDDED557AFC8E3FB7FFFFA0C0A7A7F27F20C9F3AB1000006DF7A28000014BF50080003F82706AD584EFFFFFE7FFEFFFFE005305BDC1DE86F401D11D5292B6AA400553DC0A8FF6CA395501CC0460E3BFFFF7548EF97F0EBAFFFD0702C0EFC1F1FF89F4FEEF800000F75EA4000A002B7AAA00001FD078AAAD949FFFFFFFFF27FFD539698CD7D07F91F120F04EBB749AA48012AD74220FBF54186AC1EC0420633FFFFD6BB81B7F1E3FFFF007A050DFFFF8FFC938DE02000002BDF1140001817F5A8000002FF87C5565842FFFFFFFFFFFFFFE042CC31E7033CFBC00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .mem_init2 = "00166A2A00A40012BE120805FA266E0520CE0660651FFFFFFFD902BE1CFFFFA00780E01FEBF9BFEF4DFE00000041D76200000EE5BF6A54000097FE6C55AD445FFFFFFFFFFFFFDBA508E0DB28277B30001012AA54800000455770044AD11AD702E0DE0630633FFFFFF8DB7DFB1C3FFFA0060AF24FF6FC1FC20D7FE00000357D880000C5D2FFB50000002BFC7CEAB504177FFFFFFFFDFFEF566739AD04268EFA80280D2A8A0200010D73D708073FD525E2C0F60670113FFFFEFFBFEAD9387EFFA00600E05FFCFCDFE00E3F0000001FBBC000013773B7AA80000255FE755554C24FFFFFFFFFFFFFBE21920FBBC06904BC0014028AA3081402572E334142B6562DC6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .mem_init1 = "C0E6061031BFFFF75DFD47BA3874FFA817429223FBFE0FFAFE7F800002EAECC000004DEEF0E8000000AAFE705AA9C4B5FFFFFFFFFFFFFA87E2109AFA2EE6CC000300442902022D3AA91D5101585A9AB0C0C60620313D74AAB2AA07FC727FFFFB5F004116F93E1FF97E4FF1D008AFB900000037F5E044000009557C7C6A97FA1BBFFFFFFFFFFFEEA979B7EBB206163C800600000001330FEA7B6EAB04AC516EAEC0C60210389F6621140145C4727FFFFFFE829089FEBE87FA1E5F81F006D5D80000125F1FE706000002AABC723557F00AFFFFFFFFFFFFFF009C3BFFF188043B0000000000008879BD8916A04356A7827BC0E60330389F7F80402FE47460BFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a136 .mem_init0 = "FE02E0547DBE8FFCBE0FF088177E9A0000009FEFBF70600009555C705597E82D7FFFFFFFFFFFBF48017FFB5A0C0E8E00020000001148F3A5F6CAA1014318FDA580C6071038990C20C08B9CF066478FFFFE80C1228CBD8FFE4D5FC000EBB730400052FF3F5CAA0C10055554702A5FC44AFFFFFFFFFFFFFE21B07FF93FCC07F6000400002012A3B700591541700B6355DD406607101880825E3640B3F8C16ADDFFFF80D895969F03FFFC9FE825BAD9CA08242370FFD12B639FFAAABF60754FD14AFFFFFFFFFFFFBF1006FFC42E4835BD00020000054AD47E0006AA097000AAD56D8066111018CDE0F2BB7001D0C0BFFFFFFD0240AD4F9387FFF0BFFD4EDF715241";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout  = ( \dut|Add8~13_sumout  & ( \dut|Add8~17_sumout  & ( (!\dut|Add8~9_sumout  & (\dut|Add8~21_sumout  & (\dut|Add8~1_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~9_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~13_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a232 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .mem_init3 = "B51C0382D7C20D7FF49CA051F925561F07807C9A17326FEF735EAD00002BFFFE803C2ED400DEFFFEF7ECDDAAA2D84001DF577FFC39F41FFFFFFFFFEFF7FDBD40123B4AFC3FFFFFFDB6DBE2FFE321081D154294023057317FF8029822F88F53178FFD0A446C3807F96C2FFC8000057AFF800A4555BF3F557BDF3755AA4885040531FAFFE3EFFD0FDFFFFFFEB5DDFED4015980BF8A0FFFFFFFC6AF875DC1010858F52A020220F9BD3FF8002C53E51DAA1D7FFC35E4829FB57E8DDD474000E9557FD00F55ACB9FFFFE75BF3EAA922108247606BFF1E7FFB0FFFFFFFFBD76FF6F02AB6BF2EFF43FFDFFFFF461BF7C98508F0FFA4451375B284CFA900280D7E9A8AB8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .mem_init2 = "7BF84000FC324FFDFC27B2400069555FF41A3AB5A55FBB58EA30B6AA502AA10DEF83FCF3FFFC0FFFFFFFFEBDB7D9015E4E112B87AFFFFFFFE9B87E1D60C40065FF728A4A1FA3E2EFF1006C03BE88A2FF09E6342C2605A5FFFDFF42E800D35057FA8750C5AB7820F56FCD555509A54A9B2A0DE79FFFFE03FFFFFFDFD57D302AE9C008AFF8DBBFFFFF7F43E2D9AB860A817FDD31536FEBC6B3D600017D7F32A03BF82108200817F7FABFE7DCE8000E002AFF61F59B1D1475C39C37EA88A3D5127616179EFFFFFE8FFFFFFFFABB98014FBA08256FD54FDBFFFFDF0E200A828603033FF66F547FDBED6436019907DFAF246AF3AA58000002E057FFFDD76800002002";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .mem_init1 = "BFA53B2C71D7D54637DD5A52037EA0D80410F7FFFFFF477FFFFFFFD50029C385C015BFF48EAA7FFD4C73000D2831161FFFFDFF956F2FEF7B0C0099057DCFE922CF9299A000C3DA9FFFFE2AA0000060015FFAADCFC6DB5FFFE2F5694A8B100BA010039FFFFFFFE1FFFFFFBAD40529702EE0A6FFBA43FEAFFE191C003B50F22C267FFBFFF4EEF9F86E108905168AD72C046BF685C00642AAF2BBB7BEB0000020004FFD8E89BFFFFFD3F42F555023000FC0081EFFFFFFFF93D7FFFFEE8426EA07CEFF97FDF520FF77FF07E2C02F290458747F9FFFF47FD389B90081300A0707AF0004C08520976BFFF56FE8D268000080002AFFCB87EA96FFFFFFC7AA8906100DD1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a232 .mem_init0 = "5177FFFFFFFFD2FBEFFEF0045061ABFBFC37CBF2801DFFFF55006F73C474A0947B37FFF71DFF0878B611D864053FAF4C247046187409F73B7FF4DEF6000040000ABFE0A02000377C3FE8752444540E8805DFFFFFFFFFECFFBF6F820F577EAFFFFFD3FBE8415FFDDD640006FF614541BAEF71FFF2275C8E7C929F3A2427FEAFE806393C1604157D83C3FA2FF8000000000157A0400000307FFDBE0A920D141C25567FFFFFFFFFFDFDDDF03960FFFD478E45F7FFFF56FFD41440000143D086A3396AFFDDA98DFC9ED8EA4B10D05BFFAFC64AC0942EF40E0F8BFFAA8F7EC000004000556C5800000006FCDB0840085472A27BFFFFFFFFFFF17EFE05FC6FFFF5016E";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N21
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout  = ( \dut|Add8~21_sumout  & ( !\dut|Add8~17_sumout  & ( (\dut|Add8~13_sumout  & (!\dut|Add8~9_sumout  & (\dut|Add8~1_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~21_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0 .lut_mask = 64'h0000040000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .mem_init3 = "B762062D7D8826052F837BC50A9077FC1C0580024BFDFFC0000252873FFEA8000C97A95B5BDAFC3E27927FFFFBD7ED40FBFFEEC000400000EA5482000001500019000000000D57BFA1F8603FE43FFFACDAD394D6FDA970010FCBEBB80018C7C8B40180022BFF7FE000009541FDBED8815A90024EAAEFE80F13843FFFFEFFF512EFFFF7D00009000015022900000A0001E8080000000106FFD1F8600FEAFFFFAAF31819BB7DA8680287C373E26B74F2E0E402800895FFFFF000005253F6FEC00C1495182AAAF5FBFD10CE3FFFFFFFFD40BFDFF3E000740008A088800000800EE800400000000094FFC1F8E01FF87FFFEF16E0CEB5FDA84801C7E6FBBEA3BD7321";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .mem_init2 = "4C000000A57FFFF800000D42FFFF70A6CA000155557EB7F7A1C17FFFFFBFED207FAB78C000180000000048000000000000000000000041FFF1FC701FF5FFFFDFFB1C916BFCA1D700C3F7AFBD4801C07A8D000012155FFFF8000002A3EEFF518C2C0465FFD7DFFFF7F0EC9FFFFFFDFA82966DA9C000040000000000000080000091000000000001FFE3F9700FF0FFFFDDC7D076B7FCA9BF0021FD7737FFFF781587000000257FFFDC00000047F77FC4B02C105FFF5FBFDBF620E45EFFFFBFF48194D251C0000000030000000000C0000000000000081009DFE0F4F00FF7FFFF2EB906EC5BFEA9D78052FCE93FFF7F7E8D038018010D5FFFFE00000002FFFFEAC0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .mem_init1 = "3117FFFFEDFF7E26A0E0073FFFFFFE8558292A0000000002000000000060010400000040200001FFE0FDC007F9FFFFFBE693F1AFFEA9A9801D0D291FBFFF9FF90340240425EFFFFF10000187AFFF55801FFFFFAFB2E7FF166072C187FFEB8105A100000000003800000000000000000088000001010003FFF0F8C003F7FFFFD57227F17FFE838350A765306EFFFDCFF501C00C0015BBFFDF88000043BFFF86002FFB95DEFB9F7FEA60706B46BF7FBF7E0800000100002000000000002800000000000004041002BFF0F2000BE3FFFBDFA8FFE95FFEA501A0CBD5D47FFFFEEFF400E00601447E7FDFC100000BBFFFD77FFFA6EB7FBE6C7E5FC03C33604AA79FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a168 .mem_init0 = "20000000000020000020000007E0040000000010404202EFF07A0001FFFFFFD6A3FFE7FFFEA200C285F81CFFFFEFFBF600500200267AFF77E840004ABFFF6E889D2ABFCE7FC7FFA8E0380B2381BDE3FE00001000000020000020000000FFE8080000000102100B7FF07A0002F7FFFF7359FEC17FFFB80044ED208FFFEFFFFDFA8070070096ACFDDFF284009D5F8F4F609FEAD5DDE9FFF8BAD058478B4F77A8FCFDC000000400C00000000000000FCFFC10000084208402EFE870040377FFFFDD57FEAFFFFF800133CC7FF7FFFFFF6FFA803801801212FFFFF8500E5DFF3D9680645EEBF77F31DD55E01800E75DD7E858E3F7A520310060800000000000001FAF";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N9
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0  & 
// !\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a200~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a136~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a232~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a168~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout  & ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout )))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout  & (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout 
//  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout 
// ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~3_combout ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~2_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N35
dffeas \dut|vram_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|Add8~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \dut|vram_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N57
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0_combout  = ( !\dut|Add8~9_sumout  & ( \dut|Add8~5_sumout  & ( (\dut|Add8~1_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~17_sumout  & \dut|Add8~13_sumout ))) ) ) )

	.dataa(!\dut|Add8~1_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~17_sumout ),
	.datad(!\dut|Add8~13_sumout ),
	.datae(!\dut|Add8~9_sumout ),
	.dataf(!\dut|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a296 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .mem_init3 = "AA888302AAA8BEFA8BA22ABEFEAAAA22A29CAAAAA8FDDABFADAB7ABAE2EE551BE8B53EFA9AE7FF3BC7E00B299DDEEE2B88AEFBAEABABABFDF77B33CF3EBDBFEEFFFFF3F3FFFFF0AC222A633F5CECCA2888F3EBAAEAA8ABBAAAF3304EF33EF9AAAAAAAAFD145554E666AA95D9565DC774DD75E424856666617CCF73775777D77FE75D5AA2A8AA55555195565E615458000000C14464591079868B125355831553ABB3203AAAAAFFFFFFFFFBC003BFBEFEFF3EDF5DFDC0C3B8006EF7A659AA69A999B6A749D4CEBFF8CEE8A36BF5513FBEEE28AEF3FA8BBD7FA94FCFF155BFCDD32933FF3FFFF2BB332E84B3F77AEBA288CCCFBAEAAEEAEEAA2B0CCECCEFBDEAA3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .mem_init2 = "BAAAECD19965799666AAA5B54C74D34DD37366232D99998C97F377555551475EB75DD8A88A8A952515565AA555154C00003EA86451910AE80847EAF571688F3CAA2082FAAAA3FFFFFEFFFCCC33EFFFFBEEDFFFDF740C0FF002A67D9AAEE9BA666A6DA851EBED6EE8C9A8A0A98BCC17243B8A3D00E2AEBAAAFCC0C625154E6FF6E67F33FFF3BE808888632B4CB2EE22288F33AEA22AAE8BAAAD32ECEF33AAAAABA8F3D9959657D95666AAA6A5774DDCDC77375C3217A666625CDF3755D5DD5DCDDDA56A2AA8A8A9515554451151558D001E95D111910473A1210B12557C28A55FA88800FAAA2FFFFFFFFFF0C30FFBF33EEF007DF7DC000E800A8DD5EAAABBA6F9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .mem_init1 = "997BEB4FA088054FFFF00FF8BC88F16415F29050E8AEF42B1FFF42F5CF39BE7FD7FFFF0CAC20DD222DC8E4EF86EF2888F2CEEBA2AEBBAEAAFFB333332A6AAF34D99DDDDD7542956666AA99AA577335CF4DCCD32499D9666317F3DD5D5D576575C75DA9A22A8A88455515514555585C06586D904444490F125A62825D5EECEFCFABC20BEAAABFFFFFCFFFFC300EFF403FF400DFF77CC03EC03EF4426A7B8A611B9AAF99B799700018E83A00EEFFFF3FFD11C3C4312AF0DA1E4F2EC2F5DBFBE6E7F0FD17C84221B0D9DC0C138E4BBE8A23333EBA2AEA2ABAAA86ECE31ABAAA8CEEAFFDDD7764195566666AA6D57CD74DD373773248CBF69A692CF4D755D5D5575D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a296 .mem_init0 = "77A5AD6A88A888455555145859858D0D86B9111910570C848482125B140EBFFFE2233FAAAFFFFFFCFFFFC3031FB0001F9003F77DF00C3E801A4759EAA659AEEED69BFBF59A99BC017F37CC8DFAC8FFFCFF3F7CFF8BACFA76BBFBC03A6E7F7F6DE4DDAA3FE207820000C07CE3BBE22233333F8BAEBABBAAAFD8CA1AEAAAAFECCC2E171DD6F155566666AAA5575671D3DF373F3324973D9996373F75DD41595DDDD76EBDA2AA8AA1155555454551145C1872B461144470C920251600F775CCAAE08CF00EA8BFFFCFFCFEEFF0307EC03C3F70C3DF7770003EFC73A7CEFE6599A63AEAFAAFBEAAA284406B8334BAE0F300FF7DC3D77AAECDD676FFC732F3FF32FFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  = ( !\dut|vram_rtl_0|auto_generated|address_reg_b [4] & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|address_reg_b [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h00F000F000000000;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N3
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout  = ( !\dut|Add8~13_sumout  & ( !\dut|Add8~17_sumout  & ( (!\dut|Add8~1_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~9_sumout  & \dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~1_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~9_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~13_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0 .lut_mask = 64'h0080000000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a256 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .mem_init3 = "E1FFFFFFE1808021AF60015FF4FEC0DAAE0BF160E80000F512008000000000005CFF903DBFD4710A000000D880FF85599E0F133196FFBFEEE0E00C1004110697B2F1411D52000001556DBEFDAF54C0C0C7FFFFFFFF01000EBA0815F1FA6C7FFD7FF826F019800070104002400030000147FA3ED7BFEFF48240A012A055FF84191746179FFDB07FD6BB101F0200058917DF7E3997490000D0AADB6FAC5251801987FFFFFFFF00503DEC008FFE3BBFA800202BED4CE100405500101200000C2FFC5782FBFE7FCA23004202800142FF8C54D5C286F3EA55DE8010B63F84000146BDFFFD003B548002DA556FB7F750A180031FFFFFFFF8000CFB6000778BBF6EFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .mem_init2 = "BFF76F9E5A900006410000A8000000A0386B7C6AE2DF900541442810A9FF8A256F314B0546778BC031C01FC00000BB6BFF6A081ED48003FCAAB7EFDB28030000DFFFFFFFE00653AC80006F5FFFFFFFFFFFFFFFFA23AB002A6000000000005008FB1FFD8489F566006011155603FF84EB892E441616BD0255C18007C010049934FFFD249F524001FA555BB7EDAE8500003FFFFFF6FC080FFC00070BFFFB6B6FB76F6DDEEFD1AD281400400000001282D15F3E6E0CE687D121244AAAA865FF946BA64D4342D57F9CB05A8989C08780243AFF4A121FD48803FE555B6DF6B80100017FFFFFFBD0297F70007C3FF7D554B6AAADB56B55FD764681082000000AAA4FBC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .mem_init1 = "9F6978036A076400C1AAAADB1FFF86E5FF959CF999BEFBE0872600002C2E7BF6F600553F6A4003FE15B6DDBBD00400007FFFFFDB4024FE4003E0CFD4000154B2A49488045FF530E018000000054925FEBEE57AF762D2C28143AAB5D80FFE0382C4FCD8FDF5EB2E7B8C74A0016F9BAF97FA000A9FD52001FC2B6DB5BD60000002BFFFFF56A3C3F7003F89B7404000010411200000017A173000086842556A96FA16BAA836BCF0E8002255DEDC877F005BCC2D7FC4ACFDBEAE0115A000D7A8FDE9F8002A4FE94240F816DB6DEEE00C0005FFFFEBD5151FB801DCABDD05551000014400022AA816207E694500AD57680AEA50EA8A78A7C88B204556ABFA4F7F9285";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a256 .mem_init0 = "E217BF575A2FEB7880FFC8074BA93FFD69002D1FD548100D1B6DB6FB4004000BFFFFFF5A567F8007C2A69F155548015408000957FF85C08112B5DF200000001FA7F9E26FEB90A04AE95BF5ED5FFFB1552FC2AC80AD600ADF5007F014AFEB5FFA7C00B727FD210400FFF6DABD000C0005FFFFFAAA0DFE803E5A891C2BEAA400008000255FFFF8A000980020800000003738A536415F918412456EBEDD9FFFBA8ADBF50EBC40BB4987500BE004BDDDE7FD2600FA8BEAA44005FFFEA6B780180037FFFFF74931FE00D001531E0AAA90000220000ABFFFFF70255218000000000195C28BA405BF75544055AD0FEEBFFF0DA04A64EACCFFBB5289800BE2018F6AEBEE";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout  = ( \dut|Add8~1_sumout  & ( !\dut|Add8~17_sumout  & ( (!\dut|Add8~13_sumout  & (!\dut|Add8~9_sumout  & (!\dut|Add8~21_sumout  & \dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~21_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a264 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .mem_init3 = "557BBFFFFFED2D55BE1C0C8011F90108FBE0FC7FFFFFFFFFE52210FAD7DFF94041016C17BA491D93305403847FDAAFFFFFFBFFD27FFF453D98FFF6F9455200000200CBFFFFA568200280028A857EF5BFFFFFFFFFD52BD2AABFE16B23801FE817ED703D3FFFFF5FFFB80044AF7AB7E840410348331D30530AFF35745B37FFFFFFFFFFFFFFFFF057F39FFFF6C0B6A8800001009FFFAEDB5000000000787FC7FFFA7F61555550382EAAD7F19B579F4057F60BE02ABFFFE9FFFB281086EAAAA7F040512FF45E5202B1437F28018EDABD7FFFFFBEF7FFFE157A30FFFFBDFBDAAA200010077FFEFFED00200080000E3DFFEB20053E368000C4614A5AF9ED56E86F0257";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .mem_init2 = "0FF210BFFB0FF7EE144208B5559FE800143F74EC53177B8F1B9898602DF9FFFFFFFFFFF7C147A60FB7FF579515A94000010AFFFFFFB480000200015AFFF9A0000024307FFBC002154ABE39FEFFC1F80A02F023DFFF1FFFBF8108048912BFC84607FEA5105438C2A59F671992B55FFFFFFFFFBFDC047EF0FDB6DE6FBFFEA88000048DFFFFEEDA0020100018E7F67000000171D36FFFFF801055ADCC5FFC6817EA143243FBE27FFFBC804008C488BFC9143FFDCCE4B0231ED7BF37B13AA55FF7CFF7EEF5C40E4F0AB6DB6D6CD2204A80000A3FFFFFFF74004080018DFEC5000010001AE4EFFFF840F0082705F00800818B3FE287EAEBEFFFF8090823D0247F807D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .mem_init1 = "17FEED98B8B93F1A7B9A1F0696AEFBDBFEEB7850FD908156B6D0F8FAFE488000125FFFFFBD501000040C6FAC80202100002922017FFC50603DFF88F004900073FFF947FF96FFFFD2202121C0013DC07255FFE73FF57DB8B1FC3A4204B2BD7597FFD70B18AB0000155555FC0001FD2054107FFFFFF7C410111023BE98010C8841002BC8641FFC28228512B77FDEAA49C27E04AFFFFFFFFFC5010833E0017E60029DFC1015A979204BB82D91E40AB8C70BDAA0B99B700000055557FC5FBEA09F3000FFFFFFFEE88008820BFC8044925556ADFFFA19B0FC20AAFDDAAEF7FBA9140576655FEBFFA37F94004217F070FB04A68F7FC132F75FD6D268077508177DFB0F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a264 .mem_init0 = "570A9F7B40000002AAB7FC355589D37FFCFFFFFFFB0C00240CAFE80012AAD57A76E2A681FBC0002182EFFFDBD52480041CBA7FFBFFC9FF84822063F02379444087F107BECADFD890040DACA9191996054055F70F08000001555B905596E205FFF87FFFFFECF0400027BE0021557FFFEEFFEFDB4082280104008000BF6CB22002127FBE023FC1F4E1400A07F0247ED4028ADBC5ECF57DD93873317A0812013B240A78FEBEA0000002AADBE954AB14F99FFAFFFFFFFE4000012DF40016BFF00FFFFFE3F740447001E804000000BF88800157FFC287DF54CC4E41514BD80AFFC5401A14DD18F53DE29728E007A11331A2407FCFB55A48000001556DFD9254D16113";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N15
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout  = ( !\dut|Add8~1_sumout  & ( !\dut|Add8~17_sumout  & ( (!\dut|Add8~13_sumout  & (!\dut|Add8~21_sumout  & (\dut|Add8~5_sumout  & \dut|Add8~9_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~9_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0 .lut_mask = 64'h0008000000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a272 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .mem_init3 = "90E05FFFFEFBA97BEED4CA7FE5F1FF3815703B70A432EB9D5A8A0F4212BCDFBDFF71CF001CE74000002A24B7FF0E3F008010441200011DA7FFFFFFFEE9FAE17EAAB57FDDFB7F4AADF001582A57AFEE03049102FFFDFFB557FEFB887FFBF1FF3C141ADF5D50C58BCD6A280318909F7DFF3663F4001DCFC0041080423FF4E3D5800004120890022CBFFFBFFFEFF7AFB3EB6BAD2FAEF696AAB7C0A72001CAFBFAA02004221FFFFFB67FBFB808FFF6F3FE141428A70CCC70A3E0400001C25767FFF7A86DC8008ECF4000010111FF4A3D740000004944A2081F5FD77FFFFB7DFDF1BDAD56F6F739F5555712EE8004AB7FFFDC04D10017FFFFB6F6A24E90FFE1F7FE34";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .mem_init2 = "151703AEA5DCE1D8800F00F952EF7FFFA65FC0220FFF4008424E5FBCD3E7A000000104AA12A00DE75AFFFFDFD7FF856F75D55EB006AA54BCCAEA901215EFFFFF13C42A27FFFFB7FFFE822AFFE7FFFF34108003AF01F9E3D30010803807BDFFFCABFFA600013380400107FE8E7E9DC0000024445051511ED7DADFFFCEFDCEF0FB46FFD200015756B6EB56A9016BBBFFFF0051008BDFFEFBFFFFAA48FFFFFFFD7891800F6075D367CD001E8018C7FFFFFA3FFFE50026FC812110FFE8A7A5F800000000129441000B27AD7FF7B7FBDFA25F9C15550150816FEF80DD554825FFFFFF000890857FFE7BFFFEC844FFFFFFFC381180077A50EAC3DB943D8008FFDFFF88";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .mem_init1 = "BFFFE6A48376028847FE94FCDE58000000015141552493FFEABFDFF88FF769620A10B6FE8058E97FE178680116AFFFFF00000105FFFC7FFFF59120FFFFFFFE5855800FBEB9CE43D1C08600AF557BF6FAFFFF77110A40007F7BE14FA48AC0000000040A4907FFF28DE37FFFDFFECC3261FFDEAFFFFFB0D4BFF2AEDB12ABB7FFFF00012243FFFC3FFFF80048FFFFFFFA401100429E11906BC590064AA3B77F734BFFFFF384401102FFFF98F662FF2000000100441F0A000100066FFFFFFBF503FEF4FF7FFEDEFD70351167AAFD94DBFFFFC580220FFFD83FFFEE2241FFBFFBF81041801ED61D50EBC194401528FFF472B7FFFFF651120007FFC14F541AAE200000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a272 .mem_init0 = "000122001DB60BAFBC0AFFBFFA0CFFFF5EFBF7FFD6BFD7C16CB6E00085FFDFEF1CC00C3FBFF9FFFFF66910FFFFCFF9350180001299207BCB95002042A8CFB55FFFFFFE8440007FFD2DFDC3EAD944000002001FC1DFFBF30039DC1FE6523FBFCEEF7FBFFEEB52A5DDC50AD10B03FFAF07F2343C7FFBF3FDFFD8D040FDEFC7F45D45806863E3E0778B00C00010136FD97FFFFFFA522190FFA53E887DB765280000008022FABAD5A882000E804066ABFFDFFFFFFFFFFD5B554DCAF056001F8000001FCAFC3FDDFBEFFF70C800B7BDC7F40861025FC7CF480193E120001B1D1F2BFFFFFFFF24875FFA53FB8FEED94AA4000010000F7FEF7ED80400007CAC115DFF6B";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N27
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout  = ( !\dut|Add8~17_sumout  & ( \dut|Add8~5_sumout  & ( (!\dut|Add8~21_sumout  & (\dut|Add8~9_sumout  & (\dut|Add8~1_sumout  & !\dut|Add8~13_sumout ))) ) ) )

	.dataa(!\dut|Add8~21_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~13_sumout ),
	.datae(!\dut|Add8~17_sumout ),
	.dataf(!\dut|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a280 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .mem_init3 = "767817906085F112F56E58A0275FD8002C1D7A00001F7FF9778FDE93555FA40318C10789BFF746B7FF7FA96F6BDF983FDF1F048FF8DE31413F0019FE3101ED15026EFFBF91E98010EC93B62A80F128859C100F887DCD43E1FFB484801ECF5801F0108800006FFFEDF97BE208AAAD540000043F0BFEC02BFFB7FFE53FF7E9A23FFA061007FD6DBFC2FC826AD01583505E3EA9FBF7E1010422E2D10AE462109205EE43DF7D08C72360FAA880041EEF70170E0B88255B3FFC28CF7800088555540000217BBFEE80157DFFFFFEDFFFFE176DFF07440FFEF2624164303A40450548EA6A57F5B988820740E8542A4CBFC0853B63EBEEB7A0C4BF103F345807C7FCC00F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .mem_init2 = "FDC86554F774BD9F86020822215554008316E6FDC00076DFFFFFFFFFFF5FC5AA2E9F100FFFACCCE37DCC29012010F1B2AB577FE2002A019C65725540E50010B121CE270DDD8837B3078020015C2B00395FE912A36FFFF0F60008810548AAB203197E9FF80000755B7BEFDFFFFFEC0B54BA9E081FFF7E8903C131900A8044461D9557378820100E5B328025ADD4400E733618E2506C501FF801401008D0758023FFE4241FFFFF7EE80900241024AAD4005FE97D801000756DFEFFFFDFFFFAD2D52ABF003FFFB138C13F38240C440100C088976DF70289F93FBA942807FB000888655C103082B41FF8008001FCEC2180CFA1A780FFFFF3EE408049014908D55807";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .mem_init1 = "FE2ADC008000EAAA91FFFFFFFFED57554A8F801FFE9EE402F389405576C0000015525D529E61469FC2FEAFC5FFA002C817E47CB211407E88000242C3B438817FFEE253FFF67FC01022002400423B4FFFFD07C202000036ADDFFFFFB7FF96E7552A5F001FFFE912C138AAE157E88F40008250BF3DFE89FBA57B609E8FFFC00768077F6FF4C8105FE40000197B84B4D5BFFFFFBFFFE7FF40040884802401147FFDD134C82201005B6D7FFFFFFF9F9A91B54A96200FFDEC4481A55501F78660C4029171FAEFFE009D2BFDCD431FFFD40ED80D44B9DEE21023300010291C06DB813D7E7FFFECFBFF4002422022805487FFB28C28080024003AB5FFFFFFF3BFD712DD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a280 .mem_init0 = "6A6AF01FF7929670AAAA835C0F400008A9788015FF08D7CBBBD9403FFFD0BFA81C7B59BAE1F147F200841D900783C1EFB5FFFDCFBE3EC00009090825027FFA207382A08002009D57FFFFFFCD8EFAC56B25AD5F3FFFDCA787AD561489D3540009012A427BFFFE5D65C95EBA3FFFC0FF981C2C261B2831A3F08025062A01C2C376DEEF997789BF8000204020804BFF26BC8814104048003AEFFFFFFFC6C3FEC9BDB525F7BFFEEA3F42ABF48A0E5FD60002803FFF0FFF135E5FDF5B923FF9E1FDBC1C59CBE8D4E0EBB7ED505660A456EFFFF6FBBEF02CFFC001040088093FF0D3870042890500000B5FFFFFFFFFC39785EAD56D7FBFFFA70ABB7E8EDBC1577EE842";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a272~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a280~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a264~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a272~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a280~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a264~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a272~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a280~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a264~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a272~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a280~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a264~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a256~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a264~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a272~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a280~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N48
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout  = ( \dut|Add8~5_sumout  & ( !\dut|Add8~17_sumout  & ( (\dut|Add8~13_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~1_sumout  & !\dut|Add8~9_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~9_sumout ),
	.datae(!\dut|Add8~5_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a288 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .mem_init3 = "F9A58A4802843802B6841000AF001C2A245E1FEAA8769F6DDBC87F293BFF01F77060841BFEDD7FB31B90A0448F4E78003061FAFFF793F3B783FF88B235562A2C55D560302ED1019BFF36CF58E40E717F973EF4001FC3E002AA510006080B5744BFA35FA92819DB5EEEF20B68BFFD00FFF4704A8FFFCF9EB87BD190C44F05F9100003FE5FAF27F5FF81FF0024D87C4F80B89B38DC3BE5013BDC3E06BEB7D451A4FF6245402A2B0011568400020015DDDAFEC2FEAAA03C7FED7B48BD896DBC007FF1785557FEFAE755B63C08930F2BF42A003FF97AFD4E77BFC3FE015FBF23B4E474219F4ECA1FA15DFE1E7542FF5FFF0A0EF0400019C00046B2500038015FFB16";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .mem_init2 = "DBFFFAAA002D5FCBADB23F45B6D000EFFCF0579BFFCF9BD9E104A0102F03F86D00D3BCFFFA1A8DFF83FE31BF857DF86404DECB940ECCD93CDEFFFA29D54FFC9FA340082A4000001A9B8022BD7BBE1BFB2FFFF4A000FC2F5BF6F0BAFDB7E00087F9E83F97FFE56B89397030862715E89707357FEFF02BF9EFC7FC201EA36C8372A05C6AA0E5AAE52AF9FABB49E4B1B5F5E29C0081A000405FFF00DAAFBFF43BF8217FB55400BD2FCBFAEA9FBEBE7801A6F8605FBBFFFFEDAA87001090BE67F9FE09EAF1FFC08FF7DF07FC025FFDBF180D58A12EF8A643E32BB4EA7E2596584AABE993A215BF8BFF002264CBFFFFC37F1005555200067DB73FF7520DEF5BF0014F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .mem_init1 = "FCF17D9BFFF7AF43FC3861E15FD7F9D08FF94934005FF65907F83D8FDE52C038F022A1FB0F33391BCB33FE87A36099D603AC78B0055FFB3FF92D2FFFF85FAD40100089101DFE1FFEFDC8977DED60004FF878F65BFFFED0B3AAD70103FF3FDF55BEBFBC581ABFFF2811F01965B725000BE043247FC01F5FB53E6FDF1D7E30E7BB549994E4002FD000EDD6FDFF8BBD548444001040428EABFEBE529DB7B758001FF979CBADFFFA4D43EB80000D7CC7C5402F834BD3947FD0E241800DF3CFEF00206036A813738A7705FDECF98CCDF372F7C23F6FB00000001EDC1A3FF1F7FB5525600049038024ADFEFB7A4BDDDDFC001FFB5F8BB5FFEC45A35431128FF84D12A3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a288 .mem_init0 = "29C1E86B09FF82E0018019B8E206A06BCC1075F2C32479C3FFB7FE8980732FEFF5F3EC008048003F70A82F877DED54080000003F000396FFF6ED21F776BC001FFBFFA0AFFFB05666FAA09A17E84427061D49D1406CBE53923DA1858972540357416AC1C2639A3B2CFA5FFEB80707360A357FE400000005FFEBD9627756DB52000000007800AF93DFFFDAA95BBBFE001FFB2EA597FFC97951FC98D54F7480694A040155BAD0FCA0107F1FD3509B04C932DC851D4B80829931D7FFF0B00B1D3800D8E00C0000005FFEFEFEDFF4557FA8008420C1F80EFEAD7DFFFEA97DDEF6083FFF5E038BFED64BC5F3E14A1BDC40EA15200E187F507A44107C1788112ED42167";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout  = ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a288~PORTBDATAOUT0 ))))) ) ) # 
// ( \dut|vram_rtl_0|auto_generated|address_reg_b [0] & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0_combout )))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a296~PORTBDATAOUT0 ))))) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a296~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l2_w0_n8_mux_dataout~0_combout ),
	.datag(!\dut|vram_rtl_0|auto_generated|ram_block1a288~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2 .extended_lut = "on";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h0002000200CE00CE;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N54
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout  = ( \dut|Add8~1_sumout  & ( !\dut|Add8~9_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~17_sumout  & !\dut|Add8~13_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~17_sumout ),
	.datad(!\dut|Add8~13_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "01FEA157DD7ABFFD251405224205D800034102FFFFFFFF9442FFA997D035FFF69378238A42002C3B9C401403170000003FFB06BF358C9495A00286010015000A42FF710000F8FFFFFFFFFFFC485EF8000178805FEFFFFFEC009034951800C01802E194AFBF0EFFC7A90F880BE157FFFC80A13A2800000561792010113F8000007FDF1C65909D0151500102005302A2014ABFFA600067FBFFFFFFFBFE11FD7800006F412FFFFFFFF9800A05594427E030021860260306BFE1E02F888FD0BFFFEA0485D5B4800000004B9542C6978000003FFE18B8C955C794A801020010828B402907FC8800FF7FFFFBFFFFBECBEF78000817617FFFFFFD89F3C04028909F4060";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "0070299D57F62D70A03F8C05FAFFFFFA9249543D210000000000161D5B400000E7F689D41622B7C2E80081002940A0EA8205FF5000FFF5B77FDBEFFC5F7B7800240482AFFFFFFEA31EF6888201AF818002101F4110002724115FAC83EFFFFFFFFD69EB0E9400000000000062372000005FDE2F783FC38D8B8000154202A1567F40017FEA807F7FFFEEFF76DD7D6DF80001168AFFEFF7FFF316D15415067F800080040B080000083B803F9482FBFFEFFFFFD42D4161550000000000005B880000E77EDB982F63DCA22A0044986469135BEA009FBF207F7ADB776DBB736BAD7C0005922FFDFDDDFFE8F1C2680021DF8009A20008E000000028303F8C65EDAF7FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "FFFF50A9100BFD500000000037A00000EDE70D8805F876E1E800028402D4AB4EBFDEB7FAD21C7F6DBBB6DDB7AAB57800165B7FF6E43AFFFC1410E641D36E0100C0126E2000000056107FA52BF6E4BAABB7FFD54440002BFFFA4000003F820000B3FE1EEC2C71F7D5CA1004D6B02A09B3EDE2BFBFFE1075B6DDDB55555554BC004CF9FFA88BC12BFA88003C3A8DBF0013288C890000000001D07F988FDE3C0B54AAD7EA510008A6BB7FFED0001B500000F7794798015566C1910008A2841AA8DCAEBB6BEDDFE8EB555555555555497801B347EDEEEFBDB8BF450407F935FA04C9C4C105080000000858FF911F7F351496555FD52840005955BEFFFFA037888000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "15D942881612172869003531690A8D6A75D695D6EBDFEE65555555552524F848452FF0BBBFFFD65EB040057BBEA82966840071080000000818FF987E065D5252957EACA200020554DDBBEFFE33422000C3FB61F01D1B9AF4A6021EE0B0A2A2375ABAACA17B75B0DAA495244894513820053F555BDB6755768102492543B065C5044006000000000228FF903A2B31AE4AFFFB6008800049F712EEDDEF1F90800069FC14504F27FB6F82405B98741250154DD5AACFFF7FB92492A292A54104E8802AEFD2AA7A7A2BFD40400598A60C9A03018000000000000164FF987954415BFFFFE802C020023FFFFFF7FB7F33480000A9EF38C900E6D7B912060E59188924EA";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout  = ( \dut|Add8~17_sumout  & ( !\dut|Add8~21_sumout  & ( (\dut|Add8~13_sumout  & (!\dut|Add8~9_sumout  & (!\dut|Add8~5_sumout  & \dut|Add8~1_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~1_sumout ),
	.datae(!\dut|Add8~17_sumout ),
	.dataf(!\dut|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0 .lut_mask = 64'h0000004000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "83403FFFFFFFFDDFFFFF84FFFFFFFFFFFFFFFEFEFBFD1EA903373502D86B22070D781FFF604100000B0173CB3F8E590400000F5FFC205092BC0006EDFED00FFE1F7F7000004003400C15FFC83FF6D16ACB203FFFFFFFFFBFFFFFC17FFFFFFFFF3FFFFFFFFBCFBCA9097E2509F8E0089C11882BEDC0A0500003FBF76B34794D090001F8FFE6835409F40084BBBFE9557C5BFFF800020006801957FF743FFD247209A43FFFFFFFFF7FFFFE09FFFFFE7FFFFFFFFFFFFEB5452501F6FD41CB846700E50F02F6C2052E000431AFD8D1F46E280004A89FCC65FFC91E7F034EFF6AAAFC473FFE0000200D802457FFEA3FDBE4A941D03FFFFFFFFFFFFDFF89FFFFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "FF7FDFFFFFF4BFA403DEC501D7118D440E041C5B455653840004F75F47FFF4000404C37DE0027FDC02000167FFED5FFC226AFD0002001B00626FFF68BFFF925149A01FFFFFFFFFFFF7FF41FFFFEFFFFFFE5F4FBFFD159424017EDA01D4D384358697182A955B59480402797DF803C73600110F6FE203FFDE03FF055DFFB555EEBFBE6E8000000400895FFFA8BFEBD91825A81FFFFFFFFFFEB75F88FFFDFFFFFFFFFFEAFBDCE090940B6C1541C57E7A739A0A047565482835A80065FC7007F8F0800020BFD4002FE703FFC56FFFDABA9F2FDFF1D00000980092BFFDA8BFDEB94900D11FFFFFFFFFFBDAAB89FFFFFFFCFFFFFFFDFF94B482540238AA01C2AB65CA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "D501805410E520BEA8026381601FFFFCA0052813AA408BF36FFFEA3FFFB55590B46A8DB00001B0004ABFFFD0FFFBBC8422E81FFFFFFFFFEEF6ED82FFFFBFFFFFFFFFFFBD09A2834C8A3D1A41CAB55396B604002202AF79D6A402CA4EC01FFFFAA03C2240942606E9FFFFFAC7FFDAAAADEFE187EA0004E80112FFFBD07FFBF52451C40FFFFFFFFFFFB9AE907FF9EFFFFFFFBFFFFFB6D4460C075795014AAAAD55511286082AB5EF6D920957B7C01FFFFFAAAE1868291200384FFFF53BFEFBADB379E021BFC009E0048B7FFF507FFED6D112CA0FFFFFFFFFFFEEDF813FDCFFFFFFFE3FFFFF864B079E44F44B41C15555554A20002014542E986A81E7FFD001FFFD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "FE14BEEAE420005D0FFFF247FFB55DADDAE0A093E027E0025AFFFDE17FFDB5454A6A03FFFFFFEFFF7B59842FBFFFFFFFFFFFFFF7CF530BBD0AAA7701C52BA9555400021029EBBC2EFAA0C7FFC501FFED56542000411400CB0FFFFA3FFFF7BAE77CE24181BC5FE8594DFFFF41FFFFD649096A0BFFFFFFFFFFDAAFA68DFFFFFFFFFFFFFFFFCF978BEC02E6BF02A0AA55174404320025EBF0DBE56143FFC509FFB56EA00000A60C00054FFFF117FFB5A2DEDEF21E533B7F00922BFFFB61FFFF59EC256A4FFFFFFFFFFF6F6B2649FF7FFFFFFFFFFFFFCFB64FFE4EE05B03C2515529A80140100686EFD7DAA0C3FFE52FEDDED5A700401800004067FFF852FFEAE276";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N48
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout  = ( \dut|Add8~1_sumout  & ( !\dut|Add8~17_sumout  & ( (\dut|Add8~13_sumout  & (!\dut|Add8~9_sumout  & (!\dut|Add8~5_sumout  & !\dut|Add8~21_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~21_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "FE902C400FFFFFFF5CE1FFFFCFFFFFFFFFFB607FD287FB74F0BD003CBE81D03A45D51C01490003F6761F83F7CBAF7F1AF01F44E75067354A280D6AAF57FEFD4DEBF784C3BFFF862B97DD9215F000FCABBE8003C000FFBEFFFC93FEFFE7FFFFFFF9FDC07FC283FD61FDF480287F0178A00FFAEE411B8000FEAD1F03BEC6AFDF7BF01F50C3A84232809804B5555AAAAFBB79DFE7712FFF99173FDA084EF603F2A27E4035C502FDFFFFEEB8DF7FCFFFFFFFFBCEC07FC10FFEF17EEE0220B602E0D2D100864111E0001FCE0F03BB975F7F65702F40C3A8842B802439552BFBFFFDEFD1F53DFF64FFD1589FF7090D7E01FA97BE0013C2016F7FEFFAD8DFF7E7FFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "FFBEC07FA103FEE3E3FC22023E07C180AAEF4E0601F80015F79F00BF5EAFBFA7F01F9063D100F1CAE124EEBD75EFFFFFF5FFCEFFE7FFF6301B2790363A0362567D004CC300F7F7DFFDE46FFFEFFFFFFFFFDE807FD007BEE1F87E04496015C1635404070602FE0006BADF03DBAF3D7FE3F0578443F811689AC0D2F6D5AAB76FFFFB9E03DFF7FFDEA4E7A65468BD02010B7E0036C38835DBFFFDDE1F7F25FFFFFFFFFF007FE007FFE9FA9D0040EC03C303DEC00F26017D8401D62F81FF5EBEBF0BF01EC063F40544A582F55AB75AABFBFF8657F7FFFFFFFF6C40DF3082BD4C8052DE802F43C405EFED5DF23B4FF7FFFFFFFFFD807FD007FFE29B9A0048040F53FC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "F62ADE0401ADF0002BBFE3B5CFDE7FA3F05E8063FF11EBD10A25CD555557FB7F80FFD7DFE7FF7DFE02D53B05957210BD7A203BC3E00ABB3D7DFD8FF7A1FFFBFFFFFF20BF5007DFE7F1DA8003F00F0ADBD2D55F040277B2A3FFC201FFAF7A3F85F06E8053F8E0A9112369755555577FFD003ADEBFDBFFBDEA402BFE1A7C0A4173BF406F47D0022FBEBF9FC5F7F27FFFFE7FFA407FA207FFE1F1AF5490C81FC6F299AA9700001A7E1005B081DBEBBC3FC5703EC061FE19850A06BF35576003C5F0021FFBFBDBD7FFF1C7B5FA4F17F5247A62803FD7E8002D2FFFBBC6EFF97FFFF9FF3A027FD107FFF7EB9200CBB83BA3695C5BBE000211F1FDED67833F57FC3D41";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "F0BDD071FE1116108C9D3AB77806E0A5C007FFDFEFFF7FEF5855D51A015694F6E1407687E0008D2FFFDBC17FD0F43FFCF986017F4103DFE2FD08A24DF82E29DABD6FAF00071BEA1FFAF785B7A3FC3E86703D4471FD2254844AB47AB77B0CB074011077CFF7DFFF01FBEAF07C0EEAD9F281A02687F00005AFFF5381BFF9ADBFF9CC9400FFA583FFF35DA20843A4350317D763FF8004FF8BFFBC8F03BDB5F83E91E0594030BE48A24A917FED5FE30A53F080000D7FDFDFFF59732F5FF80FD6B7EE48810983FC2019DBFF77DADDFCF97A69C94C017F4283EFF1E1500521184E15D06C6E6F80040FFFFF86AF81BE73FC1E9970A988782F4800A952EACEBF65C55BE0";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout  = ( \dut|Add8~1_sumout  & ( !\dut|Add8~21_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~13_sumout  & (\dut|Add8~17_sumout  & !\dut|Add8~9_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~13_sumout ),
	.datac(!\dut|Add8~17_sumout ),
	.datad(!\dut|Add8~9_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "3EFBFF9FEBF0215012CF81C80BE612FAB802408002012A048002DFFFFFFFFFFFFFFFFFDB8A587617A402D007DE8807C30E30C00001FEBFD683F83FF50055D4400FD73F7FD7FFFF7DB8C4957FFFFC18127B77EF2FDFF089110B54B755500ECD6D44080000060098205422D27FFFFFFFFFFFFFFFDBBB68DF249201200BDC183FA2168AEA0011B5F77D41F87EF015F900400FF99D7FF9EEFEDF11095BFFFFF4110BDEFFEFAF7B80104055FFF49555CC83F552020420020280010080F07FFFFFFFFFFFFFF7DD4AA9AF6054848103F86147E415510200065FDDEB47F84FA2FC00000007D47E3FFDBFFE5D008B3FFFDFE82457F5FFF7BFDB9820001BFFFAA5571EB3EC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "A9300020030030000000F1FF7FFFFFFFFFFFBF968D535FFCAC280007F73FADC497144800015EFFBE85F81E8F8040000003ED7F3FFEFDF41A219EFFFFFFD0017FB63A73FFEFF0FFFE3FFFE77FE1CF0CE6AA400020499620000040D99DFEFFFFFFFFFFFFDB8AEAA2FFBFD2C003FC9FD1585E82360002FBFFF6C1F03A704100000003F87FBFFED6F000205BFDFFFFE049FFEBFACDFF7BF40693FFFFFFEE031F85737266000202002000000179E5FFFFFFFFFFFFFF529AD46FB7EFFFB40AB0FDFE284FD1320020BF7FFB43F82B920400000000F1BE9FFF6C0008617FFFFEFFA027FFBDFFEEFFEF5C00517FFFF0008C0F15F3DB48002880524400400061C0FFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "FFFFFF934B51003F69FFF40010FFFBD82FC0B80007FFFFFEC1F062480000000000740F9FFE7C008841BFFFFFFFC15FFFEFFEF3FFFFF504483EB1E6067E169E78AA95800800001000000078E82FFFFFFFFFFFFFED95C8148BBA97FF51257FEFC02FF40C000BFFFFFF45FA7A204000000000DF9F1FFFF8009041FFFFFFFF823FFFF6FFFDFFEE8E402727DDF20BBF41B39DB565402A9023C4001000FA701FFFFFFFFFFFFFB71AEE02FA96827FFF52FF7DF42DF0BB00197FFFFD42F049040000000000342FBFFFF8008502EFFFFFFF83FDFFBBDFB1FFFD8BC7550DBDFAB7FF22491CD9A480040030000101027DF00FFFFFFFFFFFFFAE8B9000B6F7000AFFCDFFFFF9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "02FA380013FFFFFFA1DA541004000000007AFF3FFFB8008A82EFFFFF7D05FFFFE1FE9FFFF6FF023F9FF7F63EFC49279E2AAA50140041140080426CF01FFFFFFFFFFFFFB735500017D4A0002DBFFFFBFE4B707E880F7FFFFEC1F252808000000000163F9FFF35A097CBFFFFFFFB0BFFFFED7FD7FFE757811343DBF9D8F180B7E316A964140005010000027D781FFFFFFFFFFFFFAE1AC00005FF0000025FF8DEEFE2FA3518177FFFFD42F2584200002000003A073FFFA3208D87FFFFFFFE1FFFFFB3FFFFFF3BAF8028BF3FF779D7234FF39ACD58100013E88000027CB07FFFFFFFFFFF7FADBB400015F5A000015B0AA7FDE9703ED01DDFFFFEC5F8F51000008000";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (\dut|vram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N45
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout  = ( !\dut|Add8~17_sumout  & ( \dut|Add8~1_sumout  & ( (!\dut|Add8~13_sumout  & (!\dut|Add8~21_sumout  & (\dut|Add8~9_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~9_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~17_sumout ),
	.dataf(!\dut|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "F79FCE8000009002211BFE0004FDDDFFDD3FFFDC7DEF7FDF713BE4C87D6888494EBFFDC900FF3E19002003120860F020804107FA5107D7BDA200804040869110040550037409300FFF9F83C7BFFF5FEBEF8FC20004000002D7FB800010ED577FDF97FFDC7A15FF759D7B8164F3F0800405FFF732800FFC1C000C021A056042C0000383F8741B47EFF370304819200200005EA0063D0B1C17FFCF89FBFFFFB7F59F7BFA00100010000400002097B56DFF3FEBFFBCDDCC7F7CC0D70015FAD010024FFFEE89498C3E23E006032B034000000107C5F57C0697AB6D0018001D0A040280ABA0050D00CF07FFE785FAFFFFFFFF35FCCF0084000000000000040F7BBF6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "5FB5FFDCEC85D5FB65AC04532BC415293FFFDAAC0B8FFE10EC02211400000000000FF3FDF42B57DDB82810881A014C4000BF019784417D0BFFFF81FAFDFFDFF87FBF7AE000800008480220126FDEF7FD2638FFFEFEBCB2FF434800953FF80084FFFFFAA07D06FC0E78003D4A00000000800FF3EAFD0D8FE8D468680185044800102A4635E33013A9FFF989FAFFFFCFDE7FFFEB7002000180000001234F6BDAEFA3C47FCB2E4E800B6212005973F50221F6FEF682F403FE788E00180440004044003FF0D5FC056FFFB81206408401020000008334D04940485FE801DBFD7FABF93FFFFB50089010B54941310AAF7D6FBBC55CBFD4FAD55804E0240041DBE80087";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "EBFD6317D0033D03EE8001D840000000047DFA23FE09BFFDFC00040080002000000026AAE873F1372020CBFDF55FE5FE3FFFEF8E004010022A06914B4F57B6DBE2265F5D5FBB24A2094F000F2BD2001F17F830FF40017E0E7088002B800008001076F68BFA16FFFED4778A00800000000001C769201EFA1E5A3003EBF43FFAFEBFFEFFF38020047A3E860EADAF6ADB6DF00A8DE1DA223282FC8080329F4821F0AFE13FFD0001FE79DB2900038000440001FEFC2DE903FFFDB3770090000000000002ABC600045F19FDEE97F7E85FF83C7DFFFF3E0000081FFE0005B74F5B5AAADA464FD456A461E0990402829550254AB7C07FFE0000FE0E67AB000000002800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "03FF7FFEF401FFFEF7026B4180000000000596680103F9FCB30C5777F42FFE827DFFFD65800404DF0000067EAF555555746825F73D450A82880900045D489624FEC757B000017E9F3CFBA000000000080AF43FFF5405FFFDEFC5068B00000000001CC9718000F1ABFE7F05BFF03FFF443F56FEBF800201FF4000077F8F554AAAAABA0ED40D0C35E08EE0378A5526B113D9A02AA000013A767BF7F0000004002027FB17FFC001FFFAFE94448000000000003C54F38000F8E37FFF9DDFF85FFF6B1A5D7ECD000102FF8000049F2F52A92AD35EC155240BEEA798003C20AAD2A88FE22A92000001BC88A73D770000010040475D2BFEAA02FFEB8FA0015500000000";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N45
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout  = ( !\dut|Add8~21_sumout  & ( \dut|Add8~17_sumout  & ( (\dut|Add8~13_sumout  & (\dut|Add8~9_sumout  & (\dut|Add8~1_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~21_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "C154382BFEF3F6E04C7FFD4F5FFDFEDFFF7FF6A4B37BFFF6DAAACF8A2042ED15FAEDF50BFFF3FC0FFFE1609902BA6A5C00080A2000000002009C0ACB8BF6F9F000180C7051997FF0BC3FAFC6002BFBFFE0D6090D68A9CBA0123FFDE27BBFFFFFEDB7FA5014EFFFDB7B5EE6B8000BDF85FFF7FD2BFFFCF00FFFE4685D14A7A8340000090000300014876022C70DF83FD8001110028180FFC8FF1F0FC6000EEDFE42B40015DDD4FD800D1FFC26FBFF77FFFFFFE92052FFFFF7B76D5184002DDFA7FFEFE0003FFE705FFFE0079C2EB7582E800080000002451151C6F8C53FFFFAFA811040680189FFA1F0BFEBC60089FAFE02AA1A2F755476D0060FFE871DDFFFFC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "60837E9151BFFFF7BFF54C8008B7BF11F5FF80001FFFC1BFFFC1025A08BAAC1F2008000040048042A37FF84BFFFFFFBF04001422008AFFD1F73FAFE48206FC7C63FC500BDA92078000A7FD9F3CF1FF80C0019981557F7FF6DFFFAD84229EFE0BF7FD800007FAC37FFFB505F4057F2C1F0004200021006425517FC0D7FFFFFFE12C0220201019FF40F23F2BC408A9B4FD12BC6045DB6A82C00057FC44C37458BC002B98A1D5FD9FF7DFFEA7804463FF0BABEF800003FFF9FFFFF20554A2FFAA0F800081108294B8A2AA2D0C9227FFFFEFA02582029000FE88F77FAFCC0022C1F935DFFA00B50927400073F990A1042224000D7A9155FBC7FBBFFFD5E025BEBF07";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "7FBEA00000FFFF1FFFF8052A22FF4A8DC000A40448550FAB5512DC9F87FFFFFF001148206C917F14E73EAFCD002980F48BF7203C49088DE00009F990E104B6200402FF955FFFA37B7FFFDB8152D6FABFBFFB800000FF943FFFF40DB5257FEE05C002162924504B955547FD8FFFFFFFFFF9B7F881A914FD10CFBD6FC9110681FA1EF730012A842D60000D73B9E9080009501FFFF400EFFCBBBFFF6DE111FF6FFFFDFFC004003B5FFFFFF40AD497FFB506D003290551AAA679A153FD9FFFFFFFF2FFFFFF9CA4073414CBBF578D002061DA45FE7007514285F000003DC4A750000001FDFFFDECFFE27DFFFFFBA18D1EB6BFFFFB8220005FFFFFFFE8056A17FBCB13";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "E90055672955527EAD54858FFFFFFFE3FDFFFFFF3C8788C5E7FDE78100AA23D027FF3C202810806800005782A44FFFFFFD55FFF7011FB50FDFFFB780E5FBEABDFDDFC0000027DFFFFFF035AAA7FFD503A001F5D0C6B44F7FC555559FFFFFFFFFF7FFFFFFFE57C187AA7DB7880000029117FB3C0D048421F0000003EB8ECFFFFFFFFFD7DA005FE7CFBFFD55CE36DDD57FFFFE8008003FFFFFFFA82AEA0FFEFE81F0015FC1BA9D5CFFFD55A93FFFFFFFFFFFFFFFFFFFE7F5CB927FF7800484814427EFB81BE01000600E0AE03F4ECFFFFFFFFFFDED4107A7E36BFF77E1BBBF5EDDFBFB8880002FFFFFFFE096B49FFD6145F4006DDF5AD5BBFFFD5659FFFFFFDFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N24
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout  = ( !\dut|Add8~5_sumout  & ( \dut|Add8~17_sumout  & ( (!\dut|Add8~21_sumout  & (\dut|Add8~9_sumout  & (!\dut|Add8~13_sumout  & \dut|Add8~1_sumout ))) ) ) )

	.dataa(!\dut|Add8~21_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~13_sumout ),
	.datad(!\dut|Add8~1_sumout ),
	.datae(!\dut|Add8~5_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "FFFFFFF72A52AACA000A0590FFE156C2D35AFFAF9FFEC0217EDD41DF654BFDFF554EA3E7FFF7FFEFF403E2F5B5A0395DFFFFEDFEF6BD7A09005BBA403F001240800400381FBFFFE88F7DCFFFFFEBFFFFFFFFFFF4A82AAD3CD115680717F2A099E322FFE7D658801007E51BEFAA85FF7FD98C6BFFFFFFFFFFE0030572D68A156DFF5FFFB26395188502EFCAE47F40294211D5C0388F7FFFBC21FECFE7FFF7FFFFFFFFFFF6ECAD3756F40280319FDC2FF26559FFED7A9D003001B819BFC540FFF7EA0FABF3FFDFFFFFC20701B5530023AAFEFF3FB863553A30853EB75E6FC0001840EC1C0849FFFEF42BFFCF87FFFFFFFFFFFFFFE2AAD4AE29D61DF008A6E02295";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "16BADEFA33E8001800E817BFA5407DFFF40F41EBFFFFFFFDA90343BF640C6408FFEFBF3B7715122404FC5D5BB7F0004F66767E0417FFDDBAA1BE4B0C07FFFFFFFFFFFFEB5456DCB72B19E8005772AD4331400BFA5694802400090B5FCA8897FFDCE709F7FFBFFFFF508705FD18019A3079E8553DFE9D110207E5F2A999EC0023B371E4C407FFD7FEA13FCE0803FFFFFFFFFFFFC4B4B57B706802540175E8B0824B7F21B067FF0010004C4BFF45478BFFE206B1DDFFFFFFFE240E0FF56004060958ABA8BEF99108242F3E855CCCDA01519CBBB5C22BBFBFB8267ECE0007FFFFFFFFFFFFCED8557AD555CAAA09DD527F5B694E0E1EAFF1808901E695BDCA8405FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "BA0751FFFFFFFFFC500697AF80024041002004BEA307023C7C990AAF666D015CE4DFABB224FEBEF04862C4007FFFFFDFFFFFFFCD6F656BD5D1667F36AF8C577C3FFF148A97F8410EAEC13BFF52800BFFF567ACD1FFFFFFFC920C3EEC00011C93209B62BF0A172821F06795F5A1B20564E6FE77321529DFDA03EBC700FFFFFF7FFFFFFFE55555D5CAD6919ECDFF9953C3F4FF6092AFD4225BDE3137BF4943D5FFD44395DFFFF7FFFE904C2FD1000044060032F4BF22411293E39857DE9B9D051AB7FDB8211556F6C0037F47019FFFFFFFFFFFFFEAA8DAD6DAF1246BBEE93209D2D8FF06050F2FA7FABFFA37FDCA8002FFF58BEDD1FEFFFFFA8E0D6FC000001046";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "2001E2BE07022147EA31AFF7AD9523A7DFF7D9E19AAB77C0C01FC700BFFFFBFFFFFFFFED68EB5E6AB0354C2BF782B2245BFF50270C7B17AD42F12DBF4543417FFDC3F459FFFFFFFBB3187F20000000CC0068EABEA225391FE82AAEDB96C951D6CFBED3B30AB5BFA2E84FCC00FFFFFFFFFFFFFFE2F895FEF6DF02C2BFBA9EFAE07BFF0544C5FE45BA7BF137FFCAA01CBFFB3BB9B57FF7FFEAD678FC00000004982075D0BF9621501FE9A2B5EC0262A97DEFDE5168995D5DCB2ADBD400FFFFFFFFFFFFFFED48D5DFFB7EC37EFFEF465AAC6BFE00C6C7CC27FCEBF977FF5541007FFEA9ECD57FDFFF8F7E17F0000100011A901FFADFB742337FC454FED5393ED038";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N54
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout  = ( !\dut|Add8~5_sumout  & ( \dut|Add8~9_sumout  & ( (\dut|Add8~1_sumout  & (!\dut|Add8~21_sumout  & (\dut|Add8~13_sumout  & !\dut|Add8~17_sumout ))) ) ) )

	.dataa(!\dut|Add8~1_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~13_sumout ),
	.datad(!\dut|Add8~17_sumout ),
	.datae(!\dut|Add8~5_sumout ),
	.dataf(!\dut|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "400049F4141FFFEF516C10F2EA8B8DFB2735478BFFBCD0010637FFD04FFFFFD4DEEFFFFFFFFA08A95017C6D120580000FE79FFDDB5B6D6DEA0026C557FFFFFFFFFFFFFF4B33FEAAC0C26002077ECA511C0020F7DB43FFFFFD0FE11FEFA57C5BB57892F4FFFFDD21A2C3BFFA08FFFFFD0FB5BFF7FFFDD8494480E5B5495E0003FFA3DFFF6DBDADFC552016E9EFFFFFFFBFFFFFFC0F51FF43FF00602805FD51401F001073F683FFFFED0FC08E8FDABDCBEAEB4C38FFF7FE5219433FF411FFFFFA0EFFF7DFFDFB6C845549BEED2495401BDFF9FFFFD65AF6B73500056DEBFBFFFFDFFFFFF41663FEAEFD00A00882EBDA000F2805387181FFFFEE07E01FB5EAF8DD6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "1723EBC7FFF7FE539423FEC03FFFFD409FFFEFFF3EDF8802890AF7CA208000FFEBCE7FDBDBFDBF11E8042BAAFFFFFFF6DBFFFF41ACBFF51B741D026C1F7A8801000A83B1680BFFFB717E08FAFFFFC4F4E7499355FEFFFD241007FC833FFFF500F7FFEDFF1FAE47A761E5EEA9091683E9FE11FFFEFF77DDEBF800AB2B7FFFFFFFFFFFFEA1C43FF53FF80E01460DFAA000214029302A2FFFFBA8FE01FB73FFDEDCE7550BC1FFFFFF63D005BA047FFEA8005FFFC7EF0C3E19577C7EFBA4A2285FFFA80FFFFFFFFEEF6AF8002DEA7FFFFFFFFFFFFA215A1FDAAFFC0404D106D3510001C00ACF1A0FFFEED07E01DFB2FE46EDA6952B41FFFFFEC384057A0E7FB55001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "FFFF89FF96EE50E9EE7BDA92082036FEF0096FFFDFFFB7FC790095BFF7FFFFFFFFFFF901889FEA9F580D003A83CC8100002002C7C447FFE7A87E09DABEEFDE7C6E1553C5FFDFFFCA0C02BC1CB6D4203FB7FFC4FFCFD0746E4FDFB54920154BFB3805FFFFBFFFFDA3FC024DB5FFFFFFFFFFFFFB46B4DFF69F6A0E016645D58D00001001B37C0FFEEFE8BE03DFAF3F44718ED59347FFFFFF83BF007C18AA92807FFFFFE67FCFBC42E1FE2F54A40040171C5802AFFFFF7DF7F13C8056E2FDFFFFFFFFFFFA81340FB55F5A1E00ADA1D6500000501809EF27F877A87E03FAD75EDF7FAE2593A7FFFFFF833F80583BA54A07FFDFFFE1FFE9EB0612DDEFFAE9110A547E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "280053FFDBDFFDBEAE002D757FFFFFFFFFFFFF01342FEA8F7ED60242D0D1D80000A41824FFEBFBD7E83E07BDF9FF8979CE1D93CBFFFFFE95FF0060FE30AC03FFCDFFFBFFDF1EC5C9357D92A44800010988013BFFEEFFFFF6EF405776FFFFFFFFFFFFF6825817F69F3C2A00196080D8001AF20E2A7FFFF2FFB47F07F6FEFFEB384E468341F7FFFF07FF00E07B00F87BFFB3FDFFFFCAB7E508169EEA522121748478001DFF7FEFFFEF030012BB7FFFFFFFFFFFF40A7003FA9F6D431038A087780066BD48457FFFE9FFD43E0EFFD77FEDB98C1A8BABFBFFFF85FF9162FC3FB3FFFE93E27FDFCF65DC50DB6DF5490940156A2000446FFB7FFFFA1D805BB8BFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (\dut|vram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (\dut|vram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h40434C4F70737C7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w[3] (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3] = ( !\dut|Add8~13_sumout  & ( !\dut|Add8~17_sumout  & ( (!\dut|Add8~9_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~1_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~9_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~13_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w[3] .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w[3] .lut_mask = 64'h8000000000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "A2B6E8294F60F42A241044082491698082BFFEF1103FFFE80A002E1541C08404020000000000000004FF98BEAA8FFFFFFF415D4704FBDDBDFFFFFDDF17A28000BBFF467002CD6FF843CA03B20C4492DB52D55625537E790292491122000269002A4BFFFDD5FFFF82A951F980C962302F040000000000000005FFD85FFFFFFFFFFF076F3EAAAA5482B5DEFFFF97A80000946D4BED1020223FF94105AC23029550A9BB5A8AA81C7C90000000000000F980092ADFFFFFFFFE2525C54800A7BF0048080000000000000028FF9817FFFF6BFFF91AAC5A2A8950002A495FFE93A48000447F8BE382BD237D4A2101108F0042F929C555B39DAE1C000000000000016980";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "003C83FFFFF7FC01B7D15B4611160048280000000000000000FF9803FFFEFB7FA02A20910044000000002ADD37D2000004FB8B718140FB3E175082EAA080A820953AD554AEFE5A00000000000004E9C41E9A40FFFF7DDC5916880000301C411890000000000A000080FFD8286FFF80AA44942054454000000000055637490000C1FFF9F78781FFFF30DA61281308028044062D5472AA6D00000000000000C8DAAA8F6CBFFFF7F1045EA00000207F82C224000000000000020DFF9EB21FF740551050026220000020000000A037A5000001BDD87404DABFFFC881C0212AE43010A268615490282C00000000000002EC252547143FFEEEA884A5000000817E8718";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "080000920000555011FFD70025FE80140A50114000A000100000000036D40000102FC848026C5FFF068220D8EA4A940B4924071655007C00000000000005E810A2A5821FFFDDE80A3CA00000082F4A56240000000201000046FF8F1C0BF700089269040A8800004800000000B754000094E7C25400563FFFB8A07835E4104043A48000216A006D00000000000000600000C3B42FFBF7B048A8000000017EAE00904924924800200913FFD58005FA0002495154A00000000000000000B7500000588F316C00BDDFFFEE6124D21022A6109820000A1550DC00000000000001EC0012A3842DFFFDD218B128000004BE9406A9249249248A892497FFC5C8017C0220";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "91A02B5200000008000000417F40000011CDB498001B2EEFFE6086135410AA0A660800002800DE00000000000001F40008013905FFDAD0285880000042FF5069244924924920249245FF82C5256804094E814D0000000000000002A8AF4000008E9F263C0002C7FFFFD081E9101EA2900604000003A0DC00000000000000EF000150B415DF7DA0A962500000177EA595552492492495555557FDC8C440A010A10280AB2400000000000015B77F000000259F91CA10037FFFF95038A545440020110600000000F8000000000000006D00005076057FF6A170D40000000AFF0000000000000000000013F4C4C491284A92B4005A800000000000000B7D7D000000";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout  = ( !\dut|Add8~5_sumout  & ( \dut|Add8~17_sumout  & ( (!\dut|Add8~13_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~1_sumout  & !\dut|Add8~9_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~9_sumout ),
	.datae(!\dut|Add8~5_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "000C8F9FFF52409D07FFFFFFFC37BFFFEAFFFFFBDEF3E0228FEABFC76A092BEAD56EAD84000784000900F470FFFFFFFFFFFFFFB715600005FE900000C925876F7A3EBD8013FFFFFF42F2784212220011002E5F9FFF8E809A97FFFFFFE82FFFFFBFFE7FDF575F001A2DBF4FCA9445517DEFAAEA040001F2800401ECDFFFFFFFFFFFFFFF6E2E80000BF5400005540D5CFFF70E728C23BFFFFFA1F25D1081080000415E5F9FFFFE055B3FFFFFFFD05FFFFFEBFEDBF339D7918BB6FA54A462AB5E0CB2DAD5928005F8400207FA5FFFFFFFFFFBFFFFAD3DD000175D2000084892AA2DDF833EC6277FFFFFA2F26EEB7DFFC95D0A059F8FFFEA42B20FFFFFFFE01FFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "FEEBF0B17E7FF5600FF95761900004BA796DEF5040A5E6A0000B53DFFFFFFFFFFFFFFFEE3F00004FF6800003255293B3E665FAE226BFFFFF42FA05EF76A12DC00A265F8FFFF6C1BB0FFFFFFFE03FFFFFFFB03B0CFEF6FF2EB5B695FCE800000339EFBDBA851470A8000DD07FFFFFFFFFFFFFFFFF75C0001EF60000012A0869AA95F43D2F09BFFFFFA1FA354315542E8514392B9FFFE884F637FFFFFF013FFFFFF6F73CD7FFE7FF95EFFAD557110000103DFB7FF551550F540004F36FFFFFDF7FF7FFFFEF7F0005553D80000BB4CFF59A74CD39E3567FFFFFA3F91F4456E31E1F857B1F9FFF880AF417FFFFFF827FFFFFF1F9E6FFFFF8FF42B15FF5FFF8010001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "5EEFFFF25552D9A80005FB57FFFFFFFFFFFFFFBF6E0012ABFCB5A94F57D69C6D2932B8C7C4FFFFFFA1FA05F57BDF9A3FC8FB579FFFB002C44FFFFFFF80FFFFFFF7FFBF7FFFFE27C26D020121E00020038F3FFFFAA5557CD50043F577FFFFFDFFDFFFFF9F7E8BFFFEF56FFF0D145ACE4C16CC6F31DAFFFFFFA1F8006AFAAB9C7F91F3278FFF6002AC37FFFFFD05FFFFFFB9FF3FFFFFFE228E377DB6D92846900833BFFFF4AAAACFAA400AB553FFFFFFFFFEFFFFBE7CA8DFB5EFFFF5AE95375192027225B3CC7FFFFDA0F90335EA5794DF8BECC38FFFFB00482BFFFFFA0EFFFFDF6DFFFFFFFFFBD1505BDEAAC081F08001EBBFFFF6AD6AB7ED0008AFABFFFFF7FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFDE6F87FFFFFF6FE12B16DDAA9000089783967FFFF7E2F805BDD5039CFBA7C6578FFFF480302BBFFFF615FFFFF5AFDFFFFFFFFF64882D99B6001A951001A3DFFFDAAAAB7F3A80047AADFFFFFF7F7FFFFF5EF89FFFFFD6AAAB45FB0EAA66008263D00EFFFFFF517820B5F48B98FD93A35F8FFFEEF81853BFFFFC09FFFFDAFD7FFFFFFFAFF0143026F002CA8A600691EFFFF666AD7996C0013ABEFFFFFFFFFFFFFF58B93FFFFD97D50000DBBD5016801219BD977FFFBDE0FC00F9F4239DDFA7C857CFFFDE1814473FFFF827FFFFEAF7FFFDFFFF8FB22208148A5E2A4700195CFBFFFB7DEDBBFAA000997DFFEDFFFFFFFFFE7CF33FFAB8341402415FFB2882";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout  = ( !\dut|Add8~21_sumout  & ( \dut|Add8~13_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~9_sumout  & (!\dut|Add8~17_sumout  & !\dut|Add8~1_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~17_sumout ),
	.datad(!\dut|Add8~1_sumout ),
	.datae(!\dut|Add8~21_sumout ),
	.dataf(!\dut|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "1E056FFFCFBFFFB7B7DD5D6856F563ED22D01F05FED0003FFD3678F8E8DF8B533C4C02FF42CBFFF1F0088684582208B4FCBFFF8000080083FCDF83FCB5FD1E1D70178430168A0A0A293D6FEE75A0BD81F00006DFEFFFFFBBFDBB7FDC77DF97F293003BC2A7F0029FFF2FFC6F7CC1A07F9C98817F8BC3FAC073A400123058D287FF78F780000000FFFF1F00BD13FC8EDD7873C03C16A96828C07B8FF720409605E7DFEBBDEFFFFDEEF5AB7FB6AFFBBDD4A6809CE00EF4008FFE3FF217E6279F123948043FC743FF3B3522054034A14DEBE687F5800040003FFD1F83FC5BFC8C7C75B6C81801500825C56975A0D8039015FE756FFFFFFFFFF7EF96F7253FFE7EB6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "B8023400D7900017FE71DF0A967DEF6D30F1005E81E1FEC37F9001200302A3F3A3D7E7000010007FFF9F84BD10FCC0D53FBB083C1052A81302AB5A2A3416400D7BEFFEFFDFBFDBFBFBA1DE843FFCFAFBF804A4C6074C0013FA31BF0D7A04BF608062102E85E1FF892B008000218CDA664797E7002010003FF72F83FC04FC72CC9EF5881E040A00000BADBD5CCFF1003DAFBFFBFFFFFFEFEBB785BC22FFFBF1AD831594913BBF5006751DBD84DC15751640C202010FE0FFFCE59200A02A0CE22E03ADC6002000007FDE1F833E0E7CEB2EDFB5C80E42112007295A4A4A37DC06FD1EFC7FFD3F3FBFFFBE525DA0FFF7C775400453CA7E97D0029543BEC3440BB56E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "418429000FF0FEB7400808802728CF9C834F86022000103FF31F076C023E5C3822DFE00E0088900C454D54895BE003AF97BA9FFB377FFBF61B257F11F3EFADEC80D3AA2AFF7C18008E6393E1890A12AFF30407A10FE27A5F0850004010209BF883BB0614580020BFFFBF857E0A3CE0FF91908002006548029228AAA507801FF7CBEC3FD919BDFFFED3122E13E7F42FB2089AF8A1BF8CFF00353313E1A18D6514860402FC9FA2691E1000000009103AB303BE041C0808003FFC1F876F487E06FFBCDE48030010A42202A550901C017FBFC57C177B9EBFFFF9B40C1F871FFB4F884055A5B2FFC7BB0014AA11B0C78695D398080AFC07C9685D1810044810A2B8E1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "03BC04388205003FFFDF87EEA47EFBFEE9F70A10A10112880001490390047EDFF0BE17FCFD3EFFDFFCAD948CBFECA00112EE2AE02FFC7DA0048C28D061C256ADA008CB7CC008A47EA5020050082122C603F808308100001FFEBF077ADAFF96F7433589045000A8040004A0BC0009FEFFF8738FECFEDEFF6BF50A3C5A3DFE40844774F7400BEF3E80008240A822032AA615111DFD144151FFCE0702405005D58402A020432144C05FFFBF853445FE4BFAE3D7E00142003403000015F000BBFADFF61FEFBC7F2BFFFCD89CE9613FFC21022BD6ADB002FDFE3401C0074C11418490042087FC014543FFE1C181444920A188058130017064401FFF9F83DFA7FF77FE";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N51
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout  = ( \dut|Add8~17_sumout  & ( !\dut|Add8~1_sumout  & ( (\dut|Add8~13_sumout  & (!\dut|Add8~9_sumout  & (!\dut|Add8~21_sumout  & !\dut|Add8~5_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~9_sumout ),
	.datac(!\dut|Add8~21_sumout ),
	.datad(!\dut|Add8~5_sumout ),
	.datae(!\dut|Add8~17_sumout ),
	.dataf(!\dut|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "F4686F400FFA01296DFFFEA1FFFF7F5204E92FFFFFFFFFFFFDAA01207DFFFFFFFFFFFFFF9F075FDF0FD1BF02B010C49436D41100283CBFFFF280DFFEF2FFBA6B574E152FA94011C077FFF20F7FED8F6FDC908F000AFB822557FFFF82FFFFDAD890B547FFFFFFFFFFB6B3250A16FCFFFEFFFFFFFFFF162FFF8CC95E03A84332FFDF69090010FBFE6F6A80EFFFEFFEEFBDADFBCFF62A810000064FF856BFF776E7B5CA3BD697FA27955BFFFAC2FFFFFDB76AF5A7FFFFFFFFFDFA700040857EF7FFFFFFFFFFFF369FFE0E20FB03068EDFED7BDC800861E7F8DFEA8ACDFBFFEF7556EFFFFFEF28100B0002FFFD0DFFBBFB7AF576BCD20F368F256FFFFE82FFFFEE75";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "007687BFFFEFFFFFDBC44C040ABFFFF7FFFFFFFF7D7F9FFE88157D830F7BFFEFFD6A4488600F46DFEE14EFDFBB7FBF7D7FFFFFFD04247D006A3FF406FFEFAF5AEB9E2CE13B2E892AB7FFF50D3FFFED5EA25A13FFFFBFFFDFEEA40210355FFFFFFFFFFFFF7EE6FFFE0443EFA0FAEEF7BDAFB202800F3FBFFF5414CFFFFFEDD5DFFFFFFEFB4B018D600B47F815BFFE7D9354E5FCCC4ADB284ABBFFBB079FFFFFBDA03857BFFFFFFFFFF5488040D56FFEFB1BBFFFE3AF6DFFFD4C25BB837DCBBFF7FAC9000439F8FB7FD12AC7FFF77FFFFFFFFFFFE39D620C4EE420FC83EFFDBFACF5FFA977D8E529555FFFDA03C7FFFF77CD3957BFFFFFFFFFAAC40903255FFFEF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "FFFBFFF7EFC5FFFD410FEFA146B5DD7D6D5501407083FFFFA0A2CFFDDEFBF6F7FFFFFFE16A424BF899085A097FFE9F816137039DE81E202AD7FEF40FE3FFFFDEC81B57FFFFFFFFFFFB05000F563E3DFFFBFEF7EFEFD9FFED009DD6A3F5DD77D7B6A88040000FF7FFA45CC6FFFFFFDFFFFFFFFFE6D521433935C00121DFFA572E3DD9F9F3B1E3BB4B7FFFCC27F1FFFFBDF43A13BFFFFFFFFAD588321D3BAFFFFBFFFFFB7F3FDB7FC800775F81F0EEDB75D52400E207BFCFFFC4FECBF7B77FFFFFFFFFFFF5EC31481DDBC08CA277FCA1CF41B3FF0CD211D435BBFBE89FEA7FFFEFE68C23EFFFFFFFFBFB2810ABEAF7EBFDFFFFFFBF6F94BFE9213EB590E98E6DBA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "AA9400623F3FFFFD24FECFFFFFFFFFFFFFFFFFFD55A91ACDC0029A14DFF6D5CEAC58FFCFDF63E20AEFFFA267B43FFFFBF01EABFFFFFFFFFFD549C83EFAAFEEFAFFFFFFE73E5F3F82807D57757C0C4B5554A00060387DFFFD22BFC7BFFFFFFFFFFFFFFFF5495690850001F7947FFB378D9C46FFD4DD8BF03FFFF6880FEB4FFFEDF31DA9DFFFFFFFF754A1804ADDFE3FFAFFFFBFF6F7355F8242F2FDD77E0012AA9200005121EDF7FC23AFCEFFFFFFFFFFFFFFFFE5D4345AB0500050352DE54E4E8444FFEE7645E287FFBA20EFC587FFF7E80E1BFFFFFFFFFF7813A0BF6AD8A9E5FFFFFFFA7EDD59450097F6827C0055505100001103D7F3FA036FCBFDFFF6FF9F";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ))))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ))))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout  = ( !\dut|Add8~1_sumout  & ( \dut|Add8~17_sumout  & ( (!\dut|Add8~13_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~5_sumout  & \dut|Add8~9_sumout ))) ) ) )

	.dataa(!\dut|Add8~13_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~5_sumout ),
	.datad(!\dut|Add8~9_sumout ),
	.datae(!\dut|Add8~1_sumout ),
	.dataf(!\dut|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0 .lut_mask = 64'h0000000000800000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "FDFCEE3085D6DBC5548B8603FFFFFFFFFFFFFFEBAEAB7FFDFFB6DBF57BF0872E6FFEC207185412B3C7F12BFDA520081FFFA1F89CFFFFFF9BDE31C00000000031495FE8BB9A49497F2BD2BF69ACDFAA3D7DFBBBE0456B7750AA9FF603FFFFFFFFFFFFFFEACBAABEF75FF88FDFDDFFD0F4FFFF80074C486987CBF96F3FB550842FFF41EEFDBF5FFFFF7E31000000400220A38FF8BD7BE64ABE720EBFAD7A6F849EB6DFABB84155ADD4555F640FFFFFFFFFFFFFFFC552BB7BFDDFAD25759181523AFB7F8506B273A01EE7F177FEDCA80D77FE9DF66A5FFBFEEDF922040004900001122FFAB7EEEDD65C305BDE37DD37D34B374EABB0436EDB8A54AFEC5FFFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "FFFFFFDEE35B5FFEFFDB6CA086540D9EED7FAA03595ED1BA4BF937FBF6B44473FB65BAB77FFEFFF7A82880000200085384EFF6ACBEE662F3DCEAFFAEEEBBA5900027D33422555AA94A83EDFFFFFFFFFFFFFFFFC2A1AB6FFFFFBEB3CCFAB4312DFFFFD8012BB7A92B8BF17FBFBD5B19A5FF50FEFEFFEFF0BDD340000000000C292867FC7BFFE14BF061AFFEFB767D0949002ED83030AAD700110361FFFFFFFFFFFFFFFF9565EAD7FDFFFABE023619DAE0D7FF2A03BED47F6E0BF13F7EFD6A6AE9FEC2FCFFAF5FFBFFEA100808200000016EB7FE53FBF025D7A65DFDBDDF3C9492040490F4123AB74A4401A3FFFFFDFFFFFFFFFF8B55BFDFFFBFB2C433C22665E4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "FFFFA840BA2D607A03F97FFFFF7EB2E8FF63F6FD9FFDFD7FF23C20000000206020B7FB07BDF87C469BB7B7F76B1E50A9528080A110AEDB210A01E3FFFFFFFFFFFFFFFF955554FABBBE46A0016E0A53F7FF7F9002BCA48F650BF17FFFF7BE11F57FF1FE7BBFFFEFFEB2A0000022A420C117D3FFE6F8F8B15224BFFDDB8BEF7A36092220101022A812200127FFFFFFFFFFFFFFFFBAA39AFFFFCF92A00554245A57FFFB90803824D25505F87FFFDEFF83F47FFA7A7FB7F7D7F5C43020022A91610012CBFDEF76786084125FFFBC2F2FB615495004B00848AE488A2376FFFFFFFFFFFFFFFFC5456AEF3FFE0F4405AC12311DE735E810541BCFDA83F177FDBF7E85EA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "BFDB7F3FCFDFBF6FF4300008AAA981001CF7FF5FD738915128D9F6F4499FDB53A54001200C6555241400E2FFFFFEFFFFFFFFFFD2C554D75FD52530062A0A08F7ECCBA0486040B96D03F87FDFFF6D00201F68FD3F7FFFFD77C0600015555486403CEFFFFF7BF360C0464FFFBE057E4C6EC90900A004109C024043E1FFFFFFFFFFFFFFFFDABD6CF93FDA0C8825AE2A1635E73490000016EFD581F97D4FFEA824137FF17E7FAB7D7EDEC8004A8ABBFD8408BDA1FFFFBEEE013204BFF8000A5F346764840A20040A4201290083FFFFFFFFFFFFFFFFD6AAF4DE0F4A02500F5E120FD78F8508204043AAFD45F877ED7400DD7F4FD8FF7FFFF6FFFDB870055FFFFF0822";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N15
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout  = ( !\dut|Add8~21_sumout  & ( \dut|Add8~9_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~1_sumout  & (\dut|Add8~13_sumout  & \dut|Add8~17_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~1_sumout ),
	.datac(!\dut|Add8~13_sumout ),
	.datad(!\dut|Add8~17_sumout ),
	.datae(!\dut|Add8~21_sumout ),
	.dataf(!\dut|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "FFFFFFFFFF8367A1C676E780022049208BFBA800F842000000C8CA9F5CDFDFFFFFFFFF750033EDD9D575AD66DDFEEBFFEF6C40020017FFFFFF506B541FFABAA8F8017F733F36FBFFFFDAA93FFFFFFFF8FFFFFFFF5FFA17891073AFCA0085051122DD0917C5000094021F02B75FCFFFFFFFFFFF5C80721EED56DADB06EF7F6BDFBD7DC0200003FD57FEC055EA9FFD70A4F800DDE76FDEFFFBDFD5D17FFFFFFFFFFFFFFFFE9FFD72830AF56F800010A524B06E3881048854940A40037EB7CC63FFFFFFFFF2001A802E156DB79BBDF5559F7DF640000000BFFFFF40AAAA1FFEBAA27A40FFFEFEEEFFFFDFFD6D3FFFFFFFFFFFFFFFFFDFFDEC13A2ED6FC802420AA0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "51751957FE252815254049CF3CC0072FFFFFFFE50002465039775F0CEFFFABBFFFBDC0104000BFFBFA83576D1FFC9AD23C00DFEFBBDDFFFFBFFEAB3FFFFFFFFFFFFFFFFFFFFF7F4310EA9F008000A200064512AABFB28081E6898DBD77E040060FFFFFFE002528D2C8D6EE5AB5ED5DBFFFFF600104006FFFDB035B5C1FFEBD509C007FFFF7F7FFFEFFFF5D7FFFFFFFFEEADFFFFFFFFFEDA648EA9E0220120900482AC2D55D88200067A879BFEFC01D007ED01FFE800152480643BF9EBFFB4BEFFFFFE00000000BF76C06ADF23FFEAE281D007FFE6FFFFFFF7FFFB27FFFFFFFFFD2F257FFFFFFDF2F05F14B0A89802091046D08DDFF8400001A077379AF418A07";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "1FF7DFFF80092B25023977EF6FDDB5DFFFDDE000000005BE9406B6AC5FFACEAA5D207FFFEE7EFFFDF7FFF07FFFFFFFFFFFDF7C2BFFFFDF2449FE9E829800020045110B6EFEF00000AE736EEDF99A9432207E7FFFE022754AA5947C33B7B696F7FBFFE000400004ED50095BD55FFB37542E007FFFFFFFFFFBDFFFE27FFFFFFFFFFFFF8FDE5FFFCE53009B3C0AA0012022002C89FB7F98000045DBCBDEF7A9209203A0CFFFE2444AAA8A5F063DFFDB07E7DFB7F000040002BD50756EF45FD6C62A2E803FFFFFEFFFFF5FFFE47FFFFFFFFFFFFFFFEFFAFF8F60508DBD02B80C000008024FEBFE04000062AD1FA5F75522005B2019FFAA112549FCAD504B7FAE22EB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "FFDED00000000078804B7BDA5FEDDB9247007FFFFFFFFFF7BFFFE0FFFFFFFFFFFDFAFFF3FFFFEE2707EFFD02F070010019C40D7EFC02800000E077F7EECA8B00CE00077C408094560AD58033AEEC037BFF6AE0000041003242D5DF687FF6D59526907FFFFFFFFEEFFFFFC4FFFFFFFFFFFFFFFFEDFFFBCE5641FD3F4365C00C00618005FFE808C0001000FF6FDCA906026200286F135012985001016DFDB409F1FBBFF000000400E100157FD47FFD62D417403FFFFFFFFFDFFFFFE0FFFFFFFFFFFFFEFFFFFFB50EAC0B9F31029E081000271124DFF84220000501ECDDBD212409200001FE8FC04013BFF200AF7FD8837CFFFFF800211001E006ABFF7A3FFF8AEA";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N57
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout  = ( \dut|Add8~9_sumout  & ( !\dut|Add8~1_sumout  & ( (!\dut|Add8~5_sumout  & (!\dut|Add8~21_sumout  & (!\dut|Add8~13_sumout  & !\dut|Add8~17_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~21_sumout ),
	.datac(!\dut|Add8~13_sumout ),
	.datad(!\dut|Add8~17_sumout ),
	.datae(!\dut|Add8~9_sumout ),
	.dataf(!\dut|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "002E42BC4005FFFE37FC8EEFEA7FFF503D3AFA020401401F000006735F494AA2CABDFC59104AAB9CECF068025214223F4952A18000063F3FCCCCEFC00000010005FE05FF000BFFF5CD08802400000000001A74C73207FFFF76FB93FFFD7FFEF41CA9FE448200A18E800007CF8F14510812DFF7590062458F9E896004234210FA2AAD6E0000547D273BBBA6C0000001020FF6057FA923FFF3885C00204000000001E10DA3FE97F7FFFEE709DFF6FFFF58BE27BA10000050CF8000070F2F4208AA5D4FD96D448FD490C86180334DA201ED49441100009C3E9CEEEEEED0200004100DFA017E8A9EFFF5DF13804900000000019806156D1DC7FFFFBF08F7FFFFFF4D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "7D5CFE090820080F8000043E9E09240066B2F8F480321A71A7B07F28BD44560AA4B14D000078FF555555555AC20014100FEA02BFE56BFFEBFD8C00042200000003488D4788F173FFFED789B9FFFFFE757AB4BFA46020020680000783AF400000D351FC2C83096684565125DFFC50000056C100C0007FFDAA55555556F900308006FC857F56BFFFF2B3C800890000004001F9E40DDFF9CCBEF75F81FFFFFFFFBFF5FA0F94810C010180000CC11F800000F0ABEF59800A50804D10B277FD5414AFFFFFFF80007FFEAAAAAB55B6FA0042A00FD300BFEAFFFFE9BB7912101000004006DEE0DFFFFF4C1FDDCE0BBFFFFFFD5FFFFF77D40400808040000D072F400000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "F8317F88A143564805206549FD4A02BFFEF7AFFC00FFFF6B6B556D5B5F40880003FD02BFABFFFFF88C8C8A88810004C00738507BBBF7731DF6BF91BFFBFFFF7FF7FF55C020002000A0000805AF800000FE967B81400113020118404402A934017FFFFFFF603FFEDDDDFFBBEEFA04010003F5057FEB7DEFFC756788A22420150201C83075FD87F4E6BAA78BDFFBB7FDDFFFFF55C482002800100004111F200000FFC29EAB580184180028119282A41022ABF5FBAF7FC47FAAAAAAAD5B70106C0003FD41AFAFBEB7FE7FEC02089200180202E0381FFFFFF65FAA9F919FFD5EFF7FEFFF4AE088404280000007D35F800000FFD08EFF4F72C217000642C301551010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "057F6FFDD7F47FFFFFFFFFFFF220780003FA80BFEAD757FC6F416A1A5040241401C2386FFFFFF329AA9F8957E41B7EFFAFFF02FA20000B1010000B111F400000FFD78F160BE56F13000825412052906AAFFFFFFEFFD6FFFFFFFFFFFF6881F00001FE815FD7BAAFFEC0CCA0210A08086C024C00C73F7FFD1ED49F9097F04DBFFF57FE116280404826000007031B800000FF7F7EA0817E3BBE400014A8144A4025FFFFFFFFAF287FFFFFFFFFFFD227F80003FE84BFFBDEAFFDA18AC014A0C01B4802A009A09FFFFF21946F8C95D02BFFFD25FC5DCA14002BF0C140045E5F8000007DFF15F00E044188800400004924A0002FFFFFFC0094FFFFFFFFFFFFA40FF800";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N33
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout  = ( !\dut|Add8~21_sumout  & ( \dut|Add8~9_sumout  & ( (!\dut|Add8~5_sumout  & (\dut|Add8~13_sumout  & (!\dut|Add8~1_sumout  & !\dut|Add8~17_sumout ))) ) ) )

	.dataa(!\dut|Add8~5_sumout ),
	.datab(!\dut|Add8~13_sumout ),
	.datac(!\dut|Add8~1_sumout ),
	.datad(!\dut|Add8~17_sumout ),
	.datae(!\dut|Add8~21_sumout ),
	.dataf(!\dut|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "FFFFF108E205FA8FFF39843FF1ADC000FC7EAF653EBE56F5F43F0FFAEB3FA3999E4DEBABEBFFF721FFF2C1FE7F8FFFFF80F1BFABD467EF4DEABBB92488048FEB38000AFFFFB7FFED2FC08ADFFFFFFFFFFFFFE9080146FE9FBDB10C3E7BAF440B6D737364AFFF7FEFD43E0FF7EB3FC0898C0FC9ABD3FFFE0DFFFB06FFFFFFFFFF77FB1FE17E5B43541ABE5E5242017E79F000056FFEFFFFFAEAC06B6CDFFFFFFFFFFFEA090A00FA9FDF30061F7E5EC01EF023B5E58FE8EFBFF43E1FFDFB7FF7A81CB6D1ABE5FFFE4BFFFE07FFFFFFFFFF997E7FFAFE4867AAC554F89490A809F4D8000027FBFFFFB6E260B5BC5FFFFFFFFFFFFA1015407F9FB6EC5D17BDFFA0E7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "D38B9DD4CDE75FFBEA5F1FFF7CFAF7081C57C9A1D3FFFE0BAFEA0BFFFFFFFFFF8FFFFFE8FF226089C24EE64A4411521474000413FFBFFFFA58540AEAFFFFFFFFFFFFE40A24907E8FF7690007BCBE20026F45C5BCC6BFBFFFDC1E1FFDD17FF3485C17D5A4E3FFF89DFFD41DFFFFFFFFFF5FAFFFF9FF8721467291FBD222027740DE000009FFFFFF6D49F9577E7FFFFFFFFFFFE4122A41FFCE9FA8446EA37A04046AB1A5D66DFE7FDBEA1F1FF744F57BC4B41FD1A5E3FFFE355FE037F7FFFFFFDF25FFFFFF1E4EFE79692545E91001F815AD000006FFFFFFF5383CBBBE2FFFFFFFFFFFD01425007FCF9EEC006CD2F9D021076565D88DF97F9F7A1F0FFDABFAF9E2";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "B81F49D7E3FFFE157FC077E7FBFFFFFF8FEFFFFFFE7E7B9A309093F48840FFA3FF800183BFFFFFBA9734ADDE7FFFFFFFFFFFC03201067FCFC6B9007D8DFE4130B17B935AC5C03FDBEA1F0F7757AAFFD2F85FD1D6E3FFF81DFFC0EFFFFF3FFFFFFEBFFF5F9E9E79467C4252FA22910FBFFF500020EFFFFFFA4E82AAEF1FFFFFFFFFFDC03C8108FFEFB7FA902973F98201000D30110F103FFFFA1F0FDB8D55FF72E83BD0C461FFF93BFF80DF3F9DFDEFFFAB7EFFE7AC7CE8AEDB09057D124417FFFFC00014FFFFFFF51D00BB7F17FFFFFFFFFDD00A4101FFE7FAA8002A36B30C208009C9A0C208BFFFDD2F03F7CF4BFF99F055C8D6F1FFE82F7F81AEDF77F7FFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "FDD7BFF3283FB435D44490FD4A1D0CDF7FA800206FFFFFFACA4EBBEF3FFFFFFFFFFCA02F8283FFE7D3E920335FE21422D534D1A2D5105FF7761F06B6C757FFF6F03DC4C6E2FFD46EFF017EEFFDBFFAFFAF7B9FE1981F916A6F7AE41A140A65AA7FC800003FFFFEFB3902FDFFCFFFFFFFFFFBA04FD107FD71FD588009FFC03840DFC6589297045FD9BA0F03FBC797FFDCF015C0D6F07FD9355303BBB7DFEEEFFFFB5B1721FE7F9C517FEB495D2904D4A07F5010401FFFFFFEDCE7BFFF9FFFFFFFFFF9601F8283FEE1F8F9001C5DC34C342F085C810F0007E56D2F03BFA6AFFF8B703DC0C7247F9AE5DE0C9DF7BAFFD7F75AAF0DC8FC7F8AC2FFD4042AE803F9D5";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0407C4C73437F4F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout  & (\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout ))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0] & \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N15
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout  ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [4]) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4_combout ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout  ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [4] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4_combout  & !\dut|vram_rtl_0|auto_generated|address_reg_b [5])) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n1_mux_dataout~4_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~2_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w0_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h1010FFFFB0B0FFFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a257 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .mem_init3 = "0B114800167F77568E17BE8008AF7C00006547C0457FFF0E1912BFFFFFF0000040FF8033FF15FA345233F56FF27F8D84C100C223B5BC3F80173BE37FFFFDBC3FFAD1410012000000000000000201FF900644022000FE7DD67DFFEA0E5D887FFD7FF81B1006AFFF89F1BFFFFF6FC0000117FA16DB7FF7FBFDA9E13FF7FFFF81017EB0878EFBF06F0028E7C0EFFFFF8BFFDD42398249000080000000000309FFFA0212508000FF8B73EBFFF2159BBFA800202BED270E55BFA8C33FFFFFFDB40FFCD782C3D56BFE6DFFAF93FFFBEAFF858C423CC692E621AE09A719C07BFFFF459FB8010022048002D00000000002057FFD5149042007FFF98B1FFF91ABBF6EFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .mem_init2 = "BFF76F9E37E77FF84041FFFFEED00340006B53FF7D2FA7FAB74FFFF9FDFF851F1FFF8A065E6CF0608B34E03FFFFFB06BC0000804848001D80000000002ABFFFFE22491001FF8ABAD3FFF105ECFFFFDFEFFFFF5BA265CEFD4002E0FFFFFFFAFF7EB1F03FF9E7FFBFF85BFFFFEA9FF8C04971D874446E5FC3D2F7C701C89FBBDB00000248552400100000000000431FFFF0952444903F3A4FBFFF2CDDA7B6B6FB76B6DDEED5147D1EA9010F06AAFED7F2F973997FF7ADD8EDEFC7FFFFD65FF92097FE40400ED4C60FCA7FE761D00FFFFB000001205448803820000000012D5FFFF4A9522042FC6D34FFF15FFF7D554B6AAADB56B55D553387E8015800077FDB043";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .mem_init1 = "FF7687FCB8BF4FFF3BFFFFFF33FF0F03AAFDA301E64147FB70FC7F3F01F6FF000000552242400106000000001AA9FFFC255290A4BFDACEBFF88F0FD4000154B2A49488045F756714C0002801FBB6DF31EF1A8508BC7FFD7EFFFFFFFC5BFE081C7C0D0523AB55047832485FFC15EBFFE400000A9D8120014C0000000016F9FFFF55548AA95C2BB4FF897637404000010411200000017825DF8800003FFED57905DA4557C8EAFD9FFFC7FFFFFDBF3F1C242FE5FE8D6C1C282DFC005FF8F613F7FD00002A4148424058000000001B5FFFFC5554B4AAE8ADB3FE33555D05551000014400022AA8162285DFFFFFFFFD97F5158F157687D97DFADFAFFFFFFEC77F0C7A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a257 .mem_init0 = "06239318BE88D77ABF2037F2DC78FEFA00002D1AD0401000000000005DF7FFFAAAAA92A5A2FFFFF8BD5A9F155548015408000957FF85417FFFFFFFFFFFFFB7BF3D061B93D4F2DFB55BFFFFFFC7FF18EAC010502044D3035C8FF80FEA5FF01FFDF000B725682104000000000037A3FFE7554A4D55F5DF7FC1A57D1C2BEAA400008000255FFFF8A01EBE1FDFFFFFFF5ABFC95ACEBFFB1EFBEF97FEFFFFAFFF04752401D0C30286458F8FF417F305E01FFFE000FA8B4020400000000000EEFFFFD955552AB6DB79FE2FFEA8120AAA90000220000ABFFFFF700321E5FFFFFFFEA5FF5D745467FF77B7FF7FFF5FFFCFFF3056B594070ECC07B183BFF40DFE2B8003FF";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a265 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .mem_init3 = "FFFFFFFFFFED2F55BD9C048001A6FEF7FBE0FC77DFFD7BFFFB761FFFFFD3F22706FEA0B0240258EDFFE0047B80255000924E54BFFB153FE3900000080000ADAF7FD6FC00005297D7D82AAF5BFFFFFFFFFFFFFFFFC42BD0A2BFD10023801E17FFED703C3FDFFB0BFFB61C63FFFF87E72626F89FE00A8630F6AFFEABA4C80400124921225754D3FE7B00000001480236FAEFF440001024AFFEED5DA4F27FEFFFFFFFCC000008582E8A97EC0006934055090BE0281FF9E8EFFB5C7B99FFFFAFE50326D03B504E82E2FC75FF3E702543814924E59D1ABC7FE6200000003000008BBBBBD9C0000012FFDFFE3492AFFFFFFFD5FAC1897FFF03A94858FE000028130202";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .mem_init2 = "0FF210BFFB0FC2ECB4FE57FFFFD7C5A382801DC84E4000F2FEFDE79DD2020024A49250BDEFFEF4000000008000002DEEBFD78000004B5FFBB8D557C8FFFF5FFFD840D100003FCA1502B7800237C1180802F023CFFF1559BC67FC3BFFFFEFC54040003290590525FA3FBFB26D4AA0005A2A89EA77FFCE500000002180000216D5EFE700000025FFDDC552B317F7C7FFFFFE80080000007CF4548DE00B7C680940143243C0FE763BBBE1DCB7FFF7EFC4020000776C9C0B28702F7FFD055AA008269CBB0A4FFCCD00000001688008002B6FFF4E0000008BFDBE2EAB11FEFAFF7FEFF6A487C00007A7470827F1F00FEB75F43FE287D43BF17FFE9B385EFFFFCE8E32";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .mem_init1 = "40007D74AA8001A0AEBFFF1969530E3D53BD81FF9C9000000000D86ABE02F56ABFAC200002ADEF77715BEFAF7FEFBEF9DC56E0608003A8001DFFF4DDFB6F5792FFF947C514F5FFD728FF5FFFFF5D02702A00FCB65102046FDD3FFFD34D42D44C927EBFF9AB00000000019400000125FEBD7800100033EFCA456F9EE7FDF7F786B7D1781A0003D0FFFFFFFFCAF5F5B200BE04AF7E7F7D3FEDC3794F7FFF9DC2400A004C1361005835DE9FFFFE754587366F63FFBF700000000000C40000008310DBE08200011777E52BC06F7FDB7DAA2952208C062703DC9FFFFFFBBE2656EB46B6655FABFFA25F6261F6EDBFFF9880404087FEA1C7062B3A75D7FFFF6883A5B9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a265 .mem_init0 = "EA3FFB6B0000000000006C000000000000D2080004B3FE915B1F67FFFF5400A509081302203FFFD1FFFFFFF6BBFB7FFEDCBA7FECBF481F758BEA9FFFFFB94A84480DFB9A0A6925C2EBD1FFFFFCE18E3EFFFF7708000000000000100000A0340003C0A040120FBFDAD1BB7FDEE00000112A1101805CFFFE8008FFFFFDDBCDDF77F07FBE023EC0B695D0AAFDBFFEBDC8CF149F98EFD405E107A54C7FFFFD99107EFEFCDE8280000000000000000004FA000144020001BFFEEF65DBFF70083FC029571D28012B8FFE0400002AFFE47F7FEFE07FC287DE152C78D7DBBFFFFE7D88C80454C51B567D0220B007AFFFFFFD3E47FFEDB542480000000000000000837D40";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a281 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .mem_init3 = "7DF7D4BFAF6EC770156E7FEFE1FEFFDB5CFEE5FFFFFEBFFC0089216EEAA05BFFFFFEF8B63EFDBB5DAFA06AEB6BE8000882E4FB340300842280AA9D881FC8F9BF1DEE3785F1E9FBF0CBE3BF5D2749C283D2EFD7DED0113CE00075FFFFFEDFBFFDF7F3FFFFFFFBFFF878A41FF75D53ABFFFFFBC4C36FAF554AFE001AB03F7659C445F9EF680800002002556B25FF21FB3F3EA98011E100FFE2E3F75FC45C97C00973B487FCF5AE14E486F3FFFFA61D6FD78BFBFFFFFFFFFF683487FFFFFAEEABFFFFDFFE55FA7FEAAB560006E000F1F8F214FCBBB001089522114AAE54FFC3FF626A5654810083FFC0AB457FACB6BFA5286DFFBF3F77A4DBF13FFFFFFE5E719FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .mem_init2 = "7EFFB2F8FFF4B58479FFFFFDFFAAABFF7FFFE97F977F09AAAA09000004F87AFFD161EDD00002222282116953FF18EFEAAB56A000002FFB94E55AFE3C5B7FDCAEBFD3DB1ECD2158F307FF0FABDB7BFFF85FEF2FCF2FFFD1C9FFF7FFFFFF5D4DFFFFFF75F7F7FFCAB5AE102000087FFFF7ED65F760000154A2144DF947FFBBA7909552A608001FFE47B2B57F3B8FFFEA500B1DFD1747CEC45CA95ABC09DDF5FFF3FBFBDF7657F94117F6FFDFFFFF752BFFB7F7CF5F7C7F8ADAAB000030407FBDDFFAC0FED00004822240FFF53FFFFFFF408893ADF302BEF92F9A917EE651FFE09592EEFFE7E3A3E63556AF22ED8DD4FFEDB7FFFED1FBB151BF7FB6FFB6FFAAA7FC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .mem_init1 = "DFFF35EFFFFF95577E000000007FBD7F57747F6000400AA30FFFE4FFFCF63F801542DD431E3E469BD2D3FEF8AAFFF2CFD29EBFEF99D58DA7FBB3424FA7E47FF3DC61F35F36C5BFEFDDFFDBFFBFE5B82FE7F95B7BD8DF895AA0000048007FBDFDFB50F5A00002A820BFFF99FFFC2637FF82103F007EFF7FA50BF5FCF2B6FFF7A5E20DC34D0E57B82BFFE81B7B70FC7FFC49FF3FFD608EBFFBF77B7FDBFFFFA2FE7FCDFFFFFDFFE49280000000687FFBDF6DA9DF7000111221FFFFA3FF9D20F97F9161FA00FEFF07AFDFAFF5FD5ABFFF87E2B2DFBFAD7034C7FFE87DDF7CD0BFAD7E7FFFE44402BFFDBDDFDD7FAFFA8F8FFE9EEFB6B4D7E54A0000000D683DF975";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a281 .mem_init0 = "B6A50BA0002841B1FFFF0FFECD40049FA9B88001FF9FF6CB3FFFE4EBAB7F5F85C2CCBEDD39F32005FF7B3DBFFEE27FBFB5FFFCC062297FFFF6F6F7DAFFD479FFE9F7FD9FFB7FE2A900000076F92FAFADAA94A0C000021FC7FFFF3F96C0147AA501EA4203FF387EF9FFFFF0F56DBF5FC7C2D4F32BD9A21C0B7FDAEEFFFF7E5976DE6F9A9977357FFFDFBFDF7FBD251FFF66FFBF7B5DDBC5140000003ABC2B7ED6D55208400001B5E7FFFCFE8800060292803EF70FFFF36D5C6ACCEFDB6ACEBF01A2B7FB3F0CD7F04A12AF9FFFFE7FB77FFCF9A50FC5E0BFFEFBFF7FFFEAF7FF2FEFDEEFEDEF6FD4A1000000097C7AEE5A4A848040001F7FFFFFE9E1000000486A";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a273 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .mem_init3 = "90E05CFFFFFBE0EB62DCF6EDBC6F3F0DE28F345F21258662A575FFFFFF7C9BBCE73070FFE732BFFFFFD5DBFDBF3FF3337B7FFDBFB5B7E258000000052E2B4AC95252800200FDDFFFFEAF900000000E83049102FFFFFFE057FF5FBFB6DF3F3E25A2B30E1F72D5203095D683FFFBD15D56925C0BFFE4C17FFFEFFFFFEBD3FE3573FFEF77EEF8FFF34400400012A84916252884C0000FFFFFFFEB2A2000800000A82004221FFFFFD67FBF83DED77DDF7E85B2DDBA6D23D5981FBFE00DFFFFF6F683AB9227FFF374BFFFFEFFFF6F3FE325FFDB7DDFFFBB5FE0A028800009062484A484200800FFFFFFFFFE2E80000000020C04D10017FFFFEEF6A25A7DFDBB7E7F45";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .mem_init2 = "62E8F46E2A319E077408FEFFFFEB500099A03FFFF3B2FFFFFDFBEBF3FE67AFFFFFFFFFFFFFFFF218A502002050896C924200000B07FFFFFFB0EA90000000002013442A23FF5FDFBFFA85FFB6DFAE7C05A677F86FCA0A182800A877BFF6350000540061FFFED57FBFFFFD5E7FE69CBEFFFFDFFFFFFFFFE1282520002202241588200025C5FDFFFFDE4B56A9000000000200510083E81E90FFFFADFDDFFDFAFC87027FF862116A18689FEE5ADED1000019C0007AFFFA83FEFFFFAAE7FC65F8FFEF7FFFFFFFFFFFE4D85280004888224B40643DD7AAABBFFF6400DD55400000021000089087857E1BDFF6D5F5FBB7D6FFA2807FF073FD00387C6BD07E8F00200087";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .mem_init1 = "4008195BFC9DFF7FFD5E7FC45E577EFFFBF7FB5FF7FFFC0015400002210890833FFFFFFF80A7BA40016868000020000400000106DF5C6DFFF5AFF1EEFEF4F922A27FC1AF2833190E7F7F40A8AA840605004088EEFDFFFFACCEEFFCE4805DF5FBDFDF5FFD9EB772A01C8000000133C87FFFFFFFFFFFB4A52002A858102814100000010206B37C37EFFF3FE9BFDFB5F922A0FF9ECA1060052AAFFA4AA24890B4B40404007BFFFFFFD77E7FCE400177DFBF7FFDEC6FF5FFFFFFE590000000071FFFFFFFFFFEDEFD7008016602F004800028C580020BFBD83AFFCEDFD4FCDBFDFF61347FDECC3498853EF3B8152AFB644D48525109AEFFFFFCABDFF8D000078D7F57";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a273 .mem_init0 = "FBF7BBFFEA4DF57A0FC00040050BFFFFFFFFFFFFD6AFD7D0ACB6C00005FFDE801CC00C171A79377FF4BF55F7FFF9F680027FD0169242CD30FCE02042A9FC4AA0050441FBBFFFD6BCFF9C80001E12B7EF7FDD74BFF4940CFFFF0F2011DBFFFFFFFFFFFFFEEB42A5DD1D0AD009BD745109F2343C2FFDF21DBFDB7C63DFFFFBF30C327F9866A6A1CD607E148410DCD82680A49117EDDFFF061FF180000070036F77EFF5BD81412A577DDAFF7893FFFFFFFFFFFFFFFFFD5B118DF5F014000C7FFC001FCAFC1D9BFBC3FF77F813FFFF8BF30202FFB7E042C3336CDFD010A4E2C8D44A124489FB7EEA79FF3D000000000977FAFBFD3600008127F97755F7DFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N9
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a281~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a273~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a265~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a281~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a273~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a265~PORTBDATAOUT0 ))))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a281~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a273~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a265~PORTBDATAOUT0 ))))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a281~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a273~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a265~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a257~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a265~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a281~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a273~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a289 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .mem_init3 = "FD7522480651FAD6B7FFFFF6EEFFFD2BA44E6015578D696959A29CD4BB2412484FB729410000001346C1426A2102A01F707BFAFFFF92B3B7035688FEDF83F5DBBAFF1FEE5FE1C71BBCF6CFE3C01B3E7FE84606C01DEFFB5AABFFFFFFB7DFD55F8945A056D7E66D8AA68AAB96D72285622BAEB56000202067010C90D1100D480F0057FE5FFF22A5FF00DA00FED06EB837EBBFC3A12FDF0339D5FFFFB8FBD5FE7D32ADBAA03B3FD55557FFFFF7FFFD7ADE813D01575FC3AAB57B6A8DD72DD220825EE7AE0100001003608410E8A88EB93F007FF97FFD4877BDC35601FF8354ACBA41FFA075165FEBDDEFFDBEC2920BC9ACB36FBFFFEFFF5B56B2FFFFFFFFDAFB51";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .mem_init2 = "24000555FFD2B2F6AD956F78B6E88051232DB8410020408289E3420EB19605DD09DFFCFFFA1A89F783F631FD13EBA04665F5643B869C1FFCD7FF9328D54DA57FDFF7F7D5CFEDECDADBFFFFBD7AF61C64D0000B5FFF03DB7EB6CA8AE2558200DA97374540001007624E1010F94C9E61F956BFFEEFF02BF9EDC7D021FE152C879DF0E3F957003BEFAAB9EEFD09402193FDCB7FFF7FBFFED75FEFFFFB1557F5D407DE804AAFFF42D57FBACA4FB97FE000C897DBB00000001680F0B088AA80030DE4EFFFF1FFC00FFFD7035403C0F8057FC5F9779D06521BE3ABB04E2F8506595BCBFF47BDE9BF8A0FA2AAECA555FBCC80EFFAAAADFFF9826DEDA77575EFDB182414";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .mem_init1 = "4B2EC600000062B602882183B9110FE1FFFFC934245FF25904983DC4A2037FEFD47D6400B88FBFBBE317BDE7A37F9F96CAEBE7700507F93C1278D55EB8A052BFFFFF76FFE201EAB7FBEAAF7D6DD8001117A31800000184E2550D058A60215F95BABFBC781EBFFF28115011E10C2BFFE998B9C787DBC9FFF53E001DE17C3E1E11B7FCF4E5FFEFD152C5FF8BAB9442AB7FFFFFFFFFBD715557F764A5B7B7A40042979630000004A2221454205606BC0FCDFFF767FFDC7FDCE241E035FEC2ECFE47361FEB72C86EFFDF152C7BFCFE8F72D7FEF5EFBFFFFFED5ECEFAD4B10804AAFFFFFFBFFC7FDB5B5BDFCAAEDDDD5100484CA85442001B30028A8B12A8AD52CF31";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a289 .mem_init0 = "B9FFE7FFF9FF8E4001A01E15AFFDFE49FA9F91F4EE867DF4F817FD7FFF576F2EEA7FE83F7FFEB6BE5FEB57988212ABFFFFFFFFD2FFFD6DAB7FD6AB7776C8000224C55F02004B80A205558ED202E51E537FFFCBFF08BE4FF22DA1BDE4E47F7EE08F9FEFF36E6A6F78F85FFFBFFEE252EF7EAFF3FFFFFB55DF5FFCE388A924ADFFFFFFFF9FFF4D6D75AFE68ADBBBA400252CD35A20002C04220245A59050C53F577FFFCFFFF07CBFF07DBDF52EF7B08E012BFFDCE97F76CBB057FFF6FFFAFECFB6F61D67FFFFFFFDFE9EFEA00BAA9057FF7BDFFE77F0F756D77BC1DAFDDEDB081092EDFC540061202208144AAEFF847C4F7FFFF3C0707A7FF073CFDD463690EF40";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N27
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a289~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a297~PORTBDATAOUT0  ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a289~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a297~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a289~PORTBDATAOUT0  & ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a297~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a289~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a297~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))))) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// \dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0_combout )) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l2_w1_n8_mux_dataout~0_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1 .lut_mask = 64'h0202020213021302;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "BAD1BD5BB7F482D1F7FCF3D320A000FFCAC501289A0801000F7580101EB6B55D003DF450040020941F04012072EBDDC0D6AC760480003815444446C79FF800024001FBFE205E370A31877FA91201000011658B3FED3E00000005972FC380007FEB560044BD0000401FEE80408DEBAEF7003FF380400000079F769288283FEF0655538003A4007002111100E877FC002C8009FFFD2036AB8C750BFFED491000008B1EF25DE66E6000011F08FF5D80107FCDD840137FD2006027F161022EBDF755001FD3604A8600D0C89E7C1370FDFC1EB6BF8006C0003408444444148FE0000FC005FFFE1833DE8A28887FA9244800005667F9EBFEDBCA00004B081FD00A427F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "46A3002BF3C4000017E500081FF6DBFF4002F8F040054843ECF3845743FFA9F11B47091BB00070000000000253C0006B8015FCFEAFDF7F940273FFF522000022043772B8777F0780012F8849A82881FF9F4B4021CF50A008029040012FBFFFFFC009F438AB896A8646709A0201FFFFFFA9141827E000B000000000006B84016E90037FFEFCE4AFCD4437FF712880003074141BF22000958108AB880CAA4452FE1E2DF0167EF80804144A00401EFFFFFFF005ED01A80471A41F6461A803FFEB400000001AB4007000000000000A0001D7C02CFFFD3F936FB65086EDEE9200038578211F2000000F402236084EA023485429708815F9CF0505022140042F3FFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "F8037582A8014D494938929A13FBFD0000000001600170000000000004002628C002FF3EFE4923EF4093757391000B737045AF84440880920957984FAE0820307EAEAA079F4EC080510820012EFFFFFFFE003A800089510A910224203FFFEBD40000000003807000000000000800BE0FC00AFFBEBECF397B8142775D24200B743E154F8028B00879455F8C37A8EC8080DF84AA04BDA4504044A500101FFFFFFFFFD09CBA1C2194DB64800016BBFFBFDD5000000000506000000000001A82E857E002BFEE02E5EDDD82B3FDFC920027E8F45D07F95AA0A81C556F9867C87312017FA4B50A339E18145A1080425EEF77FFFFD08C670951824DAA0B1108BFFFEFEF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "FA0000000000700000000000000AF816E0057F1EBFFDF03F869E95EA50405FE9FC3F87C00F5D500E55778CBFFE0FC001FFCCFD0A5FBE00021C4441101FF5BAABFFD7A31E18AF6507550408826FFEFFA5000000000002E00000000000000B304B40017F9F7CEF995F1F335FE50A08FE897CAA7FAE67E92A8C2B6F9C6FD8E36804FBFBEE8A7D0500C44B1120011ACADF7DFF766C80126FFB77F4A680493F5FFEDA0000000014807000000000000004382BE0017FFE1673E4FBDE753F94A0C3E5E66D4F23C06135154A6BBF8C7DF03C801FF7D7A21BE8AE008006A480485FCAAAAA7DFF55500206E95496900000292FFFFFD00000001804A000000000010020782B";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "000009097DFC657056260C7FF7FAB440BCC1617043FFAEF5F407257FFFD2DEE7FDB23C1E14422BF3FFF0BC7E7F8FFB5A00F5BD21C460450D002000200810F00021A3FF4BEFFFFFFFBD3F75278000000000001314FEBA2B60508E8A7EFBF2B50B87F4847A5A05B7EFD4060B7FDFE87FF77BF03C082C0420FBEFF979FFFFFFB7CB42F8575510686340C21228124080008091C1FF86FFFFFFFF9BBF9493600000000000171AF5FE3D60362FD05D7FE1253E800244F230B79FBFF40689FFF7B50ED7FF493E181A8022FCCBF8F4FFFFFFFAE9117E2AAAC2782AC2C00000000001001858E4D7DFBFFFFFF7ADDF4A456000000000000211EABF1A606E53AA593E884C43";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "D4026E2A320F1FFBEA070AFFFF3DADF7FBA81E0C2C0003E5FFE3FFFFFFFFBF95CFFEFF62C8226080C000090844040001F4F2FFE7EFFFFFFFFEABF507C00000000000160DDB6F1B701B76FFFF3B45E42367433E4313F87FFFDC06697FFFF42FF7BBFC5E0C1C0041F317C7F6FFFFFFF6D47FAFFD519503014A70810100008200007E6BB7F4FB5BFFFFE786A8838000000000001E33D5BF1231E3B7BBA634D5E280D6204A2115A8FFEBEA0702BFFFDFC6BB7FF7DE0E1C0007FAFBCFFFF5FFFD5B5445FFFFFF1B484822E000208110040600243CDDFB7BFFFFFFEB434440B000000000002639DAFE1B306AF3FF85FD17302003809A272F41FFAF7A07AEDFD7ED27F5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "F7EFDF0E1C0007DBD6FF8FEF7FFFED528FEFFFFF8AA90884300000000001201C2717B7FD2FFFFFFFFDAB5220E000000000002032FEFABFB03AA6FF89F207D52010ECE4A52A27FFFBEA0721AFFFF733FD3FFF5E0E1C000BD355BF5EDBEF7F5488FEBFFF5F86C9A8223800010084C03124571BFDFE97FBFFEFFACD55114000000000023038BEF9FFD06BE56FFA4C5384000004CFAE4053FFFFFA03B33FFD7F73FD3FDF5E069E0003A40A5EBE75BFDFBAA0AB7EFFE26485890A98000080005008810B8FF7BFCBDFFFBFF76F44814800000000023C555EF47FD804B7FFD6884E81200007321B258AFFFFDD07B12FFFFEE3FA7FFB5E0F0E001FF084BF7FFBDF7EA000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "FDD7AFE00812141CB4000048003C0150878EEB7FEDFFFFDF747944117000000000034C612D68FEF82D76DFD021399800C007EA5D68115FF77603B0FFFFFBC3FD7FFF5E071D002791117DEB7A97FA8700AF7B8FC08809103C0F000025041C0452178FAA8FF7FFFFEDD6350200E000000000044C601EF1FFEC03077FF0043C04404021A66C68C67FF9BA07511FFBFF03FE7FFF5E0F8F80278AA6F8FEFEB4BB9000FB5B17201C2494135E000802010B1022561BBB47FAFBFB6B6B5A4000A00000000006AC80CD69FFBC07E6FFE0265C34202063611AF291BFFD6D0799EFFFFF43FEFFFF5E071B807FDA25F7375DCFAAA8005AAF09F0382A0272BC0000140000007F";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "FFFFFFE7D17E020DB9E00281A64055DD41FF3A05FFFF5D5FFE3FE7747A6FDFFFFFFFFEFFFFD3EDD9FFF5BF7FFDDEEBEA8291BFFDFFF804BCFF502FFFFFB77FF02041800000C90400F824544000004A07FFFFFF7E1F5644552C380B9520854FF923FFBB975FEFF5EFF9800175DB501FFFFFFFFF3FFFD21EFC56FFFB2FFD6F6BDA8A023FDFFFFFFD557EC055FF7FDBFBF8001180000021020427AA2C4000089080FFFFFFEE16B940BB35F01BE54011C720A1FFB6A1FDFAFE99270005A3B7B7817FFFFFFFCFFFF880AE3F6DBFAF75B555962008BFFFFFFFFFFD7FC1ABFDDF6D7BF860098000011100002FE280C4044A2889FFFFFFF6CDEDC2BB5CE01E7540430BDA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "51FFB1FFFEFF6A5EDA001B43E2F801EAFFFFFFE3FFFFE2503377FF7EEEDFAB9514423FEFBFFFFFFEFA80577BDFD7FFFC0011000000220020407110C010A10424FFFFFF7DF6B67E776FE10F45C000A7A404FFB6FFFFFFAA915000FFBBE6703FF9C1FFFFF9FFFFFF99309EEE7FB56D5DB4A1009FFEFBFFFFFDDB055FF7DD5B5DFC080A8000000800832006A44040222101FADFEFEFD6DFDDF2B6F47EA16812098A807F93FFFDAAAA438047FF3B4C60E3FC12DFFFFE7FFFFFFCFEC3BFF6DABB4BF694401FFFFFFFFFFB6C0AADFF3EEDFEFE0001800000000200801A4C8200081480A9B6D7BB7B574A7E7BE00BC78900209004FFC1FFFF9D5128C0B97F79A4443FF0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "FE83DFFF7FFFFDFEF9B0763F6EDDB5CB61225FFFFFFFFFF69406B7FBBEB77FFE00084000000100024884C8100824821180299F79AB759670B4C05F65D0000200413FC7FFFEED5482DAF3F6C7F981FF8C20019FFFBFFFDFFEF6353EFBA5B696F128821FFFBFFFFFF550095BFEB555DF7F0C04C0000000200522085880001108024A2450FF5DBE8777FC805DA3A400202202FFC3FFFFBEAA4821FFFB88A7A7FE6E00DF27FFFFFFFFFFF47F06FFBADB07EF82001FFFFBFFFFDD50156FDF98BB7F7F0000C00000000020AC22588029040110AA550D50FFFAC7F52C807EE5B90800000ADFC3FFFEDB6A925CFFD70DF7EFF9E024CFE4FFBFFFFFFE04ED40ED55AE22EC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "AA013FFFFFFFFFC8800B7BF7D55BEFBF800100000000040850093980C010104422A542282B67046E7B403EA3D4600000137FE0FFFFFCBFC17A0367A7AF9FF70018FFF800FFFFFFF9FAFDC0FBA6EC037AD1041FFFFFBEFFF243D5DFFFF96D7FDF820440000000091000C5390224004492951525529207445FBDC03CE1779108004BEFE1FFECFB57B40AC4A60D1F7FE8030FFF562FFFFFFFC4000001FD69B409F328084FFFFFFBFE3100157FFFF157DFFFC000400000000020008050108004824049515212495306FDF7C0B4A3BA48400026FFE8DFFBBD7EEA92E94DD4BEFFA0027FFFF3FFFFF4E76B5B5101F757D8837FD2A21FFFDEEFFE2002ABFFEDD2BAFFEF";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "020311E7B2092401000D1E03FFAAAA000000002FBBFFFDFFC0077F7FFFD66FD47F5CF757088BEB3FC03195F2F84FF7CFEEEC01214000428001CE29011000004C495FC4800302CDE8D42D501603F8B9C28204441AF41488E004043E03FFF6A8000000003FFBFFF5FFA004DBFFFDC72E8EFB5ADB5344B78027803992E4680F7FCDE7EE018240A1010000464048448043D0B287CC8002065EC18D714010007DAD21492054754CA852441006BC0FFF5A94000000000F7BEFFA7EE80A3FFFF9AEBD92F92CEF96B10C20DF603189716217FA9FF77E0005A8040320010A0222225125005207A280030CD6A3EEA42040003ED1F4C8B154555C91240C480FBC5FFDD55000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "0000001FF7FFD46F801AA68FC7D7B062E40CFF4958A09538403988E5680BBF95FDB62108E00101500598000909404990862FA2000700718FCB151000003F6547FFD82ED2A482A5E90003BDFFFAD5080000000006B3FFC47F801BF2C5F82C4FC3EA24FD292B4FF3A98051817AE024F64BEBF60101041004A880800144AA9C8D602063A400060D549CBE50000001BF091EFFD127F4EF45290A1003B9FFFF5AA0000000005F77BFF07E8008D62A24E1D9F2C102FEA9BB2D7746003101E9E297DF02F576008850A00AC40032042AA8413380663750040380BA3BF9A20000009FF588FBFB6F1233444BDA4001A9FFFAE520000000005F57FF887FC01060FDEA51F638";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "E800FCE5B797981A003982FAA801ED037BF7000258031D000733114125244B40A617E900070063FF64480000144FD4A1047FFF54955105E90A0109FFFF52A0000000001F77FFE57E800203C9FAC492AB7480FD57BFC7EDE50031017DE843FE01BD67008460001C8B09640214AAA53FA016D3D2D00100ADFDDB4000007407E213C00DDFB2508847762001A9FFFBD540000000001EB6FFD076A01041A7AD5A6323D804BDDA3FCF96550038817B71017C003AFB00804888265F0163224AAA91EB0602CBD488010056DFEDA10003D003F244200D12112B8746FB96038BFFF5AA88000000000567FFD0DE808A05D5F4A437F5E8487D7FF9E347DA8011819FE8017A00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "FF7B00C02000D5F78FEC112AAAA99C001CFF68000200FF7ED7260003B641F85A902DBA1088D8AAED58010FFFFD52A00000000012EFFFC8FA000092AF7AE409137D147DFFFF59996D0039807FD092FF807DBB80808200DFEFE3E088955555AA201CEFFAC8038187A2B9B00001FA017D4A5060B21255EF25BF54C30BFFF56A50000000005EEFFFA6DD40840B65FE84162DE8497CBFFF8CEFD5803981FF6117D00114EB80007482FFFECFE24AAAAAAFBC88BDADD5608203BE43FB4007CFF501BE352461009110612CFFF98148FFF52900000000005EEFBFE1F60041159FF76C0FC7B82A7D7FAE59AAFD401802BF8B40082A4F7B808008093FFDAF502555AAAA7822";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N3
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "3EFBFA8881072F7FED306E37B419DFD397690A30A79C91FFFB231EFFF54290000000005FCBFF49F801005077FF3007CB34851CBFFCFCBFD68038007AD8008000376F80003E41FF7DB7C4955556ACE9107B73CA60821CBFBBF4AB40AAAE416F79D5B124B40EB628EFFCF33EFFD5A900000000001FAFFF20DA00802B9F7E203F8A6B553F3FEA35F57D4018814E40AC55600F7B80400310FEDF1FC04ADAAAAFD10ADEFBE3E00010375BAA000B6AAA33779F1A58209092D872FFAF8B14FFA90400000000081FEBFF109F00400987FC6767C72AAE7DBFBB5FDDAB4239B7D0296840EAAA6DC0400445FE5D1F892AAB75ABA442F5FEE4A4C040AF830500055AA8815BD5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "ED412082274A847FFED7147FD6A8000000004056DFFEDD03500006F7B5C0CDE76969BD7FD45EFFBE80197A04EB8F952AA5BDC0400105F41A0F02AADAAD43812AB6385AB0C000D401C80018801E22F8EFBE732510E810B0FFFFF7147F52A000000000003FCBBEA2EA4000010BFAFD299AA12D9F7F6EFAFFF6C0317A59A4F954AA576DC040020AF0002F0857556AEF4892EBFACC450001401C248000117CA17F71D6582433164480BFFF73871EAA800000000000D29BFDEFB7F4000B4AB974022DB526DE7FD6BF7FFB4019AAAC7148224A9ABDC060049400003D42555BAABCA54ABDFFC09000001F7E92000FF772A2FFF6DB4E240CCAD024F7BFDF873F44A00000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000033CBFC003FFFD4807A0BF804CD542B5EFFFFFFFFFEC01162B15342956AA8D9C04002AC00001C09557ABAD75252EFBC634A00008D48C94C3D91A945F579BA9724392A26705BFFFF8E1FD50000000000006DD7F85402FFFFD80A8FF21039D089DFFFEFFFFFFF403B78011D28492D557FC000024800007E24AAEBEABE2954F69E6D20007027E7DE1DFE445416FC9CF565840BC554247DEFFF0A0FE800000000000037DBFAFFEA3FFFFFC033F88216520F5FFEA57FFFFD403342B370852AA5559EE04009B800007A424AAF75FB564ABB9D159400301022C22EDF805557FE9C59B4A4066A8E810EBEF5830FF00000000000003E8BFF7FFAA2FFFFFD47E00006";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "9D05CF7FDBFFFFFFA03A508700504AAAAAFEE00009B80000BCA9273AD570AAA9A59C8F490000006062BA3C81D723F86E6AAA7815AAC6F4556FBD840FE000000000000037B5F5DFFFDF5FBFFFAFAD340344858FEFB27FFFFEC013454C320A0514AA4EE06004318000FE0254EEEA7AB494E57F66A40E00059CB9C5E643BE57E81316A9681656A7052776ED8507E00000000000003F1AFEFFFFB5FFFFFF03F80110F50C87EFEE7FFFFD403251B0EE4008D56F36E02000A30000F4200EA957FA5552B3FF9B910000012F44C3F80F78AAF003BAED5A12AABB28A93BB5854F800000000000802DBBC3FFFED75FFFFEFF9FD8022E8AE3BFBCDFFFFEC01BFAC8C0880BCC";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "DE1EBC67FCFFE9A9A32C0000200000000004DCE01D7DFEFA0FA2FFC64373AA1074D021FEF6083FFF7603B05FFFFE83FF3FFF9E87EF98DFF5DBEAFFF9B8038292EBF79E4116AA80238000000E000180F82E3943E3F8BFF7A4937F010070000000060250C00D65FF3C023B7FC4806E80980000508EA60457FEAD0399F7FFDE23F73FEE9E0797BDCF3F67FBEFFFF7FFF04079DFE7510AAA1057000000001C001BA02E72B5E77C6FED525147A08050000000043150409EF3F92C0169FDC0685D3D8800007886EE080BFFEE07384FEFFC839FBFDA9E07B77BEFFFEFA7EEFC04000210D375305F445290C8000000002E001F90181012C3FE57FAB2052BE00810000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "004139401EE97A3C1C33DDC1D120358C95D030F1FC0415FFF58358F7EFFC43FF2FE45F07CEFF3FB51FBB91C38A100000F5BF4ED7A74A30F0204000002F027FF8546944C07F4FBE6A221D90003C000000002121001FE1FBFC07B1FB80DF923107507478F1F5010EFFFE43D83FDDEE83DF2FBC5E07F7EE9E653F6D092E55489000099E438EE2A550C4C9D000001FC0FFF1680460C23FB7FE9002225080E8000000000061006FEB7C740D6AFF8F17FD7B27DAC4305174C215DFFE03D887EFDD43FF3FE91E07F3FADE5A7E8AA548A55404000017D787FAA5A18D3F2030004FF17FE0CE3120402FE3FD5BE20CF4B00E000000000274001FF1FEFC4C65FF93F9E0BB02";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "E8286033EE5F157FFFB3ACDFF77991FF2FB55F03FAEE7F2FFFDA32AAAAA80480027F97D5E54561027D2BF0013FEDEF407A4020C207FF6EE7820278084C000400000163001FF1DFF80E217FBC0DF1EB24CDD720FB5D68DEBFFFFF3CA7F7BDC1FE2FB95E03FEDF3FEBFE968AAAAAA88002041ADE83594A8A017F556C045FC5BE8031E4604487FA72E1C060B608148000018006C3801DEDFFFC0E56AB0731E12701670AE8DF6F4AC9F9F4DEC83FF7DBC1FFAFE91E63FF98BDF7FB40CAA89FFC3A0F0127FBE1D94A00181A4A0C020F4ADB807F0120C00BFE5BD8004459100580000600C689001EE1FFE8046DFF1441845392E37E41DFE9FD780219E5AC6FF95BCAFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "2F6A1E03FFF87FEFF362C54887F91F590211FFC7CD1AD04015AAB06606A96B00BEA0600400FF7EF000241580260BC0030679C6001EF9F7FC02F75DB20D95EA256AF8D0BFF067AF18BCE3BCEFFDD3C1FAAFC21E03FFFFFED7ED4B854884F34F88A00077D3468A68080195DD840F156601FF201C81007FCA7800AC4B400A524006336D03003A707FFC025DF79C5D4EE3E82254807FD20E4E7F4A83CCEFFBBFC0EE3FA61E01FFFFFF4FFE8012A01CF5AC03A9E09572C69544200A50112846894001B7221180245FEFA6008836A20286859636B38C003D76BFEE0EAFFADEEBB5D52F9AB59075BA5080246E03886FDDD3E1E62F565E01FFFFFFFFED1531409A3AA42F";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "C4004000000002200202630001000112248A9545512216EDFD003262FD6922052BF7E1FF6FBEBFBD7430FF8D39FFE009FFFE5FDFFD0FFAA1441407BDAED00FFCFA141FFFFFBFFE400C15FFFFE4AF6FFFA40060000000004000013AC004000048D252512926AA08FDF1002AA3EDAA8894977FF06DDF1DA6EDA9A476440FC76067FFF3FD1FE57F407A090005FABFE9557FA7C927FFFDFFFD801957FFEFB6ABFFF7E0000000000000810003D1021009822455490A94A9420921FD01F263FFAD6622DFFDF4F6DDFAC1B55D452BF0377F915FFFF9743FCA8AFFC2E25603EE9F6AAAFCFCE4AFFFFFDFFB804457FFBD80B6BBFBE0002000000000008A00720840002852";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "00AA84A2128209E0FB015223FDD529553BFFFE5F76A0AFEEB4C97EF348017ABFFFF301FFFDFC7FCC02014BF6BFED5FFFDF9513FFFDFFE700626FFFF7695BFFFBF0000000001000002801A000001289083EA0155556C30060F980E527FEF7D6B5EFFE722AA224A66D5F4B2F1B47FC2BC7FFCF017FE5FC1FCE01FF37FD7FB555E9804595FFFFFFFC00895FFFFF215DAFFDF00024000000000048A0670002100025FFCD9554A30601D8F2022A67FFED7ADADFFBF87552B3C6D5A8607DF30FF8033DFFD4143FEBFBD7E701FFC3FAFFDABA9010200A7FFFFFF80092BFFFF725ABFEFDF800180010800004254666001202038AFFFFD5057A0203F9FA879527FFFFD7DF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "FFFF78548D1ADF4EAA04387C1FE000033FE007C7958175F34FFFEBFDFFB5558FF09772CFFFFE70004ABFFFFFF15DDFFEF8001080001000110912650051405020FFFFDFFADE0401F1F6836567FFFFFEDFFFDB7022DD10862EA48178013FE00000CF40C93C6A11F9E0FFFFEBF5FFDAAA95F8C00517FFFFF80512FFFFEF9C56FBFE78001000000000004651478006122A88FC3FFFFDB9020171FE0A6A477FFFFFFFFFFDF80B110A109392263C003FE000003211E997D4C17FB84FFFFFFDFEFBAC43F820013A7FF5700C8B7FFFFFD12BBFFF7C0010000100000011244EC123000425FC2FFFFFFF040081F90BB4E3FFFFFFFFFFFFFD6C498BD1672E9674003FFE0000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "08406D851342FF8D0FFFF7F5FFB55C61F80001001FFFC0025AFFFF5E4296EEFFFC0014800000000084A629D440000090FF0FFFF79E040443FC178885EFBFFFFFFFDF3E30521443D148AF54003FFE00128FA143BF8E09FF350FFFF7FDFFF7BD21F420018587AAA8F94DFFBFFEC875BBBFBE000400041080002550413200040008FFFFFFF6DE840403FE1B4084BDFFFFFFFF7B98A04A140F24050630003FFE000A10D2FFBD1003FF604FFFF3FEFFB5A800FCA0065324E640D22BFFFFDF652AEFFFBE00000000000000909CC9A600800842FFFFFFE69E840001FE1FA087D77FFFFFFDFEBEB159391028208F70001FF012212250FFF6802FFEC067FFF7FAFFEAF5C0";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "C0015FF7F7CA17FEDAEBFB2243C7289E68B0D96122FBC9213DAFAE7FE08E447BFEDF54298C9F001008C24002170048803FFB0641158EFDF6F540000116DFFFF5DD0028000000F0000000000101E1382FE0057FFF7AAD5FF3FF6FCFF51FC33216A95377404004649316FF8CFBE9FC13F3EBFE806FB4BE000080C000103F800000FFDF1251B04F7A797B50000050BFFDFEB540000484006400000004020782B90FE200BF8FF7F67FF67FF5FAAF7BA8206CC9EDC06EAF579B8BDFFF8C7FF5F2DEBFBFDA00B3510E800010400042978000003FFE10C0DE57BBBB3D5200001317FC3FD750016010026000040000421A10B82C60009FBFBEFFFDD3F43FBFD6FEE08041";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "D2DA89E2A8093160FFFF8C7DEFD55FFAD6F681BECA2FEA00000002085B40000007F6CCA0713BBB6A7CA8000028ADFF05FDFC00260000FA48802410041884B84FD4017FAFFBFFFCA8FE29777E7D500149D72970BEEFFFD421CFFFAE19FAAADFDFFD68107EA8005F6A48000022372000003FDE0290B0CEBDDDD9A100000351F9803FFF800080027000110089206292791B3D0152FFBABF7FF82E95ABFDFD8001405E9D62F7FFFFF52AFFFF957AFEFAEBF7FFD402BF60000012FA9100005B88000007F62E0008255F1DAE50000024903CA005FFE000C40165248892448F9452BC5E1D85EFEDFDDDFFE80FC037E03E2080037F2F589FFFFFF700DEBF8F1DFDAF7FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFD056B8000800102BF40037A000005FEE1B00146A372FB8D2000002AA3C10000840000DA4709244492248554AF97C7FA57FF6EEBEFFFC2AD0487B2C9101997F36DEBFFFFFFFE4B97FA6CB76F5BFFFFFFFFFEBBD802025500055E83F82000003FE1460097ADFDEEF50005C1C151E4C001C000040E962492224AAAAAAAB7CF6AF09FFFDDF77FFFF97F42AC7F2410346F7F8FF2FFFAADDF16E7F9F0FFF76FFFFFFFFFFFEFFF58290224440731B5000002FF90A90030FAACEDFA0002E0B256F020007B400010308AAAAAAAAAAAAB6FB42B487FFFBBDEFEFFFDEFE8552CA0602BA7BF9072BF6FFF7F82CFF961FEBFFBFFFFFFFFF7DBFD50C451455290077888000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "01D94110067037967B68102F0E956F818001CBE90000001AAAAAAAAADADB79007ABFFDEF16B57FFFF9BF51284154356D3B2F78E9FB555AA45CFF9E7F6D37FFFFFFFFFE35FF795010452944543342200083F901500DBB999B2F28180F876D51C8E000740ED2200D055B6ADBB76BAEB801FB7FFFF171CDFFFFD2FFE82ABC70D582BA68F71D5AAAA55638FFD67FFE9CFFFFFFFFEA577FD4092510849542DF90800065FCAC4004AC538ECB540807C7F5AA6A10001C8AA90038BB6D5D6D5ABEFB6807DFFFFFFF3F2F7FFF4BBE94A75E0E5AFC3DAF4EA55556B6AB3CFF9EFFFEF7FFFFFFE8003F69400088AAA2202833480000A1EE3820003226455A34AE0BC378DAB5";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [2] & \dut|vram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2] & \dut|vram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "000000073B7FFFDFC3FF0215FFD8A93EDD83F7201C7C802F9EFD7968BEFDFCEFEFE0021E080800948AF448020A500140DAA9C22F8046376FFFA405A4FB80125F5959A555E0400015AF7F7B3FFFFFAA200000001DA83FFFFDECFFFFE77FEC5A61FFE16EE00A1D005A6BE4BCF2575EDC75BFF002040100000A1C7C308D094000016A04E711076E03F7FD103516FF002924E30A1D4930800442BFFF79E7FFFEB84000000017FEFFFFFFF7FFFFC99FF71B0978740D6A82A6001AEEBFBFE83BED7A7BFF72040D2020281434282E4AAD400003E9D23F1303AC026BFAC158A7E5E00023AE11E2B3B608010ABBFF5B87FFFF848A00000003EAFFFFFFFBFFFFF6E7E956FA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "B86C25B4DBA0000D7DDE6965781F986AEF7002140000020650081C109E000000B7EE162907E603B5FB03A2A3F7780122088881FCEA002243E1FE7F0C07FEFAA00000000FDC7FFF75FCFFFFFB7FD2923C89500152E692800F2FBBF4F0303721B5BFF0020804400910A038DA02F4000006275475958E6A0BDFF81A0D55FBA801CC4C8E1B30D8002003E1FF7E0803FB555400000025BEFFFFCFFF7FFFFEFFD7BF3CF621C1D0A5ED0039EF5657D4BB9850F6DFB0022310000421C011B00AD8000000CCAAA88907640BBFD0C17AA2FDF8002E23444A33944040476FFE5A0007EDEA100000000FD8FFFD89FFDFFFF9FFE9C2AF023614076BF00016C78E8AE231DBE8F9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "77B802000080010288002810000000040832249405F616B78362B5507E7C14A31B205442EB09411EDFFED0007FF6AA100000000DFD7FFFFF8FE7FFFBFFBAEFD4D3EAF10817F800706DF187D0AFDFFD7EBEF8022F40000426003141120000001C21A822881AF62BB40F986A003D3A808B190188CEE2D6202787F75200FFFB514000000027FDFFFB37DFF9FFDFFBA4ADB836B8FE322FFE00A03FB188E8B41C2EBF6FD80220000800080001D02A00000028001054946EA21F981C77A8005F9F5265480247C1EAA8012F03FF92019FDDAAA00000002EFCFFFD7DC7FFFF3FBBA77CF51DEEAFCD0FFE12009C3A89E2302FFFFE5BD8032E090000900000902884000019";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "205282881FC2ABCA054E50004FFDC4582008260D7154881F00FE1600BFEEAA800000002FFDFFFFFFC2FFBFBFFFB86F7A1BF8FB691FF9C00141719350B81CBFEB5EDC03A7C000002000E180A21000007340086A842BC62D4815D5500067FDD62930412C756542407C407D1600FFD6AA0000000033F9FFFC3DE37FD0FEFFAA2ED427BC5FD107F9AC03683189EA700FE3FBD7FC004A8008011000430200440000E02005C89006824762165D4001F3E6BA821021AE96BA82A20800051600FFFAAA800000000FF9FFEAFE8147EFEFFFFDAAB64EEB6DA6A3FBD20CF87988E0A81EFF8FDBEC012A9020014001040A4800800162900FDAC0028227C03BAB000A85F296C7";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "286030E00020B7F9FEE6787E6262A20000FFFF06548000020206040A829FFFB6B040020D9200341AFF2FFCE92B950FE488067C84011000C25DFFFFBFDBF57940F9FFEDBCBECFFBFFFFC3983840BEA01410703E400008F7FC91F80F51AE12A8800017FF05510000030F00822D1C1FF7FBFA000A13F8A0B80C3FCBFDE658950287C0007C05008011100C8FAFB7CA87F8937DFBD9A9ED9BFDEBFFE39805005C080A248404B0002157FF802FF5F4744A92000013FF8550AC001800050354043FFFEDB0001409794038236FB3FCD56DB6FDFF00581809C148495492FFD7FFC379FF615F7E0A52D55E7FFDFBF18407002E00004E0311508028F4FFFFFAD463AE844090";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "2009FF0549A600100C3B0454C03DEAD6C0002A2F0400B410D7B49EEA6B2B5FF8A1520C003000012247D7FF77C46EA486D9CAF4617256CFF5BFFF8807022B000708E000708000A4FFFC823C2C2E2108021004FF97C068083C5862089A8007FF7B000078BA4040500A3CEA12B5B6DAFFFA02200C17904020D73B978FFE7DC5AAEBE3D790885993D9FEABF99805002A20208080001A1002650FBF8202CC0C94251048027F8A284A26B0704C04428C0FFDDC0101708001A078288E3146FB2B6FFFC001400720C920802047EDF5BF1EF68B187E6E1CCA6EA1B9BFFBFF0824000004165000000C0A00542000000CA02E82904402013F2203CE0050E0E80274381FFF70";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "1402630006803402A6CC48C7FDBFFE40088241C854A2000203FFFDFF359CA480782F59011DCAFE21FBFFD8020A2412514080000120008C0000016C400CA8492412801F6B539E022140D000F43C1FFFC0E80000000140500A5091050CB6FFFD402289409E100000012F8A73FF152A5222600E38947EF1BAE7C7FFF81C015011018041000095402584817AC0002E95249208404D83800000A28621000E987FDE0F400D3000C42878294A2CE0305BFFF00086010177405480024E89BC6FD4B5491020A95458ABBDB73E0923D408150084C38A000082240013C3F07900010CA4A55500400783C000216A8C020473D1FFF8B54016000000402404228B190BEDFF0000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "5C009897A10A0001087D873EA28AA4827B9A6DF62FAB54FDFF87A898008000FD820002003040000007F440002EAAAAAA02600192000023066A000396EFFFE1D30170A001000070151453A749B7FEA001200BCFB1FEA0000211BAF8B6BE5512205D43368EF7F8D55BFED0684C0544027BC8A90000590002000EF600000EAAB55500384450000034C1F828002BDFFF4EEC067F5535101030245152D8D6B7FC0004C004EFFE80133085086BBBBFF8A09400CE032B1C7AA88AFEDF787D2482E00074EDA280001D2003082FF920022DAD56D5001E960000006AAF9F7A04EE3FFD777015D549014040B0000208331AB7FE00058022D7F83F09C5D471DFFE4DA4AA4000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "3FFF7CBFFFFFFFDF303FFE82FFAEFF6EFFFFF7ADB77BFFF6FABACDBF6FFF6CFEE8200000249FBE2FFFFFAE53B843FC3018BC7A363DF100887F63F61474090684FFD53D3F7C100000A88800996F5C000007FF563FFFFFDFDFC83FFA01B5F3B5B7EFF7FAD515FFFFDB7FDFF6FEBFFFEE5FB48102D50267FA9FFFFD64F3BB5FFC080598A957179C0280389F5D08F207C027FFFDF7EFFA100000048E01615A2E0000FFFF620FFFFFFFBFE21FFAE12DDFFFFDFFFFED6576FFFFF7B7ED79677FFFDF7DA5401FFFE92BFC5FEFD702BE7957FC1012D151CDD6FF00080E39073AC010051DBFBBEFCDFF000000014781702B2A0000EFFF771FFFFFFFEFF987FB7FF7BB6ABD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "9FFFFEB355FFFFF7BFFFECE93FFBFFBED0043FFFF093E7FFFFD99FCF737EFE0E054C889D0FB36A100C80073400000040FFEDFD8EFE000000041905515C140C01FFFF6C0FFFFFFFFFFE07FA60F377AEF8C074DD9457FFFFF6DFFFBDAE7FFEBEFEA1423FFFF828737FFFD50CBEEABF7E04076C825E1E7F90022E803E180000001C6DABAE8FDC500002081110E154DF9006FFFF6787FFFFDFDFFF33F99BBC80203FFFFFEB265DFD9FF7DFFEF7ADFFFBFF7D80303FFFFF02CFFFFEF215FFF57FFE0680AC784D7C634C4D01D2F23DD8200010AEF5EBFBFBD0000E9A8015728CFA4805FFFFED01FFFFFFDFFF99FCD6DEFFFFFFFFFBF4A257FFCFFBBFFFDFE6FFDD3F7E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "25415FFFFF257FF36FF8053FD5FF7F05010F5819B5AAF0102AED2A207804800220AB7DBD6FD00014D8821510AD3DD406BFFF6C15FFFFFBEFFFE4F06A76DFFFFFFBFFBFF1DFFFA37B7FFFFBF0FF76FA7910043FFFFF82FFEFFFF457FFFB7FFF820427AA029B8BB5682AB824301000001409B2008FFFD0000D15081172B80A81348FFF3121FFFFFFEFFFF2746C30BFFD7FAFFFEED901FFFDBBBFFF6FE7FBFB6FDD56003FFBFFF0097BFEF423FFEBFFBF8280549202264559A6162C20000004010D6B0A4060BF41000A528C02D19045645B6FFF72157FFFEFF7FFFFFAD0746800003E027FFEECFFE27DFFFFFBA3FFDCB6EB20847DDFFFE2ADBF7BE825FFCFFFFFC1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "002B20005622AD91422B78700811041CFA7E2975D146001B5AD00A32A92FA89EC7FF78C97FFFFFFFFFFFBC588B37FFFFDD402FBFFF1FB50FFFFFB79FFFEBEAB890203FFFFFF0076DFFF005FF7FEBDFC241431200294BB08D1AAAA2200020900AF07FFE8C0187001DB55803209011317A13FF360DBFFF76F7F3FEF09BDCDFFFFFFFFFCBFFFFCFF7CFBFFD77DBFE59D52AA1013FF7FFC110AB7FA84BFFDFFDFFE0212B20000562A306828A56200090100ADC7FFFEDCC9E40158D3801215889586927FFB252FFFBFAFFFBE009B9AB7FFFFFFFFFFAFFFFE7A7E36FFFFFEFDFB75EF4A004377FFFC4EFF9AFE056FE7FD6EFE3002B8000052A440170A8204001222609";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "3FF79530CBDFFFEF501C7C0DD574F66DFECA782C0008703F8000001F00000000DEEFDC7E50000BE9FF78301102000F00FE79FFFFFFFFF8DFF04803F20000000000000074B26D1553E0066B9FFFFFAD50FFFDF30DC33FFFFFD01E320F45AABEECF876B8380048B21F8000002E80000000FB5BE513080016DFFFE3A0001024503FFF3DFF7FFFFFFFEFF2140115000000040000004CF84E4BC00244699FFFFFF549DFFEFBED023FFEFED01C3817625DB76DF74BF810000AAD6E8000005F00000000EFFF7C5880000BD5FF613082400001BF55BFFDFF7FFFFF73F82B09150000000200000175660C9510310A4967FFFFAAA4756FAD97E72FFFFEE00E341FA150FA79";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "FEDCF8300022BA3F0000007C000000009FFFEFC4100080D3DD35048804124240141E7FFFFFFFFFBBBC51D4690000000924000165B60A0AE4900466F3FFFEFAA14CA57CFD020BFFFB700F38174001BF9BFCB6B8320104573F000000F900000000F7FFE5FE30014A27F60665A10040081600BF3AFEFFFFFFC8AC9444E880000000000000A5ED648AC0188A20B9FFFFAA901694561AD03FFFFFA80E344DDC007737BCAAB8320008A79D800001F2000000005FFFC7EA0A813041ED02C080202FC20002EFAFDFFFFFFFCDACAEC20B800000000000046142A665500804503EFFDFF580006A055EE007FFDED00E50356F03BBF3FD6AB81A0030977E840002EE00000001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "FFFF29FEB44136E8E080421209EF890005C7D6FFFFFFFFFE2DDD2A5E000000000000048192861561A804442D7FFDB320003121690967FFFFA80738B7D591BBBBFDEAFC1E00014A7E0C0005FC0000003FB7FF84D484851DA84100004920000A0001D7EFBFFFFFFFE7D754B25C00000000000006C69D420961B80E600FBFF7CF80000C8004A3CFFE9BE80E903FF5E1BFCF752A3C1000412A3E3F0003D80000007FFFFFE6754EA148C438C004800248006003D7F5FFFFFFFFFB17FF290400000000000006895FC2CAA0A806507F5FFE7120007258B618C7F937A80638AFFAE5B5B2F9DA3D1000802AFB3F803F9B000207FFCFFFE1A900005402F990026110004015";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "03CBF2DFFFFFFFBD9BF5D28580000000000003092FE19570A47C4037AFFB6C8000B910314B8218D7E80F317FFE19FF8F7DE23C180000A9FDFF005F3C200807DFCDFCF1D51B080709040440844041000103A0FB6FFFFFFFF4CA7FA88E000000000000098A9FF08960E456503BDFFF29200EF5003582FC45FFB407225BFFA295C7F9B93C180801287DFF00AEBA00E87FBDB1F97EA54A30470800C208100524000A01A47D6FFFFFFFEF66FDED4A000000000000098A7FF84560B43C503DEFFADA807802CA52D5A997F7D40F27ABFFB8DED77FE53C1C040129F77F915FFC3F23FFD591E23B838A6440D04040210119406A8001C4BE37FFFFFFFA7F7FA442C0000000";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N3
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h02A207A752F257F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "004007040404EBD5DBEFBBF7DB6FE82F76FFFFFBBABFFEE815F0225FC1C2CFFB12409092400000019EFFDEFFFFDFFFFFFF40029F04A420000011550697A2800093FF520004F8CFC1C2CE760365B56DC4A90021C040237EFD6DB6EEDDFFFD6D3FD50BFFFDD5FFFF8017D09880FE7014E18580000000000000DFFFFE7FFFFFEBEF7F38907D554480000004155017A80000962D4EAE003712A2B4DDF500F3FE6AD757C480720009FB6FFFFFFFFFFFFE785FF682DDFF7BFFFE8057C85887507C91F61B0000000000000066FF9F17FFFF6BFDFAE44175857221FA5000804913A48000287E8B0780600743CEABA900F9FE3D6AC6F2AA0C00001FFFFFFFFFFFFFFF6D2E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "D7812BFFAFF7FECC1FA400207D96C1D46C0000000000000036FFDF03FFFEFFEDFB0182FEDB800783F6B50000F7D200000AFFE0A301D7FE206356EFC0787FD7F76B652AAB000059FFFFFFFFFFBEFFE8055FC5BFFFEF7DDF2417C6BFFE499F41C9D0000000000A00009CFFDB406FFFADF7F842294AAA2D1E00FFF7E003B7490000C0BFB9070A2A2820BADAD1803E3FBD79BBF9D2A9840067FFFDF7FFEEDB6DCE2150A093F7FFF7FAC17F485A5C0E7F83B764000000000000020DFFDF495FF7EBFFEF0202FD43107A007B517D40B7A500000C9D5620050540C0CF832E003F7FDFE45DB79E2269572FBFDEDAAAAAAAAFEC12DB40ABFFEEEFBF10AED0AFF4C17E8699";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "880000920000555011FFD7CD75FFDEFFF500194FAA41FE002A905FEAB6D40000D86D8F40029A02009F816AF05E5FEFF514D8F9E98CE97CDFEFEAAAAAAA4FE9051DB055EFFFDDFF203F5035F8082F4E4E240000000201000046FFCFA2D3F7D7BF6D0045F531077A004A802BC0B75400004467C350016E02403B61FD30CE0DE5FEDB70E6D697FE6FAAAAAAAAAAA92060A457C04BF7FBF7FB80BD505FE8017EAC60904924924800200913FFD5C36FFF7BFDB4015EFEA08DEE0054440000B7500000C9A7716800A3D0203AB4AD583627F0FEB7D7F869E88EDE55552AAAAAAA91ECFE2DA02BFFFFFFFDA2BAD36FD004BE9686A9249249248A892497FFD5D0B46F6DDF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "6A012B6C8A3FFA00021000017F40000093CFBCD0005400882AB3C6124550F9BF33F6F2DCD7F6DF55548000000003F5FBB7F046FBFFF27F007F295FD042FF50E9244924924920249245FFD2E8DFFDCA76A0055DBD441FBE8000020008AF400000C7BD2F1C002D08481DFBA7890115FA5C9DFBE56F5C54DC000200000000A9EFAFD6D00BFBFFDFFB417528DFA0157EA595552492492495555557FDC8F035F6ED5EA800AFDB1176DA80000804A57F0000000F9F97C01006800007D37317104AA907BEFFD0BBFF5CF8492440000001006D17EBD009FEBFABFE80FD44BFA002FF0000000000000000000013F4E4E96FFFB56D40005BFAABFFFF40000400097D000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "FC004640009090E96DFFFFDF70B9BAFFDE04004000800000025586DF82022410FFFFFFFF0E250001FF2E4010B7FDEFD576D59B0007C34000120F7C000F00009488BFFFF4401FEC0023FFF7FF7FEDA480FC0002000306412557FF7AFC92156FBFDF0009800000000049440A71E90304017F7FFFF96EC41001FF368097ADEBBAFFDF692C486F040191C08F780000000042520401F641FE8500064FF3FEBFF745C03F800CD692C127955BFFFFBCC94936FFCF00080000000002049F9A3B3A818A05F6757FF16E000400BDDF00BD5FAEDFFF7BDC83401E180720220F7802000000291000000750AE7800247FF7FFEFBB0AE09A79EBD20FA09B256FFFEF7FB524B7BF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "EF00084010100000203B03B95542010AFFBF5039EC086001FBEA000FFAFBFFEFFD6AC6810FF0B920041E7808000000808000000D33D8060001EFF7FEB7EE4AA310F1A2E03A298F2AB7FFFFFAC8AA56EFF780481000410000115B1DCE4AA09021BBFFFFA86B091000FDBC003CBAAEF7BDAFB2232070D04000C03E7862408000000000010B5A6000C045F9F7FFABFFC56481404B084AD9AC4ABBFFFEF8F74ADB7FF7800860000100000AA63BAD2A902141FC5FFFF636028401F9D8043C5DDBBFF7FAC923A946071480817F691010000000000000179D807071CBFFB7FFEDFE22D8C880A8A750E4A9555FFFFFFD199365BBFF80044000000800153956F4DAA00011";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "FBD63FD2B01A9001F8F0103FE4BDDD7D6D5501CD0F7C800102FB78891E80000000000011EB5EC70C0BFF97FFF679E9B02200C381FA1E442AD7FFFFF25ECDB6F7FBC004080400140004FA362089C1C2005F58ACC2AC068813BF60283FF5DD77D7B6A88212FFF20800C57F6A4460000B4000000006D53B818037FFFFFFDD3E8E623D12F4F101E38B4B7FFFFFF92AB7FB5EFFC00470000020012AD12420C4500005A8F4A9F6140622277F80A05DF8FEDB75D5240A30F84030090DFF79768002741000000017FC3D60E2AFFFCCFFF743D7704308FE8C0211CA35BBFFFFF4B7BBEDB7FFC00410000042040452A75405083012972AD32200EE481DFEC14050FA8E6DBA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "AA942024C0C008022DFF7A3A00D4D14000000015DD2FF0F21FFE7F3FFDDDEAB88751FF87AA63FE0AEFFFF59A4BEFFEDDFDC00401000080342AB633C005502044BAAB566315A40063FF82A033785C6B5554A00AA9478220226BFF69A01FFDC40000000015C97FFF607FF9FF9FFF64DAB78B8BFFD0D10BD1BF7FF786F8B6F7F556FFE0062C20008828AA5E0F952201800045551BD395C82B0FFD0D001D6C0152AA92001530DE1208856BFF7AA1FFFFA48000000017DD3FFE20FFF9FF77FDB2BBBC8F89FFA07045C11BFFFE1EB93AEBFDAAFEE4040000011440A5E05E4005247CB0D556AC4F0C2404D7FF6800497D005552550009727C280C05437F7ACDFFFFA148";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "47AEE06000C600006881696BAFD55492EAFFBD60C000002AF2955811D98B7412F56EAF1D55ABBC44A4D7010F000000000000003F956FBFFFF5CFFFF4FBFFA8908A4507B7FBDFFFFF403342B048895FE28A2EF060004C0001FA0585AEABA4AA4ABFFE77093000001B3A48A8CAC0104001E7AAEADD56A9F395535601E0000000000000002F2EA6DFFFDC3FFFFDFFAF5A000B32AFFF4F2FFFFFA0135EA95EF6EAAAE076F00000280005E8022253B6CA892AEBFECCD900003B8BE925AA9588000408F6DBD5F7DAAEC84899500640000000000400003D3DDD7FFF57DFFFFDFE3FED5220D4E0FFD63FFFFFA013601C820063F50007F00000020006F0000B384F125495";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "FECAA0340000069FF4A6AA9202ACA0BA7B6DEF7AEBEEEEA445202480000000000000002E3FD5BFFEDC7FFFFFFFFA9A4C089D07DF9D3FFFFF403B150001410000003F700000260003F00064CA7E089240F7B06B0C000001514A496AA3155554037BEFBDBFDFBE70AA22502EA000000000000000BF7DEEFFDABBFFFFC7FFAC2C552204827BD63FFFFFA01B1DC13FFF00000083701000080003D000034D7D24494AF6F618C54000002A11252AAAD10028503FFF7FFFFBFFB355112A0D70000000800800002F7F93D5541FFFFFEAFFEBC5248913C6FDA8FFFFFFA1391FEEFD76A120489770300018000DC0000265BA022522E9FBA0992400000D4DA00A400401052A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "5E7FFFF6FFFB9BA88840014800000000000000BF6FC802ABFFFFFBCFFFDEFC42564567FBB2FFFFFFA01BD5FFFBDF24C23735706000980005E000009078210808EBFDDF0490016001922003BE1001216B8F7FFFFFFFFFFCD540800348000002002000001E7E8BFFFEFFFFDBBFBCFFD8D32911A4BFE4FFFFFFA0199FFFFAFF738E6E4F703000580007A0000009F08054A2B5FF3FEA89003E8DC880000CD544909E13BFFFFFFFFFEFBA4800025C00000000010000FE7DE8DFB5D0058B8FFC3FF695FC84C82FB2FFFFEDA019C0DBFFFD6B3F7C93782001AB000B80000006EE01020861FFFFEAA40017FFA4300000A08402BB6BBFFFFFFFFFE67D000000E400000800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "000000DE6E876D5500901BFE663FBA02D5537A5EA1BFFFB7E018785AFBFFF72E7B3970200035800FC0000005D8000080AFDFFFB552000C9FD2600088980000ADA7CFFFFFFFFFFF7E800801A2000000808000005EFA1BD4802800077FFF7FEE497F7D913D237FFFFF50186C4BCB7DF7167F5C7820002BF80F4000000FC0095240FD7FE7FA880007DFCFD95226C02000B681E7FFFFF7FFFB9FC0040528000000000000007CB90F5A1260143DFFFFFFD792BFECE541617FFFADE01C341ECBFDEEF07A37F828004B38374000000F80000000F7FFF1EAA40006A7F7EB0A5400014AB814F7FFFFFFFFFDFFE01006FA000000000000007CFC23A547D294213FFFFFFAAA";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "10000FF3C7A520B00822088040489A16DE45F500000FF1E002C98BC7136074ACC3B10E001F38F7FC0FF7797BA9DDC9470372006BFE287FE7FE83EC8FFBB2E0E2AFE85E10FFFFFFFF96C290118A5F42ACF00006C8459A9220004524021A04583D6F77DBC00007FCE801D00290857E5F80636424013431BF9E0C5BFFEDC5A7176401F70877B7007FFFFE03486FFDD3F122378C1F307FFFFFFB7F847008DFBF6AA1E7DFEBB50D8A49000056924E3914226B5DFF1C903001FEB001C00998191860EDC6B01E8058B84F878ADDFABFDD5F8A040DF802777FD07FFFFD03DD2FEC7371839A7D1C005FFFFFFE7A968A5F27FC7105FE756FF42BAAA4002C6D40D8A08141C9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "55FE23C32803FFAC018E22C56B021092CF2C0F003E1C6C3CBC6FFEDFFAFD643C554800FF7F927FFFFF03CCEFFF7BBF2A58C6DF0437FFFFFDFD54A5D5CBE9457E7BEFFEE815896200005A8971082209243FF29B41C0007FD405CE414A861B409F7F8C3FC0BB183AB6D5FF7FFFDE73579918E008FFDFD0FFFFF503980FFF13DD33672AFF800DFFFFFBF45242A3300D3DF22FBFFBDBAFAD2880307253C280050200BEF4688EE0011FF58EE24357205A8AE9BF501DE4741E20031A6DFD5FD5F15DD0604229FFDFE07FBFDC03C9FFFBAB56D1204B0F000BFFFFF9D6A5B5B5C82C73CA1EFC5FD48134A800D0116315000B2803DFF3AC35800047FB7ABC4122BA844A91";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "BEB0B6F9700C0158BFF7F67FD4D73062789009FDBAF9FFFFF503599FFED1ABC7DDB52E0403BFFFFFBAB2AB76A425CF7077BA1FE900292200300A4292080030177F6C51D5800011FEF19C6C55770DED500D50385EF01AA128F7AFFFBFFBDF6C01104459FE877CFB7FFF0399DFFFD33F006E6FF78A007FFFF76DD7555AFD963DC83BED2FB110266800800852502028705DF7E1074800003EFF2ACCEC22DF529AEB7AA0BD83605D14E1EFFFFDFFF2EFC54CE041BBE285F4EFFFFE0390DFFF89F9005721F700013DFFF7FD5AAF6FDC34F740997C135388120001601824A89047F077BF0050081000BB3FD355EE6938856A2C63007703F83406A2E7EFF9B7EF5A4712";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "1843FBED75FBB7FFFF83D05FFD8944011608F3808097FFE7FFFEB6FCCEC35D2000BE17A62C108C0080207892E01BFFFEEC01C010000039DFF373D724BE2BA952550175C33FFA11895AFDFFAFDBE9DD09CC07F7DE98FFF7EFFE0312C7D5386908BCCA71C0420BBFEFFFFB5F6C733D35008073AF4EDC0820008001C4668213FFBBB80B008D00003487F87DBF588DA4D5599F54E312A3A4860031F8FCBF93F42808E55FF9F89DBF5DBFFF8391EBFA1DB4051D281DE00105F7F7FFFFEDC5C43D5520019FCFC658002001008389134407FEFDD02800396000B421FEBFF8B256DAFB6E3D03F842845028409E3F7E3BFAF75E05DA7FCFFCAB1FEFFFFF8380A8582C8801";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((\dut|vram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [3] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout  
// & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout )))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ))) ) 
// ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .mem_init3 = "7F3D7E80BFF77E2AACE1FF6D55B548A5875EF84001E580000000002246ABA9AFFEAAA5080C0003FFB9377C000040005E01060C000AAE2520CF6455F9FB7FBC351E227FFFFFFFC67CE80204182462A9CAFFEBDC00FFFAF8AAD3573AB154C2502A839FC10800EEA1404000808895D91BAFEF281080080003FFEA87FC000A200374000BF600392A94E77FA821BBFEFF7CFFCCB53FFFFFFE00F6720800C1854AAAC2FEEF5807FFFFC0576C2803095215049502F54001007F10000000112442754B7FFB840020000003FFEC03FC00210003DC000EF404033BCBC0555D3677FBEAFB717C48FFFFFFFC801210210706000AAABDFFB5700DFFFF906B508000928A54A00A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .mem_init2 = "017C0000007D4A0000040449215B2ADF0AF7A020000001FFB007FD0008A005A8041BB610189931002A896CEF77BBFFFC75C0FFFFFFFC00000000301014D2A7FBFF5BC01BFFF970BB420000482A2204882118000000FD0040000402A240D895EB7E524101000003FF8007FE8002000D781056D6800E817800000CD9CFFCEDFBE0E6407FFFFFFF000010018400079A91EFFD7F800FFE7A81DD890044204080000111780000003651083C000015003CFFFFD55B7680100003FFA003FF0008800FD000BB75400295F000001A47FFB3DAEFCB1219FFFDFFFB0001000610401A0ABFFFEFF7005DF3EB406E00000104000855FF01000000002F040143FFFD407EAF4B7F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .mem_init1 = "D7ED9B74218003FFC00BFF0002000AF0516DBE8000D85000001E2ABA0AFEF69BC8195FFFFFFFE004083083000DD523FFFFFE00FB8BB401B100040055B777D540A2000440005AA044000FEEFF76BD2DFFBEF6F3ADA1FC17FFA211FF4001003FF121B6D6A000285800003E0DF66DF3D4F630103F7EBFFFE80020920C0035149FFF67F8017EBFAA9AD40000000000000000E1000004010050000000FFFFBB2D57F7FB5268554B03F9FFC80BF78000003BA0125B7B4008B60C0003FE9DF997FF24DB829A3DFBFFFF7C02064010043AD55FDE43E002EFEEEA44300000000000040000CC00E11000820E80000A7E901CF55AFF6A95010020106DFFA043FF4000006EE0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a185 .mem_init0 = "41AAB57227ECA4000BFF03F4F6FD4748000CB57FFFFFFE003810C440B62A0FDC87E002AB67553F20000000000002D001D002C8442008AC0003FFE94A6AC72FFD5554A400000009FFC407FDA000007BE124B5DEB813F4EA0055F861DFCC5D2526009233BFF5FFFF00C1402052D2A97FFF09800457DBA9F68A2000000000222BFAE00BB41E95200800BFA91520F00D57D754A21000000009FFD0477FE00000DFC00156AAA00FFF4503588027114109D0C0021F3FFFD5FFF743242201EF7E553FF20C00055B75D27200000000000000BE2B1015F8014A47205C9414089064465BFBFEA94000165001FF82067FF800006EC0CAAAD75807FAA882602A00477BA40608";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .mem_init3 = "009159FF12FFFDFB1281193FFD52FFFC0480005DBE8B1040000000000000447C000AF814760E1FF6E8B46A4075356FF402940021F92FD9FFC84B3DEC0000FFC906AB6AA821F3EFA589000F801AA00348815861E4A97FFFDFC4A23AFF7EABFFA005000AA7D84152AA4A00000000027F4A000DA22504AF5E178955AAAB514ABBDF488000005A0061FFC01C0FF80000DF8112AAAAC055EBF3273B88005871D01518804C926297D7FFFBB56A2FFFFD56FFE07200015B42C52A0121200000013BEBB00078A4157D536559C55D555A4AB5FF7BEDF6A088000011FF901F1FFC0000EF9252AA955801D3E0E9080027D0006051100062A0955FDFFFFDF459FFFFE54BFFC1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .mem_init2 = "B2000D25F57AA58908802001A1AFFC00EA605EFD47F13F6BF44AAB5F7555FFAD50000000000000FFE00C07FC0005FF800AAAAAA0858F045219B994FF00202529012635257FFBFFBFB1257FF7E2A9FFC37400191D9CAE94044C200706DABFC04AFF7345FD7FF9B93EC42B5D5BAFEFEDEAA1000000000001FFA87F0777D804DF802755255255E602003A004EFF00000108030C76BEFFEF7FF7FE5BEFFDCA93FFC4FE000BFBB01AA28149011FFD01F01740FE8A7EFFF7E1A6FD01555566FFFEFEAA94000000000001FFC0FB57FF2D8FFF941955255015AC7D540800032D8000020CD1FC27BBFFFBFFFFFFFFFBFA4D4FFF09DE0000E40801A80032F3FFFF0F02F80F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .mem_init1 = "FD82EBDEBFEE1FFB019577BB7FEFEDAA40000000000001FF847D01EFA2DD7F014BA4554155A82F8829BD0B0780008C274AE84FFFFFFDFFF7FFEBCEFD7AA7FE9FC600303BFFA01E8329287FF0A00483B5B7D2FFF5DBFFEAEFA59FBAADFFFF76AA20000000000005FFC0FD0B7F8C0BFF142D552AA23F88484010C74CC3802031F0E8817FFFFFFFFFFEFFFE7FAB4A9FFE1FC60A2D5557FAFCF4F191403E942D6AAAD57ECDFD6DFE2B9FE02FD577FFBBAA9080000000000004FFE1FC94DFC15F7F42B7B8A2A6ABAC5410447BC4C54020447103A63FFFFFF5DFFBFFFF575FAABFFE5FCD3A08DFF41C40F3607DFF63FEDFBD50FFE6D57FB6F8AAF7D2D72E3FDAEDB552";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a177 .mem_init0 = "00000000000001FFE0EA1CFFE01DFF04DD2452EFBD88563019F1E15080400BFB6C605FDFFFFFF7FEFFFFEFDD1A9FFE5FEE096F41E355263560F4FFDFEBFFDA88FFED6BFFFFFD554FC2AF7707FF76D50800000000000001FFC3BF1FFBE03FFF5176B18563BBA9D10467C3D946612082541B005FF6FFF5DFFFB7FFFC8BAA7FFCAE87A05D3E94C1D0C960B3FB7FFFFFEAA0FF9A1DFFFFC7BFF9E2978D7FF5AAA94000045102000003FFC3FA1EFFC07F7F12C8CAA8FEFF88D980AFC28C0AC2606A88B20076AB7FDFF5FFFFFFFF42AABFFF7F169A45B6FFBF9FC5B95FFFF7F7EFF510FFFDB73FFDA9D7E0E45397DFDEB5240000000000000003FFC3FEBFEEE06FFF13";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .mem_init3 = "B76206877F88B9222F83D50CF67E1784A1C87DEFFF6FFFBFFFFFFFE65AFFFBFE3497A95B5BDAFC06387F7FDFFBD7ED40FBFDCE5FFF79FD7EF1A8FDFDF6A9500000000000000003FFF1FA9FFFE0FBFF44DAD393FEFFA9FAA00FCB2C482010C3C44BE06EAB7F67D5DFFFFFFFFAAA3FFDB53290024EAAEFE003303F3EFDFEFFF510EF8FE6DFFFFA5FFF0AD992FFAAAA000100000000000003FFE2BA9FEFF0FFFF4AF3181F6F7FA8348447C3F65D977916BB5BE45F7AFFDFFAAFFFFFFFF9697FF76A2495182AAAF5FBFD34AF9FEFFFFFFD40BD9FEBBF7F4FAAB75F667FFFFA8002A000000000000004FFD1FA1FFDF1BBFF1F16E0DEC5FDA8265007E7BA42017EB90F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .mem_init2 = "31F0556BBFF7EAE7FFFFFFEE55FFFE6FFA000155557EB7F7BA3FCFFDFFBFED20762B7C0FAF896BEABFFBB7F5A800000000000000000001FFE2F68FDFF9EFFF1FFB1CFD23F6A1FC1023F6A572B83FB83570F0FBD7377FDD6FFFFFFFFDD4FFEFA01C0465FFD7DFFFF77A1FFFFFFFFDFA809BADAB2AABF7FEB4AFF7FA840282000000000000000001FFE1FA8FFFF3FFFF3DC7D0FDF7FCA9E92411FE40B7FFED86F0F8F87DB4B5FF6EA7FFFFFFFCA87FFBC00C105FFF5FBFDBF6BE0FFEFFFFBFF4809252505555BFFFFF7FFEAABBFDD0000000000000081001FFE0FE0FEFF1FFFFAEB907F07BFEA9AA1801FF088FFF78815DFC7C1F554F5FF549FFFFFFFD54FFD280";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .mem_init1 = "3114FFFFEDFF7E26F90BFF3FFFFFFE8056292AD4AAFFEFFB3FFFFFEDA9A0000000000040200003FFE0FE3FFFFBFFFF3BE697F30FFEAD572A104F880FBFFC741FFC3C1F2635EFFA22FFFFFE9F55FFA5802D47FFAFB2E7FF167E8BFF87FFEB8100A90000124ABFFBFA7FFFFE000000000000000001010001FFF8FB3FFFFBFFFF55721FF9FFFE833A844012E28EFFFC3AB3FE3E1FD055BDDF287FFFFF5153FFFC000FFB95DEFB9F7FEAFC8FFF46BF7F800008000049255FAFECD50FFDA02000000000000004041001FFF8E5FFF7FBFFF9DFA87FE3DFFDA4FF4A086003FFFFFE7757FF1F07616477B084BFFFFF5D53FF7C0C3FA6EB7FBE6C7E5FFC45FF204AA78000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a169 .mem_init0 = "20000000015FFFFB24A16EA80280000000000010404201FFF1FDFFFDFFFFFFD6A1FF8DFFFEA5DFF08342C0FFFFEFCD87FF8F87A226DFD7B25FFFFECD4BFF88325D2ABFCE7FC7FFABFE43FF8381BDE01500000000026F2DB49234008AA062A000000000010210037FF0FDFFFCF7FFFFD357FF25FFFFB3FFBF86DB47FFEFFFE269FF8FC3D09FF762A24FFFFE92A1AEB0D05FEAD5DDE9FFF8BBFCA2FFD94F77A802AD000000112FDC6A40000220090B20A000000084208400FFFDF7FBFFF7FFFFFD5FFF55FFFF9FFFD9378807FFFFFF65BBFFC7E1F8123D222147FFF6DA91BDC2FC845EEBF77F31DD57FEA1FFF75DD7E805BCEF000020ACBBB10000000040080A00";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .mem_init3 = "40000000040000FFFD77FFFBFFFFF9F8FFFE57FFFF0FFF9973F4AFFFFBFBFEF4FFE3E0D129D77FA12BFFEF2A4BFFCB6BE53A977E7BF3E9B3FF43FFFA695FD40BBFEA5000322DFBD4000000008000280808100000000009FFF52FFDEEFFFFDFFFFFFE6FFFFF2FAD7C739D4F7FEFFFFE377FF3F0F84AAB3FC691FFFDD525F375B46CC13EB9FF0EAAD7FFD17FFC1EFFE85FD08AD400602FB81000000000000001140800E000101143FFF9F3FDFF7FFE73FFFFFAEEFFFE22079DB8F70BFF5FFFFF13BFF8F87642DFFFFE56FFFF9483C65AEE75600C7F3875570FFFB1FFFEAFFEA99F86E8620002190C2000000100000000AAF41085494A60127FF97BFFDDFFFFFBFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .mem_init2 = "FFF8A61ABD800702E8F28FFFEFFFFBEFFFFCFC3B127BFFF7947FFFEA44CFAFC55EC89379FFD5535FFFE8BFFF57FBC33BE9E001A0032917C00000038000000211540576F7EA7FEAFFFB2BFDDF67FFDFFFFFF8C40115C00E2D634FDFFFFFFFFFA77FFC7A5D854EF7BEAE3FFFA9267BF579B5EB14AEAE5555FFFFA8BFFFFBFD3C6F645070A00015FA80000003400000094A4000015A0215F4FFF96FFDDFEFFEAFBFFFF3A194018012A37D66FFFF8FFFFFF55FFE3E8E9275BBF7FABFFF5523AFD4C9D6FD8BB77D56E2FFFFF45FFFE9FEC1FF65273AB80007FB00000000C00000001115D7FFFFFD0AAAFFFA17FC5F7FFE7FE1FF3F00280E80BE0AF7BBDFFF27BFFFFC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .mem_init1 = "AFFF1F97096FFEFFFD5FFF54925FA7A7FAA7D98AAAAB17FFFFF47FFFFBFEAFFF1579A9180000FA0000000500005002ADFFFFFFFFEE8EAAFFFAD7FCDFEFF7FF1E00F402100B80FD4BFDFFCFFFA3FFEFFED7FF0FC3552B5FDDEF9BEEAA4EF7673DFB5ABDDC2BB45FFFFFCA7FEF7FE23FEF2BEFCE8C0002640000000605F500AAB6BFFFFFFFFB7BFDBFFC37FCDEFFDE3F01FE6005A00301B827FED9E3FFD87FFFFD7BFF8FA598ADFFF7DFE17E6527EDA923FDAAABDFB84FBFFFFF8E2FEFFFEBFFFBB1F6034E0000500000002AD4008255BBFFFFFFFFFE8FFF7FFEB7FCDEEFFFBFC00000F4241003D117FFF967FFD4FFFFF7EBFFC7D3C2AAB6FEFBFCFE929BEF5EB7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a161 .mem_init0 = "FEDAD6BE3FCFBFFFFFFA2FF7BFFFFEFFE7F84DA7000000002576A311402956DFFFF7FFBDFFBFFF1FFEB7FEDFFFE37FB00005FFFF4007F255FAF7B3FEC9FFFFFFFDFFE3F5E82AD7FFADDBFFD4475D527FFF6F7AD7FFFDFFFFFFFD17FABFFFFEF7C7F031E97E0000FFFE0015C8088AAB7FFFDEEADAFCFFFF4FFA1FFFD9FFF9FFCF007FFFFFE017FB57B7FFDBFFD2FBFFFFC7FFF1F4BD157FFBFEFF6B2A9FBB5FFFFFB75F6AEAEFFFFFFFC11FFC1FAEFBDFFF77E2058DED6AAE0024AAAAA2555FFFF7BA9D28B85FFDFFFE0FFFBEFF85FFD8FFC7FFFF4036E0BFDADF2FFFF76FFFFF737FF8FD0BAAADF76FFDFEAA7EFA87FFFFDBEDAEAF7FFFFFFFC11FFD4AABE73B";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0  
// & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a185~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a177~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a169~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a161~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a201 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .mem_init3 = "FF4A8FFFF28117FFFFFF7DFFDEEB5826AFF5EB9EF4001CEEE0037FFFCF96DEF04E1FD8C011000000000000000001A8ED7E00B411FFC0BC97FBEFFC0C0FA20C1917E2EF3FE77BFFE8CA4C40004AADDDFFFFE2B7FFDD000FFFFFFE7AFFFF7DDD3BB7DEC8795FFFE5838006FFFF67FA6DE16A1F7F400432000000000000000AF888BE35F829FF83725FFFFF3C282F7993EF1EE59FFFF82CFEF7A4D101044AADB76FFFEA9FFFDA027FFFFFFFF3FFF7F76FC6ABF5D727890080FC0005FFFFB7BFFF023833F7900141000000000000002FF45372CBBB13BF0731FFFDFCCC005E8438FF35C7FF9EDE87FF5EB5C094012AB6BFFFFFD58FFFF0003FFFFFFE07FFFFDDFA7F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .mem_init2 = "DEFF9F5BDBC2BF80000BFFFF1FEEEFC07C7F8EFC201A18000000000000BFF86DE5258B1FFA05CFFFFFFB9050F8870DE0DFFFFE7BF760FE891D000C004AD5DBFFFFE97FFEE5043FFFFFFF6DFFFEFF480E67F05FDC84FFE0000017FFFEBFFFF42248B86FFFE204A0C10000000002FFFD0FD6E5C473C34A3FFFFFEF9041F10045149FFFFDFF7DDFFFE003B0890052ADBFDF7FAB3FFF98005FFFFFFF77FFDFD23E1F8AED1EE0ADEB0000006FFFFE8FFDF6E7503F79EFBA2085018200000013FFFF6A1BE374960DF1FFFFFEF70083F4857884AFFFFFBDBB775FF4006508000AB6CF77BFD73FFF710437FFFFFF3FFFF51F97ED6ADF7AF8A3000000009DFFFC6EFFF8C1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .mem_init1 = "70BFFF7FF7CB00940182008007FFFED1FFF1F03C7707FFFFF9BF0007F1200654FFF7FFEFEFDBC7FA002CE10012AB7FFFF7EEFDFF621037FFFFFF6EBE83F320D4675EEB200E080000037C0FF9DEFBFFCBF89FFFFFFFFF2842900380409FFFFBABFFF1C1CE323F7FFFF75F40179A4A1580FFD5FFFDBEFEEFFD0001BEC0145BCDFDFFDB37DDC80297FFFD7F3BD17CF0012D9E25E9FF09FE28001EFFFBFB3FFFFFE5BDDFFFFFFFFFF100048A001EBFFFFF877FF8E7D627EFFBFFFAFF811FC4008260FECEFFFFF7CFFBFE800077D402ACBADFFFFE9EFFD00983FFF7FF245FBA8010F206D563DFC02F8097F3FFFF6B1F77FDE7CDBFFFFFFFFFDFC500004AD4EBEFDA33";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a201 .mem_init0 = "5FFE579E3EFFFFDAE2A8005F08021468FC4EFFFFFFBDBFCFC001035AC0577FFFFBF8EBB6480017FFDEFFDBE7A00000089D61FFD0A000ABFA9FFFFF77CFEFFF636DEBBBFFFFFFFFFE14022957ADABFE89FFFE03C7F7F77FF6195A007F1000001DF55EFFFFFFFFDFBE9000282FD895F3F55FFD2AD8A05497FFEFFFFCC8000000444467E770410800002FFFFFE19DEFFFFA177E6B7DFFFFFDFFF815005556B40855BFFC705EBDDFFD7146AE027008000003F805FFFFFFFFABFBC00002B7FF0D86DFFB9D2AAF0103F3FFFAFF9500001000222C88774FDE20BBFFFE7FFFC4FFDFFFF337AFA7F7663FFFDEFFFF82AB6A88A749FFE30EDBDF7FD20020A402E2E8000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a209 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .mem_init3 = "C01FFFFFFFFFFFFE17FBCDA89B740D3EE6A17FFFFFFFFFFFFFFFFFA0000000F5F6A4C00FFA1E46D5501FE3FD4FF95E021F81FD7D61853F5000D500452AD6DB5FFF249BFD5F057A3A7D7571F4F1C02AEEE051FF7FFFFFFFCC1AFFB628FD9C3F3DE92FFFFFFFFFFFFFFFFFFE8000000047C026100FFC0F0FFE403F9FFD3FF01C1F1621CEFFFB83DFE0005C0012AABB6E3FFFC62FF7F161E537FEFECCA3E4F84475945EFFFFFFFFFF38607F18FA3F6E1F78DBF9FF3BF7FBDFFFFE1E05000000060433092807FE8FA3F12A7F7FF4BFE1D8525E00C1FF7CE1DF8C00A700049555B9FFFF22AFDFDC248FFFFFE522FFFA0833792538FFFFFFFFFE60181DA77ABDF81E12";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .mem_init2 = "1FFEFFEEFDBFFFFA70905000000082A8D9B27207FF47F7FA14F97FE07FC090063C01EBEE7AB0AF94000280215566EEFFFF11A3FFF78027FFFFF98B7C36280DAC883FFFAFFFFDF980FF09067B36FA1C17A3FFFBDD5EFA7E25280000000001029FF4725C03FFC3F3F843F1FFC0FF80B0001C0FF8AB4B5802E000168064AABABBFFFF2DAD7FF9124FFFFFFD198D9DF802B24B3FEFFFFFFE1E01BFAF056D37FAAC4460FFFFFDDC010880000000000000404B9695200FFFA1FBE947FFFFD1FF02E0007DEAFFBF42E8042580C600912AB5DF7FFF1559FFFF210FFFFFFF1E237B362ABB5467F7FFFFFE58037FA4195A36FDB06B4DBFDC32E8800000000000000000126C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .mem_init1 = "424F6801FF81FFFE0FFFFF8FFC0B401016EB7191080513A3759A0024AAAE6DFFFF46BBFD7C813FFFFFFF1F47CEDF839AA96BFDFFFFE3C006FF8010AA37E6B80A0C909943C000000000000000000106900106A005FFA0FCFFBFFFFF1BF815C83005FFC20008040251208A00014B7ADFFFFF2B53FFD4217FFFFFFE7FBDBBBE45E9A471FFF0017F000E8FB02000F3FB98D00670CCC48000000000000000000090A31C89C328FFA0FDFF7BFFFF0BF02B036A5A6A800D0A850EDAB5C80000292E6F7FFF0573FFFE8087FFFFFFFFEFFEE9F55413E0729FFFC0001394C02C00D7ED79EE2F1800000000000000000000000044A2563A340BFFE07BF9FFFFFD87E032694B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a209 .mem_init0 = "9A1000117C045F5D5481000256DDBDFFFFEAB3FFFC4217FFFFFEDFDF77DD24A283BA03F1A800004FF880DF01EFCF7C38012D800200000000000000000000A9D151E46C2CFA303FF3DFFFFD17C144D56BA54000FFEAAFBC076F32200092A35FFFFF4567FFD48107FFFFFFFFEFEF6AC02CEFEB0430000000DFF600BFF7C7F53B4A225E0008400000000000000000029B755F8DECA5FD504E9BFFFFF51782A12BC71C009FAF17BA1131FD0000004AABB77FFFD52FFFF64037FFFFFFFEBFFDDF6A9937FE51784000037F8C017FFFEFDEFF0413DFD60101000000000000000000E3295B85CDC57FF1EC6FFFFBE20E06FB5061D55D7381654A7344756D00012ADABFFF";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .mem_init3 = "141357FFFFFF9FFF4000A878BFFBDFF7F59AAAB5002FF3FFDF7FC00800800270E800BC3F2415555FFFF7FFA3BFDFFFBC5DADDCCF9FFFFFFFDDFFFFFFFFFF4A27FF5CA6F6F7FD200015400284920000006C0D57FDDDBF9FFF8000053437F1BDDFDF822AAA007FD3FFED7FE0000000481938118D109B2202AFFFFEFF1FDBBFD7607FB7B3BA73FF5FFFF6FFFFFFF1FDD54DFEC39B6F7F97000002400641E8000000780952D6F6DB27FD4001100086E07FFFBF94952801FFF3FFF57FE02000000212DA48C39C4ED4495B7FFFAD77FFFFBFF0DF326ED7DC1F7FFEFFDB7AEABF76E6ABF9077777EBE000000118091FEA00000078060912096BE7F500005C01509E47F7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .mem_init2 = "BF94914805FF3BFFD57FD00000014809728AA4917B5728AAB7FDE6E77F7FEDEC0FB32A796BFFABD77F7FFFFFAA914AA1F606EDFFA04A00000010095F75400000B83204000023B145087E2092AB7AC47F9B36490017E3FFFFE85FF00000144004C2401837FF2185551957FD5FF6FF7FFF1FB1D3CF6DC87F7FFFFBEEBABA49D551E805BFEC0808800000201DFFD4041A0080040000028FD5BA0F190000496AD81EDFE92404D8FF23FFF41FE0000282200DE000043FFD0032505556F41FF5FEDF79BFB33A34CB3ED5FFFEFFBFEAA92C1BA9D00DF90EDC2800000240507FF5DB4000C00000002F4401F1300000027F2AFB80EB8490167FDA07FFD45FF00020510006";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .mem_init1 = "82000087EF8006860AAAD07F7DFDFEBD13B1BCC798807EEFFFFFF775D5928AAB600EC1DBC841500000404FFFFFE00000A00000005410CEB182450004102AAF742F004B17F64007FFD55FF0010A088003D0000086AAC000AC492A697D6BFBEF3A05C5BFD47FEDEFF5F7FFFFFF5CC895EEC3997EFD21A4080128A18BFFFA2A0000040000034288B46E091000002AAAABBE4582E5FD000007FFF55FE00041520015A000000ADC6000394081B77EDFFF9266E3F37FF8AF838E255FFFFFFD502B6AB80ECC8FFE8392848484265FFB6A93200000000048102140784448C00882E6BAB7C95CBF60000003FFCB6FF8000809001FC0000017EA680054961951DFEFECFCE2";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a193 .mem_init0 = "60C2FFFF8DFFDFBFFE0717C01060AA9E33E03FF207D5249252181FFFAAA8912000000040000840E21121F040489957D7DAAF8A28000003FFCBAFF800A544000A00000000313400CAD8C7C7FE9FFBEBC782D9FFFBF88EFECF560000000006AADE4F8FF7E80755276655437FFEFD2DA00882020102002202804480621405A655FBEFF08A80000007FFDE9FF0000020005F00000000B44C032B27E21BFD3F6FCFEF6C817FFFFF8FF7E3FC002010E353557CBFDFBFA03DAAB3AAA94DFFEF6FFFBA80851F661000FE3A0010006880976F57FFFAF34820000003FFAFEFFA002A940076000171411D2808A43C0045ED7FFFEEB818867FFEFFFC6EF3D80000031748AA39";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a217 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .mem_init3 = "FFFFFFFBFF5437FFFFFFFCE000003A1B1487EE4480163BFC4BFEADFF815F14FA1E1E2C4224B2AABEE4001F0F95F9F3FBCF7FF40010843CFB02C407FDF5D77FEF7AD7C7FFFFE90BFFFFFFFE9C17BFFFAFFFFFFE1FF3DFE3FFFFFFFFF000006C2DA04FFE903F1FFFFA2AFA9FFF849FC0FCFA1639E042CA5C2F84000C46BB953EBFFFF5F2420C1553E8F02537D77F1B39B7B75FF1FFFFFE45FFFFFFFF42069BEFAFFFFFFFFFFFFFFCF7FFFFFFFC00000FB65D8F605FFFFFFFF70BFD73FE02FF01F01C8A3E8EC6C5503A58001E1DBEDBD7D7F7FFBA241848A737A9E74BFDE818D1FB6AABFFFFFFFF92FFFFFFFD1005EFEFFFFFFFFFEFFFFFFFEFFFFFFFFDC0000AD4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .mem_init2 = "1D1E88DFFFFFFFCE06FFF7F80ABF05F2CC2C3D586AC2202ED0080E28DD3CB6F3EBFFE421144BA7BB5F56B7DFD89E085FBDDFFFFFFFFFE57FFFFFFD3B1CF7FFBFFFFFFF7FFFFFFFF9FFFFFFFFC0000F77A61820B7F7FFFD802BFF6FF0357FB373368F7EAE4BC910B4F8000E22A93DDDDFDDFE03E8C71597A80C81477BA5FCDE3DF7CFFFFFFFFFF9BFFFFFFD6822BB7BBFFEFFF9F7FFFFFFCBFFFFFFFFE000075A3A894F07FFFFF8C005BA9FE024FF23FF8EA76F4AB70208A540003E4556BAEEF55F912D7C52285E9C05C645FFA282FEF75F3FFFFFFFFFFCDFFF9FFF7E08DFA7BFFFFFEF5FFFFFEF2FFFFFFFFFC0000117F04457FEFFF87A1015553FC0527F2BC1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .mem_init1 = "9AA95D523888A49D70000E9AAAAB775E9E7FABAB4474AC7FC0AF81EE4837FF1FEDFFFFFFFFFFFE8FF59BFEA81CD72FBFFFFF3DFFFFFF7D3FFFFFFFFFEC0001247B0404FF77F2F96405EAFFC3E9FF27D09E501A5758815E938004B7EA5575BFEFFFEAEDF6D10030F01766377F9FFFFF7EFFFFFFFFFFFFFF8B9BB3FEC01EFA27BFFFFDFED6DAEFFBFFFFFFFFFFE4000281BF1085FFFFE5EBA00494FF8FA4FF27D2B655D5DEAAE6BDD5C0205DC955AEFF37DF3A16DAB581A83BF09927FDD77FFF8FE7FFFFFFFFFFFFD6EBB7FF50BF5E13BFFFE76FDAFFFCBFFFFFFFFFFF20000CD32FC485FFD7FFBFB88255FF1793FF37836D4075957B78FE33C0404B2555777EC7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a217 .mem_init0 = "FFF57B7DB90563FFAA08D7703DFFFD1DFAFFFFFFFFFFFFE62EA6FF03BDD647BFFF8FB17FF0FFFFFFFFFFFFFE00000E163E90107FD1F2FED01097F85FAFFF8F80B651B5AADB067D58008A3555555AB6E7FF2C1DDBD929DAFE5EA813DF51F7EA47EB7FFFFFFFFFFFF31DECFC17997B27BFFCEA7FF3FFFFFFFFFFFFFFE80000193E7518003FE8FDBD7FA2A7F8FE57FFCF073F47D7AABB0E765400955AA2AAADFEF7FF3856AAF9132EA201D75147E2FF766F901FFFFFFFFFFFFA0BEDF35459AE0DBEFFEBB3FFFFFFFFFFFFFFFFF00000015FF116241FF47E1BD0A02FEAFD27FDCF0724B8FE5EF84BBFD001104A14AAAD76EFFFF21FFF56909E8002AC163BC17BBD61";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0  & ((\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0  & 
// !\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0  & ((\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0  & 
// !\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a201~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a209~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a193~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a217~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2 .lut_mask = 64'h0344CF440377CF77;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a241 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .mem_init3 = "6F8D480000E2900009D7FFA807FFFD4007DFF520FCD5840000800A5FF17FDFF2B6FFFF22007FFFFFC7DBD56C007FF682DFEAD48057FFFF0EFAA8FCEFFFC1755DF8F9E5F49B2FE40BFDFFFFFAD69388C93F546038004C000004CFFFEA02BFFFC002CFF9402CD5A1040000105F257FDB752DFFDC8002FFFFFFCF7CD23AA227FFC037FFDA4417FFF03E7FA83F2FFF84AEB7FF7C14F6F4DE7944FDF7FEF8814A04DFDE4961FE000020000877FFFA80AFFFE801C7FE0441011008020007011EFF35B2EBFFFA0801FFFFFFE7F5894AAA307FFC007FF5102804000D0FEA0F57FE03BAD4EF4BD3FEEA47881FFFFFDDF056921F2E42E407E100000B00001EFFFD402BFFF4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .mem_init2 = "00A7FFF04040401000003083257FBEE7DFFDF04016BFFFFF8BFD445554A39DF9DFE3FDA887ED00020F6807CBF03EEB92F75C49AA5F4FB27FFDFF71E0B240053E1F4B97D4C0011200000E7FFEA005FFFA8069FFD407CA0010000092542A7FEDBFD7FF806002DFFFFFCDDD222AAAAAB0371FD7C017FFF5014417A00FF5C1DB7FC8ECBCECDD9D2DD8FFFFFFFFF109249B9F8ADC8749200049008007CFFFA0017FFF4052FFFC448CB040001206404A7EFB533FEF00802B7FFFFFBBBAA8AAAA95771BF9F87FF7FFFE03FA4F5003F283BDF8130FAAC52EFCCCB9FFFD76DF0A648FD6FEAFBEFAF13800EC00000F0DFFE800BFFFC0287FFF2A5398001848409955FFFD6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .mem_init1 = "AFFC000105BFFFFF1BBA821555557FF97F76AFF7FFFBAFFA0FA002FD0FFFEC88FCFD41BF4B25B1FFFDEB7F9BC2519BA8B37FF1B1D80140800007A9FFD4002BFFF61F3FFFED097123A508251D357DFB542FF000002AFFFFD02EEA40E2AAB3AF9FCFE3F001FFFC3F802E9003BD777F8801F777C33EF652D7FFFFC6FFB2C51817DBBCF7FF45FC000C40002170FFFA0015FFFA86DFFFFFECEF2601011832ABFEEDAF3EE800104BFFF0C65DD50014AADDDFEBCEB880002FF1AE082F40017DFDDC088AAFB55ADB97EF83FFFFF1FE5228B03EB57AA3FFCC450704400011AE5FFD0002FFFF8E6BFFFFFFB5D860029C095D73BF75FF8000012FFF095CAEEAA0822A5D5FCE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a241 .mem_init0 = "DA5BC0001BE418F02FA001175DE2007D466F8DF0D3FFEBFFFFBBFF43B2602F8E7BF5F60C064FC11000447F3FDEA0003FFF4873FFFFFFF889404060256BFBBFD6FB4000005FF13FAAAEEA861D52AAFFF7EA94F8003FFFA1586E9001BEB79A041AE4F92A99CDFF17FFFFC7F87F708547BBECE3A000018B42140014E33FEEA0002FFEFB3CBFFFFF92A881291F155BFFFFFBFC0000017F485102AEEA852155557FDEBF7F8A01DDFFC1E40F40016B5EF805358029A70CA5FF65FFFF6FF17EF24AA2E780168006041680680041D33FFFD00005FEBD9B0FFFE208284400D8AB77F2F7FDFA800004FD48402AABAAA006955B7FFB6FFBF00EF7FF78701F4007F579FB0428";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a233 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .mem_init3 = "800E933576E24DFFFDBEF7FDFD2550BD17800026E80438190055E23FFFD400017F7E6EC3FC210001001322555D6FCFFFE0008003E7F3F110AAAAA03ABDAFFFFEFF7F00FC3FFFFFA03E801FFFD5FA046500054F41B1DE377FFA4FEDFEF8A350BD8FFA00B14D51D0062001343FFFFA85005FEBC45200C0AA842080AA55B71D3FFFD405001C8FFEE5745556ABFF7F57FFFFFFC0B3800FFFFFFC1E80FFF738FA00A90000130228FBBBBFF892EDEBE53128797FF80B8B161A68017C5280BFFFD6AA802FFF198D46000018A40C1556DD1DEFFF151400E47FF8E840AADA8EFDFB5F0FFFFEA008BF43FFDFFF2F41FFFBBE7801B280000E036CFAB5FFE1400BFD7EA288F4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .mem_init2 = "7BF036F4138FF0F00602435FFFF6AAA00BEABE35820044A715CF4955AFFFF7FE907C030BFFFFB88246AD6BD7FCD6BFFFCC0021030FFFFFFFEDA7FFFBFD3A03A50000000116777DCFF7808FF3BEB0227805D03FC3D8BAFFFF8004A667FF7CAFA8057756D1A308D40A8032AAAAF62FDFFCD5F2185FFFFEF5042B6D757FD513FFF98008AAC01B3FFFFF7F3FFC1AFE780B80000000013DF9E1FFDF00789D7F32801DFA004F9F000D4A17F01512C7FFFFFFD50099F45B5C5175C063C815775C7FBBF5EBE869FFFFBE742045B75FEED77FFFF200204210451BFFFFD4FFC03E7EA80D02C0008000ED8BCBE437012CE7DFD30402F3A10F68000001AD70011267FFFDDFFD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .mem_init1 = "405B3B2D75C7C0150822A5ADFCFEA497FFEF0FFFFBF7BFD116D5D7F67FFFE30100041C100E007FFD4FFD003F7E481A0700000BA13D11EBFB5CC244E57D8FE801048064800003D82003C15367FFFFFFFEA004ADDFD6DB1FFFD10A96B574920B9FFFFE5FFFEDDFDA044DBAFFFCFFEDA0028024C20003E20FFE0FEC080F8F063C24C00DEDE6BFCBA7BF18C8D6F68A454C001A7178000B3DFFFFFFF0018FFFFFBFFFB0026EBDBFFFFFC7FC10AAAFDDFF0EBFFFE0FFFFFF7FAF7D1AD7FFDFFEF2000EAA17715000F973FF189D000F870C786140053542FDB5DBFDDFF3F7CA0686EF0004097A002823FFF7FFFE037FFFFFFFFFD5001BB9EA96FFFFFFC45576FBFF097F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a233 .mem_init0 = "FFB7FFFFFFFFED867B7FA9FFD8400123E43003F00004AAFF36FE9A07C2A0A0C88048FB435EE674FABFFE87E407BCEF400609400311F1FFFA807D2829FFFFBFFFF54014AF5087F77D7FFA8ADBB9FF83FFFE1FFFFFFFFFE1A1F56FBFFDE00001D1FF53E800001DFDCCE3E5F90FC285C10100E69DC5AABAEAFEFF5F71A427FECB690A44FC2EF8B3CBF99C3F9158BFFFFFFFFEA84B4FFFFD0FFFFFFE356DF3EFE3FFF87FFFFFFFFFFB9775F3FF320000000641B3800000FFD419451D6EAFC040820380EEA8C38FDBDFFD7F1A5BD07C7AEEC648DE7C5F3415003AFFFEC02FBFFFFFBFFFAA92C7FFA4045EFDFF87BFF7ABCFFDD77FFFFFFFFFF2EFBE7FF3A00000016E";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a249 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .mem_init3 = "E001FEA1A9520000002400007AFFFF24AAA96D5B5FEFF13FFFD201015540001088004ABFFFFF9002CC00A0FFFFFFFFFF2053C1DA7AD7D5FEEFFFDFFFCFFE1BDE93C215019C38E2CE9FF40179FC8001FFD003F74CFD000000000004A8DFEFFE9D5555B6EF9FFF85FFFFC9C0000800004422002ABFFFEFE800A600BFE107FF0007B2A0023BFA57FEFA5FFFDFFF0FFE260170D08F40FF197947B7FD017DD140007BD807FB4A5EFF9896D556DAAAFFFFFFA5556ADADE7EFE25FFFFDF38000004091288800ABFFCFFF400AE003FFFF8403AEADF8003C6FDA3BDD77FFFCFFF8FFE3FF108A3503D3F807FF77FFA804E0DA00071F017FDA0EA2ADBDFC85AAB5577CFF795";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .mem_init2 = "54AAAB7DFFF997FFFF3FF600150144A8A240055FFBFBFA0079005FFFF2220001AC0014F6FE2FBC8DBFFFE7FF9FFE6235E4A5BA493F54377BB7FD41579FE0001FFA57FF48814AAB2FBF44CAABFFDFEC4555B6EDB7EFF74FFFFECDFDC00AA822451484095FFFBF7F803F005FFFF8105229F20059F7D46FBDFD7FFFEFFF0FFE6C0CDD90F80EAE8179DDFEFFA00BFFE80007E32BF6BFC4690217FE132D55FFDFDE14A556BBEFFF743FFFFE72BDF81DAA2AAAA22004AFFFF7FEC07F305FFFF8900525FC0123FFFCE77FFEFFFFE3FF0FFE412F6349588F77C07EE5FEFFD205FFF40007FBB56AB56115710579814AAFFFFFB7D2955BD79EF9407FFFFC1ED7BD81EC9B55";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .mem_init1 = "AA9102AFFEFDBF201FD85FFFFC08809C30016FF18D05DAF1DFFFF3FF1FFECB77926EA89F33F276C3EBFFD402FFFD0003E84E957DF4A5BE017C5A555B7FBFFC094D6EFB7FF682FFFFFF29E37F3717A95AA9440157FFDFFF405F6C0FFFFE8444539004CBC82AABFDD9FFFFFFFFEEFCBF078020BB89CFF17300F7FFFA017FFF0001BB75C029D420DA0B7BCAD4AFFF9FF91235B7EDEFD209FFFFF8FE1CAFE6E5FEAB575200ABFFFCF7B01FD627FFFE461ACDF615FFA5BB1B873DFFFFFFDF1E7FA927F64C0D3700BACDC06DFFFD015FFFA0007FDE1838D401FB4DAEDA555DFFFBBE04D2DF7BBF0007FFFFFDFF29D5FDD85BF55AA88055FFFBDFB00E9513FFFF421337";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a249 .mem_init0 = "586F22DCDB7FC8B6FFFFFFFF0EFE539BD09783F0138FC0000AFFFE802FFFE0002FFD89821215ED00802A9557FF95F6124D5DEFFD402FFFFFF3FEE29AFDFA8F7DAB6A20157FEEFFC00F4985FFFFC004F5487854A4F451E599EFFFFFFFEEF2A37CD0234F80017F88000FFFFF402FFFF4001F3CA8C63B8A9E500020A927FF9FEE012D7FBFF5001FFFFFFBFFDC299BFF80AFF6D5480ABFFFCFCC3822A2FFFFA003EF2875566E1915F4AAF7FFFFFF97E88574DFC0250000F6E800027FFF5009FFFA000B5F5413DF9541008008149FFF3DFE1155BFF7CC00BFFFFFE7F7ABE219FF34557FAD5002AFFFBFC6FB01353FFFA01AB770D14DDC2D49F923FFFFFBDDD7C60C9A";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a225 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .mem_init3 = "206A8F8010EAED539D20FFDFE00F000602B1608AAEF2EFC8186C82C0FEFF0B9DA6CAFC3FF980063FFFFFD0AB87FFFFFFFFFD64AFFFFA8005F7FFE8B6E7EB8FFF2DFFFFFFFFFFFA7CCFFF70C00000085657406222400BB21A061309DFF00E008623B200804B4FBAF2CABA8E80CDFF8F4383103CFEF0039FFBFFFFDAA8F6FFF769FFF7A9EDFFFA80007BFFF85BE7FF9EFC3FFFFFFFFFFFFCD4FFCF2F00000024B7AA009005000087D10EA19537F00C060B1F2CC136059AECD77AFA9E006AFFFDE385410C30602FFFFFFFFFFD2F3D8FFBFAFFF6FA8B7FFF50000B7FFFBFCFFDFEF3FBFFFFFFFFFFFF4FF9E9C000FA00941AB4000000000001063E841EFFF9280B0E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .mem_init2 = "9A4901C6D19CADD3FAB89C000FE337A74BC4257E01FFFFFDFFFFA56E1D73FFBFBFC97EAEDFFF4400007FFFD7DFFEF7DEFFFFFFFFFFFFFE9FF5AF00008E00003EA8000000000000761DA1115FFDE0420FC2F03FC179BF744BFA9A9C0013CDB3F776D0007F07FFFFF6ECFFF7DE77A9DEFFFF2E7ED04FFFF480014FFF738FFFBB33FFFFFFEFFFFFFF755F580001806000055800000000000100FEA8841FFEC0831C7AD007D725A55887EA5E68001BEFDF9CBBAB50178FFFFEFD981FCBADE1FCDFF74F5BBFA825FFF9200059FFF49FFEDC1FFDFFFFFFFFFFFFD832B40017FFF80812A8180D242800401F3F94A21FFC80641E63611D3791136BADF87BC4003B3BFE6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .mem_init1 = "F7EC80051FFFF7F555A395F7F03F7FDEEB07FFF532BFFF50004FFFFE3FFBF7D7F7FFF4FFFFFFDFFE8030001FFFFA0026D841248AA06884843EEE90BFF9024737EF7810B1876DA8AB446020002AFFE77FBDAA52064FFF1BFB79045FBDCE93BF6DD96BFFFD1E6FFFB4902BDFFE2FFFFBD7FFFFFFFFFFFD7FFC6628007FFC3F0416A80D98515817AD2BE356EA3FF205052EA3A903E1906AD69E40C08800419FD8DEEF6B88001FFC4C3802811EE7B9279FFDBCBFFFFFA117FFFA4957FFFEBFFFB797EFFFB3FFFF7FFFFFFC5A001FB8040006A8E4400FC716B7FF9BFF517FEC0E027DB3F08740564ABB9BC2801401C2DEF0FFFEB1C4014FF841F9520107FE6769CFDF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a225 .mem_init0 = "7F1FFFFFFAFFFFFDA55FFCFECFFF3FAFFBFFEFFFFBFFFFFFFFFBC00F0000F01DA61547F5873FBF9105BFFA7FE8070477FE7801E104C55B3D43801C016A17C56FF7DF3A4123F107DBB9A3B7BB73AA2EF6EB87FFFFF93D7FFF557FFEFD2FFC7F97FF7EDFFFBFBFFFFFFFFFD80F0000080AD1AB781E97A4009F36FFBBFFF00B046E876C831301B550ABC18012057078FFFFDF6E6401016440DFF6E0D3E6EE7C2FDFB779FFFFFE86BFFEB6FFFFBD9FF5EFEFFFFDBFFDFFFCFFFFFFFFFC400000002E8D28FB7CCE045FF812FFDCFFE0BFC8DE7C5E4F0021455B3302001E0F5FEF8FDFA3D54A800A7518800B10C7DDDDC41BFADEB63FFFFFE85FFFCBFFFF400FEBFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0  & 
// !\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0  & ((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0  & ((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0  & 
// !\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a241~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a233~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a249~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a225~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3 .lut_mask = 64'h05220577AF22AF77;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .mem_init3 = "FFFFFFFFC6E5BE5FDD6AA9777FFDFEFFFFFFEF6FDEFFFC003FFFF779400D141553FFFFFFFFFFD594ED21408214A96DB55554A063A0B3AE706839E0140748000001BEDBFFFF9FB3FFCF3FEBFFFFE7FFFFFFFFFFFFD7CFDDDFFB5AA970FFF6FFFFFDFFF7FD77FFFE8037DBBBF00876500B2EAF7DFFFFDD6C4AD4F421284294AACAECA5ECE6FB21287277C0F38E17E0000003DE57FFFFDA18FFF5BFF3FFFFF7FFFFFFFFFFFFCD257772DC4AAB707FFDFFFFFFFB7D77FDEFFE007F7FAEC18732440D77EFF77FF7FF52A7EB96A880564A442AA7D57647C3BAA545436440F62FC0000005BE57FFF9E0001FFBFFF9FFFFBFFFFFFFFFFFFFEE9BDB9EBA8D55773FF5FFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .mem_init2 = "FFDF9FDEEFBFFD02FFBFBF03202840058D7DBDF56EDAA93F8F77F881CED0A242DAE3DE26F5AA8012484111460DE800007E5E5FFFFF78000BFF7FFBFFFDFFFFFFFFFFFFFF936EFF6D9FBBA3F3FFFBFFF8FF7B6D5BBDF7FC00FFBFDF0A50B52204D37ACEFBBFADA5FB37BFAE83A84A090871BF6FFB7AA28011240881693780000BFDFE57FFFEC00003FFFFFFFFF3FFFFFFFFFFFFFF9BFBBAFEE623177F3FFFFFD9BFDDB5B6D6FFFD01F7F47F13EFF24802EAEAABBDBAD693ECFFFF1F0B697110243F96AF5FF1520004914421ED53C925FFF87F3FFFFFF928007FFFFFFFEDFFFFFDFFFFFFFD9D7F6FAF99ED94789FFFFFF07DF6D54B7FBBFD81FF7DB812B3032001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .mem_init1 = "36E9CBD6956AA59FEBF47B9B146880106DD1FE65FB210000042283ED3DD4DF77FFFE3FFFFFF1FD007FFFFFFFC77FEFF4AAFFFFFF157FF6F76EFD33F2CBFFFF92F6D524AB7AEFFD01FF7CFC3CDF29700153FFE93CD5A2A03EBDD4290F4F6440007BDCF667FCC20000911027EC75D240002D7E77FFFF57FF800FFFFDFF7FFFFFD2BBFFFFF78DFAFF3DB5BF29FC2FFFDF73FFB6AA284FBBF803FFFEE3552F24F080CA69B6F7CAAA943DACABF81A8E8128003F5D7F67DF420000048903FCEBC400000DFFDFFFFFCAFE380FFFFFFFFFDFBED555FFFFFDB6BFFEDFEE8EBAF9A3FFED15F568A845576FFC17FFF7D55DBD44F800337BE75BE908403DFD7D391C35A18800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a129 .mem_init0 = "6FCF1FB7F9100000095093E8BF90000011FF65FFFFEF7F8E03FFFFF39DFFD49557FFFFD632BFFFF5E6B294FE57FFFB3FFD84012025DD7807FFFDACA1DC53F8404CFCD3943C11040DBFBC681E8AA40584CF7EBFFF72D000002504B6DA27E800001FFE27FFFFFFFFF141FFFFCF6AB6F7B6EFFFFFED3DFFFFFF53DCBABEAFFFFEF7EA1004022AF7F927FFFF689BAE4AF86022B9AEA8B7200003FBFF04154A00AA727B6DFEEDDC1000009071A198FF38000033FF61FFFFFFFF7C40FFFE05FDFFBADB5FFFFD5B16FFFFEFEFEF2CBEAFFFF69FAD41200044BEFA4FFFE77246BDADF820131BC5528F800001F7F04F1A25A81009FB6BFFBF7F10000009024288EB700000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .mem_init3 = "FFFFFFFFFFFFFFFFFE79E8FFFA10426A5FE84EE9D4018BE03B03755514008A801501F1BCBDFABF4FFF2FFFFFFEFFFFFFBFFFDDB5FAEEFFF548820AB1FFEE215556DFFFFFD1DF556EFFE86FFEECFAF057FFFFFFFFFFFFFFFEE903B07FFA80008253FD22ECCF3389FFDE4E45A95222A24000A1FDAA1AED3F4FFF5FFFFFFFFFFFFFBFFFD51FC6BB7FFD20085DAAFF7C07D55B6FFFFFF6BBFAAB5FEA7DFFB27E406DFFFFFFFFFFFFFFFFEDE5F83FFEB0001047FDDBFC0E3883FF981402A8282008000053F5BC3DFD7F6FFE9FFFFFFFFFFFFF7FFF920C2B7DFEF5842108AFFFF88B5555B7FFFFFC3FDC99FFC13BFEFABEC074FFFFFFFFFFFFFFFF55D7F03FFF490042";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .mem_init2 = "17FB6A8E744FFFFE069984B874E4810000F5ED7915FDFE0FFDE2FFFFFFFFFFFFFFFF5B0FF7AFFF5590102A4AFFEF1AAAAADDFFFFFDFF6D56D781BEFDC17FC1227FFFFFFFFFFD7FFDFF57FC7FFFE840004DFF7F7BBEB7FFC20029388100E224000017EBFEB1ECDE97FDE87FFFFFFFFFFBFFFED07ADAFFFF6A408405AAFFFF2F6AAB777AFFFFFFFAA56A4C5FF60CFF80AD7FFFFFFFFFF5BFB6B757FC7FFFED000053FAAF5F3F1FFC04990E800E07049000000AEE39A6F93E17F74E7FFFFFFFFFFFFFF9C1DFB7F7FDEB5213210D7FFF36AAAEFAFBFFF7DF56A9D629FBFF41FF91541FFFFFFFFFFE819B7F9FF83FFFF5A00007F5D6FD182FC2B5C4010CB193640800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .mem_init1 = "0004EB1D88627E07F3981FFFFFFFFFDFFFF905F8BFFFFEAD5DC402D0FFFFFD5D556FBFBFF7FFFB1546223FEE01FF9D031FFFFFFFFFFD00117F6FE83FFFFE892040FF507EDF3F2CB22118001B8F0140000016EF5C87788FA7FED66FFFAFFFFFBFFFCA0EBFFFFFEB55B7D152AFFFFFFFDB6DBAEEFFFB7FAEC929984FF626FE07494FFFFFFFFFFF400F77BFFC2FFFFDD29627FBD0FF437DBE94908040603A501000000EEA8E4FB07B97F7C59BFD7FFFFFFFFFD62BCAFFFFFD6EDFF449C8FFFFFD6DB6DB7E3FFDEFFDB494941FE1237E990E87FFFFFFFFFFE090777FA82FFFFECAAA02E97BEB9FBEE944044200425C0044000016E5DE2FB0FDDFE276AEFDFFFFFDFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a145 .mem_init0 = "FEE35DFFFFEFFEDB7FEB02E3FFFFFFF5B7BDFFABFEFFEED290980FC0013E829787FFFFFFFFFFFED6DEFFF60FFFFFEB55D7A3BB8B23BB24A2411000CC9C749000007EEBCF17FCFEFFEFA87B7EFFFFF7FFFF00EF37FFFFFFB6B7FA20B8FFFFFB7EDADEBF55FEFFBA8D4810071A0A0FC52343FFFFFFFFFFFFDBBFFF541FFFFFFDAD02E7D05FBFB5D208244884A3B8EC4951039ADA5D97DC7FF3F7FC1EFFCFFFE7FFFF06BFDFFFFF557AEFFA80F7FFFFDFDBAF6EEB697FFFF76B529A096F81611452407FFFFFFFFFFFF7FFFFEC17BFFFFF7BA3B1B36F193629228201B58F28E4939D2BCED1D00BEE7FDEF7B2BF7FFFFFDFFFCD3BFFFFFFFFEFD2BFFB21E0FFFFDFFE";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .mem_init3 = "9FF49E49BF76AD18000255552B557FFFBD4B4121667FFA3FFC0FFFB9EF73FFFF007DFFFE81FFC55EFD2EACFFE9BFFFFFFF7FF87EB55556FEFEF7DE955DAC76FFFFFEDFF7FBFFFFFFFFE283FC25ABBF7FEFFF1309E68895FFA0895FFBFDFFFFFBD5580082A28FEEDFFC0FFFFBEFEFFFBFFFFFFFFF03DE89B7B55ED67FFA67FFFFB77FFE7FAFCADFFFFFFEFB54F5D72C7FFFFBEDFABFFFFFFFFFF08BFC93FCB5FBBFEE7AB5200000001787FFFFFFFFFF7F6B490000B4EFF51FFC0FFFFAFFFFFF7FFFF7FFFD07EB2ADB7487C73FF313FFFFD5CFFF3FBF6AEBFFEEDBFF0B7BF913FFDFFF7FFFFFFFFFFFFFF247FE48AAD3AF0FAA5F88E00000000186015FFFFFFDED";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .mem_init2 = "5A0050014BE7CD4FFD0FFFFFF77FFEFFFFEFFFF82FFF297F5A27D39FF2D4FFFF5FDFFF9FF5B56AFBFFFF7FE5DF739BFFFFFDDBFFFFFFFFFFFFF181FE057FCFBFD7C4F46FD000000000BB2E83BFFFF6B24800000049FFFD9FFF0FFFFD777FFDFFFE1FFFF07D8C97FFE507E5CFF72AFFFCAAFDFFCFFBFABBFF7DFDFD3FD78B95FFFFFFFFFFFFFFFFFFFFE145FF8052BD7BAFE753AF201C0000275D1FFE3C42F555400154525AEBCB9FFE0FFFFCFDFFFBFFF1B3FFE1EAFD5B7AB223D1FDF3951FFDD55FFFC3FFF55AFFF7FFFF4F5FBFFBFFFFFFBEFFFFFFFFFFFFD123FF10975DA78715E796B000000112D68A97BFFFE0000210220142EF679FFE0FFFFF75FFFFF0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .mem_init1 = "3F02DFC0FF756DFFA885EEEDFEEA8FBF55EFBFE3FDED57EF7FFFF96ABEE17FFFFFFFFFFFFFFFFFFFFFE0C3FF804CAA9BA07BC7F4E0000000FC00EAAA247F8280020535D246FF5FDFFE9FFFFEBDFFFFE7E6000BEBB56ABFF74801C27E67BBAD9756BFFFF6FEFEBAA7FFFFFADEFF006FFFFFFFEBFFFFFFFFFFFFF262BF80112CEF57D185EFA41020BE5F8DB4AA928915F5DA40956163F7AF8FFE9FFFFFB9FFFFD000011232FEEAAFFEA424237F6DF894AAAAEFFBF8FFFB557FFFFFFF7BFC002FFFFFFFFFFFFFFFFFFFFFC2417FC0027729ADDEC6F7FC00162802E02AA848248000B417B6CDBDF7FFC7FF9FFFFFDDFFFFF801A005D5BD95FFFDD1003FFDCFAA1555";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a153 .mem_init0 = "55B7FEFE3F7AABA5FFFFF0EB90001FFFFFFFFDFFFFFFFFFFFFE2E1FFE10864994FFB67FA700156760D7FEA95248482790000FACAC7F29FAFFF9FFFFFEFFFFFFD5FFC0B42FBAD77FF4811769FFEF8855556FFFFFF1FF755DBFFFFEF7FA0D87FFFFFFFFFFFFFFFFFFFFFD5F17FF8008555A7FEB76BD2003E63F002AA5492202200002EEF1107EA3FA7FF5FFFFFF8FFFFF80FFE0BDFCF77FE6D444415EFBB6822A9556F7FFFB7FFD56EFFFFD7FF8EFE3FBFFFFFEFFFFFFFFFFFFEC2E8FFF4A210BA17FC5DBFD402C6D717F2AA92488A0000E804EF222EE6BF8FF34FFFFFFCFFFFFFBFFFA56FF55BDFFBA0107E1FFFF906A555BFFFFFA7D765CDFFFFFFBF58D8BC6B";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .mem_init3 = "FBDB5FF23FDFDA1BA6DC0282047D8195C23FFFFFFFFFFFFDFFFF7716FFFFFFEF9777DB1FDD1B448828157800743FB7C80032D38723EE7F7EDBCD1FEFFFFFFFFFBC2DFFFFFFFF55CAAFFA8172FFFFDFF76DF6FFFE9FBFFE6DF8DA4861DE092655791FFFFFFFFFFFFFFFFEBA0FFFFFFFFFC3DB53FF5D292555000A817F58BAFC00003ADD0F8DF63F8FFD8A5FBFFFFEFFFE49F7FFFFFFFFFF555BFD5170FFFFDFFFF77FFF6EDFFFD53BDC732800B0A2912AB44FFFFFFFFFFFFFFFFDAD1FBFFFBFFFD5D7F98BCBBD11554AA01B7FE13E0000007AD60FC9FEBFCFF9D9EAFFFFFFFFFB62BFFFFFFFFBD54AFFFEA9797FFFEFFFBFDBFF7EEF7FFE83F638E6605ED20555";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .mem_init2 = "731FFFFFFFFFFFBFFED6D59DFFFFFFFFA86B5B8FD4F28A55775002BEE9C00000001ADDAFF4FBDFC5BDBD6FFFFFB7FFE4DBFFFBFFFFFF7EABAFFEA96CFFFFEFFFFB7FFFFBFFFFDB2BFB8D6D004148D0AAF997FFFFFBFFFFFFFFFAAA0ADFFFFFFFC49BBBDFCF54412AB8CB7501818040000062D777FFFB3FDEF89F3FFFFFDFFF97FFFF7FFFFFFFAAAAFFFEE57EFFFFEFFFBFEFFFFFB7FFEF05BFCD29002C8C02AABAAFFFFFFFDFEBFFF7FF55877FDFF7FFD377B93F88D7284496AAAA91C0BE80000076DBE3F37FEFFFFEDE7FFFFFBFFFBFFFFFDFFFFFFFD54BBFFDAB76FFFFEFFFFDBFFFFEFFFFBE06F3D0D382460369557D4BFFFFFFFFFFFFFEB7550AB6FFBDED";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .mem_init1 = "E96BDE6FCEC08000000007B99174200000EAD7F9FF3D7FF5FFDE7FFFFEFFFDBFFFFFFFFFFFFD5AAEFFFEAB7C7FFF6FFFFFFFFF7FEFFFFA0619E004C00A2650955FB57FFFFEBBFFFFBFDD51095BFFDFBFE545EEF5E7C10000000007FDA75D400000EA5778F9FD1FF7F7AF1FFFEFFFFAFFFFFFFFFFE03F6D57FFFD557FFFFD7FFFFFFFFDF7BFFFEE00CFFA6E318422C4D55EFAFFFFFFFFFFFEFB6EAB14AD5D7EEEED9BF8EFEE0060000000000781FDF50040EED5FF7DFFF7F87FFF7FFFF7FFE7FFFFFFFFFFCF05B6ADFFFAAB767FFF5FFFFFFFF7FFFBFFFF11EFDFF311080C10AAAEEF5FFFFFFFFBBFDBB6A10356F7D77BD773ADEEE6903E00002FE002273E0082";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a137 .mem_init0 = "DED6D6DE9EDDAFFF7AEF4F779FFFB7FFFFFFFFFFFFF45FFFFFF5557C7FFDBFFFFFFFFF5DCFFFBE026EF7F788440C222ABBFEEFEFFFFFFFF5F6DAA509535AFDAD0AFBF9C3F4200C00C08B9CF343878A007EEAD7FEE7DBDBFE8FFFBFFEFFFFEFFFFFFFFFFFDCFA0BFFFFF553717FF577FFF7FFFA7FBBFFFE019FEEFBC8C81A881547FFFDF5FFFFF7555D5541280B6B55DD6A295ACED320825A3600B3B301EADD000E1ED3FFFBD3FBFF34DF8BC7FFFDBFFFFFFFFFFFD32FF2FFFFEAA5F0FFFB7DFFFFFEFDFBFFBFFE01DFDFFDCD480E402AEFDFFFFFFFFDFEA946AA094840AADD6DF7DCE8C7F3B560E2BB7001D71FC0000009D657FFFFEFF3FF8F7FC9FFFFF6FFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & \dut|vram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a129~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a145~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a153~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a137~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout 
//  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout ))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout )))) ) 
// ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~1_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~2_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~3_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [5]) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout ) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout  & ( ((\dut|vram_rtl_0|auto_generated|address_reg_b [4] & !\dut|vram_rtl_0|auto_generated|address_reg_b [5])) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout ) ) ) ) 
// # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [4] & !\dut|vram_rtl_0|auto_generated|address_reg_b [5])) 
// # (\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout ) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(gnd),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n0_mux_dataout~4_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w1_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2 .lut_mask = 64'h00FFA0FF50FFF0FF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a282 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .mem_init3 = "5603D9259013941BEA9009A2A61B07DB5006202545FE042DFF99000000000001084000C47FF546B7FF30296F6BC8003FD20D008BF0DE31413F00105CDFB6FB5F00643701700001000ADC361EA30A1B7D1B0F50C2C0EC3D19FF8844CFDECA47FD86E581DEFFEAA177F32000000000000000000437FEB62BFFB6000530376011BFFA040007E56DBFC0FC82226A7F5DFCBF9E0384006000400002C34E4C6AD77FF3FEC01801D5DB95187AA000D05FE50FD68BA6822FDB100B0A840000000000000000002ABFEBE0957DFE0006C000F13C60FE050007FEF26241643001EAFF3BF87F2003C0040000090021F13F040D5BA0E800034000977011581E02CBFA4FF8A7FC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .mem_init2 = "BEDA00507F808834000000000000000001029EFDA69216DFFE0D80000C5878AA040D000FFFACCCC17DCC0BAF6E15E0F58902601C000200000498DE31DB5F73C40017C210A5410CB8000F27A9067A0FF95FE38285D006B0C000000000000000010828FFF4E948155B7A0001000C6C3F54B81E000FFF7E8901C132FEB7FFFF477B840268740000000100057D33FFB7E1A16B92C0107B6EC844A80A9C09C47D97F42BE8044A503768000000000000000000038FFD6C96A5556DFE000018E07ABED52A9E002FFFB138C13F1FFEDFF7FEFFBF2002530B0008000732AD7C2DFFDFE7759E1941E80557E41D560720EC063C07F237A40A100261C0000000000000000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .mem_init1 = "5AFFD7D2A510CAAA90000000006D3F554A86800FFE9EE402F1FFFB7FFDC63F81700622A8002000042044FEDFFFFFE537C808C0A0026DCE0FFB834243A43B13CC238015400C7D800000000000000000053FFF7ED6B5AA36ADC00000000016FF552A5C000FFFE912C05FFF87FFE8B0B7FF400540C2004903057285FCEF7DEFF85DEC02083041E727D3FFE0197B21A3EFC3B638CE0CD38E000000000000000000B1FFFFC92A4B414B6D00000000181ABDB54A96A00FFDEC4481FFFFDBF7E35F3D7F4166051000002D02B8C1D9F7F7FFC2FFEEA4208241849B27FFF87D1954055F595685A0F9E1820000000000000000077FFFF93ADB6D3C0AB400000003B8173CDD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a282 .mem_init0 = "6A6A001FF7929631FFFF6B5F7780049F20057B4A000A178308C7F0DD7EBFE93DCE820F30C6823FEBFFFF3C82A4C39E5DB500038A2668400000000000000057FFF58AA6B296C28D550000004D893AFF6B25AD011FFFDCA3C7FFFEB4EEFFE97AAD8415BD84001008200E01F2FFBBEF867FDEF2551BA66C43F1FFFF80002303CAB6D29071510C550000000000000005FFFDE11452CCEB352AEC00000006C03EFFBDB525881FFEEA55E7FFF48F7DFDFFB29243C000F0000000C2081240F4F37F54BDBEB804A14264EEB3FFFFC220A4D648BA2B0724000B90800000000000205FFFE71063993758D88B510000001FC057BFEAD56D006FFFA37FFFFE99D5FFFDFFD76A";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a266 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .mem_init3 = "ABF7FFFFFFED2F55B433FB7FFE5FFFFF0000030025408656DBFFF705285AEB3F1EFE231C62B75083FFCC07847FC80000000000002915FFFE77000907FFFF56DEA000FFFFFFE7FD7D6FF7F32B7AE9EB7F9D3AADFFD52BD0A2BECE96FC7FE1FFFF000002C000A0F47AF7FFFF50854BDF3E3EFC1900EE48AE02AFFDF08A37F800000000000200CFFFEF6000093E13FDEDBD5001FFFFBEFFFBD7B7EB7F7555EFF907FFE2AAAAA5582E8A97C075FE6CBFAAFF00000040001712560BFFEF155547DD3F3EF01F41AF780702F5EAF08B1AB00000000000102DFFFEEF0000422D6FFF76E74444FFFEFFFFDD7AABEFFFFF3FFD5F9FFFFFBFFFFFD8A94858EC17FFF7FCFDFD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .mem_init2 = "000000C004D03D9A2FFFBF4AAA3DDDB39AC09C53ACAA1107BEF884202DD00000000000019FFFDDF04800A8FFFF7FF6BD5009FFFFFFFFD6AEEFBFF9C8FEAF9FFFD840E17FFBFFF61502B547FFFFFEE7F7000002B000E048747BFFFF76ED93FD1E7A01016F9EC11E04AFB73680F774001800000015FFFD4F02492191556BFDEB6ED003FFFFEEFFDFF77FFFD3B755FFFFFFFFF1186FFFFFFC34548D5BFFF797FEBF0000012F03821561DFFF5F3B77DFFD5A3802089B5350CA0D573FFB7FADD400200000003FFF9CF5492492F37FFFFFD5F7A06FFFFFFFFFF8EBFB7D39FEFBFFFFEFF6BE3B0FFFFFE7B80827AACFF7EBF5FF0000056BCC2081587FFFFD2FDB3F3E4A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .mem_init1 = "5003040F2947A40FD1BF7FF6D6B80A08000007FFFAEF7EA9492FDF0501BF7FBD40DFFFFFBFF8EDDDDFEBEFAF7FDFDEF9DC7FDF61FFFFF87FBFFFFC2DFFFF57E5000005402D021692F7FFFE3FFFEF720E1000E3528A92A30A37FFEE4AB7A9D28800027FFF1CFFFFEAAAAB97FFFE0FDBA2847FFFFFF7E7BB7FFFFF9EF7FEFB7786B7D037DA1FFFFE4D7AED48B52B5FFBFD4000054A3600CD47BFFEFC9FFFBA2279100203CC12864C823E9FFBFDDAE8F880001FFFF58FFFFFFAAAA8C7A0415F67CF2AFFFFFFFFFDDD7FFFC17F7FBB6DAA29520014F587FFFD5702255549DDFFFF4760000AB4DB4CA9275FFF7A4FAD7CE07D0802005E0980B4527DDFFF5B09547D60";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a266 .mem_init0 = "03FFFE34BFFFFFFD55486FCAAA762C82FEFFFFFFFF1EABFFEB1FF7FFED540085090815FB003FFFD6BD10002D6EDFFFFE310016A0AD217D35377D7C0FDF7FFAFC100D00661708C2238FF9FFEDAAD254C047FFEAF0F7FFFFFEAAA47FAA69DDCE7AA47FFFFFFCFAED6F55BFFFDEA0057FF7556C02EE5ED7FF83F4FFFF42B77FFF7710001212368067163FFF7A4FDB2CB8FD00BD12500E1A0563061CFFFD5472C6C5FEFC6B415FFFFFFD552416AB54FB0CEEB0FFFFFFFEEAABBB65FBFFE803CFF829571E57762BFFFFE5F45FDAFF5BF7FFEF08000827DA40443C3BE57427F6BEB8B9D135BBEC7A081FDB119FDFFFBB56C09FFFC4EAA5B7FFFFFEAA92026DAB7EC2AD";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a274 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .mem_init3 = "411FA08000001E0D1208C69B79FEA835FE900F9618A47B9BFFFFF602123DE4415AF4480009DA0000000000110FFFFE6C049046D26F6D3DA80000000EEA3ADF7EAAB51049FB1DDFFFF157B7FFFDFFFCF38044BD0000001FE8851B9FDD73FFEF11BEA404C08900FFC8FFFE800890B2A2A96E60C0000811400000000000AFFFE34C00149A3B9592A4B40080001FF46F9FEB6BAD61AE71FFFFFFD4CADFFF7FFFFFDF20D155E200000182B0009F698DACD2B9AAD718B4400C66E0FFE00C024549097D88080000804400000000000EFFFE3F0004826944EEEA47502740000B7E3DEEBDAD56F8F7FFFFFFFF17317FFFFFDEFFFA0044AAC80820110555B27F467EA95579";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .mem_init2 = "7AE8F49E51066279F40FFE115254AFFFC000182204CA40000002008FFFEA7000000104AA92A945E8DAC2003FD4BF9E6F75D55AB3F7FFFFFFF5156FEDFF7FFFFD00D155580000206DF1D0BF49B8D3D739BEF7FC321592664700BEF78004CAFFFD000000000009000000000FFFFE63A10000044452555556D85AE0000EFC0EFFFB46FF77DA01FFFFDB74A956FFDEFFFFFF0004AB64000B3F015A69FF20020F49FF9AFFF0F0136166579FF1DAC0CEFFFFF600004600221080000000FFFFCE0794108000129555554B282D400877FA1FBF5E67D77D54049FFF367F22AAB7FFDEFFFF04224D780001942C3FC1FF04483DAB9A9CFFF07BC7314643FFE3FE88FFDFFF80";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .mem_init1 = "0000200081B40000000DFFFC61B3C554440151555D2493F06AA020388F17769E3FFFEB078F00B8F69E8797FFFFFFFFFF129556D000AB8221BA07FF11010EAF3AAAFFC0B1070467617FF94007557BF888000036000840000802DFFFCF757F5A6520040A4980B57FF20360001FFF2CC67E002B7B4028B588780D59E6EFFFFFDFFF005455380893C058984FFF40005AA33AACFFD2A1EE493B558FFE0003B76F6640000000004011004239FFF9DD01CB775A90004407000001001D90003FFA0D3C010B6A96FEDA5037E3EE9CD5FFFFFFFFFF002A95A804264515B8DFFF016407973938FFDED3E24A1341FFF800007FB062800000080012000001BFFF8BE555F6DBAA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a274 .mem_init0 = "A40126000800F17A0C35003FF4CF0000F77FFFFFD6BFD0CE33499FFF7FFFFFFF021552C0EF845094CB3FFF0800355FDD0EFFEFC5669A914FFFE00000010E3400000000000000003BFFFABC1537FF6D96A000149FDFFBF7AA3F0CC066F3C0403DDEFF7FFEEB42A5DD1EF52EF6FE8BFEF800014300080CC367B27FFF22103D97363AFFD044BCF4859F7B408400F343D00000000000009006FFFF378248DFFDB5FB50002DFBFBFFFDD77F0F07DC5954172FFEFFBFFFFD5B118DA18FADFFF3FFFC1F000002C268043C50D8DFEF48427E773A1EFD0C0870366F92DF9010B91D16000000000000020067FFF5701127FFFEDDA54420177FEFFFFEAFDDFE748FEEABBED6";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a258 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .mem_init3 = "B5FFFFFFE3AADDE68F1FFE83EFACC72551C94E9B057FFFFBEA00BFFFFFF10004030020102F00107F4DEC16B7734FF8F420F63FD86C1BCF9107DBFCFADEBE41BFF94EBEE2ADFFFFFEAA92410253FE404FFFFFFFFFFFABD7767DF7EA7F5A9B80028007D56DC62FFFF977FBFDBF6FFFFFBC2A001490B5C038FFF7FD355FBF34F9F0B7C767F9103EBEBF761FE1D777D5B0FF8481D768B6FFFF2F55249053ADFE8008FFFFFFFFFF557DFBE3FF71DEDC4057FFDFD413BAE055FFFCFCBFEDFFFDBBD1532A0000804A8081FFE2F67FF22AD7F1F0EB033FB2459FD59DA0C5E0FDEABFDE7A8002FFC4AB7FFDE5AA904808AFFE80007FFFFFFFFAAAABAB1FFF873C40910000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .mem_init2 = "4008906574877FFE3F4DFF57EED0E3E3C200006A001403FFDBE3D7ECFED9FDE9B18044C001C7872498EAE07F1EFE351C1095FFE12B7FFDD355481024D7F500001FFFFFFFEA57EBAD7FFF88A00000000000000005F96AEFFE3FEECFFFFFFFFFFFE80005E420480BFFF2AEEAAA2B2BB8F849805C2001070067A90D7C3FF7D97F4B0002FFE0ADBFFF05AAA4481253DD00007FFFFFF6FD5EA6FBFFFACC0004949048909221102F1919FE97D0FE2AAFFFFDFFC000278C443C47FFEEF555516F4F62EF29E0FCFF128C0814B4817F3FFEB07E2500B5FFE02B77FF83AAA492095DBC0001FFFFFFFBD4BADB4FFFD008082AAB4955524A94AA029EC2FF87F5803DFD57FFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .mem_init1 = "10001200423F07FFC8D55523B77778DAB69054FF0840500377027FFFD2F6FF2909FFFFE095BFFD07EA4922442D700003FFFFFFDB52AAEEBFFCC0D02BFFFEAB4D5B6B77FBA00A6074CFF0289FFEFFFACF00400000487B9FFFA4554A225B7AFBFD03F4B8D945A1C0003B38FFFF7F87FFCC05FFFFE02ADFFE4FD4924A42ABB20002FFFFFF56ABEBB4FFEC8948BFFFFFFEFBEEDFFFFFFE85FC0FABFE1C7DABBFEFFF16100000B0700FFFF2AA2121BB8BFDB10018816F073DC401FC79FFFE1455F7E207FFFFF016BDBF5FE924921115F40003FFFFEBD557ADB7FF2CAB22FFFFFFFFFEBBFFFFFFFFE9D87BB6BAFF52AAFFFFFF70C00320734035FF66A95402EFB5FF72";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a258 .mem_init0 = "99C840B7837A1602FF07FFFF53CE7EF8B6FFFFF02AB7EFF2E4924904F760000FFFFFFF5A5EFFFFF942A760FFFFFFFEABF7FFFFFFFFFA7F7EED4A20DFFFFFB7BF41908202BA005AFFEEA40A13DFAAEEEFC83123D3B70B0E826FFFFFF8A077FFF8C3FFFFF802DEFBFF00092542EDD8001BFFFFFAAA9FDF7FEA5A82E3FFFFFFFFFF7FFFFFFFFFFF7FD01E1FFF7FFFFF5ABF100006022D187DFD4A918001F6FAF1E56F63F4C6FF3FC5006FFFF7F6FE4FEFFC19FFFFFC155BBFFA1201594895A00017FFFFF7493379FFF0015CE1FFFFFFFFFDDFFFFFFFFFFFBFD1D01FFFFFFFFEA5FFD000070FC4223D39D2514012FFD6DB5625BF2F8C3F7B930A7FFFE7FE881FFFFE";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a274~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a266~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a282~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a274~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a266~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a282~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a274~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a266~PORTBDATAOUT0 ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a282~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a274~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0  
// & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a266~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a282~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a282~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a266~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a274~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a258~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a290 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .mem_init3 = "11F0024801C00AD6B40000FEC2FE6600841C080000049B6DDBC85E013B2400777020001AFEDD7F905FEF020483B9B79F70001AEC00120005015680B0413E240844008051D153011415028F404ABB013CB50456C01A803B5AA00007F437F88406892D00000000DB5EEED20B409FA00067F460000EFFCF9E9F6BED908445FBDEC70000E6400120200500DA006834F408042000340EE4250128360336AB00290125EC4810003403D5555400FFD0BE29C8528000000000007FED7B48BD816D900047F1680416FEFAE74BF6AC00930DDCFAF700000100004050098154015D0B6240A014001F883F84C05404002CC521F1B32D9AA50A0005FF5B56B203FF51DC8FB040";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .mem_init2 = "0000000000015FC3AD922F41B6C00047F460101AFFCF9B67E806025435FB56ED00D0048782100005024411BD553E13C0340816C07110C0153444620E2AB089C7AE206254256DECDADA03790001BE08600000000000482F5AF6D0AAF0B7C00087F9E80516FFE569F7617030160EF6E75B072016EF002006000110001993409092C000A1C81241242B114105083BDE40DDC99C01211FFE174904FE60ABBDB110000000000000492FCBBACA8FB8BE680006F860103AFFFFE79607009890AA8F5EEC094010F9400000100050014431B346D000800DF10BF8000AA310120479A0180D0F9065490081F4A28AA85BAEFF8800000000000001C0B73FE75205EF5B100007";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .mem_init1 = "F860401AFFF78FF5FC386168BD13AFEE8E30492400400800008005896850ADA070002FFE4044800AC44802095CA29C22B908702FFAF80723ED832FFFD0800000000000000B121FFEF9C8977DED40000FF830065BFFFED411AAD70520F635DFBFFC80A46006801A00004016E811DC7772B04434FA27282065451821A285E4E9EE44199F180F4BC152383655DE30000000000000001D58ABFEBE5295B7B700000FF9100BADFFF8E141EB80208B57FE8FF30F81592C0C00008001004F2A9B275AFC40203094041C800402138D0444834D28010D2044D57FED50B2F03B71000000044000000036F42DFEFB5A4ADDDDD0000FF80D09B5FFEF058154311202FECA276D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a290 .mem_init0 = "6046A7447180000000C011F042405616400017E01055E188006C00A062B018C74401EB1755B6B6A22F802F300000000000000001DB1596FFF6CD21777688000FF9C7A0ADFF985644FAA09A074E7ECEAB49DB34AAF8C000000820BC811CF23F0C20604E6111807D6707A000250D131CEF4113C808D6DB55D1B80946000000000000000011F45D13DFFFC2A95BBBA4001FF92EA195FF617951FC9879757FFABFE70502303A808008800051074C8441958C1000D8222082E83BA800000AA9090BB6E90EA4135ABFF50070A04000000000000000804F03FE2D7DFFC0A97DDED2001FFB5C018BFC964BC5F3E1C67FFFBB7DAFA0103AC02000200000964845822A179A";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a298 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .mem_init3 = "FFC4C302AAA8AAAA8AA22AAAABAFFFBBF2EFBAAFBA28428045000014404426A0031AA8905004000ABEE00B00266448020008920802020002CCA11105107C8019800004000000001EAABAA8B870E2C51446FB28AA2AEAA88FDD138A2208820ADFFFFFCE39DF75D44222AA88480EF74DDC55D76E8E2000000B1445515DF33B3DDFEDF7F00802000FFDFB000220CB7EF2AAAAAAEB332308CFE12F23BFB1EEFDEEE1FFF3302AAAAA6666AAAAA94002AAAAABAABA4904544083B0000480110441100000A11981042D8008FCF8BC409AAE162848000840600202B000B5014EAA0022E115C4004000007888AECA8B8CC6284144CCEC8B2AA22A22AD790E22222082EEF5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .mem_init2 = "1C7E18DD99654C8222AAA090C4DC71C571516C8B8400002E055155F280082DD69D37420220200883BDFCC00FDFB7E2AAAA800F230C8CFFF262EF7B5ED3ABB514FF30439AAAA26666AAAAA84412AAA9AABA8A9A45100807D0021A404440441080082846C49003EF2C0D08A0024247E9081100163340080000CBBC089A2A8E200A24C04000024EAAAAAAA8A0F04A2211146FB8B2A3AAA2A8A3CE3A222088BFFC2B54A319959675480222AAA2AED1C75454D5154EB8BD800008C4551D00C2EC2545542D0080020203FBDDFEEFBB7BDD23AA803FCCCC8CF3180B8B9CCFEED72BBBB5FC4C006AAA2A666696AAA04106AAA11B8A00245144000A0000221A0440501100";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .mem_init1 = "006A86A20F77FB1000F00FA42400AE40EA502CAC000467C00111BCDA040082002200000012BAEEBBBE2A071CA0231446F90228AAA288A2BF440888882FBF73182991DD1D454AB02222AA88A8BDD1174545444B8E3940000B8D51762C0C0327D74D040008802022ECDFB7FBEFDDD2F2A0F2CFCFB3333AA4B87C48BFB7B6FE6545FFC10DAAAA9A666545AA94100AA9002AA000459118801E401C0881040101102600AA8226AAACFFB92C3200EFE999EA02E2B04B02009350D035044CDA48F42220C301F836AAAADA6AE2A21EA3288D4513B8328AAA2AAA8A7CC822282FDFDE0C5E834D517464B8C022222AA24ED475C551D15518E2E950000384544300C0C00577";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a298 .mem_init0 = "5D8804C0220222EC77DFBED2D12D23A32C1A8CC8CFEFAE2E2E27CFEDACBFFD55F1133AAAAA96559856AA81010A90000A0001911450083A00A28891D10104040C801AA29AA0000BF200068882B840AA8B51EA84190100400C01510CB52283002C202D6A82EAA9EBAAAA28CA288821113333B0A8A28A88AFF4622AAB77FDEB0E2222979D166F0C022222AAA02D02D3517515151B8E3914000CBD1530CC28003775750C060800200BBC7777EFEFFBBEF2B2CBDCFCC33EFA6389878BFF5FDE75FFFF4CF00AA8AA6D49A46AAA90102A40281A1082451110003CDABBA82A2110440110881AAA0220041D8FECC204C0F0D1FFAA867E49900846501C0509CCFBC001B3CC";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a290~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a298~PORTBDATAOUT0  ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a290~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a298~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a290~PORTBDATAOUT0  & ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a298~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a290~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a298~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))))) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// \dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0_combout )) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l2_w2_n8_mux_dataout~0_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1 .lut_mask = 64'h0202020213021302;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "5553CE0FBC3FFFFFFFE094C080000C0124257A03EA432FEF7FFFFFF77FFFFFFFFFFFFFFFFFE15BFFFFFFF7FFFFDFFA00FE7BFFDFFFFFFCEFFFFD93B2800502AADBFFFF7CB10000000C261EDF881308420D6B7F0FFC5FFFFFFFF8D3CE4000148050093837FA022DFE7FFFFFE67FFFFFFFFFFFFFFFFFD976FFFFE3FFFFFFFED03D473DFFFFFFFFFFEFFFFE91D30020AAAF6DFFFF5CF900000812041DBFA02AE148CDADAD44FC5FFEFFFFF8C8C040009C04A424FA17DA801AEEFFFFFF8FFFFFFFFFFFFFFFFDDFA1ABFFFFFDBFFFFF6D2183003FFFFFF7FFFF77FFFFA99340540AAFB7FFFEF16600002C108A3E2FD1420AA52EA6F685FC3FFFFFFFF845DB00000C00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "5023F217FC08019FFFFFFFD5FFFFFFFFFFFFFFFE9ED0FBFFFFFFFFFFFFFFE200009E7FDFFFFFFFBBFFFBD4BB8002AABFFFFFFF61B080001A14143DFFE08472A077FEBF09FC27FFF9FFF9C8D240008C80E4093A11F70002FEFFFFFFFAFFFFFFFFFFFFFFFFBB01DFEF7FFFFEFFFFFD2800AABF3FFFFFFFFF99FFFF54898050556FEFFFFEA1E400002E180A5E2FF2050A9027FFEBA07E3FFFF7FFF845C950005E04E0453215FC0000DD7FFFFC2FFFFFFFFFFFFFDFFFCF81DEFFDEFFFFFFFFEA401FAA2F9FFFFFFFFFCDFFFFD24CC0052ADFFFFFF8214200002F0D007B17F90CA48000BFFBE0DE1BFFB9FFF821D720000E81E015311DFC00017F7BFFFEE1FFFFFFFE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "FFFFEFFFFE418FD7BFFFFFFFFEA400FEF453FFFFDFFFFFFEFFFF6A7FD8A955BFFFFFFB818080001508047FEBFC313220001FFE901677FFB7FFF9499294009E08E8157A19FC20007FF3FFF4F3FFFFFFC0FFFFEDFFF7DFCB57BF3FFFFFFFFFE87B3839FFFFBFFFFFF7FFFDB26CC244AB7FFFFFFC4684C0001F220A5EB7FA224680001FFFFC2717FD27FFF8E39FA5000E41C045BE0BF60000BEC0FFED87FFFFFF80FFFFFF7FFFE7FBE7EF1FFFFFFFFFFFCC587BFFFFFF7DFFFB3FFFA935E3555B7FFFFFFA81540000160A147F3DFE283920001FEFDC08BDEDD7FFF84BAAD2401F13E825BE1BFF0000FAC07FEF24FFFDF800FFFFEFFFDB7AFBE1EF4FFFFFFFFFFFFD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "297CF3FFDBDFFFF98FFFD2A6515556FFFFFFFF010420000F22547D86FF2BF4800017FFDE4F81FE87FFFD473DF8088D09C015A509FE0001FE00FF8243DFF7FC00DFFFFBFFFF1AB9F0FFF7BFFFFFFFFFFB087F7BFFEEFFFFFCDFFFA896E55576FFFFFFF0821810001F247A6FFB7F7CD12012CAFFEF1FFEEC6FFFF84652FEA00F00C846BD0BF600017C00FF2C05FF178400EFFBFFFFD5FEDFF87FDB9FFFFFFFF4B4687F3DFF7FEFFFFF6BFFFD52F96AADFFFFFFF10A3000001B257E67FCBF776280214D7DAF3DAFB4EFFFFD4EAFF7204F91C012BD0FFB8001F6006ECE03C0DC0001C5FBFFCFD4B5B67C7FCFAFFFFF7E882A207F1E6FFB7FFFFF7DFFA5532DAD6DFF";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "301D80A00200B7FAFE3DFC4400BDDDFFC2FFFFDF7C807FDD25C64EEBF4FFFF7DFEBFFC12EF00CBFA573403172D44CFD8846204820100000002002F54C0B68119FC7AB5B74FEFF000B7DE038000004280E00742402C10F7FCEEFA0E0002ED577F207FFFDD7964FF6F0B00B7AFF3F5D7FED7FFF800275007FE46CC021A4E5502808140020000000000215215EA99201A23F9A569A6615BFE005ECE09E1000020018009A220990057FD922FE42003B56DFF805FFFBDDB2D7F5E802957D7D6FAFFABEFFFF02030D3D7FFF8A5032B2536FFCA108003044000000005028BEA9F7A7813F3D5AA0F281CFF002AA635E00000320300008B40C07065FFF728D400B77BBF6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "20AFFFDFEF7211DA2C35D55FAFFD55BFFFFFC00183B00BFFE7206195632B5F887200100C20000000002946EA9E61EC47F175959F8A176FC0050A31E00000100000003AE10380247FE8AA204697DEF7FDB82DFFFFFFA508A4DC475ABE3FFFFEFFFFFFD1163D390FFFFE40254A165ABE51C408000A900000000048E3B58DC5E00FF3FD577FE2A1EFF8000009E0000008020000AB700B4066C29200242CB76BDAEF7946FFFFAFDD26BAF894AD5CFFF7FFFDF6FE4072F45C07FFFDB00984AB6F754E1010001080000000841242EA84E382086A4E83BDDEE81FFD001331C00000081100007B500C38115EB7AA80F5577D6FBB0E557FA87B0411FD11DBF771FBFFFFF7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "EBBC0097D17CDBFFFF6801E87DBFE8208028022040000000420031FA8080A000482E26BFFDF913EFE301CBC00000047000006F881021108570A82AB4B757B6DB36A2BFF8DF3F267BA23095E7BFDFFFDFBEF800FF5EBE8FFFFFC4002A36FF89E44060028200000000405788FB80000000400DC76FBEEB4275B3B423C00000020880003FF28690040140043152576ADB6D1B68DFF79A26223E84E35D0EBF5EFFFEEBE03DBDFFDE07FFFFFA60005BFF460101B4000140000000A17610FF0000000000AAAB872BBF6811C11397800000800040007FBE4808885C0857FA48B75B5AAA0DD24FD7D6A432EECDC86C3BD57BFD7FBF8E6FFFFFFF1BFFFFFE5003EDFE3844";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "03C800140000000081826C7F000000002A9592682FADB500B3B13F40000000824000DF65A0041320FC9FF9815F55555506F92FD23C043FA6E19AB056FDFFD7F7DE9357B7FFFE8FFFFFFFBF01B7F2F1145AE40001000000008185163F00000000155CC951F7FF73F0008F2F800004005000027EBFC0870600B14BF88077554AAA0AFE6FD08D045E5CF468CAABD7FEBBBFD8F57A9EFFFEEFFFFFFFE682B7D5403807D200020000100288946E1C000000004A3C54F2BAAAFC9B5F7AE6400000007E00017ECD081393007906FB60DF52A92A13FFD6D102026B7FFF5304EF3FDBEFFEF6AB93FEBFFE4FFFFFFFFFD817C904E2070800080000400281801B1C00000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "3155308FFFFAE73F37CD6A0F0DFDEEDFFFFFFFFFB77FFFFFFABACAB77FBC84013FFFF50BFFEC402003BEDD36B0D3F808001DEBF7FFF755AF7FF7FC0FFFFFFFFF56D6CD35D7D7815FEE8FD3E20049FE0BF8D7023DFDFDDAFFCDBB5EC3847FFFFFFFFFFFFF15FFFFFFFFDFF59EBBE43F005FFFE0003FD9823003D95F12BE5EF834001FAFDF7FFDEABFFDDFFC1FFFFFFFFF5B7F77FA9DFF843F1F3FF3D40009FF1762B5601FFFFEFCBFE3ED6FA6C67F77FFFFFFFFFF76FFFFFFFFED79AB7E900E03FFFFC00017FE08600FD73EE24957E40E000DB1EFD7FFEFBDFF7DDC1FFFEFFFF7ADBB6BDDEFD6007E1D7F17E4010B7F9512AB700FFFFF7ABFFDFF5CE0C63FFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "8082FFFE55FFFFFFFFFFEEAD67445EC3FFFF8000176E45C007D96D8549FC7414000C88DDEFBFFF73FDB76D96EFFFFFFFD6FABDCEF7D700BE6B5F53E41807FFDA23FD780FFFFFB7BFFEAFA410823E2E87C1FFB7FE57FFFFFFFFFFBD86D9203EA57FFF800007F7A3C00784F80AE0BF500B000DE25EFFFFFCF7FFDBBC1FBDFFFFFF6D53AEC75FF701BFB25FD7C800007B5432BD6787FFFFE67FFF2F45E0832C583FEED06C7E5DFF9FFFFFFEF7859A883FA7FFDF800000FD36001ED1E0AB733AD60D0004F95DFFEF6DFFFFDAFC9DFFDDEFBFAB2DEBBBFB6F21F4FFBE57840002FE6D15DFE801FFFFE75FFFCDA550E10FFFFFF7660FCE57FFCFFFFFFFDFE5CA23BFBF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "FFFFC000007EC8E5AFEFF015E16035008007FC1DFDAEF77FFFEFB416FEFF7EFD20BD7DBD6DFF80E8E77F57800401FFF69BF76815FFDFF95FFFE5D9F0E12FFFFFFDB9407BDFFFE3FFFFFFFBDB2480FAAFFFFF800000BFEBD82FDBAA4AF1505205C007BE2AFFFBB57FFFFAD81B5BB7FBEB0837F8AFAD7B43E0EBFA97850002BFF00EFF30017FFFFD6FFFFB6FF0E30FFFDFF6C0112E01FFFDFFFFFF6FF4AA046F76FBDFC000000FF6D49EDBF12B4BBC0A004003B30666FD59AFF7FD4C2EEDFBBEBD200A401CB6EDDFE5C97CAFC100007FDA0DFF70057FFFFDAFFFFFCF00611ABFF01FFF8001FFFFF27FFFFFFBB65040B6D7FFFFC000005FFB6ADB5FC095C5FE1402";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "E10365677FFABD9BEBFFF8B556DEEBDF004229751DEF7F24ED7A1FD801002E5047FF78403FFFFE67FFFFE3C8AC4FFFF866AAD048FF5FF71FFFFFB78A0A11EA97FFFFC000002FFDD69EAFE0557BE80AC1A003F7D0ABCBB4A95FFFF82DB75B5EF540100400405FBE72EA7A4FC00000061007FF3C0D1FFFFEE7F3FEF360C115FD56BBFF6C25FFFFF7CFFFFD77CD4085D57DF7FE8000001FEF569AF7A115DFF51101C0037BC1BF66AB54CFFFF8B6DAEDED5500021081CC87CAAB9EFC1F411808016807FFB852EFFFFF6FF1E00882C497FFEB6AA6B312BEDFE7E36FFFFFF4200F5EBFFFFF8000000B10036D5FC04A4FD686A0F00189DF576E57952FFB78756EDAB5B4";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "000000077F7F553A3FF537B500722489FEBBF7E43D8D3ADF402039DF644E030AEBA001FD304800102BFB7FFFFFEFC6A3DAA9D07CF9FAAFFFFFFFBBE4FF7FDFF6F7B7FFC8EB5AA2B770827800001400000000143DFE7D72C7FDEA97EF60500C99FC9FFE7EADFA5D2FE80189EFA20527912FE081AE700000011FF53FFFFFF5EA936AA4E074E9FADBFFFFFFFFF4FFFFEFDBDFFFFFE83DEA90DFDE0178180008000000000017FCB2C8AB7BFD7FFB90704954FF99FD6017D0E537FC0519BFC145878A3D60017E41200808BDF63FFDFEFFDC54E8D0E07CEFF8DB7FFFFFEF7777FFFFFF7FEFFFF9775549FFD4007878000000000000290BFEDBD1D5D1E20FFFE7669A96";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "7E137D80967FB8BBFE2C673FA002EF82AB6001F50400000256F277FFFBF39BF4F0403E7CFBFAFBFFFFFFFDDBBBFFFFDFF7FFFFF47DB536E55E41FCF3F80000000000444FFEE92345DFE617FBFEA5744318AEDD41CEBDDA27FFB09A5FC009FF40B7D010FC18500041AF6A7FFDEEFE65C8B948EAFCEEFE7BD7FFFFFFFDFBFFFF7FBF7FFFFC7AAABF795EC079F7FC0000000000152DFEAA84806FFDABFEFB5A600380B836663FFCA402FF884BFF4007BF005DB040EE2010000DDBEA7FF7BBFBF9F8AA41D5FFE7FABBFEFFFFBFDEFDFFFFF7FDFFFFFEFED57DEFD9815DFFF800000000002A6FFC6A851177F555F3FEE42A08FE3E63E65FF728E97EE794BDC0057F00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "57B102EA40180007AFE4FFFFFFFDBFB0BF9B6AFF37FEFEEFFFFC7EFF6EFFFFDDEFFFFFFE5F55EDCFB79D17FF800000200000556DFDDA9434BFD980C3FFA12759EC1C16741FFB018F8211BBFF42815E80AEF001EF800000476DD4FFEDF7FEE370576228FEDDFD6BFFFFE0F7FFBDFFFFFFFFFFFFECFFD7F7F5FC1455FF0000008000015557ED6A2A02F7FC613FFBA06182705560CFFFFD231F6193B4BF4003DF402F9823EF020A00016F84FFF67FFFBBC4001BD2FEEDEADFFFFF83FFFEDFBFFFFFFFFFFFFFDFFFF7FFFC80D5FE600000000004555FEDA52918C75E94FFBBA02E5411590619EFFDF47E6BE1B5FDC002AF000B5800AD0100000571C9FFDFFFFFEFC5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "007AD8FF5DECEBFDFFFDBFFF8FDFFFFFFFFFFF7F2FFFFEFFFFE055FF400004000001550FFD94A1EA97EF32BFFF252F8050A5502CEFFADFFE5EF3A93F40036B90161800AE804000044C81FF5FFFFFFF624051E4FD6CCBA5F7FFFFFFFB67EFFFFFFFFFFFEC7FDEFDDFBFB053FF000000000002AAFBF8EA0074D3C7DCFEFFAD2B8C2951055777FFE5F51FE3B5FFC000BDC417F4004A8008C01529EBFFFFFFFFFBC1004FC87C75DC47FDFFFFF5ECEBE7FFFFFFFFFFF793FFF7B7FFE457FF000000000000AA8FF8BA22FA030BEFEFFECAEAC0651400E1AFF7F1F0A7E3F4FF400154200144002A802300708197F7FFFEFFFE01003FF8D859A8F7FFFFFFFEDA7DF3FBFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h0C440C773F443F77;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "FFFFF5086004000FD73F373FFEE1E4406042BFEF8EBE3CFFFFF84DFAFB1003819049BD0DEB1009F6000FDD0180700000B1F07FC7CABFB439FFFBC7FFFFFFA1EB297E6F3FFFB7FFFFBFFF756FF5755BFFFFFFE908C006001F11BFD126ABA7710010835BAFCA07DAEFFFFD4B77FF0002818005BD0DD31002FA00053B0000000000ECFF7FE7FE84FE7FBFFF8BFFFFFFFF19A0BE1FCFFEFFFFFF98FFDEBF1B6DB7FFFFFFE2080000000F163FF40D7E4EE5104A45AFAFC0AF3B8FFFF8D9FDFF20078010A0BD0CE41002FC0002F40000000000FFFFFFE1FE84FE5EBFF3A7FFFFFFF6F890BF27FFFBFFFFFFED7F6F699B7F6FFFFFFFE2108300001FA2CFE6133CDF4CDC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00E39DDFE0F8C5CFFFFC5AFF7C50070000009D8CD25003EC5016FC00000000005FFFFFE1FFBADFB75FFE70FFFFFFEFF640DF2EFFFFBFFFFFFEFFF7BFFFFB6FFFFFFFEC080400000F936DB563783A04DF083FC59FF7C183DFFFFD197DD10003400004998DE05105F6002FF200000000003FFFFFFFFFF7BF9F4FFF257FFFFF95FEC45E5D7DFFFFFFFFFFFEF9A99FFEFFFFFFFFE4100001800E83AF5B04E67A63DB4487A1CFFF4E05DFFFFC5AB7444003C000109D8FE2E20FFEA011E80800000020EFFFFFFFBF4FFFF387FE8EBFFFF805F5B02330FFFFFFFFFFF33FEED68FFFFFFFFFFFD0100000000F8AA7F90710F9E7FEFFE6EDEBDD78059FFFFCCEDD810001E0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00041E8EE0E21FF68027A81804000000FFFFFFFFFEFFFED787FFEE1FFFFF2D00210A48FFBFFFFFFFF9DFFF74FFFFFFFFFFFFD0320006000FC2AD6D8A09FA1EEF4F57955BDDE005DFFFFC4D27508013D000021CCE63E653CE000F500000800000FFFFFFFFFFBFE7FFC3F7FC0FFFAFC7B4400C323CEFFFFFFFFED7FF9BCFFFFFFFFFFDC0308008000FA3A6B6ED51F9FBDEFFA9B4239F4002EFFFFCCF1B87C0037000001C86E1EA5BFC001EA0C062020000FFFFFFF75DDDEBFE83D7DF07FFCFD1F10084689FFFFFFFFFFF6BCEEA77FFFFFFFFFDD82040000007D0A5DB54D7B3FDFFBFD34BA3F78001E7FFFC8327C40023D8000014CFF5D76FFE80BF512088080000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFBA7F9FDFA1AFEFCBFFDFF650020174AFEFFFFFFFFF7FFFFA7FFFFFFFFFFE882000000007D1456D5F97E077FD7FFF97EBFF0000B3FFFC86B6C10003F400000EC762CD17AFA37C801002400500FFFFEFD3FA5FBEFBE3871FC0BFF83F8201045FC7FFFFFFFFFFB3FFEEE7FFFFFFFFFBA04010010001F506AF643F40CBDF5BFBDADBBFC00059FFFE631BC00003DC00001EC7B25FD797AEFA444820101000FFFFDF83BFFFA9B3DE1EBFE0FFF01723000447A3FFFFFFFFFF99FFED2FFFFFFFFFFD704000000081D04175AF9DC28BABB797DD8B2F900004FFFCA3AFA40043EA00001E476C5EBFE7FDF7620845000808FFFF9FDD3E7FAFD9EC3EDFC03FF8027F";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "2AAE42BC07F5FFFE32F014800000005100027B2A8C03C3E0F08B799CA7494AA28ABFFFF9070071B63DC589BB7AFFBFFFCDDAF67F7FF9D7FFFFFFFF1A0FA211A105D00002000A00050110AD0C00000000111A74C62A3FFFFFFFFB13000000007400017E448001F0F1711578707F14510892FFFCB94049006757FE82E8AB7BFFFE7AEDD1FC5FAB9FFFFFFFFFCB27C643C10F42000100222002820C3780000000008BE10DA3E25FFFFFFEE71950048000588001BA120104F870780EB8F0D74208AA1D5FFCB9680E01D77ABFFD137DEAEDBD6F776EF93F63CBFFFFFFFFF8CCA00F0E0D4000040010800108E69DC00000000055980615653B07FFFFBF38D40008006D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "40005E2904403C507C3FFBC16E092400C6AFFB38C30AC83B6ABBFBEFFF6F56FBBDE6B2F54F871FFFFFFFFFFF8E045E040F820100054A100141A54B600000000207CC8D47880007FFFED719A0002080750000BFA010A04D297FFFF87C57400000FB5BFEF8A9AFF7CEC8003DDDFDFDFFFFD7DABF3A9F800FFFFFFFFFFFF9863C3D16C8800210208002A04825F80000005073FBE61D5FD8253EF75E31C0020000BE00000794021802967FFFF33EEF800000FAAFFF7BA80EFBEE191CA85FFF7F57AFFFF2BFE54B801FFFFFFFFFFFF6A8B01C0FD200010A924801900912FC000000C47FDFE0C7FDC7409FDDCE1B8000220854000005D40A240048BFFFF2F8DF400000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "FF33FF8BA90ECD614B08321FEFDBFABFFFBDFDDD1F000FFFFFFFFFFFFA4140FD03F90040AA49220000048AFE000005F077BC505AA208F2ADF6BF218022000030000001C500B60013DFFFF7FA57800000FFD5FFF0DE8DDBA691370C24FFBFF7557FEF776F64401FFFFFFFFFFFF08E4EFC03F50002AA490800756608FE00001F723BEDB07000270896BAA61F8000A48080000001C4804BA4040FFFFBEEEF200000FFD9DF9F5BEABDD3648C4C96BFEEBFFEBBFFD7DFEB939FFFFFFFFFFFE9C963FC03FD001002A4A5007F8902F800003BE673E1780000001843AA9E018008101000002000EA142BB9423FFFF86CA7800000FFF0EE3B4E77ABF7AA030569BFFFDED7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "FD7EFEF7FDD59FFFFFFFFFFFE605A7FF03FA8042AA95502069216BF000003BD47BF7982000000027AA9F1D40240A40000000007A004BF4C85BFFF4EEEF400000FFFF9FF31BEF776B5500888A6DFEFF6EABF5BBBDFF561FFFFFFFFFFFC056FFFE81FE802054AA8900E84CA5C000006E6C7B6C68BF5F1C0B9CD49E0480104120000000116A02AFB7D103FFF8FCEB800000FFFFCEBE922FFC73F4A0C24B7EFFFEBDFFFFFFFEAA93BFFFFFFFFFFF811BE7FE83FE80021252A440C18AE70000017F286BE02DA09E081467946F1C8210288000080055DA0207D486E83FFBA1AF800000FFFF9FF003CF747AD69122A92D7EFBFFEFFFFEA0276B3FFFFFFFFFFE06AFA7FE";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "248082044104DB69D67D0F818040114103FF3800FFFFFFAFFE372C48E083DFDDAB7A548AFFE7EFD9FFF5BF690026EB9FFDFDC00000025243BAEFC4ABFFA74D60D000FF733FD9A454A97EF81555B5555700241000C2022FDBDCFC4FC02000002103FFBB1747FFFFCBF990FE41C2A1FFF4ADAB93E37FB65FFD56FFFB18060F6BCDFFFDC0000003FD54DBBF00155FD383707000DDE76FB55295253EB82ADB6B6B5522008040401105953E629FC04001002020FFB88105FFFFF125FFF9018243DC8FD56C54DDFFFBF0AE3F6DBF908945558BFFFE40000000BFFBAA3F0155EF4941581841FFFEFF132944B952EA5355555554089209002888C039BE7AAF4040000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "01FFB17FFEFFFFFCDDFFF92B003BFAC53EB74B76FFFD67FFF7F7FFC2019FABAFFFFF80000000BFF92F7E0012FF07E33038005FEFB8624432455BF06AD55AAA520000200440022AF45FED4F80C0000000046FB2EABFFFFFFE5FFE6D73053FBFFFCEF00097FFDAD7FFF7DEEEE1018D5D9FFFF7C00000006FF2F6FA04A3FC5340AC1000FFFFF5C92495EAA4F65A56D2A949EA548040040988F37C554B0360000000807F83D55FBFFFFF17CFBA77041AE2FC00101EA8FFFEAFDF077BBFE8673B4BFDFFFFC00000000BFFBBF4000D7E89D0D81C00BDFE6FCC52499513506B554AA52A96A25500204000787C8ADC0289000000047FC8DDFFDFFFFF3A7874F861FC35F0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "E115DE93FFF6D777013F77C0011DB5C7FFFF8000000005ABFFF00153FAA771D60C207FF7EE0102AA48AAB0AAB6AA54A2B8596429000414726CBB3582D0000000013FC9EEFFFFFFFF8C3369E06B096B8E57EFEA4CDFDDAA9BEF3CFFC8163696EEFFFFE000000004E7FFE0002AA555C82800007DF7FFF929252254B02ADAA952944BE4DAC64820107079CD9E83A0000000003FC9FB7FD7FFFFADDB87E1DFC6DE7CFD7FEBA01DBBB4EFB67FE7005DDB07EB7FFFE0000000028FFFE0010B802B797D0600FFEFFBE00888E952A0B75555294AAA55FD689A1011725DDE9B83B8080000081FCBEBFF27FFFFD2AC07C3EE2AD9FFFFCFFD7C15EEDEAB7EEDCEA63DAE22E3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "FFFFC0000000002FFFC00025C55B242F86003FFEFFF0424AC90AC0AAB56AAA9225AAC23F3B4010FD7E9BD982D0600000115FED7EFCAB7FFFC5820F2FDC1574FFD0FFFF78BF7F6958DBFFC2C808EC037FBFFFF0000000001FFD000097E10D2A1A80103FFC9FFE211124AAA0B555AA924895152565923070FD785F37C365800800418FE4FFFB1EFFFFE538109EB956EDFD0DFF7FA8ED2FED69F8001380F5B409F3FFFFF0000000002FFC00002BC1479D3B82001FEC9FFE0828924A81AB6D4A552A4952D2F2494232FFFF3B390B9A080000261FE0FFFD4A9FFFFC00A2387FDE8FF25FFFFFFFFFF55BDBFFF1831877D883792FFFE000000000BFFC00008582927507";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "FFFFFBFF3FFFFFFEFFF45DFC000000000005556FFAD480FDC1127F7FF7F0384044E8C250C19FFA855FE3A9FDA0015C10024C0063800400642143DFFFFFFFFE4A003FE44857A7E5D7FFFFEF63EFF9FFFFFFFFEF7FE3FFFDBFFFF83DFC000000000009557FFB5D44F700649BFFFFDD205A0DE58055B67FEFA15FE3EA3FA000D40205EC000A4CA400008107FFFFFFBFFE07121FFC68B11A57FFFFFFFF9F7E7EFFFFFFFFFDE7E9FFFA3BEFF8BFF00000000000056ACFFAD4A07CC02D27FF9A55221206D28493DABF9EE7BFF3F57EC0005C2801780095F00401120605FBFFFB6FF90E433FFE542C9EC7FFFDFFFEF7FD3F7FFFDFFFFFEF93FFFFF7BFF03FA000000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "0005769FF7B4F47E80595C8059BD6F921BFBAB4AF45E488FFFE3A6FBE000541405A200D8B0014008569F7FFFFDFFF10C095FF0CD3595F77F37FFEFBFFFBFFFFFFFFEEDEBE4DFFF56FFFC3E00000000000015BE97F144F07F803B633D068B3132BFFB5928DB3D63EFFFE3FD3FA001580201E600C1019007422C0FFFFFFFFFFC76116FFC18758D7F7EDFFFFFFF777F3FFFFFDFFFEFC9FFFCFFEFFCBA0000000000000ADFDFE555707C8068D72C246E1CEE3FFD28AADB59F67FFFF32D7EE0026A031176000270A80C00161FF7F7DFFFE23E334FFC1C748FBFFEFFFFFDFDDCBFDFFEFFFFEF6BF37FFEB5BFFE6A000002000000157ADFF760E07FA0B063C7C8028420";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "7FFF28A457E5487FFFE3EEFFA800B00300B60082701202800F33DFFFFFFFE81F99EFF8DB36857FFFFFFFBFF7631FDFFFF7FF7FFEF4FFFEDEF5FE0A000000000000156FDFF52BE43A804200A0902236A24FFF11557F7BAC5FFFF37F7FE002100181070004404010014CBFFFFFDD5BE9BE18EFFE56E986BDFFFFFFFDDB8BEFE7FFDBFFFFEFE0EBFFEDDFFEEA0000000000000AB7FFF3F5907680904552A8804858DFFA115ADFDBEDFFFFE3FF7F50010000408900005809380A3E6FDFFDD56EE3FF79EFFCFE7387F7FFFFFEFFBC7B2FF3FFEDFD5FEFF87FFDB77DFCA900000000000015BFD7E755501EC08A028051490030AF7D696F9BF89BFFFFE3F79DA8000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "40200040310260900E6FFFF7555611FF3FF7FEFE53C7FF7FFFFFF6F0D99FF9FED7EDBFFFF03FFADBEFFF2F0000010000004557FBCDAB485A51208151500103F345CB21B7FFA0AFFFFFF2FF5FD000000020B38040880002883A5FFFEAAAABA1BF7DFFFFFF748DF77FFFFFFFC7557E7DFBF9EFB7FFFC1FFBFDBFBC28000000000000157F9FED53241D428400B051C00009873C90BFFFFABFFFFFE3FD4F60002413504B80405C92812134BFB5755553AFF7FDFFFFFFBB13FFAFFFFFFB802A5F3EFDFEEFDFFFF83FFDFED6FF6800000000000045AFBFEBEBE00642410EE0A08100C8A787095FBFDEFFFFFFE376AD0000DD7F40738040044980024E4FFAAA55521FDD";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N24
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "BAB6ED000005742A2410440824916002FFBFFFFBBABDFEF7FE2000A0003E7016130000000000000050FD03BFFFDFFFFEE8BFFF5F04A000000010000087A2800075FF7772054774FBD65EFB07E7F5DFCBDBD55700000319029249112200026403FFF6FFF555FFFB7FFBD001801F12F03E86000000000000007DFB27DFFFFF6AAA00D7FF7C000000000004000007A80000F8FFDEED02BFD1BC579FFF06F3FEDDF6BFBB5AD00001BC90000000000000C008AFFD20DF7B55517F77C097FE685B803C1C0000000000000030FE07FFFFFD9400051EED70100005FA5000800903A48000DDFFAFEF85E79CBDCE8FBB80DBDE7BDBEAB555B000001C000000000000016404";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "57BED42AAAA88121BF821B605D940068780000000000000008FD12FCABB5000004ABA2D0002A97FFF6B50000C7D200005FFBD37580DF233E9F86FFC27FFFFFE3BD3AD55711001A00000000000004E0055FDA4009248220DD16B43FFF49D44171E0000000000A00008CF7037F915052000696294000844FFFFFFFE00387490000D3FF8FF78BBFFFDF5F8F9CA03EBFBFE16EC7AD5544000D00000000000000C60000AF6C00AA0805157E01485F8E9782E7C4000000000000020DFE13F6A0281400105202E014E55FDFFFFFFD4087A50000FBDFEB7407C7BF7F4F836E213FF7DFF03FE0FD56F9D72C00000000000002E00801471400011040C4A424AFFEFE9E87DF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "080000920000555011FD1BDA8A0021000A5019400114AFEFFFFFFFEAD6D400003EFFD0C803E27DFF23857A50AB5FEFEB1DE24F9ED2E91C00000000000005E10840B582000822008A3C0495FFF7CF4BFE240000000201000046FF03BD240828409269454044F3FFB7FFFFFFFF57540000BDF7F9F401933FFF8B83FD28DECDE1FEB7DE7F776ABEAD0000000000000064A108C3B40004080468A8825FFFFFBEAFE0904924924800200913FA11C89000840249515EA10E27BFFFFFFFFFFF575000003B9FDFCC00DCCFFFD5D58F1C5E87F0FE1BF57FFBB54E1C00000000000001C2FC80A384000000021AB0012FFFFBFE9006A9249249248A892497F713DA4A809220";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "91A12B412096FFF7FFFFFFBEDF400000372DDFC0006B2F77FDD3C3125742FABF27F87FFE7BA71E00000000000001F1FF00513800000500A858405FFFBD3F5069244924924920249245FD15ED200225094E855D001157FFFFFFFFFD576F400000665F67CC0032C7F7FEEB3BE9214DF8DF85FD7FFFF3F55C00000000000000E8FFC050B400000004A960845FFFE8AEA595552492492495555557FD09F54A0910A10280AB00445FFFFFFFFFEA48BF000000D5DFB15A10197FFFF90B79255446AC0F91FEFFFFFF3F38000000000000006AFFC450740000000170D6B0BFFFF5370000000000000000000013F403EC90004A92B4005A8502BFFFFFFFFFF482B5000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FD5A0FFFCFBFFFD72E7E55E7F6B5F0EFFE04E0FA0134F2BFFF367AFCF29D6FDBBEE8420002080001C01DAE845022363C7C43FFEAD6207F803CFE538EB001000100019E28FFFFFFFF93FFFFEADFFFFB80FFFFFFFFCFFFFFB9CC7CDBC19DDBC19BF827403D58023D9FFF2FF6AF7C3DB35FDEC848000000002460AED0D23048EA9FEFB4F7F7A7000005BDFE50AD500080C100009E087FFFFFFBB55FEFE5BBFFCE01FFFFFFFDEFFFFDEE507AEDC2B6EF807DF19E202FF90A9EEFFE3FF787F50EB7DB7D408C00400000382127DD5124A034DBF75FF7F56F900002F9FE43AE5800804000141E3C3FFFFFF6D0FC7D7A9DEF3005FFFFFFFFFFBFFFF7A470B780FF7F01B6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "B4FAC75FD86F5FB7FE71DEC3D2394B6FBA98900001000040449AA9A403029B73B377677F4F800002FBFE54AF5000C0C100021F1817FFFFFCD8E338A8EEBDC095FFFFFFFFDFBFEBFAF2735781F7DE01DBFBE3373758B307DBFB31BF0DF2162DD5DB21100085000009090DB8D12588E246FFF7EF7FEFC00003F7FE030D240072808020BF5D0DFFFFF5AEEF290A9AE3025DFFFFFFFFFFBFCFEB4873EE13FFFE0BADAFF1B61DC4409BF2751DBCC6FA353D56EAC7000006000004A116D8A42E0CA20EA3ADEEFFBFE0000DDFFE533E9E00EB00C0010F1E63FFFFFD7C700F60E72C033DBFFFFFFF7F7FBFFEF4535F1FFFFC27775FC558EB01683CEB9543BEA37E85103B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "55E220000080001B400BA8D22728CD9FBF6F8EFFFAF01003F3FE470E42007C4020952F03009FFFFF2DE80020306014AFFFFEFFF8773FFBF6F0CEFA17FFF02DEEFFDBB1BA0083E43ECF7393C72D0A880F5B0E00010002000109CAD85118209ABC9ABB5FEA6F78200BFBFE255EAA00E20010008785007FFFF2397C00002B8053F7FFFD2FDC59BDFFFDE015F37FEFE17FBBFBDAE6EA4073168F153313A39CC73042B28C4180800200001077685209101AB7F3BEBDFEF7FC00057DFE064F480009001C004793A01CFFF35FF04202FC006FBFDFFE1FFE5EBFFFF9E00BA6BF9FDFEFAF7F5595BD003865AFDCAA1190D5850086DB0C0A00000800000811AC6908A0B8E9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "1BBEFFD5F3FF4003FCFE664EA400C448080203813307DFE752B4045D80003EDFEDFF87FFFD3EFFDFC522D6FEFF2DFEFDFEEFEAFFD00387C9F28C28D058820409211C43C0C0080008255CD4548825226FEBFFFBEDFEFF0005FEFE0642D800A000001501C08103AFF7DA90045C000DFEFFE7FFE7EEFE5CFF6BA0558D7EFED6EBBFFF77F753F410CBCEF9C240A838218014D5280111144000008A0F76725105D7C4F2AFD9BBBF7FC0017F7F052040004140001703F3A601F7F3EA551BE00003FADFE9FFDFBE7EA07FFD8263EB7BBDFD7DFBBBF6AD0E9D020BF11E9007545C48500B14B084C0014000008154DB554B30A19FCDBEF7FA979FF001FF3E338800004010";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "A8C2E00000BDFFFF777ED6B5540AAB6DFFFFFFFB5EA81B6AFD7E1FE36C092003FFFFFFBFFFFBBFFFF6FF0DEF000000002AAB7F3FBFE04005F4845123CDB5DB6FF243A1B3FCAFFFFFFFF1909DE5DD8AAAAA28E8000073FFFCF5FB7B55591B55B5FFFFFFDFF754BF5B77F77FCABE455001F7FFFFDFFFFDFFFFFBFE11E00000000016DDFFAF3FD9200BD4011481DE5FF8FFF79048B3FAFFFFFFFFF1DEAB7EF6EAAAE17070000007FFFFEFFDDDAD72F576D5FFFE7FD3F9D47FDFF7DFF7A47EAB5E00F7FFFFDFFFFECFFFFDF806E000000000176FFFBF3FD280175504A246695ABD6FFF65C0FBDD6FFFFFFFF1E45EAB5AEBFD0A03F018001DFFFEEFFFF6D7A06DAB6A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "FFEF7C3379748FFFFB5FFDF7BAACA4B87BFFFFFFFFFEEFFFFFF4AEA0000000102ADFFFAF3F8A404ED402898BB777FAFFEE74E4D9FE9FFFFFFFF1D5A554012DC00A0430180019FFFFEFFFBB75A0F76DBFFFF3DF6CFE1601FFFFFFFF5FFF7754037DFFFFFFFFFF77FFFFF22E9000000040AB7FFF3F7FD1001AB2CDFEA72F583D7E95F5A115F9FFFFFFFFF1D54315542E80140370040037FFFFDFFFFDB688DBB6B5FFF8DCF7FFD9407FFEDFFFFD9FFFD5107FFFFFFFFFFFB3FFFFFB0DF0000020815DBFFFAF7FA805541FFFD22FFCC02F9E75CE6459DFFFFFFFFEF2E94456CA1E000407702A0077FFFDDFFFFDDA81FDDADDFFFE7FFFFFF510BFFF7FFFBFFDFFFA80";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "5F7FFFFFFFFF9BFFFFFA044800000102AADFFF7F6F6002ABFBF7095F77C867053F33845ABD3FFFFFFFF1AA0404201A000801642A814FFFFFDFFFFF6FB3DEF7F7EFFDFF7FFFFDE83FFEBFFFEBEBFEFE938F7FFFFFFFFFFDFFFFBC0A5800000202B57FFF1E7F0BFFFE8ED0BF3D542515D21ECDE12DFF7FFFFFFFF180000F001C0010037025229FFFFFBFFFFFF7077FAB5DF1FFFFFFFFFEBEBFFFBFFEDA02FFFF4817BFFFFFFFFFEFFFFFF54A6C00000402ADBFFFFE7CE8C00010007E869448A7F47E72F82EBDFFFFEFFFF0C300000014010806F0268404FFFBBFFFFFFE01FEFDF7FBFFFFFFFFFB97FFFFF7FD7FDFFFD1416BFFFFFFFFFFE67FFFF751E400000A4A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "F6DFFFDE6E816D4000007BE46022103E400BE00EFE7FFFBFFFF1FD8840001C0022062026A80B7FE7BFFFFFFC4FFFFF7FFFFFFFFFFFFF5DFFFFFFC7777FFFD341A3EFFFDFFFFFFF7FFFFB85220000508ADB7FFE5EF88280000622835A0431443D2DFEFC4F7CDFFFFFFFF9AC810000180010026226D81107FFFFFFFFF59FF6ADBFFFFFFFFFFFCFF7FFFFFF7DDBFFFC7D4681F7FFFFFFFFFBBFFFFEC525000005556DBFFE7CB908000017D544BF24428787AAB6D87F3EBFFFEFFFF1E4C880001C80200960377421E7F77FFFFFF9BFFFFFFFFFFFFDFFFFB10EFFFFFFDFFFFFF7B51814F7FFFFFFFFFDFFFFFF67FA00125495B6FFFF7CFD00000016940C3EA004D229";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "029DBDBFF4106E400000015F000180FFDE220F0A013F95FBFFF407EFDFBD5AAA100024202069AFDFFBFFFF93F812D4BEBFFE6F1FFFFFF7568DFF78010D004595BEB61524FF1FFCFF8FFF5DA03FEDB112022EFDFFF503BC000000807E00006FAFDE2002945136FFE7FBF807FFFFF7EAA9041200806090DEFFFBFFFF81FA5777FFFF7FDE07FFFFFDFAFF7F780010011062F6063F7F9D7F857FDA4FA9A01FF7288940BBD1296840DA000000053C000036EDEF0801B68107F39FA6A80F7FFFFF7D502000100468A05BFEFBFFFFB7A6DFFFFF7BFFFF0FFFFF6F6B1DF57A0400108BAB50000FF71CBE703FFCFF5F505FBB40543DF0182DF0C068000000017F0000119B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "EF0000648212DBBEBB6E0FB77FFDDAA80000000C6049FFFFFFFF7D950F7FFFEFFDEF7B87FFFFFBAAFBEB7820448040978000000D0BFC4A7F99DFD9F04FEF9040EC07F11EC4FC720000000AF7400016E5F71025CC82440B1ABDF60EFFFFFF6D840000420CE1B9EFFFFBFFEFB5EAEEF7BDAFBFDF07FFEEDAAABFEB780000122A200000010B5E60FF9F54BEFF4833FC800B56BD8E23BD7D5C00000044FBC000006B770086FC90000772FBEC0FFFFFFFD7561E800008A1297BFFFBFDBBB5F54BBFF7FFFFDF87FFFFEED57ED5600008800000000000179F11FFB93BDF59F40EFF080B051502E8371E1000000025FFE80005AABF8203EC9000004777FE0DFFFFFFFDDC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "FBD28018E1D96FFDF9FFFFB786A7FDFD6F7FFEC1FFFF552AFF5D78022104090800000015FF61ACD452F7CED21FFE425F7DF3DC7E67E3FC0000010BF7E8000065738803E11090002FEFAD3F7FFFFFF6545B5DA418F15B77FFFFFDFEB5D557F7DFBEFFFF83FFFDAAA47BA361000000200000000016FFB57EFFC23FF7BC075200B8BF7BFE6F4E1D7400000033DFF5000252BF8002D9A080002BFF7C2BFFFFFFFED4AEFCADF8B1FD5DEFFFF7FFD9F8BBDF75FDF7FFA3FDDAB952FB017C084880000000000007FF3DCEE2643F7CED03FC14ED7F67FFBFADEF9A000004177FE38008B49FC842F1A01000446FBC1FFFFFFFD764F72AD378F0FB77DFFFBFF7D1FD8AFDBE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "FBFFFFE5FDF6D54BDB0178000000000000000005FF3E1F3F9FFC3F270BEC019BFFADFFF3209FC600000055E7A080020C5DC101F220108020FFFB1FFFFFFFD791BAAB5669B1FAFFEFFFFFFF71FFA41FDDD7FFFFE9EFDB4A13DD4060400000000000000005FF5D70607FFCFFB981F80319FFBDFFE7EA778B800001076FE25002569FC003E900000808EFF81DFFFFFF5AA55D555BF8F9FAB6BFFFFFFDD17FFEB6FFFFFFFFF1FF56A94BDC5079000000000000000007FF7BE4E8AFFBFB7640F80759FBBDFFB8BBBE1ED800441C6FC08C06289EC023EB700000128FFB0FFFFFFF020AD556AC78F8FABDDFFFFFF6C87FFF57FDFFFFFFF27EFAAC2FFC907C0200090060";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & !\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h270027AA275527FF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "01FEA009554801042514BC0003C0F0806BC11B200000003142FE3F8040044400000023A82137D3C5577FEBFCE70000007FFF693FD59FFCF5F54014A556BFAFEBDAFF56FFFF071FFFFFFFFFFF9A1EF7FC817880004AA50400009070001FC1F20AABE3969200F40014290E1C042154100014013A68003FFA9EA19FEFEECF800000FFFF95660C4DFF787B515355539FFBFD6ABFF99FFF983BFFFFFFFBFCB8FD67FA026F40512492500C800A0FF87F87C0548B9D3F888305DA0BE02D1C8090A244004025D5B0079FFFFFB2CABD39678000003FFE5EB96E577F7FFD520A5556DFFF7FAF57F557FF009FFFFBFFFFBC6BEF77FE801760009249222D444052FE6E1FC021";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "10E2A01D57F60020203E14024A911005290955BC1067FFFFFFFFE9E2AB4000009FFF69D4DEFEBEFA7EA8A95AA96DBFEBFBFDDF51FF0035B77FDBEFF98F7B77FD440480544AA54957FE1DCBF87CAF808997116F4110002025915D3EA52AAA8A400297FB7E83A05FFFFFFFFF9DC72000007FFF1F78EFBFA49CFDA1012953B1F7FF7FFF7FEAFF80BFFFEEFF76D8BD6DB7FE4116A512AAB550079EB615F0FA7F80409EA97B080000099BA03E0DC52AAAEBB5AABBFFF760280012FFFFFFFFAB880000CF7E3B9837E6D39EBF5050C524FC7B7BEBFFBDBFA380BADB776DBB746BAD73FF659210ADFDDDFF57F7C54FC009DF000ABF311CE000000048D03D1762ADAF7FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFF7FFD10000000102BFFFFC7A00000FDFF2DE81DBE51FF7ED300A162DEBF5EBFD6B7FAD7E3BF6DBBB6DDB7AAB537FE97FA87F6EEBEFFFFFC500FFEC36E0000BF0EAFA000000066D07E37B576F5BFFFFFFFD7FFC8000000000055FF47820000A7FFDE340F5FBBDE7F58005C1D2B5BBBEDEABEBFBEBDBDB6DDDB55555554B3FC0FF77FFD5F77FFFAFF20013CADBE00773FC3E5E000000009B07D07F7FF76F7FFFFF7EA7BE900000000004073AB5000007F7E279003BE6F5F1FA0A03E5F3BEFDEAEBCDBEDDEEA8F555555555555497768B3FFFFF3BDEFEFFF6FD40010B5FC04E9BF8171300000000C00FE05FFEBFFBF7FFFFFD5BFF80000000000010047888000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "13FADAC80771F7FEBF68102F0F9EFF6B75D6879EEBDF6865555555552524F51057CFFDEF16B57FFEBFF00001BFF8099BBF8005000000000A70FD07FF6D27FFEFFFFEAD7FE80000000000000003422000E7F965F01DF9077F3FA81C1F87EFB5B7DABAE001F955BD9AA4952448945134415FBFFFF171CDFFF6AFE20007EF80D6F5BE8000000000000138FD07BFFE9CFFBFFFFB75FE8000000000000002CF908000E7FD12500B39FE7D9FD4181FC7F778755DD5B0000000008492A292A54104E0047FEFFFFF3F2F7FFDFFC8001FF0039C373D00000000000000F0FE077FFEF7FFFFFFF7FFFA694000080000000003480000FFFFDAC805E0DBBCDF34AE0BC3F9F4EE";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "7FFBFF9FEB0F6F7FFFFF87FE20A61FFFFF6F6FFFFE17F5FB7FFD3E0000000000001577BFAEF74810A50025882146006002B080BFFE9DFFFFFFE33E500055D440302E80602C80008241BB6AAAA950B7EFFFFFEF9FDB1FBFFFFFFFF77F7D4FCF7FFEBF6FFFFE37F7DFABDD3F80000000000055BEBFEF57200002800C6423B00000898FA93FEF7FFDFFFFE3F00015FD55649C52004006910120FD7FB525555C3EF5FFFFEFDFFB56F7FFFFF7FFF7DFECC79FFFFB6FFFFC0FFFFEFF7F1580000000000115DF9FEFF7100000C0167C062164812BF503BFFC3FFFBFFDE3C002FD6955555029C000024201A2EDF6D5548A583BBDFFFDFFBFDA67AFFFFEDFFFFFFF1FF3DF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "FFF777FFFF07EFFFFFFF1500800000000055FE979F6C800000280108087F1943A87CC97FFEFFFFFFFFE3000FEBA56AD55C31800003020BE5E7FD552552A0BED5FFFEFFFFEC0F3FA9F7FFFFFFE4CFA9EFFFEB77FFFE87BFFFFFBF3562010000000115DF3FDFFCA0000012C8B40063F8A0A587177FFE7EFFFFFFE30279AE56AB55AB0D8000010D0FFFEAF7A8AA9501376DFFFCD7FFF80BE95FDB7FFFFE831FD7F7FFFF37FFFF03FFFFFFFE961A0000000000555F57DFE8EFB010003F40028FFEAC3073B27FDDFFFFFFFFE34BAD1AB7DDB5642CC030019BFFFFFDBDAAA455645AB5FFFFDCFFE823DFFFEDFFF2A04C0FB5FBFFFF6FFFFFC3FFFFBFFF973F00000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "0055DFBBDFEC003FDE00447A0B0F7FEC5081C8FFFDFFFFFFFFF3A2B4EDBD6A9557D8C0300193FFFFCDF6AA955557ADADFFFEFFFFF53ADD7FF7F6B6066E16DC79FFFFB7FFFFA57FFFFFFF8E17D00000000156BF6FDFB91402FFE8275BAA8FFFE9543C9CFFF8FFFFFFFFE1B857AAD7B6D2AA63C0300097FFFFFDDB55545507D6ABFFFFFFFFEE6937F7F81FF20BFF41B0BEFFFFEFFFEFF3FFFFEFFF0A8FE00000000255BFB7DFD302EA17FACB7E751FFFF45255EBFFFFFFFFFFFFD3C29AAF7AD55AAA0CC0300007FFFF9FBDB552AA80A9B5FFFF9DFFFDBBB8BFED7CFAAF7F22481E7FFFD7FFFFD3FFFEFEFD8B8FF00000000956DFBF9FE080B2A27F681FDA5FFFBD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "0D1FE07FE3FFFFFFFFC1D029FBAFB555556440300047FFFFBB56DAD52B035556B3FFBFFFF6B0EDDFBBFB747EFCC1200F7FFFFFFFFFE4FFFF7FBD960FE00000002AAB7F37BFF22017D405B621E95BCFFFC480EE77F5FFFFFFFFE1C5674DF5FAEB5588E00000CE7FFFF9FDAB55561D5B6BFFFFFFFFE3403DFFFBE1F1FCF180A007BFFFFDFFFFF77FFFFFFD8507E00000009555BF3FBFC10005B50AA5A05E788FFFF1262167ECFFFFFFFFF1D09D35BFD72A92D4E010005CFFFFFFDFF556AB35AAADFFFF9FFFFD906FEFFBA3F7F9D7A24003DFFFFFFFFFFB3FFFFFFD834F800000004ABDFF2FBFEC0014D5008AD8AB2FC7FFEC8842A7F37FFFFFFFE3FA63BF7774BB";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "880142B0FFBFFFFFFFECBFFDA7FFFFFFFFFB106010000204F0055AC73E8995B5FFEBDD2B610800027FFC0357C00203FA00041A4791673FEFABEE9550A00102B2FFFFF7F5FFFFAFF4F83A7FFF0FFC02FC0216A838FAFFFFFFFFFF7EEF73FFFFFFFDFD904000000901F404A95F3F80B72FF0050ECB2FE400001FFE83B6C20003FB00000E47A85A6F6E1FEF4AAAA555504CFFFFFF7A6BFFAA71E2357FF117FE03FAA40F40390FDDFFFFFFEFDF7F17FFFFFFFBEEF04000080001568AAA9FB72062DD2EFF06C354F8000007FE830B800003E500001E6789852FDC2FEEAAD4040002B5FB7F7BFFFEFFA4F8F018BFF2EFFF1FF2482FC03C3FEFFFFFFFF2DFF7D3FFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFBEBC0000000203E304A9BC3A94CA83C0D08E965FFC000003FC40B7480403BF00009E47C8203F987F9B11428A1007EDFC3FBFFFFBFFB7F0A8187FE9EABFFFF6407FA23C9E37F7FFFFF5AFDFBDFFFFFFFFDF200010000881D086553760414E63EFF04796C6FF000002FEC39B800003FB00009E63FC085FD3FF5D092A5548D7FF3FBFEFFFFBFFDEEC7999BFD71D3FFFFB483FC03C4FB7DBFFFFFE4F7FABFFFFFFFFFE600020020009F28310BCAC03C423FFFFCF7656788480003C4187480003EB0000DE63F2815E11FEBAA548AF75FFFF5BFFEFFFFFFFFDFD7FBAF7FD0D4BFFD2C42FC03C07CD6FED7FF8B34FEFFFFFFFFFFD79001000020293C25514041D55F5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "D5F7DE15AC0DB400810E7395C00011AB00009E63FD51FF8BFEBA32AABFFFFFFF36FFBFDFFFFF3F77FF3FF7FBD56FFFFD202FC43C12FBBBBD7FFDFFF7CCFFFBFFFFFF710010002007F1F1A473F20B1479E2F8DFD75BE89E80003AE1E7A40001A400009E63FEB43F05FEF6FAAAFFFFFFFFDD7FFFFFE7FFFEEF7E7EEFF7FC7FFFB3934F8038297B3FBEBFBF3DF7F57FFFFF7FF8C00000000001E1B756D8CC17DAD289FF17D169EACFF165D2419BE00001D50000DE03FF96BCC3FDFFFAABFFFFFF7C69AFFFFFE7D7F9FABE77C9BFF777FF7A7B9EC028169CAFEFFF9BCAEFF5FFFFFDFFBA900010000007E7D8CD13BA32AD185C81BED7AFFE38020BF6132F50000041";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "0001DE63FFF87EA7FDBEFD5FFFFFFEF336B3FFFFFFDEFFE95FFFDAFFF8DEFEF6EF3F81781E5F39AFFFFB947FE47EBFFEFBD3A00000000002E52E6B35F86E3402BD04AF76F5E4EB1777BE25A7A00000A200015C39FFFFFE27FE7FFF7FFFFFFF647EA77FEFF7DF7F794FEFFFFFFEFBBCF2BF1F24780F9395AFFF73AB3FFAAFFFFDDDD620002000000341B72F33A0151D00DD84FFFB56FE45807E7ED3ADB000008100017E71FFFFFF4BF45FFFFFFFFFFF90BFFFFFFFDFDFFF316F7FEEDFFD5FF2EAFE3F047C03CBE2DBFF77D2DDFADD736DEDE4C40000000001E35BCD81104E2A404C716FF5B659BF7FE2FE112EF000008100019E38FFFFFFEFC07FFFFFEFFFFE60";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "43001B699EFF02244955406DB6B55284248A96C6D72A72FFF9BF6700D8692205097FE1FF7455FFFFF2C108066A71BFE9FFFF9F4FFC42D5F2BE142640F6D00FFEE5FBE000000003BFF0000037A4AB6E9DC3003BE934FF6441122A84B6DAD51452D25251292EAA8AFBF9DE2701E8A00894110FF8FDE8EB5FFFFFBBE00904461FA6FFFBF00FE7FDBA5FF71A05010FE9557EB437F800000002FFE000008BC0ABFB87C1041F892BFEEC844955E15D6B55D54955490A94A9522175FB779D41CB846600C50DF07FE2957DFFFBFC04300EB42ED7FFFABB3FCAEFD53D1FD746A0FF6AAAFABACB520000000CFFA0000015C0B4BB5AA1001F1309FEDCA1224A01B7ADB55488";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "00AAF4A2129209F4F9FEE701D51109440A07FC7BCD5FDC7BFFF881C0F800F2BFFBF3057FF5FE206DFD7CFE11BFED5FFEDDD5210000000BFF80000097C1507FABE1800F7E49EFFD800929C2ED76D552A406A1E55556D32172FA7E1E01D4D384358696F07FDDDB5FB7FBFE288D47FC3B01FFCEF17FE7FFECFDFC00B6803FB555EECA845080000005FF00000057005CAEE1F0801B7FCBFFFFBFF8F401BBBB6D544A01419554A02641FCFC7C9741C56C7A529A0FFC3FED5FFFCA57FFE5FB8FF807337FD3E53FBFFBFF3E7E0004845FDABA83E0DFC1100000C3FE0000025700234EF5F0811FFEE77F7F7FAFFD02EEEDB5AB5048005505792263FCFD7F3F01C2AB45CA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "D500783F73ED7FE157FDBB7E9FE000041FFFA7C79FC1FEEF100009405FB555A80B400EE0000097FC0000002FC11CD7FAF0800F7FFFEF7F7FFBBE8377AAD6A54A2412008ADE2453FDF93C3B41CAB55296B624F83F2AEFFFF95BFD79B13FE000058F5FCB7E3E17FF64F52439135FDAAA62055EBAE4000047FC0000042F00464AFAF8400BFBFFFF7BEF7FF983DDFF7D5525000091043952A77DFC7EFF81CAAAAD5551127A3CEEF7FFF46DF6BC483FE00000E0EF91FFFEDF7F9BCEA916475EFBACC8045FFE4F40022FF8000000AF810BABBE781007F3FCFBFEF6F77F0BF6EFB5DA9010040422434DB3FFFEFFDFC1C15555554A217C13B77FFFEFD57E70002FFE0002";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "2814526FFBFAFFC46BB555915FB55D12065FDF6FC0023FF00000021F0016CEFFFC400D627CDFEECDEFFF13FBF7DED54A400040802055D7FFFEBFFF83D56BA9555422BE1FBFFFFFFDD75F50003AFE0012B21763BFCFEDFFBE7EBD49405FF7BE08085DFB7E6008D720000040BE8001BBBEBC400BFA53CF767FFFF006FF7EDAB55208111200609123EFFCFFFF82E2AA551744846C1FBDFFFFB6BAFEB4003AF6004AD7A2FFBD97C7FF7F3FDF58C1AFB5AC25024FE9ACDE023F000000049F0022E617B8200CDA479E95FDFFF507FFFBF7D6A84244800020D0B7FFF8FFFF83EAD15529AA015E0EF7FFFEFDFF7F74001AD012293FC8FFB69FAFFE9F8F7B5B285FEAF809";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ))))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ))))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h440C770C443F773F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  & ( 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .mem_init3 = "011DFFFFC6F5BE0822955645ABBB3FF400011892A51FDC845F0F97C333C514000300000AAAAEFA6B56FFFE27FFFF6FB7D5CCB6CBABEBFF8B833E0000C07FFAA1FFD0D56AA844FFD977D55AD269F6A910484BFFFFD7CFDDDA04A55750FB6DFFEA02042A92AC27EEA1351AB3889172700001D282202D6FFBB5BBABFE0FFE77AAFF8CFDEECEFFEFFFFE78F7FC0080FFED847DA858ABD4483FF746ED54D9A5DDD5492555FFFFCD35777022B5565017B67FB00025AACA52B3FF08FE1D8ECB3F524400019008816B568D5ADEFDDE07EFBF7FFFBFBD76EFD7FFFFFD47FFFFE0C03FF6A2FD44596D6C3E5FBE9FB5A796972EAAAA9555BFFFEEDBDBDE0552AB557EFBFF60";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .mem_init2 = "012AEA299547FD42FA1D1FD70FEC400001CA420AB4D4D6D775DF77C7BDFFFFFFDEEBDEEEFEEFFFFEC86BFFE9810FED5FFBA851B5F8B53BF7E8EAAFE92EF76AAAAAAADBFFB36EFF6D904D5F5376FDFFB800AD92F45359FD12FC3E9EF25B542200006529445575B8B5DEEBFE06F7FDFFEFD1FF77FB7FFFFFFFE55DFFF011FFFFFFFB2418AFEE3E8FFDEDAD63BD37DBAF6AAAAAAFFF9BFBBAFEE554EBCD0BF3FD92A0B76F592922F940F4343EEEAFF2480000C455526F1AEDBF777FFE07FFBFEFBFAD54FFFFFBF7FFFFB14EFFF0012FFFFFDB8930F6BC8617FFB57753D577FEFB6FAAAAFFFF9D7F6FAFD916ABE09BFFF53806AD7EF49554FD95D83D3AA6B04B2000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .mem_init1 = "0076B4A96A4B5AF7BFFFFED7FFF77FEFA5FB9B6DD7E7F6FFEC67FFF0045FFFFFF61430AFFDCDDDBF3D5569BD8FFFFDBDFFB76FFF957FF6F76E42DD52CFFFFAA20DFFFBFD85557D02E87479225FA93000007556DB052CB7DFFFFFFE0FFDDFFFFF3ADEF7CF77A7DB7FF137FF33011FFFFFFEAA257FFF4DF7DFF7B5B1D76BFFFFF7EED5BFFF8DFFFFBDB5B156742FFFD4F006EFFFDFB656F82ED07AE6BA2EA4F00000376B6D94B295FFFFFFFE47FFFFFFFF6B56576BDFA3F5FFE58FFFD3007FBEBBDE159377F7902E3FE7D6ACB8DBFFBFFFFF5BFFFFB6FFFEDFEECD5579A7FFBE143BBFFFFEFBDB341DA0F585A63D56F8400036BDF6D54252FFFFFFFE0FFFFFFFF3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a130 .mem_init0 = "6AEF3BFEFFFFC17FF97FE3C2001FDA15EE3521BFBFD77B0EFFAB55EBFFFBFDDFFEDFFFFF32BFFFF5F6B16B7A57FDC8000F7FFFFFFAAA801CA0F19F4F5C53F020001BAAFFF9ED557FFFFFFE8FFFFFFBFFFD5E6FF377F7C19FE65FF7D00107FE05F85420FFFFEDF7F17FF569E753FFFFFFFBFFFFFF3DFFFFFF5BDC4D3AAFFF220077FFFFFFF76A993281C61E7EA95BF840001FEBFFFEAAB4BFFFFFFE0FFFFFFFFF31DEF66DDDFEAABFD7BFCFE21027BE05DC55207BFFF7DDFC5FFB50BBDCFFFFFFFFFFFFFF16FFFFFFEFEF33ACADF516C07BFFFFEFFFF5A85A81E67D2EB22DF050001EF7FFFFF4D9DDFFFEDE0FFFFFFFFFD56FBB7F75FF807FCFDFD7B26227FF8B";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .mem_init3 = "20004257AA37F01B5A79E07FD80000400FEB87F22C0FD1FDC2A3F7553F9C9E97EAF367EFF9D9EEB7EE6FFFFFFFFFFFFFAEAF12CF7513FFFFFFFBFAE15B680050000007EBFFFF3FFFFFFF41ABD72A407280000855F50FCF6AE903A07BF80000009AB50CFC1E2FFFFFC3FE7FEDFF76FEEFF8AE6E909A4B7AA6DDBFFFFFFFFFFFFFBA99CEE5794FFFFFFFFFFCFAAD7806050800021DFF8ADFFFEFFD11AA98BE4068510002156E0040B6ADE4D03FFE100000877C07CF6A33FD69E1FFCFEA7FC448AFFBFEECA275F8F473DC1FFFFFFFFFFFFF1E66BDF7D487FFFFFFFFF0FA4AA8015040000443BFFEDFFFFFFA01AAE4BE0074880120AABA80BB545557503BFA400000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .mem_init2 = "87B92FFFDF017FFFF9E77FFFFEFF83AFF9F9ECC4A4FB7E676E87FFFFFFFFFFFD729BF6FD4873FFFFFFFFDEDF2AAC0AA2080003A77FFF77FFFBF626AB537F00B269080825DD00155DFF53541F7D00000085FD3F77DE80FFFDFF5EFE7FFE06A4AFFCF9EEE6E5DD4D76FA3FFFFFFFFFFFF2B4EBEF8F251FFF7FFFF7F9BF25AB054820000348FFFEB7FFFFB0055CB2FF816D1440A5556FC00AA6B556D85FF780000003FACF5DFF85EFFF44F15FFFFE3E902FFA6CFD7DD7D86C67F30FFFFFFFFFFFFAB32BBE21484FFFFFFFDFFF0716AA16A2800005821ADF53FFFFD00B5331FF901C0A1210AD9560011B5F96A11BDF40A00001FD7FF7BE03FFC83354F34E681F4817";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .mem_init1 = "FA2EE67118E09EB5DCC9FFF7FFFFFF8B895BFA0F412FFFFFFFFFFCD04A550504410000104D7FFFFFFDDBCEB0D9FF0CAB05488A96ED5800116B65581F7EE0082000FD775BDF85D2455AA5AAA430BFC00BFD56E315B828B336D4676FFE1FFFFFB4FF5DF144049FFFFFFFBFFFBA2955A70804280068167FADFFFC6FAAB69EFF02AD42AA52ED5556000F37BD400FFBF0128203FF5FF56BE2412B6A351595893F9005FE4AE734987583EBDD358FFE47FFFF6B6DCBD435015FFFFFFF8BF7C0224AC009200000B607EFDCFFFD6FEACE9C7E907E80A55B6AAA48C000772D540FE3BC808A02CD639F3E899699AA9554D5F57EE40368EEEF569C971CDEAC948FFF17FFFD94";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a146 .mem_init0 = "5E7CA21012FFFFDFFF9BFFE20AA54F540101002F24BFEF7FFF67FD3F9D3E00878455555A29217CC0D4F68C0FFAF24A4113EDB7DBB7D44B54BAA9563FE23FB00407FCEDF1DE3D003DE418437FCFFFF9B75DFF10C8057FFFFFFF87FFF0523A6B2A88000037A6BFAA7FFDEFF243040E44234292AD552A92FFD036DAB80FEF55490982B95B7F7F8A28B58AA65BFFE203FBFFFFFEDF56C56ED072F8089DFFFFFFE6A9F3F9402052BFFFFFFFC5FFF229254FC82000C080C9F7F5FFFF67FC2F06A710004052254AA4495AD01DAA941FB2BBED29C3C7BBCEA34896D4595A7FF007BFFFFFFFFEFFF8FE4F8834FC469F7FFFFFFB9EDAC400000BFFFFFFFFC4FEE02552CA6A";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .mem_init3 = "8000600092DFDAFFFD23F19387958101C20952A8910B6F7406FA8806FD552145D736DDFBD9C0AA55454A8200027FFFFFEF7CDD88E135A3AEEA1F0B3FFFFFACD7EBD200014BFFFFFFFFC57E70152A4F3404001800D7BFFE5FFC203E5C81F424017102844A0C51ABBDD3DD5E07F7CA395583DB59FFDA5450825480000084EFFFE2F8FEDA10F71304AE0F352FFFFFFEF35736080A002BFFFFFFFFE2AE7C55525BE9100000188BFFD53FFE8400FFC8CC9120F4401220451B7EF6BD767217BF54386AB1F4F7EBDC204A20011804D60E7FF80FF834D91A4E87D13DC13F73FFFFFCAD69DD4001817F7FFFFFFFD156792A9A6BF4200000811B7FFE9FFF440197E1B88400";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .mem_init2 = "701040C9F85AAE9BBF3B2A8FFA26EE05C96D53DFFBC524800889000014FF405FF8F4DA38840A82AEF355EFFFFFF7D56F24000EE5BFFFFFFFFF69566C2A52ABF4800000444BFF5BB7FD7000DB58B55000191144AB7BEFF75DD775540FD55AD702E583BBFEFF8A88014010088138FC405FF9FEDAFE0D4FA8EFF7709FFFFFE575B80000C5D2FFFFFFFFFFD55A6C954AEBEAA00000004BFFED5BFEAA92EF3D7D4280380E15143FC2A1CD7BD7AA07BFD5B7E2D24FB8F3F6600200000440033C81805FF9E8DC575363DA0BF005BFFFFF9B9A8000013773B7FFFFFFFDAA5467AAAB4DF48000000101FFB623FDEF85B516F2C8001C0235447FFF9B776EBBEA07F7562DD6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .mem_init1 = "E95FDFCFEEE9291440004002010BF857E876DA2B4EE5514901BEBFFFFCEAACC000004DEEFFFFFFFFFF5554642556ABDA0000008010FF7A87F1E0246595DDD0001F001B546E0A2F3BA95DFE07FD5ADBB0E56DEFFDBFE414A2220200580A3FFFC4A1345993CE87141F8A78CE2FE4BDAF00000037F5E03FFFFFF6AAAA6E956AD5ED40000208427FEAAA7E405B0C21D944800E0002D5B7730FEB7B6FFE07FD756EAFE9B27DCFEFCA95291040000030BFFFFFFDD2DA8A3105C143602B5E0FFE54F00000125FBFCF05FFFFFD5556664AAAB7F500000801057FED12A7C7E98FB37390000E00066DDFA87DFDAD96FF075EA7937BD47AA9EEF7D540A48500000446FFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a138 .mem_init0 = "FFEAD974E9318A2AC459AFFF976E9A0000009FEFBFF45FFFF6AAAA6C2A6B6FDA80000062183FBF4B8E86B4E052F9A20007000146D548F3AFF6EBFA07EF5AFDF74BFBFFFBFB6D53AA10207F0006007FFFFED4D923E85ACE90532A6FFF7AB770400052FF7FDCFB0BEFFAAAAE4555AEBFF500000280549FBC21CF8EC28133F1080006000060DBA3BFAAF99DFE0FFF6B5DDFEAAD5EE6FFED55E148020FF4613523ABFEE0DC95AD5C86555774EBE9929FCA08242375FFD32FF26005555BF0CAB4FCB50001031440DF7711190B599136F74000032000155AD47F56BEEFFE07BFAED56F5574FF6FF6EE7D2C07800038C0FED5957FAA58AD50644A52F5D55A0ACA735241";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .mem_init3 = "CFF6FFFF800000000000000001156FFFFFFEFEDF944009BDBE9FFFFAAF7BFF95002DB3BCFBFF7AF7FFC880DFF00DF6FEFC8BFFFFF6FFD7DFFBFFFF805D33A694007EDFF7FBFFEEF4796223D4002880527FFFFBFB84989000080000008895BFFFFFF7FF7F56201C57FC5FFFFEEFEFFFAB6AA7EBDCE1F7F6DFFFEA446F620FA3AFA0557FFFFBFFFFFFBFFFFB00F4A8BC10001BEDBABFFFDA6FC73019E40000800A4BFFFFFFBD52942A00800A12254ABFFDFEFFFFFF6B80101BFF1FFFFEB7DFFF6AB596D6FD1FFFD57FFFFE821DE001EC7FA00AFFFFF1FFFFFFFFFFFE816A429F28000F7FFFFFFF75B9D9F213C0000000AA7FD5FFAED6D55280010200011076FFB7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .mem_init2 = "B5FEAFFCA1E00B45FF3FFFFF773FFE7EAAAF97BDEF7ADFDFFFFD030ED0C198FEC00757FFFDDFFFBFFFFFFF81D59219200001DBEFFFFD9E86E15185F4004000803FB3FFFF86B89400000700006A8D0DEDB7FFFFFF8CC824DDBD7FFFFF5F7FFCFEAE1ABBFE3FFB6ABFFFFF85C5F100BFD0A004BFFFFFDFFBFFFFFFB706D54088A00001FFFDFFF7EA7A23A00DED000004001FA4FEFEAA6C000001587FD0400FFFAABFEEA3B52DCC14FE5F7FFFFF35FFF9FFF0521F67FFEAADFFFFFFD0C961143E0C000037FFFEEFFFFFFFB7FC87543E72A000023EF6FFFD76E80AD101FA000000208BC4EDFFA2100000006D8ABFFD401FFFFFEEDDFEA5889B5B9C7FFFFF35FFF378";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .mem_init1 = "2C151BCFEFAAB7FFFFFFAA6FEEA00C3000009DFFFFE7FFFFFEFF7E0AB3E3CAA000001FFDFFEFB9402360C2FD80080088AEF37F5E14800000537FEAAA2DFF797FFDF2C2690BD87C1F5FBFFFFFB9FFF7CEF502F13BFFD555FFFFFF422333A02D80000017FFFF7FFEFFFFFDF016A75F8AA0000043FEBFFDD2F40DB244370000000045D17DFB7900000A0A6FB4AA96893FFFFD3D2A1E8FF03F4DAEBFFFFF99FFFFCBBF8AEC0FDB5557FFFFFF012FE4C80400000051FFFFB5FF7BF777D41ABDFF02A8000105FF57B66E403742407A80000000278AFFBB7A0002319D18EAE848B4802BCBC8489243D02E83DDBFFFFFD4FFFFFFF80BFA7FEB6AABFFFFFFFE9527080144";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a154 .mem_init0 = "0000BE3FFFC9FFFFDFFEFA2AD777D244000020FFAAFD9232BBE261FB6000408847D1FFDF0A800105FFFFEBB536A487FEFF6A009654C07F2F4FFFFFFFF5FFFFFFF551F6FFAD52DFFFFFFFF28D4E98000000001FFFFFD6FFDEFDEFC85B1D5BC6200000027FA9DBEFF4ED55407ED0000000A6E2CF7E28002BE56DE6AA5492A0239FFFD1009D8EE17542BADFFFFFFAFFFFF80FD474AABA8A3F7FFFFFF4A5996802204000BE17FFEFFFFEFFFFF06AB60686410001009FEA6D1F06B6C2E87FE02000000FEAA7EC2D00443FA2F7AA925AAA01FEFFFB45CFEE603CA3F05FFFFFFC7FFFEFDF2A1BB55AA57FFFFFFFFE1377D2028400001EFBFFD5BFFFBFFCF0AA36CD3C60";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 ))))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 ))))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a130~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a146~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a138~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a154~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .mem_init3 = "BD22A05F202A81C42B12009AAA4AB75AC0E107BFFEF37FFFFBFFFFDDBA703450000000000011537E8681509000000859FFE209007000C73A20B81000040040C8215F292FFDFFFE75EBFFF707B89C00C6FA1521788015035084F8C56EAB7DAFD506E0BEF7FFC15EBFBF777F77683DE270000000000008A97D8454AB4800000073F74BF004AC019D888054160010000200E9C9E553F37EA8F6FBF7983E660623CEFF50B1D5B0002FAA22977EFFADEAFF6A00E0B7BEFE00EFFFFFDFEE5B2C3AB480022B80000105537E9292BC40000021D3DA0EE0121E866F7BAAAB08800411048373F8D357FD7E9512BEDFC8F991B802A5FD4A8EF0C404CB906B7DEFFF75AB7FF5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .mem_init2 = "047DFDDBFF80B5FFFFFBFBB2DEB7D52001081E00002250FA84A5D528000005A7F31BB608573BFAEDD576F00080440001AB31D524FEDEAB7FEF724FE6200025EBFEA52EC9B8651D44B5DF7FFFD5DDFFFF00CDD6EFFF02FFBFFFFBFD5DBF076A02000000300409537D95AB2B020000414F4A56D4201FBBD692FFF32200011085043DB8B5357F2F55DB68D87BC8985811DFF492758FD665F42346FFFFFFBF7FFFFF0407777DFFC0AEF7FBFFFFEAFF810258114954000024A8FE855694A00000158FEC3B74001A7FC4553FE6B8000C3510008DE1D2CABFA992B5FE69EF7253A02BFFE35E5B14F291DA9C3FFFFEFBFFFFEF690ADFBBD7FFF0FBFEBF6002AF95C8ACA8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .mem_init1 = "44050A200002B1FB6B7FD3D400010AAEF46DBE009FFC0A949FDFB400B104800E73E5692DBFEBEEDD330F7DC002312BFF995ED73A80594A64FFFBFFFBEACB7FFFD4DDD93BFFA55FBBFFF844283B19B2A324000280040894FD373D4FE10004051EF5B6D6821FBD84A55F7FF00982480863CF207DF3F7EB7AF7DD6DF3048A849FFE0CF1B676885FB053FFFFFFFFFFFDFDFF3AF6F7BBFEFFFFFFFFFFA28150C0A8D100000040001213FD7DFF578800012AB6F85B7B000C6A4114AEFFE20608804D5A7C22631F2BF5F1EF69BFDC2435014FBE3BA2DAEEA153693FFFFFFFFFFFFBF7FF27FF1ACFFFFDF3FFFFF5A9FFF100A5C800000000001147FEB6F1AB75002008BF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a186 .mem_init0 = "39AAB468961740A29FF074080901E1C7BC206E9AEBF6FF7F87EF324088020FDCFCE55AA91283B45FFFFFFFFFFFFD0FBF2FFD36BBDFF759FFFC153FFFB518D2A000000000200022FA7FC494808004AA77F0B5DEA210079114D1E39821B1F89D795D667E4B5FFB7FDB3EBE40006D811FFB718ADC5205384775DFFFFFFFFFDDD53D3FF40BE76FFBFFFFC0DFFFFF0FC3AD10000000000022B3FF7FED6BEA100048BF7156AA801001F88408FF740B80961F1FBC6345357FFEDDF4DBDB00AB02007F73B036B54903F27DFFFFFFFFFFFFFF62D8FFFA06FEB5F0FFF83FFFFFFF0FA1A5C20000000016DA92FABFF7D57A80454AFBE2AAD740480050705CD1FFB08F497EB4";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .mem_init3 = "5D614695FFFFF7FEED7608080002DF2DF02AB0081B826FBFFDFEE52ADFFF9C837FF207AF89F0FFEE37FFFFFFAECE97F0000000ABFFFFDB7D6FDB34A02010A367A6AB6A800E0479E1F60BA06AA01FF4375CA25EBFFFEEDFFC3A58300100883FA3D52AB2A31012AD54B56800AD7FDF80B5FFEE15DFFB74BBE837FFFFF1FFB56AD7000000040005E2FE5FCD1D5A910A91FAC2AAAAC062043D02C000AFE00A0FEAC57FB07FBFFFFFFFFF8AB000001410D7CE72D7F90A43BAD57A9A880402CF84144EFF9F72EFD0409BA43BFFFFFCFD6AB558241000000892527D9B431175444064FFF2AA85509E105EBA7497630FE59FAFBFDF5E0FFFFFFFFFFFF1A0001428087E9E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .mem_init2 = "D2D5F9041F8510605761420FDF40039F17AFD5000380E7941BFFDFF1FEEBAAA500000010A01552F66F8D02AC211194FEAAAAAAA0CE70A38D6246C180F15FDBDEEEDC5FFFFFFFFFBFF44001091003DB5C75B7E10410506039D9801BDFF54023FF109F92285FC0DEC1BBDFFFB5FFDAA528800001000002AAFAAFED0954524453F6A7550542FE18FDC7FDFFB040FB9FFB7FDFF9DFFFFFFFFFF7FD981072E0136D9EFBD7F3E38004092416EFFFFFFE09FFFB004B848007B05903EEFFBEF7FBDEA8A2000000000001537F7D995555088249CF595505407E12FEABE37B787279DFFDEF2C443FFFFFFFFFFFFFC40524600BAA69DBBFF069000005515BEFFFFFF09FFF70";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .mem_init1 = "0E7E040003D1E204FFEAFB7EFF6AA50000000000000152FAAE19792A225926FC8BA41540FE137F777FBF54B87EDF739FF31C1FFFFFFFFFFFFFFC359AA0A6AC77D292C2C40000013FD1F7FFFD1CFFEC4AEA6F0000010615135E2DFFDBFFF55080000000000001527D7A3FF94B440295FB2D552A8160427F3F74FF5B1C7C1FCF87A73DBFFFFFFFFFFFFFFF4256808BB6CFD2F012A2080003FBD8FFF6816BD29555AABD128001C3D4E437DDAAEBFF9A8A0000000000000052FD6536FED515594EBF37B82287FE10FDCF9DFFEBAABC9FAC3DFE507FFFFFFFFFFFFFFFFAABC00EA8DFDE44F50003FFBBFCC21FFFDC012042AFE0162AE590C755082D68DD7F5A64A000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a178 .mem_init0 = "00000000000557FFEB4AFC2B2A0555D2DD2452DFE646FDCACBFF772F7DBFB81A0F677FFFFFFFFFFFFFFFFEBE8A9ED51FC174003FFCAAC13AE98FFFDFFE902577800014F8156AAAB21D5B6EABEF54000000000000000113FAB6B3FFEAC17056AB76B08557EE525A5FB7FFB7B991DFF8EF9DFD7FFFFFFFFFFFFFFFFEEA223F50AE884FFDC16A000036A403FB7FFD40155F0041E24A00025AA60D7E3AAD75A20000000CD54A6004A3FF4A6AFFA5C4096FFCC8CAA83FDE46A30F5FFFFA942F4D997866FF3FFFFFFFFFFFFFFFFFC0087EB37F1EE5FF490040402AA043FFF7FD500AEF00224BD5421B575C1BA82AAB56A4000000400000AAD1237AA636FFEAC2E29BEB";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .mem_init3 = "00000000000000EFAD37FFBEAEDFFC91200207FEBE17C1E4FC354FFDF9FBFA08BFFFFEEFFFFF7F7AFFFFFF2A43A4A56AAAEFFDDBEEAD56417D40917B96A02BFBB7154A4810000040000000006000000050000000000000DFF52FFEBE767F9C4B80042FFD5A334DB1BC1C8F2F67F7FF07AFFFFFFFFFFFFFEFEFFFF4F102911AA5AFBFEBEF55F5553281540A6DC100172FD9DB2DA00A000200000000004000010400000000000001FFAD5FFE9F437F7B5240006E9F7F17876EF75659FF9FF87F8957FFFFFFFFFEFFFDFFFFFF908008E4C48AFFFBD5EFAAA8EAA23582DEF001544F79EFF5E51400110000000000000000021000000000000047EC6FFF9EF57FF8AA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .mem_init2 = "801880252A4057FF6F3A3FFB46D019801BFFFFEFFFFFFDFF7FFFF7EA0800D3C5987F6ED6AAAAA9CDDEAA912B28043D936977FF7A9222100000000000410000001000000010040957FB4FFF9F67FFC6A900106016E426ADD7D4AD4EFF1FE007809BFFFFFFFFFEFFFFFFFFFE09012A094921B7EB5555AAA374FDA298C79C02C66FF4DBFF85490200004008028008000000000000000001004FD5BFFF8EDEFFEAAE2407482BFE355F5DF6B24FFFDEE003780D7FFFFBFFFFFFFFBFFFFE44006928D8D400F44AAAA91ED604D64A6AE40131BEB56F43CD5402040008200180000000000003FFFFE00000F7FA1FFF8F6FFF6BA0500DF057FC14BBF7B8584FF6079001FA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .mem_init1 = "06BFDFFFFFFFFFFFEFBFFC1402545BA5FA8243755554F8FEFC7568045981C7F5F55BE2EEAA8344088200028004500004F87FFFFFC00A00FBDEDFFFC7BDE7CEB0547380AFF82F6ABEF9081FFFD37800DE82BFEFFE3FFFFFFFDFFFFEA802D2965CFB52304BD44B83D7874890A26F361F4B43FFF0F5AA0118022088038001002AB2A7FFFFDFE0E95037FA1FFFCEF7DEB7FB029F605FE131FFFAFCA029FF8A3C00FDCD5FFFFF9FFFFFFFFFFF6C44016A5560BD2A239267B537B0F98CA4248B8A755BCDEFF8736B500128880021D50002149BFFFFF6ABF0DAA03DF29FFFCDF7FF9FFFFFFF0003D4A9FEFDFE8407FB81F60075AAAFFFFE87FFBFFFFFFFEC1003A8AE11";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a162 .mem_init0 = "5EDA541E452A1DD5D858665226FFD8AA0FF7EA2A1A8000022452A000000152DFFFFFAAE7E7A2A95FFADFFFDECFEB2DB2FFB5D55756F7EDAFFEE212FE445F0077C197FFFF57FFF7FFFFFFFF10074AAA6C476F7AC17FB8F72AF01851800156AAA68FFFFDBF00050000028000000000A97FFFFBBFB7D0C0B30CFA9FFFDEBFFC7BCF14F9FEFDABF7B6FFFF3601BFF239C0FFD257FFFFE3FEFFFFFFFF7A201EA4BFD503B75F624007DDA509C01AA801AAA28A8F7FFDBF00000000A000000000454BFFFFEFF2DF6B400516FEBFFFDEBFD5EAC8FF43E6F7BCBFDF57FFD807FDC20789FF3A8BFFFFCDFFFFFFFFBFFEA036A5570882DBED8C877FFD9DE0C12B4002AA0421";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .mem_init3 = "B76206AFF6128605FFFCAEE70101CB8061FA3FFFFFFFFFFFFFFFFFC8427EABFE2FFD56A4A42503D9E22BFFDFFEA812BF00003129210611530E542A5556A8000009000000000D537ED46AFFDB74325FECDAD3977FDE54F501CFFCD5A7FF0F39008FFF3FFFFFFFFFFFFFFFFFF8023EDD34656FFDB5551017F4F0817EFDFFA00AED002018248801A0A91576ED4AAAA00001A80800000001027E923AFFEACAD8B7A2F318067FF456A3039FFC8D84000003009FFD3FFFFFFFFFFFFFFFFFF109FEC7627B7FF7D5550A0402B4245FEFFFA802BF00600C522502FF48AABB94AAAA000AA800400000000095FB50DAFFE5D0237FEF16E0D0EFBE528981B7FD41815C000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .mem_init2 = "3DFFBFFFFFFFFFFFFFFFFFEE047F7E482DFFFEAAAA814AA8B1421FFDFFF412DF00C0072880169C1574AE4B5120000000000000000000417EB2B6FFCED5CD6FCFFB1C6DB6F440DCC0DFFD5E9AB1CBE8297DFF9FFFFFFFFFFFFFFFFFF010FF4E66DBFFDA002AAAAAA95A412FFFFFD6057D0900020200A52548D21520000000000091000000000001FF62DBFFF1A828FFFDC7D089FFD6108EC00FFFB3E7F7E2FAB07FFF8FFFFFFFFFDFFFFFFFF8087FD85D7BFFA000AAEAB6A9B24087FFFFFA0B7E0300001000148280428000088880000000000000000009BDF13AFFE6FD337E8EB90112FFEC5007604FFFE226FD35FEC0FFFFDFFFFFFFFFFFFFFFFFBB41FFD5B6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .mem_init1 = "9EE800015B55D5D929494BFFFFEA017A060000C000003000204889242040010400000000000001FF70BBFFFB580DFFFBE694035BB75404901D7FB4FB9FFAFBEEFF7FF7FFFFFFFFFFFFFFFF9550FF2B7A500000556DBEAAEB2AE889FFFFBE7EFA0800000000026021110224000000000088000000000001FFA8BFFFFFF3B7FF9572380DFFDF005948B16D1B2E7EEC7742FFFFEDFFFFFBFFFFFFFFFF5440DFE4FFF0046AB5AEF5D555C0A254FBFFEA608100000001000004844400002020000000000000000000017E98A7FFFD765BFF9FA88013FFDD12F6A4E25FFC2FEFFE9883FFFFF6FFFFFF7FFFFFFFFE1D42FF23C4E05BBFD6EBDBD5A248142E3FFFFC77FE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a170 .mem_init0 = "0000000000000000000124800280040000000000000001BFD12FFFFDBD5FFF16A20045FF5F1CA9A7985C34DFFFE7A755FFDFFC7FFFFFFF7FFFFFFE4943FED63A32FFEAFBD57D5557AC50859D7F6A1CFC0000100010001000000400000000000800000000000003EF58B7FFFE6C2FFF935E0107FDEF129E8562C9EBFEE7BFE28B7FFFFE3FFFFEF5DFFFFFFC92A3840DB472BFFF77BF55574F74125294B5A8573EADC00000040002000000000000081000100000000000029F75FFFFFDED3FFE25080145FEB7106ECE3A2357FFDFFF28417FFFFF1FFFFBFB77FFFFFE5A011917747BFBBFBDD5EEAAA8AAA94AC2AAA817B5A3E7A52017011C800000000000000050";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0  & (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a186~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a178~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a162~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a170~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a250 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .mem_init3 = "0DFFFFFE02ADEFFC0DFE90B74548003FFFFFDAA49FEFFFC0002F78FFFFFFFFEF77FFFFFFFFFFFBFC23FFD0FFFFFFFFFFFD001F1C01A05AADF9255000FF36F3F6D7DF8A78310638008FFFFFFBC7FFFDFD26FFFFFB00AFFFF04017FB572AD0003FFFFF6D109FFFF200003AE00FFFFFFFBBDDFFFFFFFFEFF9FF83FF90EAA17F7DFEC806FF7D8B217D473D505001FD96E6797FDC9CC844FE920027FFFFFD37FFFFFBA77FFFFFA00025692AA925550130007FFFDDB5247FFFDA00005F18017FFBF6ED777FFFFFFEFFFCFFE1FF3FE02FF4C415F01FFC2D94212AAB389400037FFFDFDFFCE37F23253E870847FFFEFECFFFFFB1DEFFFFFF55D52400152554AB880000BF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .mem_init2 = "FFFFDC85FFFB6800007FF1000AFEBB575DBFFFFFFBFBFFBFB07F9F75F3BC3FFF737DCAB016177F5BEA4260007DD7A2CD92BBB58ADD3F98DD03FFFFFF9FFFFFFFE5FFFFFFFEB5000000912556001000FFFF6D5247EFF8B00001CFFC300157DDBAEB7BFFFFFFBF7FFFF61F5EBF7BFE1FFFCD57921045153DD9E1200881BF3D9FFD04DBFFB8957F9F2649FFFD7FFFFFFFFFE0FFFFF23B94B00000A852A8002001FFFFFB542FFFEBC0000173FDC4000155555DDFFFFFFFF7FFEFFA4FDFBF99FDFFFF12F89A050D0C6FEFF4501000FF75EF1F64615F81537FEC31A9FFFA7DFFFFFFFBF23FFFE05EEAFC00044A955400200AFFFFED281EFD3F8000021E7FB8C20004AA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .mem_init1 = "556EFFFFFEFDBFDFF80F5FFF8CFF0FF419A8D22528EC7AFDE9000000FFBD2F17A08CAF007B3F490973FFFFFEFFFFFFFDE91FFFD30B52040002A4AAA4800023FFFBB5457FF77D00000205E3FF10A0000556BBFFFFFFDFFFEFBD041FFFAEB7D7FB22FB1A52B5247DDDF49406007E7DFB0F8A95D1366C9884021FFFFFFFFFFFFFFEB897FFC60B51860000152B54000087FFEF5915FFD5F6000004405CFFE81A0000A8ADFFFFFFFEF7F7FC0287FFAE7FCB2D0806D44E71D8373DB4004403FEF86F65F0AD7E36D7A71EC02DFFFFFFDFFFFFFFF903F857480046000021AAAA00600BFBBDA48BFF5FF80000000001DFFC05A40005577FFFFFFBDFFFFC02ABFFAF3FFCB7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a250 .mem_init0 = "00115D240B4468B7F0230000FE78D3A0DA23C68FEA6803026BFFFFFFEFFFFFFFAE0B6F9DD0000E3577D42AA820600FEFF6E22FFF3FD000000C00001AFDC530800095DFFFFFEEFFF3F00099FFA59FB0FF0007ABE38028659BD8800080FFFDEB64CC91C276FC08000805FFFFFFFFFFFFFFFF01F5BCE00040AEE02756D800608DFED3903FFCFFE00000000000019FF89F50002AB7FFFFFFEFFFC00030FF969FE3FF829EAC7BCD2934AA7C844401FFFD3D504F2E4AFFFEB88800067FFFFFFBFFFFFFFB00FFF800000A57700CAB7110322BEEAA41EFFBFF400000080000001B7F1AAA8002AFFFFFFFBFFD0000B2FFC53F9FFF003EC47793113923EF100000BFF954B3";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a226 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .mem_init3 = "F4EAFFC16FFFFFDA34DF0007E83EFFAF02510067A484234EC2BEF7C08500E023480FF91FC82FE00BD5281028B7FFFFBFFFFFFFFFFFFFFFFBB7FDE4B7E800A000D2000000000007003FFFEBF75001F6AE57E1F95DBFFFFFB0D60CF63FE035FFA561E00021824E08F2EF7F3E00800020341820643EC0F00AE694C218084EFFFA4FFFFFFFFFFFFFFFFFBBD7FBDBC00040038000000000000003FFFF5BFD3F5DDB4BAB000002D7FFFEA2F2206AD7B07BFFCEC12A0064859E0013BD3F9B007000100450800A17820B5A57520A042F98FFF361FFF3FFFFFFFFFFFFF77BD7FFD001800E040000000000007FFFD6FFFDC54B6AA2B40000057FFFFA81EA84010DF8C7FBDB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .mem_init2 = "6100008791140117E5DF1E00020C48008422039F405A4ABFF4A02172097FEDA97FC0FFFFFFFFFFFFFE5FAFFFD0000030000000000000003FF257FFEF761FFB4EA8000000057FF40905200427743FA7FAC600000C0928404847BF100000002000800808DD00ED2BF6F06060882A87E6B6BFBC7FFFFFFFFFFFFFDF7F77B000000000000010000000FFEDAFFFB60DEFED5D580000000000002768A8000FF47F437BFA300053053402C83FBEB800000C00630056203D06B6AEF27FC26104AAC8CAB76F4BBFFFFFFFFFFFFFF9DFF7800003C4020000000000007C055FFFEFFFF7B6AAA8008000000003005504202FE97FE7B560C0000BD000080A6FFEA40030000010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .mem_init1 = "00130007019AB60FE05A90A1509356DAB18BCFFFFFFFFFFFFFFF6FFE400007000800010000000001815FFEFFFFFDEB46D802492409000ECBC8AA808FF3FD67EA44A8003D1740089CFBF0E000014000100064810707691000020BCA148BBDBB6DD36BFFFFFFFFFFFFFFFFF1FE1000001000000000000000038C4CFFBFFFFEF9A6A810248AA0F82B80E252003DB7F9A7FBFFA0000F20C056957FE0E80005202660108400008AD442C015028242A92F2EB5B5BFFFFFFFFFFFFFFFFFFBFE40002000102004000000000000C99F5FC43B3EA6AA0AB7F02F6A62BFE909113EEBF2C3CA0D3C81783C02312FFFC0340153202F00000A200015B10FE005C0612A255A8BDF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a226 .mem_init0 = "5C0FFFFFFFFFFFFFFFFFFC8EB000C00804000000040000000006991F90290AA5B0AAA80F5008748D04A5487B7FFB87EAE068A2FF22414C3DFF801400A2A812100002C41127867E0FFE4802A952AA6EB6EA8CFFFFFFFFFFFFFFFFFFA0D0018000008000004040000000005500802FF692CA5478D4D79223DE3254E25DCFE386D48852B41D23055687FF80320751C90000200090400769A9D015FE0144AA541FD7B55BBFFBFFFFFFFFFFFFFFEF6004000000000002000200000000099A9017F14ED2D60140FAAA5C3E009266BE1F5F8BABC041ADB82344529BBF00120B0F1B60003000200000B2EE00040F0555554459BAD6B7736FBFFFFFFFFFFFFFCDD0140010";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a234 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .mem_init3 = "B51E92B664224E0005800FA9FFC5510B07FF7FEFF0B07F5533557CBFFFFFFFFFFF7DFEE52890FFFED2B9B3555D27AFFFFF577FFC0E0BE0000000000000000001FF7ECF02CABBFFF2C8001D0034DAF7FA1547DA4201943400024007DCFFC3500F8FF508F09B4007D76400B73FFFFFFFFFDFEBCC5AB2DF556B5512EE55B7FABFFD71FAFFE3F003E000000000000000001FFFD7FF6FB2AEFFFFB80078AAF0FAFFF7F52A17030C8AB98008A2FFB7EFCDA8677FE7F20FDC1E0D79FCD26C3FFF3FFFFFFFF7198C06EFFFA572A63556DD6D6FEFC06BFF168002E00000000000000201FFFC60D1E8BCB7FFFBF001E40FB8F8F34E7FA45F114D4296506C0247D97FC28ACD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .mem_init2 = "BBEFCAF40B8F704DCB000D7FFF9FFFFFFFEABE3588A04459AF65D955AFF5539FEF83FCFC0002B0000000000000207FFF95EED479785DFFB6F40F81DD643BFFDA7F72AA4901D419C016912FDBBFC8A2E3F2EFFBE3FEB4A4207D801377FFAFFFFFFFFF56D1A328D709449BAAAAF6480ABF2A0DE6E00001700000000000029FFFF2BFF750073FEFFFFDA03C1EF9FA3BF17F7FDD71505338213815088FF57FC4A03FE581479EBDB080054F7C2DD7FFF1FFFFFFFDF4DB5C5175DC516C1D775E2012FE14179F00004078000000000020FFFF55F7DA902AF57EFFF520F1E00B8A4BFEF33FF6EF5686200B65231517E7DF00C423736B276FFFF8E00001FF2DF7FFFDFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .mem_init1 = "FFFD3B2D75C7C015C933E5EDFC8000F80010A8000408F800000000088FFFED7B3FEA400B7FFFDFEFB38C000FAA09EDFF3FFD405512440303754297F57D005500BF30641FFEEC0000013E9087FFFF9FFFFFFFADDBD6DB1FFFDD0E97B574000AC00001E0001220780000000017FFFCAFD39F590045BFFBFBF5F6F0082F6165D3D73FF800109112013030ABB7F68A7890000DAD7A7FF97EAA77AA07804FFFFF9FFFFFFFAEADBFFFFFC7FDD0EEAFDD0107C00017000000800C000000023FFFD7F83FAE68035ADFFFFA5ABE00203F7533A7A73F9010104014384574133FEA0638100000D17BBFBE01E814D002FDA7FFFF7FFFFFFFD3BFEA96FFFFFFDC5576FB8B0F80";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a234 .mem_init0 = "0070000000003C00000017FFFBDE55FFEFF837FD7FFEAAC0E0010017F2171F663B7880364A02C4C040DFEFE4054010880160043301FD77B88100E103FFFFFFFFFFFFFCBF8BFFF77D7BDD8ADBB0008E0001E000000000180000997FFFAC8153FCFFFFEC17BFFDFFE9801A000BF81ABECF2F100833A8A34084819F07A42600100704A04884FCE9880600082809BFFFFFFFFFFFE95FFFFFE3FFFFFEF57DF400D800020000000000020002AFFFF78002B971BBBFF000A9FFFFFCAAE29017D42E7DEE2A52002D8201016021DF0B900900103820707E0A03540F8037A0000F7FFFFFFFFFFFFE8FFFFFFFBEFDB6B7FFE000F800348000000000020003FFFF5C500AFE9F";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a242 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .mem_init3 = "1DD2D7DDF7EB000044BFFFFFEBFFFFFFFF801FDC2300295BF09275A086803EAD4903EFFDFF80000030000000007FF37D20002B7FFFFFFF5D00001F3F67DE7FFD78393A412403B40BEE001082FFFD5243ABCB1D177F7E2044004FFFFFFBBFFFFFFFC027FF7400046AF0086FA445005FAAD207FFBFFD000000100000000007FE3BC80025BBFFFFF9FC80000E4FF598FBF7268FFC32080E394587808088BFF5E40D7C12BEFDBDBB70200CFFFFFFF9EFFFFFFFC009FFB0442557F24AB8481B807FED141FFFF7FE0000000000000000007FC5FB800AEFFDF44EFEFC001F07DEF3EFFF08FFFF300205081E36020310FFFCDF5644ECAFE1FFDD5B100503FFFFFFFBFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .mem_init2 = "FFB1025FF8608AABF12E4E830540FFBCA03FFFBFE94000004000000000005FF8F5FC025747FFFB9CFE0007E3F1B5BFB7049C7F9A2D1C72405E800420BFF80C2A1834E5C0F77BA9908485FFFFFFFFFFFFFFE2402BF92D2AAFF0B7C1402B407FE4287FEF9FFD200000400000000000047720201321EFFFFEFB780003E9CFEEDEFF230F1BC0F40A90D07E100861FFD88A7D4A3D73C8FBFFECD28292EFFFFFFF7FFFFF90200BFB75C5AFE4FD14804A40FFFEC1FFBF7FD4800000800000000000005FF60AAFBD777FEFFBB80003F8BB6B72BEB4F5B510202BB9221712103EBFFB361C376F46F24DEC7F54A88B0FFFFFFFFFFFFFED1001DDFC587FE108140955C3FFF9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .mem_init1 = "53FF7FFEFA4000000000000000000007FE895409ADFF9FFCF80002FAED55FF3FE52CA300A4F030002F0060AF7FE1339170FC7532137C75DA0A44E9FFFFFFFBFFFFFC010036FF8B9C7A0150153541FFFFD7FDFFFFD500002700000000000000201FD80B6E55BE7FCC7000033CEAAB6F3D625BBB60274A56000D1880CE6FF73C987956FC3B1FFC2EE4A52066FFFFFFFFFFFDFF3480013750FE800EB012ABC6FFFAFBFFFFEFB4000C3C00000000000000043BBB2FFDDAFDFE16780000F586ADFFB351499AC05C01800015B001E2FFC77AC0AA4E7FE587FA7D2354907E7FFFFFFFFFFF7EE20800004E8450F9C8095D43FFFF6DEFFFFED00083000000000000000011";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a242 .mem_init0 = "25FBAFFBEEBB7C0EF00001F4A2B3FFCF27C06DC82AA8A8000EE4017FFF85CAA07E0AF6F1E12C5DB4AA440C3FFFFFFFFFFF51BC20000009280FB530256BCDBFFFFBFFFFFFA0084000000000000000001815ECB5DFE2D7F824700001F1485AFE9F6480EB19828AB600057849EBFFEDA4316BDD8FFBFEB83D5E6A9497BFFFFFFFFFFFF33E0A920125423E9C35155B87FFFFFF7FFFFE80984000000000000000002140FF89FE775DE01878000154A149F77E4837A7EEF4084700025C055BFFFAA20481EEFFFCFBC17F6A0A40F5BFCFFFFFFFFF3E3B8040249283395448AB77DAFBFFEF7BFFFB01FD400000000000000000049FFBEDF11D6FFB8E7800070A817AF6FF";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N9
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a250~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a226~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a234~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a242~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a210 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .mem_init3 = "FFFFFCC0001C6FF1F7FFFC5AD00BF00000000000000000000000000C002DBFB2000435CADADF2897FC3D98AC4FFF9576F3DCAF7D65000020000200452AD6DBDFCF800892A062D40014007150A0B000067FFFBB2828478EC7DFFFF07FEC23A042000000000000000000000668002EFEA814011A8AFC6FA16494FB66B50FFCF65D62EE66FFE1A20050000E8012AABB663FFF00148C0A0F8019AEE024A2A0780003D5FFFD0AAA116507EFFF04FF4413E005A00004000000000000F80390005D79CFFC00AD62AFF7C8F37FCC9AD4BFFD0F5043B787FF63C08040002280049555B9FFFF800A6022BD0077FE60225AA8180000C5BFFEE55552805FDFFD597A8407E064";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .mem_init2 = "E081000000000001E245FA20002AFC3F07C033F55FFBC2E936A275EA3FF1747773D835E9A3E0002C001680215566EEFFFF800290082003FEEBEA0954251400015A3FFFAD555893BFFFF9FA7FE805E26A580044000001F058DCFD854000ACFE80003019135F8BE1DD6F5DF5C0FFE17A58A06EE37FF5F4032000368004AABABBFFFF8000C404401FFE3DB50885157A0001F63FFFFFD55404FEBFFFF56FD805422A9F000000781BE7F8E5F7D4800055BCD4008A0D555FBFDAE9D8C7CBC5FFC3743CE3EF03E0FF7205C3002600912AA5DF7FFF800010000025FFB7FE002156280007FF0FFFFF555813FD3FE3FB5F8C0242153FC0245A37F2FD05BAAA9100015E6FD3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .mem_init1 = "88029618ADAEFDFA2BAD351FFF8A60087B1686FEFFFC6501B0A50024AAA26DFFFF8000468128A7FEDBDF19854AB00077FEDFFFFF1065F7FA37C7F7FFD80940F7FFEFE47FB804DBA556AA4A0002A9FBAF9E015ECD578F7C6DF4ADDCABFF97E8DFCF5B75FFFFFC698030E800014B66DFFFFF8001102A836EFEDF7E44152AE8417FFFAFFFE04A7D7FFC02BFE7FFE804402FFFE0647E1FAA00496AA92400057E6D969D823DD46FBF6DFA4AB6D7BBFE29EF4A25B57FF7FFFC050000F20000292A6F7FFF800044000115DEEFFA22AAABB413FFFC13F23EDF66FF90807BEFFF881280D7F7D8C06D3EEA48A4924A900002ABBFBD10211E84AE4F7CDB2AAB77E7FC37694B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a210 .mem_init0 = "41EFFFFFFFF4210000A0000256DDBDFFFF800520010267DCBBDE9455557699FFF844F40797FFFECA0E3FDFFFA030804FF4E00E0DCF6A82094AA4A000055757BFD06A0EC40147F312DB7BBD77F94D557C9EBFFFFFF2DA4800074C000092A35FFFFF8002102A00277FE37F4A2ABBBF15FF00167F6FFFFFFB9A63EFBFFFD80AC0B7F75944E9B8D02052512A400005576D7F4194173E9141C4C4AD9ED9F7F2B62F0087FFFFFFA0FE4100045800004AABB77FFF800080000006D7AFF7522B56EA93840001FFFBBFFFF354BFBF3FFF380100FBDF623D312515090204920000153311795AF8F13FED828432D7FB43CFE6D1E0FB17EFFED7E47FBC00729800012ADABFFF";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .mem_init3 = "FFFFFFFFFFFF9FFFFEC0AF8F3FFFDFF7E5828000222AD3BFDB1508A89480002FE35960001BAAAAA00A8BD6A240000005B7DDDCCFDFFFF3F40004420FFFC74221D5123B4D9D0800101543FFF36DFFFFF78FFFFFFFFFFF8FFFFFA437352FF9BDDFDB800000905B42BFAD75854A400000173167F0007FEDFD500015FA0800002017CB67B3BA73FF5FFFF000000000555540D4E1EDB5D018B8000247FBFA17FFEEDF87FFFFFFFFFF0FFFFFD3FEFE8C707FFFA584000145552EBDF575752000000013C5967C03FFFBB6A48000FC000000000D6DFA6ED7DD1F7F7EBFD8020AAD76CE025358DCD81808C6C00117F7C815FFBBF79FF3FFFFFFFF8FFFFFFFFFFF50EE47F7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .mem_init2 = "A5C0000217AABB7FD55ABA900000001964715F6FFFD25755480216080000000A2C732A796BFFAAD77F7FFFFEAA911A01A4FFB70792304E30001FF6048ABFFFFD7771FFFFFFFFCEBFFFAFD6EEAF80C47F83000022BAEFF7FF2A54C54800000000D52F5FFFFFDE52AAE6A801300100800269FDE3CF6DE87F7FFDEBEEBAAA4994059BFA40E200EE7DCC002FE3482BFBFFF77AEDFFFFFFF72207FAE6DF7C4F74C81EDFC0000BBBFB273FB552F4A000000001CBFFEBFFFFBFD3AFAAA918800A002001D97BBE34CBBED5BEFEAEBFEAA9242A8907FFF0C005C757D1023FAF340A26BFFD6AAFFFEFF6BAE207CFFFEDBFFFCD1A80EBC0014F7ED14EFED15D7A100000000E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .mem_init1 = "BDFDC97FF83FFA39F555214000000003D5FFBD479A807EEBEDBDD755D5924A835D9900001F3E0FFCC07FB551151FFFFF1252F5BFAAE9378E7DBAFFFBAAD553502F4005D7D4E8AFFFD01B4A80000000032FBB22FFC01FFF23B6D5CA8000040004CDC1B7FC7FEDEFF544DF79FF58C8D4099BBE0002FF51E7E8A11E7BFE85D5FFFFCAA556FCBD311F89F6EFFEDFD54AAC2C45C04DEC3002577F401D6140000002255FF4007C000FFFCB0F7D31800000000ADDFB73FB8F838DE02FFDEFC0102B8A1064026001BA6C723A04D98B84956CDFFFA45591F7EEDAFFC7BBB73BF57D0945C7495CBE4401492B7EA00ABE200000007F3FF8413A0006FFBFF018560000120010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a194 .mem_init0 = "DFC295FF9DFFDBF96FDAF533E580AA3AEA1F0028E42AD97812A7840055576EDF920A43FDDFEFFF5DEEDA0FBFB7366C38F2AEC2000402AB7F400A91000000000AFFA9080F8003DFCFAE048800000000397F5922FBFFAEFEDC16EFBFFFCE03885DAE100A85F0AAD88946BD800102D25FF7C94527F57EBFFD7FBB7F9DEBDA5BAA0606D08000001497FF400B65500000001CFDF00047C002F52E8907100000800032D3AD553FDFBBF7FF1FF7FFDE1D81143B7D80541722555C500DB000109000457FC331D5EFFBFFC5FFEFDD977F6810A90022D20000004252FF801AAA00000001F5F74002A1E00350E60170280000001042613E515EEFFE4EA3DDFFFE74EE100827";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a202 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .mem_init3 = "FF80001008010D5FF1FF49DAF73C2380000A1FFFE9FE1C44637E55FF5068004FFF09480C13B3A04890010000054E7EFD06D0FC0EB6CA8676BB6ED5CFCF9C1C9CB7FFE9FFFCFE5F80A29000004AADDDFFFF80024020402F6B17BE48555220036400202C7D5FFFE80B5FFA6AFE3804001F7E621042046EE20604480000053F97724DB0FF3EAB943BDD7FFF27AFAF03CFE3AFB4FFFFFF5E7FF8972000044AADB76FFF80080000024AAFC6F712D5A2C000B9000839AFC8540168BDE42AFC0042007FFF2942501148F5102102000008BC5F2C90F44F3D6A395E6ED5F4CF9F5E2BFF7FC67FFFDEDF0BFFFF170000012AB6BFFFFF80000005000FB66FDE5556D60800A6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .mem_init2 = "00006322FFC03F8BF7F8B5750013001FF5C554420C1203BE9420000014F0B33A25280EFF7FC7F3777F93DFDCFD3F921F87FFFF7BF777FFFFE38018004AD5DBFFFF80200010040EED46FF64AAA8408FFF800BA07622E4F9FFBFD44AD7500000DF9EF505442084A03F3C4800000B855DF0042221A43CC7CEBBEDD79FD9FA73BAEB9FFFFDFF7DDFFFFFDEB0800052ADBFDF7F80000042004FEB9B6D52B5A403FFF9F00BF0CF4004FFEDFFA40A689004002943F2F441060005006F6D00002D297F20900429C5823E6D6D5E573FB3F43B077BDFFFFFBDBB775FFFDBC508000AB6CF7FFF800000840427B76EBAAA9A01FF99E07CF1C117F07FFFFFFB89C1400000000F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .mem_init1 = "F2BC45AAA008C084107E7F3070EF76E22C12404121DB55B7ED3F5E27EA16E9ABFFFFFFEFEFDBFBFFF108E10012AB3FBFFF800000081006EFF7EDCD493FF0E1011FE80CCDFF57FFFFFF4C0010E100000EA79FFD84549F2442902067F9CFDB9BE0500012103FD5D6D5615F3F17D4B5A67FFFEBFFFDBEFECBFFFA231EC0145BCFFDFF8000001202963FBD77A027FC9401056FC030027BFA57FFA819F20A00000003A2FFFFC2FFA0713004825005356C69005810C855F8BAAEBFA2FCFF1FABDF751FFFC1FFFFF7EFFBFFFC8F63F402ACCADFFF808000040882DF96DB427EB68851C5FCBD8000BFFFFDC7C2A7CD4C0080020345DFFFED965401C0C00000104A2C4300";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a202 .mem_init0 = "520ACBFBD7AAAB5C22A97D5F97EDAAB7FFC1FFFFFFBDBFEFFF4DED7AC05703FFFF800000A200176FDABD9FA4E0A4004F7C3E0000677EABF807DF7600A0100003A5EBBBFEEFD0000E0380000420AB7A80E50075BA995DD4C00958FE7E0BFBFFE8FFE1FFFFFFFFDFBFFF8B7F8FD8959BF55F810002085496BEEDF5B4BA4A2000EBE58B100012F7C0AF8FEEBE2F0000040E85EE6B7DFE3D00401800F000529070406A8837A5D6B50C2046A3FEFE17FFAB7FFFFBFFFFFFFFABFFFF57FB81FF0FB6DFFB800000A502B3FFEAA547212110002D8E5F800006DF4400A1BFBC400000000EC7FFA7F7663EF500003F02A0000C2740D521E1B672D2800020A5FFF237FEFFFC";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a218 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .mem_init3 = "0000000400020000000000FA4017F97BEB68119859E911EA0A4153FF7E2F97A72600E646B1108B6EBE01001F9319E4003000000014A3A00C01034AA955527AEF6AD7EEB7FFFFFFFFFFFFFFD7E870000000000020002000000000000CD0172C6D5F207EADCF1F7EAD00AD61B9789BE395060301F63C0A58A77C000AEF93953C400000000102A280F102C0A755550B88B5B753AFAF7FFFFFFFFFFFFFF9F9E4000000000000000000000000001B5017FFB6A2600D47FF6FDB69095283FFFC2FF34F8C874087F18140537C0217CD36FBD788000040020C07800AFE0032D568083D7B6AA8B75EBFFFFFFFFFFFFFF7FB9000000000000000000002000000048017F2D8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .mem_init2 = "8280211FFFFDFBF4025247FFFAAFEF21BC234352E94200DFF8000F4A9D24B6F214000002085249A075F813558821FFDFAD53C55AFBFFFFFFFFFFFFF0E10800000000000000000002000000019017F7683FF904B7F3AFFDD800234FFFD16FD694368002AADA490066F8021A94A93DDDDA3401842828402E45A01E055AA20FFEFDF5272EBEAFFFFFFFFFFFFFF7C64480000000020000000000000000002017FBB480062BBBEF3C0630049ACFFFE05F4E578AA7DD5ABB428049F0002B9856BAEEF5E0620500A868380000008D6D107FFFD75C9ABBD5F7FFFFFFFFFFFFF9E12058000100000000001010000000000017FEB90000C5FD7FF72EA011553FFFC05F1D1C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .mem_init1 = "8AA8BD56B54080CF70043312AAAB775EB8800884A8406000054089AA03FFFF7DE9FEE75DAEBFFFFFFFFFFFF78928D0000000400000008480000000001717FCFB0450345537CE4340002A7B3C80FF4C699A55AAD7DA500083C01081AA5575BEEFFF0024192A71800000804D6D2FFFFFEEC2FEBB963BF7FFFFF9BFFFCF0705D8000000142000101400000000004C1BFF7F3FE40CEA4FF0152800906E73807F5D6BE7542D5EEBEC0185C000218155AEFDB7DF8012414803001C0FE03EB48BFFFFDF8FFFF73BEEFBFFFFF3B7FF7DE4A1E8000000C0800052000000000000F42FDB2CC529013B4BF690BF0240BEE591FF1CDD615BCD177F80012AC008000555777327";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a218 .mem_init0 = "FF001192443609E8FEFC13502BFFFFDDFFFED4C00077DFFED7FFFF7DC629B800001564000C00000000000006E02FD1FBFE05425FD2F0D25C5000FF968BFFB95FA2D4DDFAE90600C200234015555AB327FF800644243C26800107015515FFFE37FFFFFF8001F5FFFC67FFFEA79085D800008080480000000000000005000FB6C58281731FEE7BB53A6223771E07FFB9BCF37EBFABA309089400044022AAADF017FF80125D04301C000200814541FFF019FFF9D51C0407FBF8EFFDFBF29651F00000544800000000000000002C0016DED800342B9B7FBD49D1A0EDD4ED03FF827BA1BFDEDEFC44013000428014AAAD58AFFF000520A83460000100C22A80FF801D";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a210~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a194~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a202~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a218~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2 .lut_mask = 64'h02A252F207A757F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout  & ( 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout  & ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout )) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~0_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~3_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4 .lut_mask = 64'h207025752A7A2F7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N9
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [5]) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout ) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & \dut|vram_rtl_0|auto_generated|address_reg_b [4])) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout ) ) ) ) 
// # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & !\dut|vram_rtl_0|auto_generated|address_reg_b [4])) 
// # (\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout ) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(gnd),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n0_mux_dataout~4_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w2_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2 .lut_mask = 64'h00FFA0FF0AFFAAFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "905E60397001FFFFF7545A001500B8FEC00254800A0801000EB4800002BFFFFF25420186EBB5040255DA0C44DFFFBFE1EDDBFC02800023FFFFFFFFB26020000319D000A2DFAA0895329F7F8112010000006A7066B903FFFFFFFD2A880000B97FC0016190010000800F6A800081FFFFFFE90000C6BF92BA74039C190BF7FBDF87FAEDD00BE00067FFFFFFFFEAA80C002D0142042156EA2442B757FB4D09100000001B18B1E2EBFFFFFFDA3300048048FFC401A5C002D2014007F1410222BFFFFF22A020C292702A485FBFFEBFFBEAEF7D6F760007D00023FFFFFFFFFD7020000011400125655081212AE3FFA02448000002650C9D65170FFFFFEA3358000818FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "D00059800404001003C0000803F7FFFF184107333FC72534D805D7EFC76F56FBBDED090FF00067FFFFFFFFFFE420007901820010154A10414FFFFFF10000002000348F1F8800E7FFFFFCB6A20020B8FF0080BC0050B0A2000000000101BFFFFF04A403D25653AC496264FD7207FDFFFFD7AAE007E800A3FFFFFFFFFFEA84004300C8845211208022A677FF10288000200406C71FFFFE057FFFEB36C0020008FE20500660024809040000004002FFFFFF0550108657B484A1A6C2C57C857F57B8001FF067F40067FFFFFFFFFFF78041C200D200910A924841AB9EEDAA82000301002160FFFFFFF15FFFB4348000221EF4528A05000A3905840000000423BFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "02CC805756B1ACCAB08388A33FDBFAE0014A523AB00163FFFFFFFFFFFB40A50704790010AA49221034977D7110000B030045907FFFEFFEEFFFF62780220000B08150013000B04080000000010AFFFFFF0028047CBD5CF2D92CC0309BC2BFF755C0108891D58067FFFFFFFFFFF204BC0308350522AA4908044400F541000002040614D07A0277FF9FFFDBB48004A482A1087A01B0005C10406000001003FFFFFF00256014A5997DA09353A279C6EEBFFEBB0A2C709F2263FFFFFFFFFFE2929003003D018052A4A500780FD51400000408841C680BFFDFDBE3FDEEA6800A901082047A008014A40490400000024AFFFFFF000D7080B10D34A854EC9814417FFED7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "FD41910A2A3D67FFFFFFFFFFE22AD001082A8012AA95582079BEB44000005029842C103FFFBFFFF5FFF6B64025EA410C0232000000E401120C00011003FFFFFF002030F8E9929064AAB55234B256FF6EFE0A444300FFE3FFFFFFFFFFA88B8004823E810854AAC900CFAAD2840000B08104A218B8F067EFFAFF6FA780175120191202110002B800264800000102FFFFFF0080914D6E41C8C00B5F291C95EFFEBD00000001EE1445FFFFFFFFFFD2070800882E04921252B440DDDF5E800003C086044F053F97FFFFFBFFFAB3801FE88060212405000B7800080680004843FFFFFF0200020FB1B8B5F4696A59569FF6FBFFE8000102AC0487FFFFFFFFFEA02F1005";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "DB7F7DFFBFFE5B2C57111541DDFFB3CFFFEDD5FF2FFF4D6000C8C25FDCDFDFFFFFFFFFFFFFE812060002009FDFD6EBE147BF00000005A9017F503B543FFFC54F0A007FFFFF108000F85BAD4000004A00FFDBEFFF5DFC879E1E46541EFF7AF067DFFFC6688CEFA524026EFD37DDDFFFFFFFFFFF7FFFA8C100200000FEEBFF6BF2125B80000003FD57BEC0FFEA3FFF8F758A02FFFEFF9002000794970000089080DDFF7FBE9FEC4432BF8AA466FFEF18FB5AFF815EFAF2FE0A9ABFFEFF35CC1FFFFFFFFFFFFFE54A01C000003BBEA555B418FF80000000BFFAFF41FEA82FFFC156C240FFFFDE0200001FE07144044A2889F76DF6FFDF772F3CFF17813EFFBCF42F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "ABFFC228017E425222BFA06E3CD7FD2FFFFFFFEFFFFD81000080002FFE7FAB824B5F80000000BFFFFA82FFE93F7FE53BC500FFFDFC4000200072EBC010A10424FFFFDFFBFFFD557D5F1650E67FFF58FFFB6A894000BF2A109977A0C777CFC0000FFFFFFBFFDAD763D820003BFE4D5D894AFFE00000006FF7DB01FB547FFFE0AAA6407FFEBDC00082E0065D4040222100108B7FBFFBF655B1FC3B8065DFEDF67FFDDFE10002628A43E030418FEBDF1D037FF01FFFFFFEADB4068C407FD8FB4BF22ABEE00000000BFF6C03FFF2DFBFD0DDE1003DFFFFC80201001A078200081480D0A482FFDFBFEFA17E3F81CE76FFDF6FEBBEE200007D51289867C30F8FFB8A07";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "1E67DFFF7FF6D6DB0544086FFEDDB5D08AABE000000005AE900FFEA83BFFF05551207FF7FF8000004084C89008248211C78F4752FFFBFA74ED05A1E46FFFFDFFBFFFE680010554800E4C1E2118B29431FF907FFF9FDDAAB57749017FE93696ED517DE000000004FC401FFFD43FFFE82AEA807DF7FFF8200102085A0000110802FE3F9DC557DF8FDCF936E3AB5FFFDFDDF7DF6000006AAA4016002C5658792083FC800FFFDDBBB555D780D0BDA2DB07EC8913E000000002B9005FFED4176FF9BDA890FFEFD9F000204C224D8029040110FFFF3FC79DEFEF7D5D5363E547F7FFFFF7FF840001A80212020098F43155221FC42001FF55EEDAB77E00B1FDC3AE22EE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "154F400000000038003FFFD23FFFB42F79403FFEFFF0040090092B80C0101044F8F07FF3EF7F8EB7FDB4C6A22F9FFFFFEEBBD0000154000020F070E801CA8BFF2E000067BF7F6BA925020DFFF4EC037D4A24D0000000007003FFFF68179F6A5AAC903FFC9DFE080000C53D0224004492FFFFFFCCFFF70CF7F86203249A7FF7FF3E7FF30017AD80000400FB63C2A903FE62008250ECAFED7E02B440EF09B409F64116B000000000A003FFFFD41FEFBD0BB5409FEC9FFE00000080711080048240FFFC7F1FFFE64FAFFEE4CF2365E7FFFFD9FFD42006A480140F01ECEB85213BFD20000207F00BBCB5F00D29B78FD8837BF555F000000001E003FFFF687FD7F507";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00800506FFFE120FF8F5DAE4E1E68BBFFF21697005FDF21FFFE0C3FAEF10478190499EA000ADD44A0002038000000000200E8038139806C0000610000010D5149581E03FFFB5FFFF43FFFFB82A8AA40005000713BFFF08177C72EFDAD7AA0EFF117CA03A4006F50FFFE0C777EB00218180059EA600EBD78610068300000000009F05C0180184B18040102800008000C656C1C03FDEDDFFFFC4FFF5D40492480020000F05FFFF000B795E76DBF6503ACFEFDC54B2202A943FFFE447FDFB20078010A09CA7016FD50734030B0000000004C601801C0085932080080000000100194AC0A807FBEFFFF7D07FDADA0480900000001A0C7FFFAA1FFC29AF539FE8333B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "F8F66E5A22D79A6FFFE0C6FF7C1007800000FC2901AFFD3E50040400000040406000000A005DB0403001890000040001B7E0F203FFBBFFFFE1FFFD441004900000000E03FFFFA007BC1AF3E7FEC0BB3DFFFF3E330DB87C2FFFE0877DD10013400004B82803AEBE2AE8080B000000092AA00000000039B1B290018100008200007BF1F307FEFFFFFFE07FAED40001000000000C2BFFFFA80A741AA8CFCFD0DE9F8FFF4E311DE8FA7FFFE0C7B7444003C000103C21011DF88BA41808020002A48A5000000061104842880030800006E2000DFCBF81FFEFFFFFF4BF756B400000000000022FFFFF800BFC5916C0BF12183FFC7F92372D41FA3FFFE041DD810011E8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00041F51031DE002A8143808840012AD40000000008000DE0C00000000000D1CBEEDDF41FFFFFFFFF81F5AA90000000000001C07FFFF000BFC0ED635B681643FF13862B52A27FA6FFFE0C2E7508013F000023D118019A4A2AA2031241000AB7500000000404000366008010084C0369BFF7F7FC1EFFFFFFFFD27D574B000000000001C0BFFFE000D885D69152E50023FC02E4BBE4103FD0FFFE0407B854003F000003C400015AE47F471614A2222455700000008C3A2160EC020208000700D7FFF77EFC07FFFFFFFFE9B75949000000000000048FFFA0002D61A349AC8048F1F801CB01B0082FE17FFF04467C40023BC0000151884288011F840D124A8895FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "0000000C97003A1CF2100048003C0106BDBBF7803FFFFFFFFE8754548000000000020C485FF40006D4BED28BE9301C3F953E281508015F43FFE04076C10003FC00002E008032C8A1488294956A457DFF0000103607E06D3C000000054009047F3EDFDFD01FFFFFFFFFC7621110000000000030343FF92003765D54B9D4A9307F9F4F242449827F81FFF0A45BC00003FD00001E1142201062F40745496B547FFF0000306601802936600000020009300CFF7757E80FFFFFFFFF81509248000000000410963FF4408353BE8A7DA449687F0F0F6012D101BFE0FFF2606FA400439E00003E80082120022803AAAA75555FF70000703C81806C519001201500040455";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "0000003035F6DB7CFDA020800001555FFFFAAAC05154BEFF807BA48A8439A3829335C22E3E03E48C5C02C8F0A290003FFFCFFABD400442C101F014AA4D5ADA7002800D84210E57EDFFFFF8B65023BA00000000000FEB759DFAD80100000956BFFFF6AAC034557AFFE03BD42020BAEA9A42BB80A90BD587201E2288E422A0041FFFEDEE77CC05012402372A93132D282C014007820302D3EBFFFFF8828510AC40000000200B57A8B1C77841000085697FFFFA95A0A154DC7FA836DA8A6D210284593F856E97C414A13A0294704140083FFFE5F66F9800034020E8A94CD926D77A01F000881302D3EFFFFFF2482288534000000000056EDAE334F040000202A57F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "FFFA892010A4896FC0039A2FA63800DDE457AAB653A00005FE02E6616140041FFFF7FAAFB00042A105F255B2B4BDB1600AD00692430C5BDF5FFFFF511144258800000200177D5B04EBC84000040AB57FFFEA413152548C7F0004DDCAF655A40AD55F58D60FC564CDF542BC7AA2801017FFE7FEBFE5800C00007DB6AA556364540B0003C40317DFFDFFFF810489C249480000002002BAD4F5CFA44400002555FFFFF520209A55A97FC0323181D61D816742EF2B5599E14277FE02CCA8E0024A16EFF7FD75C0080D2003C552D157BEDA6A117803E003007FFDFFFE024227E33591040000000BABB60034A41600001095FEFFEA85A0AA40197F600A9CCBA6066925";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "577B2B5AB6BE501FFD02AC7AB880A017FFF7F6FFD811100015E0CAAEDADBA895231003A84202FFFFFFF84808BFF184A9FB80800008AEF804C1A43600000155FFFFEA92E0AAAB157F8094B8276E21BAE4FBBF12AB3DEB689FFE029EBDE802100AFFD7FF7FD04010000C1BBD6B555AC816030000090301FBFFFFE00224FFF88A36BFF220400DF7B8811D4412000022ADFFFFF54841456567FF402AB45556818CD0F3EE12A51DEFADFFFA23BE3B7001000BFFD3FBFFE081300006CCCDB5556E22E940000140860079FFFFFFC047AF6C4E555FF2EDC004F8BC0468B42000000515FFFFEA40D2A295B3FF60357E07AD4980BAFEF3EA909AE033FFFF02963DF8800015";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "7FF2FF3FE922E0000A03EED55556135B620801402500F1FFFFFFE91F6FFE275BAFD245C00267540287543000002055FFFFBAA8C922ABAFFFD25D7156AE01C0DDD37FA2486BF12FFFFD029FBFF000005FBFF37D7FFA0080000E1F776AAAAA209F800000008201F9DDFFFF81FEAF7FB26EC79F4DC00250D0402214320000152DFFFFEA81214293CFFE003AF897AFC1C01F9FE7934013F8BFFFFE269CBF60402FFEEFFBFF7FDC10800120DDB5555550A177420000004002C342FFFE1FDFDFDFC977679EFF40073ED800045216000012BDFFFFBA5201554B2FFD40BEFE6F5E81C408D3FD8AA0179CFFFFFF03943D00BFF7D51FFBFF7FF0418002468FDAAA555005DD";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (\dut|vram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & 
// \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & 
// \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h440344CF770377CF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "6AAD7E3ACBBFFFFFFF91854080000C0524253DD255B4801486BFFFE0FFFFFFFF000000000004ACBFFF9FF8000227FF400085FFDFFFFFFF0FF04A4F8B7FFAFD55B649210B47914803E250B14077ECF7BC5296ACB0433FFFFFFF41C24E400004C650083F6005B54040ACBBFFD13FFFFFFF0000008000220DBEFFF3FC00001FF8000743FFFFFFFF7E17F21529E1FFDF5555DB25133307B15408B492B1305FD51EB6FA5356D4821FFFFFFFA1C35040009C44A4243DC92D75401214BBFF807FFFFFFF0000020000481C6FFFFC3E000002C043FF80FFFF77FBFF8BF82B59E3BFABF5526A88000283C2A02C66B1A0902EBDF55A37595BDDC72FFFFDFF81C45B20000C2C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "102335C243D544689423FF837FFFFFFD200000002120A40FFFFF07800412493EE821FFDFFFFFFBC7FC55FF957FFD55492501029209C4901BA02992901F7B8D5FC4AD4B8F8207FFFBFFC0C3D240008488E409FD4C18FBA8111007FD06FFFFFFF60000100070509017FC07C180004005A0A9007FFAFBFFFF97FC94EF94FFAFAA9298000166078AA42EA235F0680DFAF56FCFD47566C01FFFF3FF41C4895C005E2CE04575D083F758405005BD05FFFFFEDA000038006040D430AF00C000002DE41804301FFFB7EFFFB0FCAEEFD0BFFAD52A610001A6BFC8902FB13D643406F35B7FFF6A0FD0E003FFA5FFC0A2F52D018699A015365123CF6815000579117FF7FD92";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00006C002110CD9000000000017BC8E108660FFF573EFBE17DDDBFE1A756AA410080024607E14814F22B703803CECDDFFFF123C83907FF9BFFC0C23297109E08681539E08BDEB5000002B002BFFFBB4000003A001820A8B060C0000000000C00C0C40FFBBEFFDFE87F56FFE3BDBB54800800044177E4A21EF975F09505DDB97FFFEC81A4A7C7FD0BFFC161BFA7C084598045FD6C59BED5E180006820AAB2A9000000118000001EDC0020000002080038A48507FFEB6DFFD4FFFF7FF99CAAA4805400018EFFF11016F12BEA5401D7F6DFFFF2489610C5EDA7FFC0C92AD2E11F13A8257DBD007FD42400004060A54D500000001C002204201EA000004000000006";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "D5810FFAD99BBF386FF5FFF86EAAA90120080186EFF24A0FF55BE52200D5C37FFFF810114616CC57FFE0C27DF848CB09C015E6C651FF54000000304210A420001000040000E1130200004000004100005480C5FBEEEAEDF71F7FFFF95AAA89008020058D7FF95017F93F6A2F00848EDFFAF402351D87A997FFA0D4D2FEA00B0048465E6901FED3C2000018C1001080004806000035400205004040000404000E158062FF576DB7EE93FDEFE4C6955200004001857FF4A81BF8EFFD8C80934D7FE742C812A1262317FFC0C1ABDF204D9180125EA2407ED41A800081000090000026048010333A439CC010200019406BA1D480F1EFFB6EFFFA85FFFEE432529200";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "115583CFFFED17C0DFFFFAF3F67DFEDFF7F7F7AD48040009000032749FFEF5EBC0457AFFDB3FB33FFFC10E014779F3E7E21B9FE9C20EFF77800002D00000008B56FFC1F585A7815FEC4F837D95D1FE0BE0D7BADDFDFE730011FFFADCFFDFFFFFEFE3FAC4A2000024800009655BEFEEFBA252DD2AEDAF7C9FFFE6C81147F873C3502F5FA8E873FD7FC00083D0000000205B7E67E81DB7843F1EDBC283B5DFFF1762B585FFFFFB0D801CFFFA61B9BF77FFFE9FED6480000008480002E8BEBDEEDA12A760001AD5E53FF7E8C39DA7E4E7F1E406EE322902FFF7F00000F00010001C2CBF2BE5EFB6007E1CBD0292D57D7F94C2AB88FDFFFFAEC0027FFBA797FFFFF1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "7F7C1EB0880000084000025EEFF7DE6F20DBC0001EB5AA3FFFA70A6AAF4C71E570137762F04C15EFF000015000000000D2EAA9BCF6A700BE66CE02B1B9FDF8D903FD8BFF7FFFEA80005FF9715040517C3FD86195A000000920000079FBBFFEF682AEC00003D870BFFFBE06B53FCAD1F0D00F7DA1E1800FFDD10002D00000000241418EB74E6701BDB10E8324A323605252BD9FEFFFFFFCC000DBF320022BA743EEFBE3A1000220082000006ADEEFBF76017BC00001D6DFFFEFDE0F549D9055F4F20787B2838C0BB2FE000270202000000B0069B96B6721F368BE02BB778F006B95DB02FFFFFFF9600037F6F0E112D5DBF76F7631A00030044000000BEFBD3F78";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "12DF200000DB37FA5FE80FEA1FA0B5FA5820A7E64A04006FD5000AA000048002FDAC35FD01E780E7283D029F57C300F1E9F793EABFDFF5E00009F770A112095FFDBBFFC400004C848000002F76DFFA520D77C00000F56BE7DFD405B54ED01378288657FC64740117D54025A010000014F5C5C74E046343E0CCB306FA47F7E0C9FEFE4EFA7FFFFA3000047559E91002AFF6DFFFD9CE0002444000001BBFFA6F8926FB8000001A0BAB7FF426D4BCBC4A7D340365FCC8B80029E9D021A000040100DFFFF6FB1275DFE39EB08D1D6F9FF1AFB5EB0DFAFFFFEE50000032E4E55000001FFFFFFE020019820000005FDD7EB6E89B7F8000004954953FE81F6A39FE34B4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "0900CFFFA9D81010B9D4852008110400FFBDFD77CBF17F23AEAA15F35750F2FBF5F6077FD7FFFD2800001D42A55FFFFFFD157FFFFE804AD000000876EFEDEAE848AF800000374AA97FF02FAA1BFE2ABE0C05FDFF9280000D65555FE00020900AB7EFFBFD43F0BE560AA244EB6FFFE3BCEF7F45F0FBFF7710080106EBCCDFFFFFFFFFDFFFFF8008304000801777F9D5225EFFC0000036BAAD7FA81EEA3FFF015E1401DBFFFA0400068575A9200090100AFFFDEF7FFCB9CAB81CC00661BF7A3EFBDEBA45ED5FFBFA800E0AE49FCEDFFFFFFFFFFFFFFEF058080000001DBBF75EA81177C000003FEFFEFFE0BFB53FFF9EB504811BFFF24402017753D98001220609";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "F21DB92000234806FF258183A29AAB7F2000002180108022800215DC869DFF7DF38007FBF80033FB40C40004D14A7FCD8806FB5FAFE8292235FF7DBFDBC0690121810808B6C7FFFF485060B800007A97E4077DA0040908016E0470AFAA72ABFF0020002183820086628649B52C35D7FED6000B7EADC0B3FE80340001A34A9D39C0047FBE8B64A8012EAF8F3F4A8768908C029009CFB9BFEBA12962E70000784FC809AEF01021A80169D00A3C795EBBFF4000004323C0808D2404AA3E553AFFABE80016F9796023FF484900009089020F015A3DBE42B1208093BFC6BF410182602C200050D7BC6FFDD154706580003A4F88809E2084280B0000052B23C8EDEFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "8040002311D02A0C984E2EF4747555BFC0007BED8AC0B3FFDA49C08194D4A008A1511F7E2BD4AA4046D7AB5F402C0401280A606077EF3DB5BAF0326540003D4E90583830808058084B57E42D2AB7BFFF4142000300D7451838B8A5DBA00FFEFF0040EBBF6B4043FFF615C400C925007A82388FFA92B2530021BFC7FF752402A440008080187DC9F6ABFC62E780001C6F144CA01A12021802120012F800FEFFFF0439003110115954155952FD9E07FFFE0E83B6FB0CE073FFFEAEA780149041440150CFFA82DA11D086A5F1BF1E1409101420108220BF793FFBFE32C782805F0F80CC70AC0A90688148450D402AB7FFFF30A20076841BA7A02CE008F97E3FFFF8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "6B4767883BD023FFFFE3B6380240084000A807F44154417043FFF84F355C2480300142200017EE31FFFFA4C780800FAF947C60112040A40A2A01644000FFFFFF095980B68144D87DD1406A05EC7FDFE3BD15BC40FBE043FFFFDAFAD649000D4023E03BE205E900084922719E152A5222200242104004F9ED0BCFE1D68A8007FFD138300815602984817600002ABFFFFF0495020265D5C5BD0188224FF9DEFF9EFC21CE4342F073FFFFF51FCC240054008734328156A82A18ADA0BC64D4B549102000811880009F47D2CE788F02A083FFD01060412400103BF518000100FFFFFF2429B029A95B8E17E737914EBF7BFF6FA89F700920B023FFFFFEC6F41200A800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "5DC800140AF41F5889F78024228AA4825109807E000123FE0BCBB94F0B5141FFC000D088504004000360000022FFFFFF8902D80BC2BAC132EE484BAD5DFFDFF7A143D864801073FFFFFF90B64802A00938E41001015A5FF0901EF830BE5512204804C0020003744FFF50A1830A8470EFC0026140190000000FF4000002BFFFFF5501902B72F3C9A37D39025E777EBBBE2675FAE140A817FFFFFFFAA948140004F1D200423FEC1F52887AB927F8A09400840CC059C0007E9100005A43050138FFC00161128D2000080579000221FFFFFF28002AAADBF401403FD882306BDBEFF926ABB2854800A3FFFFFFFABD480F00058908090940F45A22B07EFE08A4AA4000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "5FFFFFF0542D55B5B50A8847FF91465A015AF74323C4A505DFDFC5A82447FDFFFAFFA81F384000848AF8D5084004840100002A8301FC3B9FFFFE4BFF1F7FEDA92EEA5AA4000000265080840000000410AFFFEBE0565552F9AA156810F7B0280802537E1154E8F6CA43FF6E720227FB7FFE6F68567100000A147E0A002050000010583F8301FC3D9FFFF87FF90F7FD6BD2D202290C000049540008400000000A55FFFFFE01352C8FDB40280040FA0272A000E3D7568D1DAC2AAFAB4E80153FDFF7D6FAA8F61002814242D10020100880115DE1F0301FC1FB7FFE1FF700FFFFFC49112015B400800FD44002040000000555FFFD6F8152B51FCD61DF000478813D5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "003DC4B0285B57616DFEB76522A0F5FFFB6F7A1D0400020450152050070001201FAEB68305FC1E7FFF8FFDDC03F7FEB299010010120014A41A010090000001015FFFBB902AA923FAFE19E80428FA3EE3114935C978046DC12B13DAF00548B6FFFF3FED081C100911B03DA00018A2208C460A2A8000FC953FFE7FFFFE65EBFE904080001C60001F6812008102000008295FFFEAD8484A85F60F0254018A2984528A59482652027BC0AD1CAAD400255BFFFDBFB53330100425601C4000621110ADB454150007F65C7FF9FFCFDF32F9FE884200001CA8003DB890013504000005695FFFD5B024AA87FDA70AAA082282E80D6BF804006400578742E574E004240DFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "FFB6541440980107883A4040A1489513AF5E6B004FF0037FC7FEBEF1897CEA22100000093408ACC120012E880000058D5FFFAAF0109A97FF9F867F35548864DCC2F715C1A000BF158B92DAD002A017FFFF97FC3FC00004248039800092A4412357737D002FF0BC7F1FF8F7CA8E3A7A1000000000FD01D7F028002D9000008E3ABFFEAA800AAA2FFF6DEB9EC206806A3A33AA60B14000FC35C082D4E802A2ABFFFF9FD7300202000A102800004A952AB3556B230033C632F73FE7FF21645F2880000000145557FEF068007DA0000255557FFBAA8101252FFF9E5A6B0156C200D3D7A6061E0003A824E025D4E0055001FFFF5FEC7C080000920074000421554562";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "952F2900A7C43DFE3F3DBC08523D9800000000101EAB76A0DC006940000151557FFEAAC01114AFFF7B0A4C94082080229D5A5033000320504F02C95002A280FFFF5BF5F6C040003100D800004555552E0364050033826BB93FFFF925911DD80000000020FA9CBDC3BB006180000955EDFFFD5508116A1FBFB4B5124145240002FEAE056980049F490C02D4EA4550087FFFCFBBFF8000C1280032029512AAAA1F11701B000F86E8B23FFFEA173596AC00000000005D7D55E77EC068800005555FFFFF5560312A3DFFC1F4911010BE400296EB00DCD00B5BA0052294E002A0007FFF4FEFFF9003016A01E00112B255AC1C49640580030427E8FFFF812FC0C6D100";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ))))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ))))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  
// & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFBFBDFFF098ABFFFFFFFFFFFFFFC27FF405FFAEEFFDFFC81DFFD10A800287C9007FFFFFFFFFFFFF7FFF863FF577FFFEFF415FE0FB0002420010027047FFFFFF4800B48BEABCFD7BC4B5D04BF177DE6BD77FDB7FBD825EFFFFFFFFFFFFFDC2FDFF493FF77FFFFA82942E060027F03FE000FFFFFFFFFFFFFFBFFEC61FFFFF7FBBFF15D48000112B7D4A25000017FFFFFF6F123116EE1701BCBEBE5853FDFFDD0EBEBB7FDDFFE24BFFFFFFFFFFFFFF5A777FAADFDF7B555E21C832B007D42FBFE201FFFFFFFFFFFFFFEFFF8707FFFD2BF7F91552805006AE0585B6200853FFFFFFB58074156A00387E858EF86FD8DFFBDFEA7D55F662510FFFFFFFFFFFFFFFC27B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "A96C83AAAAA2AC13400A9899C304FFD40BFFFFFFFFFFFFFFFFFF9703FBB4FB7FA0755D02243BF800094AD52227FFFFFFB50478897EBF3F3EF09FB114747FAFF9BD9AD55751014DFFFFFFFFFFFFFFCA3AA02040C934288C06E031C001F60FFFC00FFFFFFFFFFFFFFFF3FEC7E8655580AA41BBD601B293F00000001AAA57FFFFFF32005C0A77A9FFFFD305DDD7FA7FBEEF6E81AD570955E7FFFFFFFFFFFFFFC904005024A8AA23512A8017B7A1C047FF907FFFFFFFFFFFFFFFFBDB91F21EA3405510EDFC00DCFFA0000000021F27FFFFFFF622398BEAFCFFFFAD5A79DA6A36DFFFBFC43DD7E6800FFFFFFFFFFFFFFFCFC80038402A1044082B502F50010127FF81";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFD8E820AA801408EFC610555F50000000001027FFFFFF69E037B7FD747FFFD959C6070BBFC7EA3D83A39ED6166FFFFFFFFFFFFFFFE8EA400B280A4888A85DC00FEA000007FF0DFFFFFFFFFFFFFFFFFEF680F0092300088096300156FC800000000000A7FFFFFFE3F82EEBF6BE3FFFB94E82D22D8B7FFF17CF81376A004FFFFFFFFFFFFFFFC15BA81C002520A2901742AFA000000FFC4FFFFFFFFFFFFFFFFFFFFFDA7405D2000203AEA0015F7A40000000000007FFFFFFE7D05EE3FD5E8FFFD862D2091196BADF8BF08015B7604FFFFFFFFFFFFFFFCC03E81C502892A952454454D0000407FC7FFFFFFFFFFFFFFFFFFFFECA35003C0220";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "845EC00177E90000000000010FFFFFFFAFB2361FFFEF4FFFFF655DECAABBAE7F87E380031BA81FFFFFFFFFFFFFFFE000F00E9004AA905077805FA00042CFFFFFFFFFFFFFFFFFFFFFFFFB8D3F25681488197A8042BFE800000000000887FFFFFF8BE07EA3FD7FCFF7F600DE26C8C8A57BE0FA800000F88FFFFFFFFFFFFFFFE400380F40148A58A01688AFA0001507FFFFFFFFFFFFFFFFFFFFFFECCF3AC0A01281557F4002FFA00000000004A50FFFFFFFD7E06735EFB3FFFFFEC0844898E554F8E0FD000000E05FFFFFFFFFFFFFFFE4003C0F80056AF6A00F02BF400002C7FFFFFFFFFFFFFFFFFFFFFFF4CB3A112842000BFF80057D4000000000000947FFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "0000000030400068407FBFB04FF7E48FFEFCCFE0001C0CBFFF3424841C02E48882AA0F1CBDFC14034D37717B809340B7853200012C007FE7C6F0314DF001017F00019A00002040007AC29004AA5F47180000000000000044027D76F61B7F659BFF77FFF0000E019FFF2A8120023C13204252A68C7FFC5005EC5B3F2DE0F243041177080016007FFA41F130EFB00080FF800CBA2400040004352460129BBF5C610820100210000211027CBF0A7DB5C07DFFDFFC205001812FFE1D246014E928C944141F407FFCA8786B9D62BEC856C72D0D8802021B007FFD05F020EDF80082FF005D364020000000D59508DA45ECA30100800000000000081876FD9812D58296";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "B4FBF7F67001C057FE71043944A4A4028A450FA17FFA917CC4EFF65FF06C04BCD54880803C827FFD0DF0306DB800C0FF8042F53438000000DA486282DAAB0F7200000000204004041079FDFA6A2B057BFBE7B7F36000C023FB3010B089F292B55B562FD1FEFE4572D95F673FC8764E3D01E000801A80FFFC27F0604EDC0072FF8920E5020E000007A5429456551229D20000000000003014306BFBCE491606FFEFF7B6DDA0010002751D802A27804840AA281FFAFFFD18435B2DA55FD8B8391241C2010055207FB20FF030FF6E00EBFFC00175244A000003552A452AD0F0D14AC00000018080400021C7DF40804445DF5FF75FEB0000400C9542009C3B7EA555";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "14149FFFFFFF0019AFB6F67FC0D27268409001002AC9EFFC15F020CDBF005FBFE095630802C0000368A554A96BC74C52000020028880040824746EF81E0B6B2FFFF9BB9A800000014F528088A4F09AA0A8A03FFFFFFF0480D7EF77BFF0FA6D4101440004B94CDF740DF060DF5E00FDFFF02FED408060000AAB54AAA52A1E354B0001D02266420000C4F07A96F41374BBFBCE7E7E00002180D531005C3C2655563560BE7FFFFE82016BFFB5BFF2E56C4A00C10200188CFFFACBE861CFFC0076FFFC61FA800132000B5D551292E1F0F25B20018880614000064A3874C1F8BFE9AF7FFFD7F01000BD2024AA0006527B955548C07DFFFFFE9104B7FEF9BFA570D413";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "004100083E0FFFFC0AF020CFF600FBFFF882FD102188001F52B54D5F48C2492F0600400102C100200290F997B175FEFDFF377F6000003360068C001B199452A49201FE3FFFFD4A0ADBFFFBBF93E99D8806000412DB07FFEA04F860C2F800DDADF8957E441204401FDA94A4D28F35256F02047010012100940841D6EB23FEEBBFFC979D7E000033D407C200074A59AAB2DF44FEEFDFFA2838B5F9DCBF92A4A80C455008005DC77FBE827060E040007FD7F0173C214302080BEA550A0A6C0D557F00002041005400022183DDF545AD7DFBB4B5737FE000B3FD00100019A524549B3D03FFBF7BEA94848EBE7E3FF3C254001A4008052B7FFFFE00B8753800007A17";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "FE58F7A21FD5803FFFFFFE80FFEFD5FFDFC92A4A01BF95FBFDAE812000022410EFFFDBDF8E560A63FDBFC0F54DCF3B6BC92B720FD00000002DF08000001FBAFECBF1EAD016C0037FEFFFF3AFBFEDAF7FFE54F59006A380FFFFFF7A80FFFFFFFFCE9D5C945136FFE7B2A3258E00000401FBEDFF7B0E640901FFFFE1AA573CCD002096F907800000017F5080000036EFDF5BDD8E085680087FFE4FF5F7DFF77E2FFFDAE91D83ED03FFFFFFFA81FFFFFFFFEFF5A6368107F39DA3398DC4C0008206DFFFEFFB06CC3501FFFF04C0F171201284237A578000000059D0800100AF747DBFFDF288F4408BFFDAFFF35DAFBBDB3EAD02E83606590BFFFFFFEE01FFFFFBFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "EF76BFE49202DBBE9F4F4446A0020109FFFFFFFB8E8DE802FBFF82F25A84001002953C0E900000007BE00004005DBFECFEEBFFF0F00135FFF63FF1F7B7EEBF5AEBDE8D11071E01FFFFFFF50BFFFFFFFFF76A961C82050B3AAC97323180009030BFFFBDE30E055482F7FE10C53F910842504DFEA780100000BF4084012B45D5DFFEEBFFE0209B725F9B47F75DCFFD7D9B56E5E6EC0B040BFFFFFFBA00FFFFFEFFF77F557C90010772F16D945200002040FEBFFFF71E9BD403FFFE4AC7DFF440080536DC22800010007E800800A25DFFFFFEEFFFE82085C3C6D420F1F7F0FFBFA4C1FE825C1A03C7FFFFFFDA051FFFFFFFF3FD504C9000084762BE090800000010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "042EFFE71C1BB483FFF83C44FDFA228292AAFF0280008001FD0400108053F6E77EFFFFEC151DFA3BF90836DB607A9FD1C166903E6400A3FFFFFEF4024FFFFFEFF3B350091490142FEB2FB9D020000201A4A24DC70E3FDA35FFF27D45FFFE882849577D41000200013280080015574011ADDFFFF82ACABD46F5C007BDF894578C00FAF606840073FFFFFFCC2923FFFFFFFBBADD59A080202ED5DAFBC200000004530A02C60E3FEABCFFE8F829F7FF248A2ADBF54500000008F20000012254000AAFFFFFE8130C071D9BC0816F7C04A1890038FEC1C8001BFFFFFBE884A3FFF7FFF9F7AD11A01042406A3D48001000300128D0048606FE1A4FFFC3FA6EFEFF9245";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "556BDFC700000803D200000014000222AFFFFFE02A16E9C04003A477D41255562858FF884C002FFFFFFFA85A007FFDFFFDFEAA0320108034D5FECC01000000024440010707FE2B1FFFC7F8CC73FFF4AAAB5FF5108000202394000802800008415FFFFFE036A96F050000082DFE0B55BC1054FFCA1E0005FF7FFEF178A27FFFFFFCDDA83D2000882046FD90200001000A2800040307FE2FE7FF9FC266F9FFED556DFFEA8A0000008494000408000001085FFFFFF02A4BA40F5001AB4B6F154C16045CFFC1830270A3FFBBC079009FFBFDFEDEDA13700114502DFCA100900500000001038707FE37EFFFFF8BF63DFFAAAFAAFFF6A18000000EAC80800000000005";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "EFD6FFBFF510649DDF7E9694500AEB6D00000004E10404B7FFDF601B71FDA01D056EAF7D55AC5C4000000660015FFFFFD776A9402A9FFFFA0A30512600901EB5BDFEF5C98E2FFFFFFFA13AFFFFFFDFFBAA12F79FF682A2B94DFA7A51545B55B50000002048A040BEFEDD787FC1FFFE8A0FAAEAF556AA13900000023002BFFFFFEBAB48019147FFF423C1148E020217DEFC7FF88FDAAFFFFFFE8163BBFFFEEAAAA13AEFAFF786255A07FDDDAC403576D50001000C06281DABB777F7FF8AAB5BF30ADBD5D6DAAC184000000D98057FFFFFEDB4A482822FFFE82820A258208807F7AF9F3ACF556FFFFFFF017EF7FFFFAAAAAAFE6FE7EEC842B9BFFFF4C7B0EDAB6A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "0010C346808007FFFFFFFFEA02ACA404076DEF7AEAEF1424000016384AFFFFEFD5B24181801FFFB12382091492200999FBF9FEE3DB9FFFFFFF913AFFFEBEEDFFFFC17FB7DFD0C1B89FFF9B3581F76DBF00043093010901FFFEDFFFFC17FFFE0087EFBDBADFB688A800001D1495FFFFBF7EC91000823FFFC54409DCBE0103C5E77EFBFC2DB6FFFFFFFF89177FD554FFFAFF4E7FEBFBE084FC4FFFFCB2CADBB6B5080623280000001FFFFFFFFBEEFFFF4040FF7FFFDBDF675400000E9A15FFDFFEAB64A980807BD001602FD271401FD0FBEFFDFFE3A8FFFFFFFEA2095554425EC0360C7FC5FF800AF377FFFD9A05FDDADD080301000002000FF9FFFFEE9BFEFFEB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "20FFFFF6FFFBC5A880000AAE4BFFFEFD77B244008068100003F7A4280297987FEDFEDFC6B23FFFFFFF91800400005B0808426B957E2002C32FFFFF6F07DEF7F71C02008000003007FE00017FFAD7DFF830BFFFFFFFFFC2D50000069E97FFFFFDEEC922C0018000010FFF64C4005AEAF5F7FF4031A07FFFFFFE91E0000A001C001081FFCADD2002A8DFFFFFF60F7FAB5D0E000000000163CFFF800127FDB96FF6EC5FFFFFFFFFF0BA4800068F57FFFBFFDB6495010057604A3FFFF5600137580DABFFB3B2F2FFFFFFFF42FF0000001421080677DD7A500066EBFFFFF911FEFDF704000000000439FFFFF0003B76042FFA805FFFFFFFFFF8FD00008B1EABFFFDB5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "2DB5290101797FC0682804CF165DEFD7BFFED882E17FFFFFFF93FA8840001C042206AFDD57C000396FBFFFF827FFFF7F00000000000087FFFFFC09DDA0002FEC0C1FFFDFFFFFD0BE800C0357D7FFAFF5B6C949A101E6AB78E4224085FB0EBBCED2AB6C15E19FFFFFFF818F81000018421003ADF327C401141BFFFFF03FF6ADBF000000000010083FFFFF0F6D00219FF0360FFFFFF7FFBC5FC0050746FFFFFAAADB64208103C8AAA2F00043C0DBBD787FD55BBE52E03FFFFFFF51E74880001CA0200927C08B94000997BFFFF07FFFFFFF000002000040437FFFFFF5A00008FFA3EB03FFFFFFF7FC1FE0109787FFEDAB6B6D92818307CCAA07C14099015FFB2DD7";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "041E8141554D4106D6BBFA000002201E00B0C3217F7FFFFF7FEFB7004F44458293588840356800100080000203FFFFFF80047D40E8536B2A0AAC695BA977ADEBDA00E0000000E3FFFFFFFFFE413B0003849280144AA505275BEFCB60000200040110617FFFFBFFFCFFFF97003754141480A045804BC000000140001003FFFFFF00206F98A762BFAE84AAACAAFF62FBFD6EA00900000047FFFFFFFFFC06FF9005009A0105249252CEFD5DFAA60008000841608040AF04AEFEFFFFB7049AA2454A04842A402EF000000720004283FFFFFFC001E7467109FCEB42ACD5AABAE2DEFFAF500D00000263FFFFFFFFFC97FE800380EA6134924928894CFABFD010600000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "C20809FFFFFF8EA73FFF93804A9110A892496B4016D800000000020803FFFFFF0808762BFFF58DBF035556A57F73BD1BFBFD20DA0000CBFFFFFFFFFC2FFE8002417E02844AA54A21E15F97440000004040280FFFEFFFF2DF9FFFB3412AAA8A77FD69FED143FFA0000000002203FFFFFF8020F0875FA9E8D4A656EA94AEBB77C0FDFF401B400245FFFFFFFFFC3FFF0005C0688052AAB555F36928EAA801000100401003FFFFFFFDD5DFFF8BC02AAAFBBFFD442FEC9EAAFFED0000000003FFFFFF1080E46797F4FFBD91ADAB22BFFED9663BFDA241B40147FFFFFFFFFDFFFE8001E06A2EAFFFFFFFE8EC3D9D201E000000402E40FFFFFFFF7FFFFF93A4AFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFD000FFEFF402AFEFD4000023FFFFFF0210B237FDB72F5D072CFD5A9BDF6DF9C07BA905344443FFFFFFFFFFFFFE800380BB77FFBFEFFFE03BEF1E00280100990020103FFFFFFFDB9FFFBBA97FFFEFFFFFBE82AFF7FFD40005BFAA000FFFFFFF480180E3D2EB6DEA50A77B3D5EEBEAAAB22BC14143A64BFFFFFFFFFFFFFF40091178BFFF75BEDFF81FFFC23D70000300C078160FFFFFFFFEBFFF878FFBDFF6FFFFF6402BFEFF794480016F8C13FFFFFF0087784FEF6BE0CE4055475F275B997FFBC7BB52213AC7FFFFFFFFFFFFFEC8BC4FC0FF5552527FFE0BFBF813C0040232003D0623FFFFFFFFFFFF8F0FFECAEB6DFFFBC005FFFFF7BA4100015F27FFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "E827D527C9EDF17714974ACF9FCEF57F5F7A7E5EBE20E4FFFFFFEFFFFFFF48B7AFA3FF54E94BABFE09FFFE8700041440003FE9FBFFFFFFFAD7FF863FFBEAADAFFFFE0097F7FFFFEFB2441001E3FFFFFF1C036E0FEDC7957700D5E107CFFFBC35CFEFD3FE8FFFBD1FFFFFFFFFFFFECBDEBE07FEAEAEBAAFF603FDB7D6004000E2007FFFFFFFFFFFFF6FFF8E3FD5EFD5BFFFF0005FFFFFF608EF3B621217FFFFFF12033BAFB383F9FB6CAAAC67C7F77F35F77F7F70008047DFFFFFFFFFFFFF437BF507FD55C5F5FFF80BBFFA580800C1E8007FFFFFFFFFFFFFDFFF867FABBEFFFFFE8802FD96BDC00800088D80F3FFFFFF02101B36B7D4FEFF4DC951A7E3F9F42E";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "78641B699EFF00000202440001000112FFFFFC7C79F78FBFF88957E52796DDFAF6AFF6009AAA60428F00F3CF0B8E46F4000010A002A37ABAB8BE80EF0ED00FFFFA2E3800040801000FFFFFC87FEBFE85D8203BE9347F64000001514004000048FFFFFFFFF7F741AFF8E11B2A175FD76BEEEFD21235528112527BD76B3B8172C9000207C00003045BF42013BEEFE9557FB7DAD000100002001FFFFF64FBEBFB87CAA43F892BEEEC010002FB0210080224FFFFFFFFFFEF97FDFE09ADA6347B99FF3AF7FA89354A164AA039AFC8E08BA1280004C8C00111FFBA1E6021FF1F6AAAFBBAF6FA00008004801FFFFFA87FB5FF52BED11F1309FE5C808800AA0840002852";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "FFFFDFFFFFEE45BFFAA2BFA42AEEF6BBF5BFE4209CA922114B047F5F80088E800404828212017FEFFC004B7E7FED5FFDDDD7DD0000001B007FFFFF607FD4FFABEA282D7E49FFFD802001A2000002890807FF4FFFFFEE47BBFA82FEAE2B2C7BCA797368D56A848012A0A12E5E400060CE0033F89018003FEDFFFF2BDFFFB555E9AFCBDE8000002600FFFFFFA83FFEFEE5FD280F3FCBFFFFBFB051AC0000100025FE81EFFFFCDE2AB9BA14F7A63A9385AD65DEF0CA9AA4116A57948A0B0000030E800FD88020040FFEFFFFC9EBFFDABA8720DFDF9000005401FFFFFDA07EF75FF4F7510BBEF7FF7F7B8ABAAA001202008AB7FF97FFFC8F1E58FBC7FFA03554BA35";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "2AF7EF6BEA12000155F94AFC0000003F601AD834002603EF37FFE77FFFB55598BF6F8DF000019803FFFFFFD07FFEFFFAF66C07FFFFFF7F6EF2AF040051005020DBEDFF4FDFDF2F41FDC43B26154AAD69497B501D654000095A7484090000000350232480812400EFFFFFE7DDFFDAAA2FFF95BDF800024007FFFFFBC0F7FF5FFAFF9483FBFFFF7BEF39AB540000022A88FFBF6EFA47AF1995FF2EFFCEB55552AAAAF5AC75D44800006990C1220000000B16501C00012C803BCFFFF37DFEFBADBBFD647BE6C008200FFFFFFF51FFFFEFFE7AEA0BF3FDFBFEF6E65CC90100000425EE3BFBDDFB3649F3FC8FDEA41AAAAAAAB5AECA37EAA00001516888120000012D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "D501BEE004190014EFFFF3DFFFB55F3FFE72F8DFE012200FFFFFFD407FFFDFFF3FAA29E27C5FFECD6B5E862400000090BFFFBF779F2E20A3FCDFFCC23AD456AAAAF5D40F840000005750AA040000017FC1801C0022F800437FFFF77FFFF7BEEFF46AF8932858C03FFFFFBF407FDFFFFEBD3A89FA57DFF67FDAA762C000040008F7EEEDFFDF6A5472FF9FF0E157552AE8ABFAEA1FD20000001AF8CC0000000FBF3860004261F8001EFFFFF5D6FFB5A07FFEF2F29BDFE2C03FFFFFFB40FFFFF6BF99CA4BDA479E95FD6F6EEA5800000842BDBB7FFF9F040402FFBFE4E63DAAAA5657AAAD9EA84000007F708C000002FFF7E298004927C0007FFFFFF77F7FEAF27F";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "76F7EEFC07FFFFFFFFD2EA82980000000000008E3FF0220172B6AF1BC251887F890F20D69E083FF53FE061D7C002035E00043AA00100002584139556E7FD7FDF0000181300003A7400000004000307AC3CDDBFF205FFFFFFFFE0D0908C000000040028BE3FF8498335FF7E9FCA45C867FFFFB006900457FE9FF06076C200036F00002E904018602E901B5AAAAD555FF300000883C4006EB0000080001C000FFC1BD9FFFC00FDFFFFFFE04800A40000000020283E3FF82003D5EEB77F6057B0F3FFFFD806AB000BFFEFF060EB800003FF00003E804101105C1056BBD7FFFFFF5A0480840013002E64800040002E001FF916B4DFF2A06FFFFFFFF490804C000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "0000819E5FF4A30064775CFF952110F8AAFFB061B04015FFF1F22077480403E70000BE342920C052C05F7F7EFFFFF81206C080000C000824A46000002F027FF93DF0FFF0C037F7FFFFF22020420000000001D11E3FFA088354BFAFFEC28690FF4420386130830EFFFE7020FB800003F70000BA800C1940C9800FFFFBFFFFB8000000402004002180F1F000005FC0FFC436B1FFF2605FDBFFFFEDA800930000000001999E3FF2A00A747BBF5F46AD60FFDEC03001215591DFFE3220274800035F0000FE080A8421B5014FFFFFF5DE040021006000000001037FB830004FF3FFEC1BB8FFE03815EFED7FF90800240000000001149E3FEA4201156BBBD680A231FE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "D220602243EDF57FFF901075C00011F74000BE0000400058019FFFFFEAA80480490040200000C101FFFFF8013FF7FFA25A64FFF20C03BBBD7FF50200730000000000A35DBFEA00057CBFDBFEA55520FBDAD02028075FBE3FFFE54067A40001DE40001E100114C012019F8FFFAAA880022280000010000010FF7FEC065F9FFF0C2F7AFFE48604BFBEBFB60000080000010001431C5FF090022D5BF9DE814962DEF70A280E045CBBF9F7EE30FBE00001EF4000FE40006442CC0140CFFC9FFC3A8C94400004182800001FF78C1E0FF7FEC11AD5FFF00B812FEFFFB92200128000040081689C3FF85006656DF5169109619D6A01C10843F1B9FFF480706FD00000FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "40014E30008681B81523C7E887F91E54094800000000000CBDFFB07407DEFDC16FFAF7E401C03DAFFFEAEA00398A80020250069EBFF40401AE3774B2AC94E0A6E906D0C90223BFF8BC184067E00000DF4001D8400000013804CB85C884F34F15C0488010082000120CEF5FD80AFBFACDBF79BFE100C025AFFF713480048240041140C61E7FFC9002C35DF0BD486D41EB21048004820E3BFF4270316FF00011FF0001DA80009000B0052012A01CF5AC74561FE0002020006C88FE1B7047FFF6D2FFFDFFE0245803DBFF7541000924090424A88EBCBFF844012EACF25AA135C0BFA95590000E1600006C70706F700000FF8001166000021000329531408A3AA5C0";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "000400401400B17FFFF8EBFFDFFF6C7BBA96F5C02003600000842000008D6BFFFFEA980075A79FFDA0BFF58FDF47C210BFFFC340A71FFFFFFD23FE5027FF54403FF9FF4FEAC00082413B6AAAA95082EF000010602010C9FFFFFFDF7F7FBEF23DD44EDB440519C000020404000056AFFFFFAA63404497EFFE007FEC6FDF87D5317E7AEAC026FFFFFFFF03B181BF555524BBFD7DBFFB830120E4BFB525555006F500001020042918EFFFFC1FF7DFFE9C3F5A27DF409117900050140E00049AAFFFFEEB29408556D2FF003FD77FFF9E701BFF4BC2415B3FFFFFFD23C00FD56955FFFFF9BFFFF8060122FC76D554AA544BBD000000402400707C3FA03FFFFF9EBC0D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "ED1EDF420285400001282B0001555FFFFFAA53C162ADA00FD105C10FFDB68892FFD748803FFFFFFFFE83817B6BEFFFFFFBF9FFBFFF0009A5F6FD552552B07ED5008208001001C000EC423FFFFBFF0F17BE4CDAC0491B60000008078000455FFFFEEA34C0555F5D01FA0028B7FBFCB8A33FFAF6829C7FFFFFFF2387A9EFFFFFFFFCFDFFFFFC2D054DD9F7AAAA9500B76D000012000400903EB6901FFFFFFF868BF67BDBC31283600000881080015ABFFFFFAAE505452A80483FA0000AFFF0ACA7FFDD73809FFFFFFFFE831D3F7FFFFFFFFFFCFE8FF898936DDEBDAAA55544DAB500001B00108020FFFA403D57BFFF140FDB4FDBCCCA1184000020188003557FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "FFAB7208B4AF00009FFECB815FF3F533FFFE8902F9FFFFFFFF0338FDFFFFFFFFFDFDFFAFFCB095AEEBF6AA854530ADAD00000400000026FFFFF866FF9FFE9485BA955BC9220BD0000000030008957FFFFEADC9820A35C09907FFDBE047F956FEFFF77C02FCFFFFFFFEA12277FFFFFFFFFFB4FFAFFDF095DF1BDB55141501D6AB000002001130882FFFE0F3FC7FFDB0E1F5653BCA914164000000158000557FFFFDBAD540A515FD11807AF4AE8FE5BB6B9FFABB0167FFFFFFFF737BBFFFFFFFFFFF7EFFAFF6404AAFC9BDB5508A00ABB50020640002440037D902DAF0FFDA48E3D9B49BE64AA18100000009C002557FFFF6FB69411463FF4C5D176AE2B7AEEDEE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "FFEAA085FBFFFFFFFEA064BFFFFFFFFFFFCCFFAFF6000AAF6F56D8C5AA8F55560400400009001077AC0A3581FD352061AAAA57F48A4C7400000003C002AAFFFFD55ECAC0CAADFFE800A1362CC6A4B6F4B7FF768DDCFFFFFFFE8177EFFFFFFFFFFFBCFFBFFA042ADF25FDAB1110054B6B000010001CA8437FF80FE202F668A0BCD6A96BF452A8850000000AC000ABFFFF6ABB65C1A527FFFA4A00A4A2F980655B1DFBF91BEDFFFFFFFF5069FFFFFFFFFFFFE4FF8FEA0024AF13DFF156A905AAAD000060000040103BFFF3F80DD87640B07AED5BF2A8B4688000000020015FFFFFB5D6924244BBFFEB28A08A5BF0455FEED6FFB6D5E37FFFFFFF23CFFBFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (\dut|vram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ))))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ))))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout  & ( 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a291 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .mem_init3 = "1571FDB7FD3BC803FD7BEFD493BE2E552F0BE81557A9FA00005D40034024EC1D281852BE6FFFF5CCDD6FBFD1D6BCDFFF307BE813FF80B3B2020008716118000512348001B143C487C3D00008AEA2007CF001ABFFEABC2006E1AEFFF8FFC04FBCC95D8056D7E5FFC4005740C180A07A048C41001E759BCB9F7AEFFF2EEFF8B7DF00571C1FFE0285FA00000077AC8004803D38F09CF4070213EA3C0E97002E00BEF920011FC7D70013757BEBE0BA256F4B803C01555FC7FFF0001DF061C051DF85A99804BE6FDFAFEADEFFEF0657DD4FFC007FF87FFD0827B4420200DE48C050062FF83F006A81EB09F01E4C056DF06198DA90000011C0004FFBAFFEA1D64AB329";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .mem_init2 = "24000555FFDFFFF4001AA023C0077F044442103E769FBF676A1EBFA57EF1FFA008FFF878780A8DF281B220FA1F4240B05AF29FC037005FA9E84706072AB010272E0800002000003FBE7F4C5D78D62164D0000B5FFFFFFFDE0035E010A23DFF6D29D8853E5B4FF8F761FFFF10BBF79F5E57FFEC08F00BFFEDC6C020BB70BEE3260FE017F81F902F81C15302413FDE64307F1C0000200040C904EF595155375407DE804AABFEFFFFEB801FA000C19FFE1828B4107E7CDBA3570D4FFFC5BFB4F6FAEFBFF146828FA5C7030403C8084CDED41E772BF80BF803A00792132079A04E2F0F7C40000009430126243504ABDD80EFFAAAADFFFBFFFFBFE03AA0008007DAA3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .mem_init1 = "9040407ED75D0DF5B57FFE34E67EF7FFFFCF8810201E5E5904183DE62256EDA09BFD3DFE0E7407B10C4B880D5C807B643CB0700FFAF8040166D7D5549BA852BFEFFF76EFFFFFFFFEFA3DD80000DFFFAC671407FF7BBAD71C8077FE559FFEA2EAEE3F18B89C2ABB281110163C018177600F3D99F8C62481F0415C428683D0856F941FFB580020100039D6228AB4C2AB7BBBFFEFBF9FFFFFFFBE3BD00000ABFFA92E000FFFDDA9F1DCA1ABFF237AFBCBBF307636FFFC6AE26240E04A0511015AE04DDFF3DFB71D89542A13850088710D28810DD04000000091BC1450221804AADEDFFFB6FC7FFFFFFEFBDF5C0000D2FFB6942569BD6ECF8FDC7165FDD7543FF5DE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a291 .mem_init0 = "D9BF4B6F98558240016008588804F7A88B5FA21A2331F4FB03EC00C1EAB9F800159E2B000048002230D356B08212ABF7FFFFFFC1FFFEFFFFF6FD7500004BFFE14DC2E0FCF71C7F3DE80A7925EB7BEFFD76B6E7EA94EA4FF22581BCFA00801C10A79FD1D1A39F0A7307A0002D0B15881A109C3C00000005D12C28AC88A924ADFFFFFFFF93FFF2FFFFFFE7FD800025FFD8953DA1DDBDF3EBDDB5B2721F24FFF6BD5B9363807074BFF07DECA3DC1A4A0D5027FF2852008BC9BB2800001ABB054041C1EBD800000055002E02210BAA8057FFFFFFBE4FF901FFFFFFD1AD80001AF7E62D7001AAB49CDF5CD74B31353BFF97FAC88E723F707A7FF073F51D7C01211600";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a299~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a291~PORTBDATAOUT0  ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a299~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a291~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a299~PORTBDATAOUT0  & ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a291~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a299~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a291~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a283 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .mem_init3 = "C9F0386BA081BB798A905912C115F004880C3800001E8429FC11616CAAA05BFDEF7FF896C00B7FFFFFD2FD80002877F3400900C9F4777BDD6D556276EFFF5EFA0000C03AE5E9FFF0C34C3FFE3E100F8013C020359EC8B3F9E56884CFDF39B003A01E8000007AA16E02A41DF75552ABFFFFFFC47C01667FFFFF08358E3F7FFFB93F0C0097A7FFEADDEDA896FFFFFEAFE980027FE78100F9E2E1055F3F89871588472B5A6182C15AFC77B8B2D5573850360A0D00257FD00823B487FFF77AAAABFFFFDEAB4016E0BFFFFE224FFA45FEEFE2C209004AF46708DDEE9551BEFAFEB78C0000213D8883FEC08BE17EE6F29B6414830323F800CBD8791F7ED3FD8E70200D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .mem_init2 = "7CCF8453777401E4F9FDF7DFDEAAABFFFDEB81024E923FFFFF048B325ADFFEAB1409022F6DF9999D3CE69EFD6EE81ED600001FFE002DFF94E1B0FFD03EDF6283C0442360580AC93807FFCFFCCA6D00397FF1929A900686C9FFFF7EFAB7554DFDEEA8F00CE9483FFFFF11214956EFF75CB83A008BBBF4235CEB80FFFFFFFF500B00045FFC201FFE47F2816CD60BF7E05456EAC2F0884164C0095FCFF734780024ABE4248BF830A91FFFFFFBEFDB552BFFA38FC2CC86A57FFFFF04122AA8FAEEF52F94012DDDFA6DDDAF1FFBFBF6FEFFBF20045E7C02B6F92F286D7FB280DFE094695180B82210510556AFFFFEA63D80D221E2003E064FF1FFFFFFFEFFF72AA7F8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .mem_init1 = "5AFF2DD225103FFFFF010111256D6BD5EAA880876FB7B15EF1FFFFAFDF363F8060143EF81A1E469C328DF918105FE2D01FE00030534A62856BB1B7E09427816C230045E0CA3F3FFFFFFFFFFFFDC4B0053FF8DCD4B5AA3FFFF80048481856DB572EFC0A4DD77C47DE1FFFFEFD69DFF7FFC045FFFFDEF67CA139C1FB68822FF2520B79E4808CD04FDFBAE8DFE025BB95820038CE0E13F5FFFFFFFFFFFFFEEB80B1FFCD01084A411FFFC0000105FD5AEFB5DAD7E0877F46EDDFDFFFFAB4955F397FC017FFFFECFF36AA9503E7E8082FEEC0014C80506E55D33EEFC82B85D2CFC155D685A0F5EDFFFFFFFFFFFFFFFB78073FFEB132DB493C1FFF0000003FBC576EDF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a283 .mem_init0 = "6B7A9C5BBEC7B82FFFFFEB512280049F800DFB5FB7F7DB498B47DEE2816FEF9210786932F31147EDFBF23D12A35DC06DFF00022AC53FFFFFFFFFFFFFFD8053FFF008063294C21FFC000000EDAD7AFB7B75EFA33DFDF5E3FDFFFFB4083FD87AA5841FFFFFDBC851D54100CEC0442FFF8030262200806CA3F3FFF2EFAA00C1C2F3F29065D8787FFFFFFFFFFFFFF4053FFDC100428CA3353FF800000057D47EF7BDBFAD88CF6BFC1FFFFFF484C5FDF98292C3DBADFEEE13509394081B4B0A8FFDC04050CB2EC0408BB4B62F9D400081CAFA25044F0FE91FFFFFFFFFF7F6E051FF485021103258D8BFF80000003FD457BBEFF57F807DDFE3FFEFFE8700FFFDFF906A";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a267 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .mem_init3 = "ABA55000000002007FD3FB7FEE5FFFFFFBE0FF0820FA845517C9EFFFFFAFECD8D9002C63A1B51E128F9C037F7FF800000000002DA9155FE217000904AAADFFDEA2013BFFFFAD6820028083F1FFE94B6A881000001100020807BA96CC7FE1FFFFED703FC021FCF0050FE3BFFFFFF3D8D8F9040E8B8449E71050CB6FFFFFF800000000000200C3FE6360000933ED577FFD5102DFFFEFDB50000008006F94BAD00780A155555060002040FE75F8ECBFA8FF0BE02AE007FB005177847FFFFFFFC2F8C900377F0F1807428AC3FFFFFFF81000000000102C3FE72F00004236B555DFF754423FFFFFED002088A0008DD2AC1CB5EA0040000024C802020F97FFC3FCFDA9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .mem_init2 = "0FF2104005D01D45FB01FFFFFF55F25C2CC0146E0C09CB8485626FFCFFFC00000000000183FEC5F04800A8AAAAD6BFFD51047FFFFFB4A020020001920406BED5B7E45380040040004809E7FDC806E7F502F0212003E2EE09FC03FFFFFF67F0589C00442030000EA637D06FFFFFFC8018000000147FCC4F02492191EA95577FEED49BFFFFFFDA002010009BFA09A6B77EDA80C7100000002401203BFC8001FE15143242B503A2D51F7E23FFFFFF6FF03C400104001A1C1254AE04EF7FFFFC00880000000FFDACF549249261ADDFB57FF7AA53FFFFFF7402608001BE013EF77BFD6D659EF0000018C000000601F7EBF5FF3FE282954EA684A7E4C7FFFFFF8F3085";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .mem_init1 = "200000083C0F3D0CAB01757FFFFC0E00000000FF98EF7EA9492EDC6ABE57FFFD52BFFFFFFD521000040F9053DBAFFFF7B7D6BFA6000007103DFFFC2DFFFF57E5FFF942BAABE01545DF00FFFFFECC7898000143B1600034E7D447ED7BFFFDC2B000000FFF4CFFFFEAAAAB95FFFE0C27F6941FFFFFFFCC1011105C617BEFF6FEFB002FCFC5E000014D7AED48B52B5FFBFDBE04AA2BC9F242FAFC87FFFFFEDC19BE08014311C03413CBC7E27B53FFFE20C00011FFF38FFFFFFAAAA8C5A0415F6610EA3FFFFFFEE8800883DF91F756DEDDD6ADFFEBF9F000029702255549DDFFFF47E665551524EC8671BE09FFBFCE583FDA0800801D00485609D7F08B5AEFFE1A40";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a267 .mem_init0 = "011FFAB0BFFFFFFD55486DCAAA062C82FD7FFFFFFB4C002407F08F7DDFFED57A76E2E2FCFFC0002EBD10002D6EDFFFFE3DBA6948126002BBFC97FFFFFCBA7C39000600248009E81ED3A45364A6FE46E041FF6600F7FFFFFEAAA453AA6931E27AA57FFFFFEDF06000760475FFF57A80002A83D97F8128006FE0FFFF42B77FFF772277AC100800157D3F55FFFFD9ECB63281A4471420D81A258D27057547DEEDC09EFD6A015FFFFFFD552416AB546C64EEB6FFFFFFFE4000025827FF77BC30B0000005A2BE4400001BE4002AFF5BF7FFEF1FFFCAA0041583363C2EFFFFF0FFBD74102302E4210AF0A8D1130856A84E4081FFFCA005B7FFFFFEAA92026DAAAF03CD";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a259 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .mem_init3 = "B5FFFFFFE9808067615FBFDC130218000003095F68000004EB12BFFFFFF000005FBFB0201015BFFE1FDFE3FF78DFF7A981FF3DD4001FA041A813F02A9AAF43BFF8C00002ADFFFFFEAA92410252AB8003EBFFFFFFFF010079C6FFFF80000B80000007030FF9800004F1FFFDBF6FE87FBE7F3A02434A372F7FDE1C0FFFA175FE6F2BC1384F00307180AFFFE00445D0F1FFBC001108B6FFFF2F55249053AFAF0004DFFFFFFFFF0051CE07BEFE0C1C0057FFDFD4031E110000033F3FEDFFFDBB0003FF82C354A172BEFFED617FFA92DFF426B79D60C20191D0220D73C001283FD9D980000004AB7FFCC5AA904808AB5D0003AFFFFFFFF8002F707DFF70CC00910000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .mem_init2 = "40089006A61000017E11FF57EED003E0FA6B510065259FFFEC8BD7ED00FBF6D4D09332E111DF82DF645AC00002871A8C100008012B7FFDD355481024D3FE00003FFFFFFFE0067800D7F00480000000000000000023210001DF810FFFFFFFFFFF131F0061E61D9DFFF74EEAA8C3EFF51350A5ACD8010500D64DF3682360153CCB00002480ADBFFD01AAA44812557800007FFFFFF6FC08AB03BF88B0000000000000000000034426014FA6006AAFFFFDFF5F39918346261FFFD33555560DFF75959178A365120C13A04C78F4223860DFA5000012002B77FF83AAA4920957FE0000FFFFFFFBD02BAC35FA87F8000000000000000000001085005FC25D407D57FFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .mem_init1 = "0F6686F4A007BBFFFB55552487F7F71FC594C558108053E48001FEC1FBC887E90000552095BFFD07EA4922443FFC00037FFFFFDB402E306FAC1F100000000000000000000001C08217F00001FEFFFACF9E1A0108ACD73FFFF9554A268F7EF43F0307F87405812FFB85CB5FC297C811F400000A802ADFFE4DD4924A42BFFA0003FFFFFF56A3E841BE4176080040000000000000000000293053F8687DABBFEFFF2B454749EA7C77FFF5AA21200F6FE37FC012B55A041AF8AE81E65FCA2E740A7400002A4016BDBF5BE92492111FF80003FFFFEBD515B20AF033542005551000000000022AA8002A1BB6BAFF52AAFFFFFF70113587D8F67DFFCAA95404377F64FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a259 .mem_init0 = "FC1C45C54316EA7D80F837D3EE224134A0002D102AB7EFC2E4924904FFF00007FFFFFF5A56807BC0BD5860155548000000000957FF8043FEED4A20DFFFFFB7BF58061C9194657FFF96A40A1037AF55BFFDF9FF888072E47D30000FC85F94A01E4000B72002DEFBFF00092542BFDC001BFFFFFAAA0A20EE41A57CE02BEAA400000000255FFFF8205EDE1FFF7FFFFF5ABF2E5AC9BD0BB17FFD9A91412276FF4BFFFFF6FF7EC005F9D6300017E143A2000FE000FA88155BBFFA12015948FFF0000FFFFFF7493A82B30FFEA8E00AAA90000000000ABFFFFF302AD09DFFFFFFFEA5FF0D745BF944EAEBBF2A5210113FDEE7F6FFFBEDFE00C67CB4400005F900451017";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a275 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .mem_init3 = "C1FFB39B740B970D88893DE4930F7F4009407861CC82E99CB775FF4000C1EC7C2ACF78FFECC7FFFFFFFFFF590F3FF29D048002C06F6C3FF80000001EFE3EFF7EAFBDB0F96F17FFFFF00A07FFFDFFF2A380C4BFA7A8059AE88ABC77A2908EBFCC480FDE0680900BC935D68310007EA2A848BCCBFFFB2FFFFBFF7FBDC087FE2D0C8010883305908FF003C0001FF47FEDFBFFFFF9FF71FFFFFFC0B0DFFF7FFFFF3A00D155F7E800818000C7F796795F7E0C1C2AA6B3D08EA3E1BFE00DC0121B297C878827FFFEBFFFFFFEFEEE0E7FE23D24248220004CE25FF03FC0001FFE3FEFFFFFDFFBFFC75FFFFF15317FFFFFDEFDF00004AADEB82A81100249EFB99B5EFE8C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .mem_init2 = "8D170012E1D6E1D9F408FEE80094AFEA580027FFFC1FFFF7BDB3A0CFFE7629524000000080094FF8FFC0003FFE3FBB6FFDFFFFFBF3FFFFFEE1156FEDFF7FFFDD0191557FA0ABA048000F95B65F2D7E6C0800001721B9E3C300AE77B801CADEB1400059FFFE07FFBFFEF80EFFE721A5511000000204044FF8FFE0003FFE3FEFFFDFFFF7FFFDFDFFEC74A956FFDEFFFFFD0004ABEF97EF81015503B7DFFDF1FC202D000893AC80678D1FF15AD87EFEEA8F000040FFFF27FEDEEF00EFFC5604BD548000000114555FF8FFE0187FFE3FFDFFE2AAAAABFB0FF8C27F22AAB7FFDEFDEF04224DFC3A8FA429403FBBFBB7C2FC212F00081A4522C39BFFCE7E8FFFF76A34";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .mem_init1 = "000005FBFDBFFD77B80CFFC661B7EF5444000014080007F8FFE0607FFE3F7695C5FFEB000EFF56369E8017FFFFDFFFFB129557D0203FC001257EDFEEFEF3FCC15900206049C042C93E794007FAB4B9880000A2FFFFFFFF8882C7FC87755FFAF520000000E7FFFD707FE0007FFF2FD99FFFFF7B40284779180D58E6EFD7EBCFFF005477794C9FE052A07FB7BFFFA6F8D93F001D50095DAAC57FFA0003EBCF9E4000003CFFFFFFFD4239FFC85D017FFF5A91000190FFFFFEFFF9F0007FFF0AFFFFFF608001210287E1EE9E500FFB7FFFD7C5AAB7A8002E750140FDBFFFDFFDF888CB00001A0CD62AC16AF8000279C08A80000011FFFFFFF8018FF8B3E557DFFFAA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a275 .mem_init0 = "A40005FFF5B20A85B3F3807FFD77FFFFF51408000010289E33499FBF2000117F1ED55EF0E09C181523D6EFFFFFFFF80E3F001FEE8B9C8ACB6AE00000010634000000017FFFFF8039FF98BC153EBBFFD6A2001B4A5FFBF3002ED3E07FADFFFFFD94A440000010003ED6F526F6BE8BFEF4F2357F60021D03448DAFBFFFFFFFF0EBC900140A9156228BFB94040013E1D000000005BFDEFF063FF1478248FAD7FFFB50801B7EBED5A882000DFAFB9FFFFF2554520400000044C3FC8FA9FFF3FFFC001FCAFEC2606C380A2737FFFFFFCFF0BCFD0223FF413442923E60109BFD760000000000DFFAA063FF31701127355BFFF554207BFFFF7ED80400006B73FFFFB496";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a275~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a267~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a283~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a275~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a267~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a283~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a275~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a267~PORTBDATAOUT0 ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a283~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a275~PORTBDATAOUT0  
// & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a267~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a283~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a283~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a267~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a259~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a275~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # ((\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0_combout  & !\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0_combout  & (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~0_combout ),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l2_w3_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1 .lut_mask = 64'h0010001033103310;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .mem_init3 = "7EBA0695FFFFFFFF1285FEEC11AF5F53F33FEFF7FEFF1040000000000000448300018054760A1FF528B46A4035316FF6FEBEFF540000037FC84F0FF980097C9A76AB6A82FA0943A55502B1CFFF9F00E5FFF38EBFFFEEFFF444BFFF83A5DC3FDFE2FFFC55FDF552AA4A000000000380B500197A2504A51E142955AAAB514ABBD74880109800021FFFE00A27F64821FE6D62AAAACD9A142306E0008FA017B94CC1FFA8FFBFFFFFFF7F854DF82A46B5D7BF97FFFFD7FE052A01212000000180144E00408C157F75651A255D555442B5FF7AAD5480000009A37FF02E5FD8B111DB2492AA85527A3010ACA7FF40147AD530E2BF85FFFFFFFFFDBF686F049592BF7EFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .mem_init2 = "37FFF0B7727AA58908802001C100039FEA70D6FFFFE23F6AA44A8B427555FFAD5AAA88AA0402ADFFE0366BFBD223FB5B4AAAAAAB7650A0C53702418F2FF49240BF47CFFFFFFFFFEDD87AC15D5559DB3F97FFFF771CAE94045C2007C6D00023B5EF0345D77FE1B83EC50B5D1DAFEFEDEAA3200002014055FFE85676FFAD9DAC6DE75505492618FC43D4D0A0471C8A80207A2BAFFFFFFFFFEDF4BE18FA157F6D7901FFF6F1FF9AA2816501DFFD0009E8BBFF4B157FF7EB227C11551462FFFEFEAA9480000824100F7FC06429FE775FF63199550547C612FE22CE007845B68A410CF045EFFFFFFFFFFE5AC427B5A2BBAAE621FFFBB67FF9A80014E3FFFF009D0770";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .mem_init1 = "FDC213FFFFE84FFB098073BA7FEFEDA24500002082442FFFC4AC84FF95A3D9EF0BA4155786137F52D0000E338D5581BC39DFFFFFFFFFFFFFADB03DDE85FEAD602AFFA93BFFA01E838E207FF01CFB6C4AB7C10FFFFBB9E06E609FBA09FFFF76AA340000022010057F816007FF1AEF6A45AD552A9E91427F8BF80002519BF4A3C7806ABFFFFFFFFFFFECF76357D5FBB7F02AED2D5557FAD008D67140016BD29555D53D0DFFEDFE81BC0A8F8063FFBBAA908A000000124A05FFA959017FEA06B1D837B8228D0210FB21C0000A984FD54420DD7C7FFFFFFFFFFFA75BBEAFC54EABA0390A089FF41FBB087DFDFF40000042AFFF861575B6D2007222430C3F5AEDB552";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a179 .mem_init0 = "5B542000808004FEA4BD03FF95FFAA6DDD2452DA0E46EC4B80008428024548054D063FDFFFFFFFFFFB55A6BFABFED7E02E006F417C00010856D4FFDFEA902577FFCA6BFA957C001C360E6603EF76D50A6DFFD4004820407F81E8003FEE8FA95776B0856D1A52788B60000C882E007D91B04D3FF6FFFFFFFFFD6DDCC0E3FF535163A04DC0000000305B5BFB7FFD40155FFFA51DEA55721AFA003C182D75AAA955BFE200009A0012FFD195007F8BFF90A4C8CAA8D42646AA02400007F450689378073F76AB7FFFFFFFFDB6DD0ECD3EB480E6E045000000002896F5FFF7F5400AEFFFE1B735477157491100028B56B5275BFF8000014026DA7FD8ED001FCD3D64D7";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .mem_init3 = "FFFFFFED7EFBFE6FFA080041F5A0036BDFFDBC03FE2FD766ABF6BFFDF9FBF9F040031E712957FF3E7FFFF8FFFDAD1A94202A955A6AA1400D7FEC9B6E00002BF5F70000018000240000000001400000FC00BFFFFFFFFFFFDFDA500140FD8063B47FFBD007FE2BA3908BBDDF3F67F7FEFB50038F804AABBFFFE7FFFB0BFEB3855BAC812AA955040003EBDA20E400001728F6AE851C100019800000000188900104FC004BFFEA40019FF0200160EE8084ADBFFD913F7C41806EEDB7A9FF1FF87F77A800874242D6FFFCFFFFF0FFFE8EDB33E660085528200006AA6B03FC6001540718F80850A182E00000000000252440AA97A40010003FFFC7F33000614A800355";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .mem_init2 = "7FE77F006E0058FF7CFACFFB46D019BF6400C381125AFDFF3FFFEA1FF7BBAC3A84C80250AA8001AFDFFD107E80043D626968C5202400E00000020181145556115FFA000001FEAA97F4E00060D2003956FFED90000A66BDD7C35DEFFF7FE0079F64006580854FF7FFFFFFE87FFEEFF68600AF00040400015FFFF5586F2802C4A9F47440E8000004000220020451AA896EFFFFFFFFF9F5D58FFA60007171001551DBF8C0000635755DFD66FFFF8EE00377D28031601275FBFFBFEFE5FFFFFDD734404AC0022800043DCDFDEAFE90012BFF257FC0C28041C000208102124697FE95B5D7FFFFFFDAABF7F9200070F800945FAFF200000494F1F7B7A2EFF65F9001F9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .mem_init1 = "E9403860496AFEFFEFBFE1FFFFF7A87A2001F9000000121EFEFAE83F4E8197FD555F824950021802089440017BAFEAADFD7FFFFFEEFEAEEBF9000038EA18316FABBF800015AEE2BEFAFECFFF9F7800DFFD401C38752B5FDDDFFFFBFFFBDF6DE028001EC80000F87FFFFD14BFEB81DFCE33CFD02654C1C0088A2280FFFEF0AAB6B7FFFFFFFB9BFD87F9800030882148CCFD7F00001E3107FAFE5971FFBC3C00FD52A00C5828ADFFF7DFE3F7FFFF79A2D5402001CE2006E03FFBFD641FDB177F7B897718109480000252DFDAAAE00215BBFFFFFFFFFE6FF759F50000329802201FFFFE77B834AD0EFDFD7BFFFBB6F60075BD50062C32AAFEFEFBFDF1FFFFBF5168";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a163 .mem_init0 = "2002540E3FCF07F5DAFDB67FF6F7DCFB0FF4D2194548001DDBAD5900000956DFFFF7FFBDFC1FFF8FF98000209014524FFFD20557B6EE8DAFDA7EFFFE765F0077DA68030A182ADFFFADDBF8FFFFFD4D8228015A0207F01FEEFA3AB98F6B5EFBE7A7F239B8A68AAAFFFD6000000000AB7FFFDEEADAFD9FFEF8FD000021E803843055040BFDCBCC06FFB77BFDBFDBB9C0FFCBA8018B0D147BFBFEFFEEFFFEFB402084914F00000037FDFBFCFAAFFBFBE39F8FFFE0E5D005400F5000000000455BFFF7BA9D6ABE1FFE76F9400021C828153700BC2EF7FC701F57D83FFDFDD9C789FF377400C2DFAAADF76FFDF17FF7FA88E05548AD8000002DFDEDFE4346BFFF8E73";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .mem_init3 = "B762077A0E12A601000343B11F53F78B5F327DEFFFFFFFFFFF6B76CD47FEAC01CC950000000003D815B07FDFFA8012BFFFFFCE49238751570401285556A95DFFF490000025D2A87FE3BD003FFBDFA01CDAD394A82654E001600127E80017F3DBB31E6EAB7FFFFFFFF7DDB77D17BEDACBD0000004000017F47F45BEFDFEA00AEDFFCFE6548800F4AB4074444AAAAA3FFE5057556B56AEF87FC5C5001FFD374852F31819D41C565800B00147CA0B70F10C63195F7AFFFFFFFFFEEADB549B7EC899C015100000000402FF6E5FEFFFA802BFFF9FFA522530FFE20A3314AAAA97F557059AA52AAAB7687FE76D001FEFFE80DF16E0EF7044524000F00083CE03BDFCD1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .mem_init2 = "C38FF56BBFFFFFFFFFDDADDDAF7F71B748000000000002A0BC815FFDFFB412DFFF3FFCC8800EDEBFF4AE0351203FFD00AEEB554AAAABB87FC96D0037E83A906FFB1C92491C42BA00580293DEB81A578A828F7BD7377FFFFFFF6EB6B637FF5197C8044000028AAAA17EA48FFFFFD4057DE7FFFE6200A9256CFA15200000C005BF6ABD6AA52895ECFFDDAC000FEFF700BDC7D177403D16A5002C00025FF7FFFD4F80C7BDB4B5FFFFCFFFF6D57F1F7FC4EFE81000000AAA92A078A456FFFFBA0B7EFFFFF6D000148290CA80000888207FFFFED7AD52AD55F6BF4EED001BF2DC81CEB906ED203E520E8014000A56FD33FFED0063C7554F5FFFFEFFBB5AFF5EFFEA7F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .mem_init1 = "D0000001495554012EB4033FFFEA017AFFFFFB4000003000A048892420297EFBFFFDD56AB54AFFFFEECC0007F7F200BBE69BFEA45F5020400C000DEF9FFDEEE900A3DB2635EFFFB77FFDABF97EFF55FFF000000520A6AA027F96C387FFAA7EFAEBFFA40000025021910224000122FFDF77FF6AD5A525FD3FF7D00001FCE800957227FA807548582027052BCE7EFDF9A50031E3D055B9FFFEBFEED53AFEDF84FFF0000094AA955541F7526A42BF6A6081AFFFE8000000448444200023DFDFFFFFFFFFBB56B6BAFFFFE3F80003FFA4005FA8FFEE817B53FE10C38AA6AFFFFE7F640018F16164763ECFFFFB5BFFFCFFC4D28002AB56AA485402DFAC33204AA477FE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a171 .mem_init0 = "EFFFB00000004000001124807D7F7BFFFFFFEDBDDAD7FF3FEF500001F3E000D6A3FFB200F85CAB820F381CFFFFE79CA6002879A2265AD733FFFFABB7FDFF68CD502AAACA55455501EFA88B0101281CE8BFFFE488180034000044000001E2FFF7FFFFFEF76F5AFC2FF7D80001FBD0007359FEDC8B7F4BBFDEEED357FEE7BFFF7A800C38D09EF67CCEFFFDF77FFF87434F52AAD555A955500AFFCD47800520573D503FD4000800B38000200000801700FFEFFFFFDFF7EFFC1FFAD00003FFC001DD77FEEA01FF56FFA5FFF907FFDFFF27B280061C781231AFFFFBFF5DA7FF1B8483205AABB55520880BEFB540FA088017B2A0E850822E030C40000000018000FE00";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .mem_init3 = "4208017FC922243BEDF9FF6555B549A580E1984001F380000000002247218B6FFFFFFFFFE48AAF7FC857FC400000017EDE72095DD2A8052C5F4FFA44028002CAC1C6A92FFDFFC14498020C2862E15FC505C024FD249054AFD3373A91548254AA06C0810801F2A1404000808894501C0FFE17FFFFE2A5577FA12FFA10000003FEEB9BF16FE52994937FBD5E1411008200AB4F6553F37F0008020061401B7F76C90180BBF805457057ECE88100521515B500E9400100401000000011A4D2174B7FFC000FFFFCA2AF7F816FEA20000007FF7DEEE1B2F627EB5E5751CA0824110C8E77325357FD7C00001001030665655CA202CAA7F21152A46FD28210008A54A49A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .mem_init2 = "047C000400824A000004044D210E2ADFF000003EAA95AFFFDB52FD50000011FDAEDBB68BE53BB0B7AB85F910884200C1AA2B5534FEDC0000008C1211CAFD7DF401A45FD4051EB2BB4A2080002AAA55CA0008091000000000000002A240DC95FC81FFFF01E156AD7FEA517F2800000FF6F7D6D46DF2FBF76DC4031060038AD4C439E835B57F2E00000222941765197DD009803FD001AA8BDCB90000004081242504080882002940003C0000150000FDB7EF5B54BC1E1357FFBAA8FF9800000FFB5B3B7416B43FCBAAE912380148051100259AD2CABFAD8001018E908DB5556BE01C0AFF320CAD656A40000104124C57FF0A0044280032000003DFFD507A13437F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .mem_init1 = "B7EDAA21E1FD4E7FD4887FC2000017DD9E6DBE2BFF84056B74993105E00422091B54692DBFEBC0044551827FE8F3E3E04607FF0477B6B59D00000055F777FDEAD42226C400060000000FBBD782800DFEBEF7828003F76BFFAA51FADC00009FED4FB6D68B6E84475ABAA9D0098451006E7DF81DF3F7EB600007BA0DFB4025FFE1FC03FEA515AADFAC00000000095242107B090844000800000000DD7F830B57F7FFFE88400009EDFF8A09FDC200000FCFA45B7B14FE5002EB58A2020700014CD8FD79A31F2FFDF01282C023DFE0ABCFA1F897FDB15EEED65000000000000D090A2400E53000000800000A569012D15A7F7FFF7BA000023BFFE9407F8200007F56";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a187 .mem_init0 = "DDAAB469FA01215D7CE1340C2801EFCE3F52AE9AEBF6FF001C10C9FFE0D3AFE3701FF956FF7D6DA0000000000002F441200289442000060003EAE94A42C12FFDFFFDEEB581045DFF8413FFF500017F9A48B5DEA37C0CA0EBD004322241C7445BFD7CBE4B5FFB7FC441403FFF46D7DFC4F67FFBADBBEFA28A20000000016AABFA2008541290000000BF491520901057D75DF6BAAEAADD4BFFD04BDEB880003F5DB956AA8AEC0120FC4C5A154A9FC0FFDAFDB005357FFEDDD12426FFBBE1AB3F4DF3FFF2B6FDDDD200000000000002BF28501209014A06005FD414889084465BFBFFEBD7FFE92569FFC2040FC40000FD3692AAD7433C0490725C28D2C7002FF9E7";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a179~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a163~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a171~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a187~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1 .lut_mask = 64'h02A252F207A757F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a251 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .mem_init3 = "6001FEA002ADEFFC0DFE90B76D70007FFFFFDAA4B01DD0BFFFDF78015540000000004ABFFFFF9812D4FC00FFFFFFFFFF8857FEE603FFEEFF19248149DF3F6DFFF6FE9DFFE046D9D57000017A491D48018403F74800AFFFF04017FB57FFF0002FFFFF6D10107745FFFFCAE0000800000000002ABFFFEFE805F49F6F1001FF0003B2BFFCC4AB7DF3DEED528401AD9F8B1D7FDA7FB7A41E97BA5000017CD23F43855A07FB4A000025692AA925545BA000DFFFDDB521229065FFFFFF18000000000000000ABFFCFFF401BCCEC01FD3153AE04FFFFBFFDD99E77C5894494BDFFFAFDFC0655E83C100BD8A5800014E805FD08EB417FDA040000000152554AAFB6000FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .mem_init2 = "FFFFD4848CC897FFFFFFF700000000000000055FFBFBFB00FF72408A0E8C3FFE8CFFFEA95F5DB3F64A424803DDDFCBCE76DFAA59B914168818000157B81FE8001257FF488000000000912556AD4013FFFF6D52493B074FFFFE77FCE0000000000000095FFFBF7F80BE9D814080A7CDD6C2FF7B3C0599E224A1224210EF3E3E7CFDDCED8A678153320000020BF017F480272BF6B20000000000A852A8F560207FFFFB5424E5343FFFFEFBFDCC00000000000004AFFFF7FEC07F76204066445ADBDDFF3609E113B01114501441CF7F7DBBBBFBCEB03380245340000507FC0BFE881DB56AA04000F800044A95575520437FFFED285B34407FFFFFFFEBB9C2000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .mem_init1 = "000002AFFEFDBF203FD5800073332F6EE7FD541B55DFA10C49010215DFBC6DA59F7FE800EBF38C0646000003FE02FEA41EDE95570000CC0002A4AAA1AA8023FFFBB5452ED082FFFFFC27FDFF30A0000000000157FFDFFF405FE8E0005079F39397F532ED6A83A004549048417E7EDD6685646604D0EA1042A00000017E80FFEA4267C0060000860000152B52A94084FFEF5916DB4209FFFFFE5E7FF7EE1A0000000000ABFFFCF7B05FF448005190910DF7F21DB7A9DF50401402012BDEFCFA3D4F5CDFBFBD308A00F20000017F405FE0027C781D400062000021AAAAA8804DFBBDA48B2D0007FFFFFDB537FAFCC5A40000000055FFFBDFB00FED8C0050F88C37";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a251 .mem_init0 = "58713ADC2BC70000080A1420CE7D955D45DEFE3218682F00600000003FE01FFE91748D8E70000E3577D42AA2A44209EFF6A207D4402FFFFFFD6AA37F5DCD3080000000157FEEFFC00FB752005A5F00FFD947D6A4832F40022C208209EFF1EC08836CE6ED48107B013E0000002FF00BFF40FE0884600040AEE02756D2A0E089FED2905B61001FFFFFFEDD5417BDF99F500000000ABFFFCFCC3DDED500697E03FFAE95566A192EC000A6801022DFE9F74E7F56556AA201C002450000000DFC05FFB45F001800000A57700CAB75147039EEAA40250C00BFFFFFEB6682A27A3F7AAA80000002AFFFBFCEFEFF48003A9E1FFF753504467312100874048525F7C766ED";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a227 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .mem_init3 = "246ABFC000EAED6A3240001D302EFF0F28FB0411B28DA38BF0B935C0837F03649239C8482B80036E3AD565D7C80000400000002FE8057FF90C116DFFF7EBDFFF11FD6B56D5BAD50007FF60375001F6A657406000000BB350C65400004035DE05DC80D54A1C5BC98552FD5E80C7FFAF4627FC10674001FACBEFB4AFF6F10006E00000008DFA057FFF354552FFFFFF3EFE07F754925556AB017FCD80FD3F5DDB4BAA00000000008782E22F200D102BF88EB17214F9DFFF032BCAFE5A0071FFECE0047FD65A403937FBFFD15BD3F7000FF1000C00037D00AFFFF292905FAFFDFEF81BFB52A9256B48DFF9A03FFD014B6AA2B400000000000201EA8470114A27F4CB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .mem_init2 = "633A52025E7E0367FA7E5C000DE34BA8DB5FFC248195FFC00BDDEEFED7041FFA003F000ADF40BBFFFF4AAC2FEFFFF7E52FED5492955AA35FF800FFEF001FFB4EA80000000000000905211B34207F98DA14148004EE4447B7F87CDC0007D1C3A0225FFE2A061BFC62EE7ED9DFFD4E1FFF805380004FF00B7FFEAA7603CFFFBB9C2FBAA2A84AAEA1A10007FFB60C6FED55580000000000002768A8845A91F73C1BA4615058FE168DBBA0FEE80003E3FFBE9923FFD209EDF6C003FEEBFFFBB41FFFE094400025FC06DFFFA59F0BDFFEDC045CD6A00225690E1EF00BFFE7FFF7B6AAA80080000000000015042225417F191518EC400FAF9C9CF1FFFB4400253FFE8E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .mem_init1 = "E789FFEA976FF07AB41B9FFFFEA81FFFFE24300012BF00AFFFB02F80BFFBF22837FB5A88A48720133B0FFEDFFFF9EB46D802492409000C0408AA90AA57DC982A4A7944256D820F96FFE0600007BFFF8FB8803FF51DBFA3FFFB031FFFFFA79FFFF08400000A6FC04B6FD411C1AFFFF8385FB58040002200020DF4FFBFFC3EF9A6A810248AA078239F4A524A5D37FB583B40B80012FF1D5DE77FC0C8001A7FECBE6F407FFF5DEF8E001F80DFFFFFEEBFFFFF6000000117F005B6A811E1BFFFC8282FDEC8000480000003029F5F84383EA6AA0AB7F00F3D78C47909116ACBD57C4A44FC81C316377DEFFF807401223EC4FFFAB21FFE46725807FFC06FFFFFFECFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a227 .mem_init0 = "FE10000000ADFA025AA00F01CFFF4018BBFF11003C0000000004590F90290AA5A0AAA80D885B7A3784A54A327EE4586A40A1A4611A1B56FDFF800401EAA7DDEFF74C7FFCBB9570C8060037FFFFFFA3FFFFC3000000157D00AA800EC3AFFD80285F7F001FA540000000001900802FF692CA547800E05E5CBF3254E3DDCFE8F8D45B902C10FB35F26FFF800204F0DAFFFFDD253FFBED08E72FE0183FFFFFFF47FFFFF340040002BE8149001FBD9FF900106FFA25A4B5EB00000000029A9017F14ED2D0C6BE3E97DF78009275B41F6074ABC3A1B9860356F7CBBE00060CDF0F4FFFC3C43FFFBB05E9EEEF0F3FFFFFFFF3FFFFEB6C9040005FA034003F732FF94010";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a235 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .mem_init3 = "8AA2F5B7C331C1800A235BFDFD0007E1078003512486823484AAD500000000017EC651B9F89FFFFFF7FFFFFFFF368F6BC4A88003E01FE44200000A80000000003F7E8A0000000052FFFFDD003321F87AE8B549DEB5AB0E80050D77FEF88407E58FFE03046AF92D8F91FF2A00000000007FF5EBBE03FFFFFFFFB7FFFFFFB83F511E05001D9463F0000000000000000003FFD00C0A000000039FFFF8AAF301F0F78A957DFD9786028004111BFBE50803F97FFF87E02AA5B4B7E22D0E0000C000002FD1EE75F7FFFFFFFFFFFFFFFFCD6FED9F9400E4A5B3F212000020000002007FFDA0D1C000000000CFFFE40E5185F94E00599AEC7B4D73F05A403BFD7E8C2076";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .mem_init2 = "7BFF9208F43D36BBA67FA700006000000BD5D5CB6B6047FFFFFFFFFFFFF557DC907C034536DFB08890000000000007FFADEED401200000000DFF81E506C5FBD9008575B77BC40F701E00F3F3BE88149D05F9DC0C195925FFAB7F4418005000000562AF3E5CF0F70FEFFFFFFFFF8A9FBDD5F21A29DB68FA44000000000001FFE5BFF750003F8000000FFC1E259107F17BC022CEAC56D2330C2E8067FD7F0302A5F8000865FFE1FFFFF0539338000E00000092ABE4E3EF8A1E7FFFFFFFFFAABB7DEBE878EEEEBEF8A290000000023FFF35F7DA9000457800000FF1E632C987FEF500089AAB4BD003C38441EBE7DF997944F3A0E807FFFA00057C04D81800020000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .mem_init1 = "0058D6938E383FFBEFFFFFFFFF00057FFFEF13FFBBF7FA144000000043FFEB793FEA40000EFF00000F8E60B023B0EDF80003400D5F8A01847B8063E57D1BACAB001183BFFF2FDAABFEC258B80000600000045A903924E0013DFFFFFFFF828ADFFFFE3FFFEDDF7C55100000147FFC2FD29F59000003FBE00016F5B4144191D3C3000000189F2E45F1AC686FF68A65047772A282BFF7AC029331B9A4D000006000000233664000003C09DFFFFFFFFF44FFFFE17FFFFF7F9E8140000207FFC3F83EAE68015000FF70003F007690A8C7A7A5801010088E2C7146FB6073CA06450F15D090851F616B17E83FEB5358000080000000357215690000020BFFFFFFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a235 .mem_init0 = "FFA3F7FFFFFFFC28000000FFFA5E55DFEC3803F0001CAA80E4000F6442671F4E0030802CAF1AFFC749E017E404FD16D57290420CF400A485FFF6BCEC00000000000007CEA085C883C097FFFFFDFFE3FFFF2FDEDFFBBB6AA500090FFD0481522CFFD3E800015DFDC9E0000010A062BEEB008A080FDCA730831DE283A4243C232B2699F01200B49D83DFF25FF640000000000015EBFD02D3801244BFFFFBEFE3FFF85B776B6EEEA61000A1FFBC8002B971B9B7F00000FFD4130000000D30005D8E1102021D32066167B52823D019730CC076486C24F40C000BED0BAD7180000000000001B7A05BFB990324B7FFFFAB87FDDD5FDAB5B777DE48023FF32C500AFE8E";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a243 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .mem_init3 = "4FAFBA8A89E9CD091FC0000015FF02BFD847E0222300295BF09275B2C280200D4902E432007FFFFFCA9351480753F37D2000000057FFFF50FFFDE200981E7FFD84512252A404608072024248D693C4871F75E8D2A49D5A00B0B0000004FF803FFD25D8043400046AF0086F8CFD00708AD205C28002FFFFFFD5588010016D7E7BC800000017FFF1C17FFD70000A18FBF6B2CC163E580F500139280912214BE17DDD6F60FC5247A5022040000006BFE017FD1AF60040042557F24AB8019F80600D1407A30801FFFFFFF5650000000F2FCDFB80000029F44EF32FFFF4A82083EFDB0ECBC21D340D40002C08A2005693C4377BF5D7E10523C40290140000002FF80B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .mem_init2 = "FF5F7DA000608AABF12E4CB3BF40D010203F964016BFFFFFE2A8000000007EFBE01C00004002FB9C0FFFE8240035BF850D3AC9CC6914F00862008E00B242E9FF956057C0C895B304204E00000005FA057E0D6FD405CC2AAFF0B79BF7FF40C8002876496002DFFFFFA8880000000007D710001320000AFE4017FFFC0201EEDF36164000826054B04072041101A92740FD86DE37C9ECA1FE00912F10000001FE80BFAEB7F48488C5AFE4F03FDDFF435208807828802B7FFFFFD11000000000006FF00280080001EBFA4FFFF40C036B71ACB7C583C1246B20022ADB6255E484D9DDE3BF627382947F000075F0000000BFA03FD7DBFE2203987FE04EFFFFFFCAD000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .mem_init1 = "53E0040105BFFFFF4110000000000007DE40000000040FF88FFFF9050D55E0B6E6113840A4D8180030148820325F926FB77C707216AC768040BB840000002FE809C395FFC910719C625F7F7FFF53490143C822002AFFFFCD844008000000000037D0000800023F8C2FFFE9C56AAB725D38CEACC1291480001A10048D45006E7FBD77FE401C909F22025F2000000015FC0168FEEFFEC8AF3E13FFFDFFFFF6A480938C90104BFFF05908802200000000000BBA8D40000DAE162FFFBD8586ADF3F31273BA0458F04A001DEB2140A8A08B9FFBA37FECC5546DC0016FA100000002FD0269B35FFFFFB18477FBFFBFFF6F9A202D0548012FFF6612044008A080000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a243 .mem_init0 = "007B8529001B180EAFFFFCF4A2B9EB0FA8904C0D28E140000EC8A83CB2623FDFF8F5FFF5A8586BE000BBCDC00000003FA4F5EC76DFFFFBBEBFFFFEFFFFDCAA800C5220005FF4610004400000000000100094F154000060242FFFEFF14865F01F1EE23BEB97C0F20004310F9D70804FCFECE3FFF0FC0C5A75016A1EC00000002FFA166B1BFF7F37D7FFBF7FFFFF8EBB61F80900017F4F64480440212400000000005F88A0000020184FFF7F54A0B0F83E6356ACECD700A10001AAAD7AF24006F6801EFFFDE1B8A6EC05BFE44030000005FC4876C557E6FFFFFDFDFFFFFFF2D1A9FBC40004FD7F6900010008900000000089FBA8800000038E5FFFFF0A8480F83F";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a251~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a227~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a235~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a243~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3 .lut_mask = 64'h018945CD23AB67EF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a203 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .mem_init3 = "FF200FFFFFFFFD5F81FE7DFFFFFFFBB00000641ED7FEE3BB1FFDAA00B04180EFF7E6FBC34433A04890010000054DA813F97344D94B21ADCBE5B929F03F320C84E7E2D7BFF8FB3FA8A38C40004AADDDFFFFC82FFFFFFFE76B11BF7AFFFFFFFFF000003799E00017F4DFFD9501F801827F388DEF38D092E20604480000053AFA57FC0FE18D5C83C5B69084DBC07EF9CC03C6F9DFFFFF4D7EF9961000004AADB76FFF803FFFFFFFD2AF00FE73FFFFFFFFF800001EDF8BABFE96FFFBD503D82000FFDBCEBDEC241415102102000008AFF02FE32582F69507B7D3BE4B33E0ECCBC77F01E7FF9EDE0BFF5EB6C080012AB6BFFFFFE09FFFFFFF9BB680FC77FFFFFFFF40";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .mem_init2 = "40003275103FC02FFFE74A8AC081007FFDEAFBB6B880C8BE9420000014BFF885D2DA83197E023E98C47827E3FEB8921F87FFFE7BF766FE8D14000C004AD5DBFFFF403FFFFFFFDAED80FEEDFFFFFF7108800440A13D1B05FFFFEBB52990A003DF8EFFFABB42400E013C4800000ABFFC1FFFDA823400FDF1C432286F07DD73BAEBBFFFFDFF7DDFFFE106B0890052ADBFDF7FC13FFFFFFEDBAB807FF7FFFFFC8012320D10EE817F7FFFFFDBF59750A200B913D58FBEF582003C836D000021FFFE5F77FCC20203EFD297A1A05FCF6A35077B9FFFFFBDBB775FF490C508000AB6CF4FDF823FFFFFFFFAB700FEBFFFFF407100047143085802FFFFFE763EBF81A4023B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .mem_init1 = "F2D45AD55D50A000A4827F3042FF77DDFBEE1360FFFCAA581480BF9F140909ABFFF7FFEFEFDBD3FA1108E10012AB7F2A9F84FFFFFFFF42EF807FEFFFE80CA18102480C0911D85FFFE8B3FFEFE154023AA7D13FA9AB5EC602011980598FDBDB7FFFFF54806DEA296A96A07EF8288A567FFFCBFFFDBEFEDBFD02233EC0145BCF37F3817FFFFFFFDA3F83FEBBFC03800100696030033407F9FF97E60DF450E0001BA2F40BFFFFFFACA804020006356D6DFFE7EF5E2ADF455140DC037F6073A08A1FFED0FFFFF7CFFFFE888F77D402AC4DFF6794FFFFFFFFF2DF883F6F8175001145F13F8000452782183D5832B74170001B45A0012FFFFFFF28200000904AAD52FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a203 .mem_init0 = "EDF59A65A85554A6DD567E2036125577FC51FFFFFFBDBFDFC04DEE1AC05706EAD58CFFFFFFFDB36FE12F605C0A51004777CE00004600AA87F82089FD31F0001B09F44408AFFFFFFDAA40000524AB7B7F9AFF6E7D66A22B3FF286FC8300840018F541FFFFFFFFDFFE928B7E5FD89507BFF521FFFFFFFFFABE901FCBA5110000ABFEE80000116D40FFF01141DD4360000E857110A2003FFFFFF7288800529012FF15779EDA294AF3DFB95DFE080C005483F81BFFFFFFFFAFFBC017FBC1FF0F5FFDBE77FFFFFFFFF3FF853FE0928890002DBF9D800000AB556BBFC043BF21600007C7F8480899C6FFFFFFF879540574C1FF2ADE9E498D2D3FFFDF4BFA0DF8010002";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .mem_init3 = "741357FFFFFF9FFF4040AFDE7FFDFB7EFF637FFFFFFFF0BFA09FC5420080000FBDED400001085AAADAFC295C01401805B6DA0120600123FFFFFBBDFE8007F5FFAAED44B262F3FFFFEAABF224D20000089C0D57FDDDBFAFFF812437352FF2EFFB7FE3FFFFFFFFD0BF961F8AA400000017FBB330000046D55D6FB705F864C0281FCB7844048800F4AFFFFFFFFFFE5557FF2B1F924A2F6BD7FFFD9FF091E8001125800D52D6F6DB5FFDC213FEFE8F7FAEEDE767FFFFFFFFFCBD9C9FEA8800000001FACDDC00800D6B2BAADAC3E84000100BCDE5112003E1CA2BAFFFFDFFED7F97FDAC7F2327E77F7DBFFEAFF81FEA04549A981A0912097B9FF505FFFC0150A1BBBE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .mem_init2 = "E7DFFFFFFFFFC17FA3DFE5220000000EFEBBF204000305A47776B11880801013246FC48490007EFDF5DFFFFEFFFEB7FE5AFEC8FA6FB5B5EFFEA7CB5F755102C2703804000023CEA71E2E2012AFF939D7FEF7FFFFFFF80BFF9F3FB28000000005E2453B80007F1015AD5BDFA00900A00229E3C820023780D55DEEFBEFEFFF0FFA63F5BF3DF6F556BBFF1E9BBFD504BF48400C000013F7D4075B1900004F0B77EBFDCFFFFFFE04E53F9CFF99400000000FFF7ED48000B5F0CA92ED77800A01E0865963790930C13F146BAEFFBFFFF7EEF2F7FC173F6EF2AAAEFFDE537FF5FFD42A400000027644000DF0000042FF32ED7F3EFFFFFF8131B0FFA2D7E5400000001F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .mem_init1 = "EBAF7F60021EFF8EEA11D7C080024100D0E1FE20473FC13BADB5DDDF7F7F5FF0BFE2BFEDBB48A4ABBC4851FFFFF222920000000A94102FCD82450004112AACAFD5FFFFE82C9751FFBA4DFD0000000017DDF5F790400B5E6C12AF2E0210077045C5E3F7D8001214DA0CDF79D5F3BF7F5E3C57EDB4FF8A52567AD19BFFFA2A944A8000007D4288D49E091001202AB153C3BAFFFA12AFBDAF7F9007DA800000003FF6BAAEE4090FF7CC10E3BD8300006C8B81CFF3FD607C7045D0FDEF42AED61FF7FBC54D53B9010951F426AFFB6ADB62A9000001F81000C5584448800A82F6BA3AB6FF41C3FE96D77FB25FF1800000003FDBDEF79280C7FD74267F5A06100A0315";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a195 .mem_init0 = "92F995FFD100308691021500077AFFD9D5EBBA86F9001287FADADFFFAAAAB56A000002C0000C576211219040488993C76D5171FFFB6D577FA127F8400000005F6D73BDFD8507FECA77E2B60860340039E24C2AFFF9618183EA0000010BFEDF99D196A01FEA000216F5017FFEFD2DAAAD80042302003F8C804480621424A455F9F52E7FFFFAAB6FFF94CDFC800000007FB7DA86DA5553F929FF59980640902833D2FDD53FDFC58C20E0002030A6FEBFBF8275005F8800012FA91CFFEF6FFFBAAA8311D61000FFCA0010006880957357FFDCEDFFFFEDADAF7FD24FFCA0000004FFBAF88AB72921E0A7DE57EA3A81801145E278D15FEFFC39802000018110F95FAE";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a211 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .mem_init3 = "8000033FFFE3900FBFDC4A652C91AADC1D5E0000000000000000006C002D90500022351525FED7CD53E7DEFAA00015771100AD7555020010000480452AD6D35FDF123FFFFFF18FFF14002DFDFF0F7701A05044D7D7B8713BAAF53868524340CB100000000000000000000428002EA41000045A9502FF5FFA48AFEFFBF0031455020052DFE1620050000B0012AABB6E3FFF909FFFFFFB2FDE8D607FF7FDC03B020E5802F555EE9AF7B07E49FABC00A495A4063A800000000001C41C90005D062BEC014D4D5077B7F12AFEBFFF8002CF52800195FB60E0000C002700049555B9FFFF080FFFFFFB8FBC07C87EFFFE205D80AA78811AAAAD7FBFA01FA37F5C12D5E7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .mem_init2 = "69781C100000000587900A20002A8AD4005031DAA03BDFF295F6EF7D400F34523206176826B000D8000680215566EEFFFF240FFFFFF695FE07FAFBFF7F30360063F7C052AAA76C3F000E06FB180563AA19FF650E0005085F24FD854000AC404000024AE4A05FFFC849F7DF76001E3248009AE42B594C02E400178064AABABBFFFF0007FFFFFBBFFE05FDFDDFFFE80D01FD14E0002AABEBFF40048DFD080013AE9FDA8000847C0878E5F7D48000554B6000012FAAA05FDFF553FF7EB8003C6434436C03A04264050080E200912AA1DF7FFF2009FFFFFC25FE07FDDD7BFFFA0706FFE87400AAA7EBFEC0174DFA48000F961FDF81CDC872FD05BAAA9100015E5000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .mem_init1 = "020AFEFF524EFFFC0EDAEFE0007E400838020C90080619A1C0220024AAB66DFFFF1011FFFFFEB7FE03F9FFEFFFFF806FFFA43C80EF9A1FFDC83FF0AA081847F7DF96247BB804DBA556AA4A0002A915CFFC26FD3AA87EFEFF1FF776D40078C8F04D5B5C00080570411EE600014B62DFFFFF0007FFFFFE96FF0378BFBFFFFCCDBFFF3A1E1FB5827FF1FD4FB8000C10672FFBDB31141FAA00496AA92400057EB048F703A397904F6FFFFFDBBA6401FB836A842000010A847AD8B7EC000029226F7FFF5023FFFFFF5DDF03FDFFFFFFFC37FFFC198781209FFFEF7F8F900050100617D7E83A813EEA48A4924A900002AAD655F14B605351BFF9FCFF7ECDA803FCEB6B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a211 .mem_init0 = "200000017405A61552B5000056DDBDFFFFC017FFFFFF67DC03FFFFFFFFFFB7FDF002687E1FFFFFB5F5BF20007820835FF4E590904F6A82094AA4A0000556A96C5E5E70D2EFC37FE976C563E807F2FDF8540000BFE72C4C0569C0000092A35FFFFF1027FFFFFFA77F037FFFFFFFFFD5F700033AC1FFFFFE659CFF40003820C4EFD7E5010208D02052512A40000556BA8A41AA1E896FA01F3BFB75AE400FC5AF4724009FAEDAB81931F8F800004AABB77FFF8007FFFFFF76D701FEFEBFFFFFF560000108D7DFFFF4AB63FCC000F00001FFDD7DA34C50150902049200001532E2DE7DFE08F81AC0F9FF6C46B5F01FA1D073254D7361644FA14472CD00012ADABFFF";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a219 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .mem_init3 = "B5D02F7A9C021800000002FA4017F95B6B640177F60011ED8A4BF2FF1E9028A641F1546BD01DA24EFE00171A9419EBFBCF36FFFFEE7306810BC3FFFFFFFFF7FFFFFC6D4800000BF000007EB817CF8010BF6800EE80C9800000000034D0172C2D5F2081721F1F7FBB20AFF7B97B647D95CDF007AFB91FD85F7C000BCBB7953CBFFEF1FFFDDEF0980FFFE0DFFFFFFFEDFFFFF85550800005F800007F46061B5010ADC000003056B028000000015017EFB6A24867EFFF6FDBF70957CFFFD9508D4EEF7C40A3F15BC0FB78001B03B6DBD797FFDEBFECFFA3306557A03FFFFFBFA2FFFFFB48A1400002FC00017D00076F90005A80001B0952AE00000000028017F2D4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .mem_init2 = "1D45FFDFFFFDFFEC02524FFF751033247FDF8355E97E807FF80806D4DD34B6F5A3FF7D7DDFE4EE5F28283FFFFCA9817FFFFC3AA50400017A0000FD2B1FF7E0415500000800095564000000005017F767417EFFB7F3AFFD88212B57FFCA900A98D77A80AA4CDFC04EF800079AA92DDDDE21F627FFFFE8F9BA4C8E3FFFEFC801BFFF78D141500000BE0000FD5832BB1040AA00034800002594000000002017FB8A2A833EFFEF3FFCF0049ABFFE9BA092506B58554AF25E0065F0003FB556BAEEF57796FFFFFFDD27DCB7C1FFFFBC6000FFFDA5442A0800005F00617F463A97084154001AA000000CD0000000002817FF40C8447403FFFC54401155DFCFED20850C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .mem_init1 = "6B443552263780AF70002FBAAAAB775E9D2A7FFFFF8C4F4287E07BFFF30000FDFB0118A25140000FB6657EB8B6D78840AA00720000014040000000001317FD0C80501EAAF7F1FDB004ABBB3D970094697BA92A57513000A7E000F76A5575BF6FFFC13FFFFFB9BE1FFFE07FFFE400003FC1014469C408000B9E9EBEC19A9A8845500095292508240000000000141BFA900DC409158FE5EB900095EF73DA80C54906A0255AABBC014FC0005DC955AEFE37DF2AFFFFFFD22DE489401FFFFC00007F900008C411040006E3101FA31857C442A008D0A505A3000000000001942FDCC2FEF883C48BFFBFC20255BEAD6E00CC9D80A544156A000103C000CB2555777417";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a219 .mem_init0 = "FF853FFFFFD67E1754342FFDB80000EF80012B3FFF8820022A790EE21B05085500356A878F00000000000000E02FDEA7CFEF01A02FF6EFEFD097FE965400095F430A95AAAD0601870003B555555AA817FF28BFFFFFFC747FFF873FFFDC00076F8000007FFE0A00039C3714106E50946B01958B8C0000000000000011000FB9340011A2E0137FB8E5B2ADF75FA8006938100496AAA70D00F40005DAA2AAADF117FF251FFFFFCE93FA07C1DBEFEE00150800062AE3FBF804075B7C13456C89527E00540C0000000000000000040016C520010CCC4481BCBE28DE83EDEFD400437F4011DA5EF3C801100001CA14AAAD702FFF84BFFFFFF26EE01B80FF7FFF019225";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a203~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a195~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a211~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a219~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .mem_init3 = "001DFFFFD91000E020000582EBB4FF7FFFFEE76D5AEFDA849FFEE81E5BEFFFEAA5FFFFF555512FFFBBDEBED5EBD6924AD5E7B953BEBBBE7B6910E29C0AB7FAA1FC81316A9FDDFBFFDFFFEFF54B0EA9100843FFFFC0100000048002923B727FFFFDFBD56D53DFEC21BFFFCCF6D52DCFF450FFFFDFD2B297FF6F5FDE7FBDAB55358CA7EDD6F97FFFF26777808F4A9FED847D8090ABDBD9F7FFFEBFFE4B3CBDD5490111FF7EF052000723B4059157B9FFFFFFDA5535AD4FB509FFFF719EF8CFFFF288FFFFFE9CA9FFFD356B32F791D5BBD5F79777B7CBCFFFFD463FFF07325FF6A2F804B16D6FD803FFFBFFF95CD0EEAAA894449DFFC1400041C5728292FEF4FFF7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .mem_init2 = "FED515D66ABBFC437FFFE07EBCCBFFFA52FFFFFFDB2F7FE8FAA88B3672375DBDD2FFDFB6E4DFFFFEC86BFEA61347ED5F800091B5FA6003F7FE7FF84B77776AAA802A4BFFC410000060445898B6F3FFE2FF526DABACA7F513FFFE60FD823FDFF924FFE7BFEADA5F4AE95400E51FBBF6F755BF77FB7BF7FFFFE55DFE8CB11FFFF40704B0AFEFD003FDFFFFF92981DBAF6A2AAAADFFA000000019DCE082ABFFFFC97F4A92AEF6DDF842FFFEC2FF403FF7FD117FFEEFD5ED7E538880E0640241EFDB2D3CCFDFF7F7FFFFB14EFE18ED66DA000208C0F6BDE403FFFFFFFC42AFFEBB67AAAAFFFDE0B0000042126BAA23FFFFD2E952ABAB6AABFB17FFFEC3F74B3EDFFC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .mem_init1 = "883F7F7FFFB5FF68440B81B4E908BFEF259D9AF5D3D7F6FFEC67FC1EA66B20880214C0AFFD675EFFBFFFFE147FFFF5BF7DB76FFF222000000082CC9927FFFF95A20A9556FEAAF847FFFD85C7A0FF9FFEA42FFFE7FADF5FE402200168B2A85FFFBAFCF75775B7DB7FF137F81C4BADBFFFDC2B897FFFA6F4BFFFFFFC4033FFFFFFEED5BFF7500500800000D6BA93FFFF57595155345DA97D2FFFFD11EA91FF3F7E10BEFDDA7F5D6BC25000012C000127FFCB74D7F3DFB3F5FFE58FF018904BBEBBC8140377F7E02CC7F7FFFE0AA7FFFFFFFF59FFFD41400000006145BA57FFFC2F645554ABAFA4F093FFFA78E4C1FD77BB443D7BFD3EFFBFC20002C148000A0BFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a131 .mem_init0 = "6ADFBBB6F9B7C17FF95FE009D0EFDA15F0341BBFBFB7FB90FFFFFE2825FFFFFFFEDFFFD6C400000010076BBD2FFDFCAEF28826D457F57297FFFE688AA2FF679F91177F6FE7FEFBF0000380780000047BED5EAFF333B7C19FE62FC1095957FE05D855DCDFFFFD360E3DFFFA3ABEFFFFFFFBFFFFEDC20000000801C5F947FFBBBD48039A15DDF56C37FFE9E96140EFFFDEC81E5FFF4DDFFFFC000000C000000A0D35CEF67DDFA6AABFD64F465C90F7BE05D0548EEBFFE99D039EFFFD4B3BFFFFFFFFD7F95AC00000100000532E5DF7FF7D14A8D7FEAA5A5F4FFFF9960046F9F78F445DBEED707FFFFE000003D000000016557BB93F75A7807FCE1F812C66EBFF8B";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .mem_init3 = "FFFFEFFC2BFFFEBBA621FD2C93D87E6A003CAD1DBB7B7FEFF905F62912A09EBA91BED99BFABF5488A81038FCF8800037EF31314707ED7F1F37FC4B8000006DF4428000014BFF54C800057F02952A5F7FFFFFFFFFCFFFFB6DFB00355E5876D9AAD91F5292FFFFFFFAAC23EE88091446AA83DF55FFFA2BAF75000EF940F28003E2F8B3388F91FE7F97FBEA5F0000007759A4000A002BFFFA500002AF0A55524BFFFFFFFFE7EFFFFE4BFC8404CF796D6ED5744EBB75FFFFFFED528BFC5840896795B1DCF19BECDFB5DD6BB00001F101F80FF83130FFE1F77FA6FBD992000002BDFF140001817F7BD54000015704AA9A4BFFFFFFFF7EE3FFFB87FCC00FD7B10AFAAA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .mem_init2 = "E31FEE6BFFFFFFED41EDF78A054991EA88E957EFD4FADB7FFFD9000181BF405FF891180FEFFE7FC2FC5F58000007D73E00000EE5BFFF7EA000015712AA528BFFFFFFFFBBB3FF7E9FFAE1FBFBA13C6F551997EEFFFFFFFFBAA88FFA452EE520BDC4F7BFDEF71577FEF8DB7DFA85BC405FF96B122FE3FB7FD1FADD200000157C980000C5D2B0FFAA8000011B02154ACBFFFFFFFFFFB7FFF853F9B18FEFDA23FD555AAFFF9EFDDFFEF28C28F610C02ADA2DD2DBBEF3957FFDFEFFBFEADAC1FC005FF961106FFFFF6FE7FFFEC000001FBA400001376327FFD040000055092AABADFFFFFFFFFEFFFFF527F9CF38B5D3C976AA9D4BFFE777EBFDA8D1CCBFC549A9423D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .mem_init1 = "E9DBDFDFDFF6D6E31DFD051BA9C0F857E8633037F9BFBFEDFF3FC000036AE74000004DEEDF9D5A000000550D25576BFFFFFFFF7FEFFF6E81FBE06A39DF557F6AB6B57FFDFDBDD2C556E2AFA6A7A5654BE5C7EEF5A7F9600890A80605D6A2BFC4A121B118FBBDB7F6F5EF11D018BFB500000037F48FD7650000002B01156925FFFFFFFDF7BDFFFAA876FFA1AB7FF5BB2AAEFAFFFFFECCF0158491550353AE9111E9D67ADFFE356200040145C7C2820AFFFCC3308FFFDD3FFFFFAFE1F002D5A80000125FBF28B220000000150F4AAD4FFFFFFFF7FEFAFF6813B7FFBEF2FFFB6F555AEF5FFFFF77864276E95F44A9587D84D4F6ABFEFEAA3F00402D64760201FF7D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a139 .mem_init0 = "20431057DFDF3BFFFBEF4000457EAA0000009FEE80032000000009052A6C97FFFFFFFF9DE7FFED4AAFFFCBE3B3F7FDD543FEEFFFEEB70C5A09355F26BCE7025A8BFFF9C3F2B00C00C08A000722C605FF80C1312377FF3BFFCEBFB000BBB290400052FF7FC101A40000000D8255A17BFFFFFFFD7FAB7FB4206FFFFD67FBEB7FEAABFFFDDFED5C48FFA6EABF77F49CAA226A6B5FD6D330821E2640B0418F4008ABF08138957BF7FBFFE85F9005AAD64A08040375FD6440050000001A910ABB3CFFFFFEFCEBBF3F7511FBFF86C7FFCBFFD513FFFFFAB52B81FFF955F777FF552A925557EC57FAED20E2BA30010F107ED5957582B0AD3FDFF7FFBBFFF14E5F5F5240";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .mem_init3 = "8FFFFE795000001F0000000001156FFFBD4B4521689FF849B9600005F888006A7FD21FBDFA243AF6FC2B7FDFE4CDF6FEFBB400615F557FDEFEF7D37FFFCC590012825FB000003FF5FDFF5FD7DFFEBEDB6FFF9F0FAA454FFFF70000008895BFFBD55A528AADBFFDB5FFA00001D010005495580BDBE37076DFB5133EEF6EF7A3AFAFCA8070404ADEFFFFFEF47FFFD752814A4B6DB800007FEFDFFF2DE7EE29F9EF4BEE7EFDC00803D5BC680A12254AFF7F6B490040B94FED82FCE00000C82000954A787EF20E80D57B7018FF7DEA75EC7F9FE5003840AAEBFFEEDBF17FEFFD7D04055137FE0813F7BFD9FDABD3B7FFE6FF3F815FFFC922891214F7E001157FFDED";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .mem_init2 = "5B2154035C1FF2957CC0000058C00181555137BDD540DFDF58281FBFDB3A98FE3FF0A81C0B156ABBFFFF71FFFF6D2780A9105BEE44AEDEFEE7FFBBF5ABC01D9D47B8747F914649500329FFF3AA8FF6B2480400007737E269BC800000F400030151E1FBFE78236ABFE4000BD5FB9F3FD3DFFD400E02AABFFF7DFDF8FFFEBF6E0104A82BFD555EFFDBFFFF93ED77FFC5F397A4D6AE65A1E00025551400BF42F55540115C5AD43BD9A45C800000EA0006000FDF1F7CA002ADFA10202EE96FDFDE07FFFDC80380555ABFF7FFF27FFB81FD00A94516FFD29FF7EAFFFEFDFAAB78E36D8B66B59E21E8000100768ABD0002E000021122815C7F69A29D80000028000C87";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .mem_init1 = "D3003BE7A80AB7FF8880857DEFFFFC57FFFE2203C3AD56FF7FFFF1FFEC144540022826FFEA7BFF5F7FFF6FFDB7FBFFBBA533575F083000005C1FEAAA2DA00280020D3D96EC6FEBCA5E4000006E0008290A0001FF00D555F74000A5AA27E426FFFFFF2802E252BBAFFFFFEFFFD4FFFD005105017FFBAEDEFDFFFD897754EFF67741D125EB7CE0000A6B8FB4AA96893E8022C2D5616867D990AF4000001400001D7C0001E8501557FE8000C6EF77E7F7FFFFFFCA00F9A555FBFFFFFFFFE3FFB94008A080BFFDFFFFF7FFFDA6FAA57D9DCF218AD7B32C2012A802E02AE848B4802B1537F76DB4EF91EA9C40000009000006F98001C10B6AABF5C102C9571F57EBFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a155 .mem_init0 = "FFFF7AC03D4EABA7FFFFE5FF87FFE5200214503FFFFF6EFFFFFDAA5B75B7DBBB43D1EFDE2A0006460BFFEBB536A487D10095FE48EFDBF1C24F8000000E000000501C03102052DFDF4000256D6FBFFBFFFFFFFF801FDD557AFFFFDFFEDCA713600082000FFFFFEFFFFFFAAAF6DAFF7FFFA6E2C7782E002A037002AA5492A02200002FBEEC10CCFB283420000000000006F0B48682A08A3FED04016755DDFBF7FFFFFF5EE817EF556FFFFFCFFDD1F920B400208207FF6DFF7FFFFD0A5FEFFDEFC707EAA3EC0802C64A1FF7AA925AAA01FEE805E3AD937E431ABF2000000080001022BE0C0542A57FEBA005156B77DBFBFFFFFFEF8407FDA54D3FFEBFFD89336BCA";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .mem_init3 = "80040001BFF7FEFFFFEE5D2FDEBFBDDFC7FB86F46B0009E02F03F7553F9C9E97EAF2F4FBDED173ED499000000100000008EFB8000513FFB54810A35B5B7FFFFFFFFFFF9401DFD566FFF72FF52A755FF620000000FFFFDFFFEFFC5DE9FED7FF7D16B4C9E26F3171FFE4FA7FEDFF56FEEFF8AD014AE56BE6EC5A4000000000000063BBF045294FFFAD00428355ADF9FEFFFFFFFEE202CEBAAB4FD5DFFF60413FE8000000001FFED5FFFFDB2157FCE7FFEF077C83FF98B803FF96FE03EA7FE448AFFBADCD3E92F7CF0A9680000000000000CAEEE0A15487FEF58404B9554AADF7FFFFFFFABC403ECC99BFB1BFF51F41BFA42100000447FFFFFF77E8A911FB3FFFBD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .mem_init2 = "07BD2BFF576BFFFE709987E85E1F83AFF90A90FC7BE4BFFC49F8000000000002D7BB80504873FF54900545B5AABDEFFFFFFFFD58807FE554D323FFF6A280BF421000001021FFFFFDFDACACB53DEFFFFF03FC2FF39D35FFC2E0A91081FFA6A4AFFCE89818FFC5BF7C55D00000000000099DEE8500251FFFEA4022BCD5A5AADFFFFFDFFCB7003EAAA54AA3FFE345007E994A10000210FFFFFEF7A92E72FFFFFFFB07F8BFDD3E5FFC38BB8EA8000982902FFA618CCCFDCA4FFD5FA000000000000E777F9400484FFDE80004DC2A96AAFFFFFFCFFAFDE5FFF6A957C7FFA8E6006EAC1101020048FEA5FBF6E959056F7F5FEF01F157F5796FC137CCAB8CB182674817";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .mem_init1 = "FA2493BC7FF3FEAC93D6000800000079ADF4500D412FFEA50009FB2ACA552FE7FFFFFF2FBE7FF915074FFBCE4C01E7590AA4204907FF9AF7BE9AB082BC7FF7DF03ED7EDBF8BFADBAA55A155BBC3FC00BFD4F933C77B33E8C4FD89001E000001DED70A000049FEB500026AD352955A72FFFD7FF77EBFFFAC928641FD12401FA5445548912ABF7C13EFD42BF78ABFFED7D81FF54F5F63FBED495CAEA6BFA2F9005FE4F00BE8FFEFFDA87E27001B80000EF24A08025015FD5440001B60AA24AC69FFFF3FF39FBFFD5B492680F7736006680055224941CDFF0BFE8D2FA50B7DB7F7583DD679F7EFEE966556AAB6A2E7EE40368EF10FE6FF87FD0277B6000E80000B5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a147 .mem_init0 = "FBC8000012FF7E720010FD050AA54FFFFFF9FFECDB7FFD529264079FF4207D6F03AAAAA41269FED7AF097F405179B5BE11B5B39B7A7BB4AB4516A9C375603004079C013E4FFA7FC0AFEC0480300005BF52AA0088057FEA800005DF4A523A4FFFFFFE7FD6593FEE8D48660B350B017ADC036952AFF3B6FF9BD925FC201220B6F603A154FF3E35D74A3449A05C3DECFBFFFC4B209FAFDF7F2AA7F63C0000001EEDDE50002052BF552800057F05A9256FFFFFFF3F71B7B7FCAB53619410EFC0EBAF003FCBA76EDDFBF7E2557988EB9512D6838BB7CE65376923A2A10A0F384B6EEAD41E143727FFFF3303BB3F8000001BBE788000000BFFEA920004DF122552CAFF";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a131~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a139~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a155~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a147~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N48
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [2] & \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout  & ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout  & (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~1_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~3_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~2_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4 .lut_mask = 64'h02075257A2A7F2F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N54
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4_combout ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [4])))) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1_combout ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [4] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & \dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4_combout ))) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1_combout ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n0_mux_dataout~4_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w3_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2 .lut_mask = 64'h08FF08FF4CFF4CFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a292 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .mem_init3 = "6FFE25B7FDBFFD2BFDFFFF203C4052FF1F95601557AD9DFB7D9D7C2B7FDBEDC8C838D6BF00000A2F992E1FEEA2BA17FFCFFFF2FFFF12B3B7015688FA8FD720CB6E2BE0C16AFCFD97D7128F43EEA63F3F6747093FEAFFE4A7F5FFF80C801A02FCD6F0A056D7E5DBABB7B75FE9975D7AEA2C314A9E002424786AE3FF5555F496C7FFFFF25FFF22A5F700DA00355366B833F72708A0B93BFF2BFFFE0FAFFBFA7FB906C7EEFFC5FF2ABBFDFF142204108512413D01575FCC7FD7FFDDEFE9FFEDDF9A59E855FF000010289E6FE77BB55A43E9FFFFF97FFC4857BD835601FDFFD2EFB267D9C03E96647F55F7FE974592A9BAC797CAB5FFD3C0A4EFFFFC01980A0500A3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .mem_init2 = "24000555FFED5FCEFFFAAFE7FFD77F69243257BF002040E563FE1F9A84655330FE0FFCFFBA128DF702D411F594EAB8DE4B2C597B2737E795FFBBEE0EAEB0AC260FDF95802012133FBEFC3400012865BCD0000B5FFF7C2FDBBFD5FFED9DBDFFEA9138BABE009006953E1FFFEF126C96F2FD1FF2E7F02BFFEC035000F5552C27DCAFA37E26E4B5DBEBD0AFF9491B4FD3D789E0EE49200128E91411C0AAA882EC07DE804AAFFEBD2FCBFFFFBFFAFFEFFFB990D44FFE02041957F2BFFFBAAB945368F8FFC1BB408FFFD0015000E7F4057DE0E6D6820CA6247FEAA7DE07256FA00DD9E793B8A10081F45D57305AAA543680EFFAAAADFFFE7DB73FFFFA87FFFFD7DBE4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .mem_init1 = "4CA13DFE00206D424A8FFEC3042AA3CEF17FC134005FFE40009029F918F3FB537FDD1C0533B8C7EACF5F86EF7FA57A824A6F972FFAFFFF23F9872AAB473052BFFFFF76FFEDFE1FFEFFFDDFFF7FBFFFE1172CF7FE0001D3FE558BFE8A96F4A7AA14BFBC581ABFE50000401113ECDBFFF37F7CED0BF34CA1957710240287FAE1FAE3E16FF8200BCEAD681E75544742AB7FFFFFFFFF828EABFEBEFBDFFFFFF3FFB29751CFFE00075A3F5657FF5D50E28FBF3FFF67D3F47FDC8001E07DF23225F4FB4FEB7AA089A9297317330ED44CF677F63FFBEFC3000012B1911F2B566804AAFBBFFFBFFC8024ADFEFB3F5EFFFF2EFFA84C686BBC0014F01E8A9AEDAA5128E75D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a292 .mem_init0 = "99B8D0FB89FF824000A037A3778AFFDD7BCF85EFE38EC774D04C01D19C6557C74FEFC32800014963E0FF294F8212ABFFFFFFFFD3000096FFF6ED757FFFF7FFE2249560FE007580BE15F579D548DBCAFB3E25DB556C7E4FE008E077C7F0D67F6B4EF57078C225F1ADD5E0039AF7E7DC1A8FBFFAA50004AFF1EFF959F8A924ADFFFFFFFF88001013DFFFC3FDFFFF9BFFC52C13A5DC005C143E4A4DF68524FF9EA77AFDDFFAF0FCB76015B17C06E1FCAD4FFF7A2BAAE12399E5FFC000E553FDC849CFF146A800005700F0A17E0BAA9057FF7BDF7E3801002D7DFFD0ADFFFFECFFD0926C03A802E120BF28B439911FBF7DEFDFEFDD7F507A5FE0537277C676ADFFFF";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a300 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .mem_init3 = "557F7CFFF7FF5555755DD555545000440D4A455045E449552356BB937B77EAAD4ECA865A355C11D5A61FF596B7766AAAAAAA9AAAAAAAAAD4162999A59A175548AEAAA6AAAAAAAA8557AF955ADE555041135D3DFF7FBDFDDAB89955D5555556BAAAAAAB5BF7DF7DB11155444409A6799B44925FEFBD66E66F57751D19A2EA6993D9A6AAAEABAACAA8A2CF01E7B2E8AFFFFFFFBF9989A265DFCECFF432CC164CC2544CDFD7FFDD565555555540015555545569450454404158029F9AC000280FFCCCE089EB6DBFD055A19759D59FFF96AA6AAAAA626AAAA4055635896FFF94562783E6AA6AAAAA155573B955A7615524115574DE7FF77F77FB2DA5555555563BA3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .mem_init2 = "BAEB4ABF33CFE84111555050B79B6DB46D1D1EEFE49999BF815D11A2BFFFF98559667BABBABABBE228AB8FFABA2E87FFFFD7E189A62650AC0CCB80ACE33DDA2855DFFD5F7DFD55555555544411555555454A59451004055001C99E037B709FB33F3822F61810AE5B376F75542A67FD9299AA97336AAA9555377C8E4F3FE5D1197A2A6AAAAA13EAEEEE955A6A1555444135DDE7FE7FF7DDFAA795555555EAAAB501AAB33F3CDF94011155515991B6474791D10FFEF9666E6EC745D93F3E23E47444982AEAABABABFE88A88A22E2B8C7FFF7EAE6662659AFF3330964CCEB3DC33A57F7FF5FFFD55555955550410555511475001451440005800F9668F33A1EC05C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .mem_init1 = "CC6EA23CA0441681110FF0A3A6AA5FD8FF5ABCFCAAA66E958999FE5FA6AB41D16EAAAAAA86AA22AAA2556E855F5541135C137DF7F7DDF7EAD6955555FAAAE55EB33BBBBBEFED601111554457699DD27534774FEFB47B666FD95D6663F3FCD29279D4ABAEEABABBFC8A2EA28ABB8CA7FFACBB25599998F933FBF2143B3A993A8A543FF57F7D56555545559410055500155000459118401540075B94B3EDEC0842CF7ACC6F003500281B4BFF3D1999D59BF3724F23AA9375B5B5A64E5F74501D1D57ABD3F1ABBA052E2555BE54D5541045DC53DF7F7F7FDFEAAE5555EABAB9AA456AEBFBEECEE48011111551499761B44D9D11DEFBF5569A6BE7534CFF3F3F4126";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a300 .mem_init0 = "1969A4EABBABBBFC228A288C8CC8C7F6CBA8E66265CFFCCCCCC064C2CCF96BAA1FFCC5F7D5555554555541010550000580019114500415806DB9B74CE000B7D7839EAEB10ABB8D0DD4EE5778866A556759D5EC99A9A855A579598E50D195D1D75EC33D983BA81455555669555554445555D1DDF7DFDDFAAD79556EEEAB9AA555D8BEBBBCEA48011111555019159E4D65D1D5DFEFB9D5B99EF9D50F337FDB6664612E96AEAABAAFFC22E28A8AA228A7FC9C2CC6699FFFBF303F0055AFEC91D59FF30FF5FF556945945555501015401415104145111000175694F87FE40000A0BFBEDFF9E44AAAA210A9B64F551F59FF55E77D61DAAA677995658DEE5544689145";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|address_reg_b [0] & ( \dut|vram_rtl_0|auto_generated|ram_block1a300~PORTBDATAOUT0  ) ) # ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a300~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a292~PORTBDATAOUT0  ) ) ) # ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ( !\dut|vram_rtl_0|auto_generated|ram_block1a300~PORTBDATAOUT0  & ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a292~PORTBDATAOUT0  ) ) )

	.dataa(gnd),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a292~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a300~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0 .lut_mask = 64'h333300003333FFFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a260 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .mem_init3 = "0C000000022A55004117BFDC145FBFFFFF7CB530FA8FFFF8EEED7FFFFFF000001FFFB013EF15125B4DEC16FFEB3042F21EF8D027CFB840EED0D3EFFABFFEBC687D51410012000000000000000201FFFC1C00000000AA556100F7FF81A7F87FFD7FF8FFEC19D1FFFC61BBFDBF6FE28FFC6DFA1492F5D6F3CBF75D27FECACB02F7AAA6F02016F9A156B2D7DF3567FEC4EF65423982490000800000000000007FFF380000000055098803BE7CEFFBBFA800202BEDEEC1AAFFFF5CEFEDFFFDBAA0007D800095CABECD9160F4FFF1792808F42A4281DEC9A3A0A2DFA7FF87683FF932B8010022048002D0000000000401FFFCE000000002AA8A203DFF62BBBF6EFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .mem_init2 = "BFF76F9DEE1FBFFF21F7FF57EED003E0FA4003952D33654D5AA7EDFC57266EE0D6D1C05A19ACF1F1E7C0DFC0CEAE419BC0000804848001D8000000000008FFFF800000000A50A00017F06D5ECFFFFDFEFFFFF5BA3FA1F7FFE4BFFFFFFFFFFFFFFB00061B5E63B300F2FFDD566AD411FA2FF6479431E5FE6DCFF267C01E98BCB00000248552400100000000000823FFFFC000000001528203BF85A5DA7B6B6FB76B6DDEED51FC2FFFC277F3AAAFFFFDFE5F01B0733CC76B612BBFBAAB0AB0F6E66E8BFCC366CC643B5FFDFDC08720DF700000120544880382000000001241FFFF8000000004820815FA6BDFF7D554B6AAADB56B55D55907FFD5BFDFCDFD57FFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .mem_init1 = "7C1695FCDA87CE00C97EAAD8A48872FC3106C8FE6E416A0487FBFE0105468750000055224240010600000000028BFFFD800000001288202FAB7FEFD4000154B2A49488045F7610F7D85DFBFFFEFFFACF705A85088456E68167FAB5DAD0C4F5A3BCFB60DAFB353E07AEB7FFC13E1410CC00000A9D8120014C00000000144DFFFE40000000082000BE36FFF74040000104112000000179CA3FDF7F9FFDABBFEFFF9E5557C952FE9D2032D5DEDD3CB4F151FFEB0AA57D791A079197FFC8E9AA026F00002A4148424058000000002A03FFFA0000000040800AF1EFFEDD05551000014400022AA816961BB6BAFF52AAFFFFFF77D574A75B7DCF2161D6ABF8B0CAE680";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a260 .mem_init0 = "BA1E921BA7F52F0286DFFFD78FB1C02300002D1AD040100000000000489BFFFC0000000000007BC77FFD9F155548015408000957FF85587EED4A20DFFFFFB7A01D969D90F6FC8A4A875BF5EEB055E50519E9AF0C51A60320D0BFFFDC103B6009F000B72568210400000000005223FFEA0000000092006E7FFFF31C2BEAA400008000255FFFF8BE31061FDF7FFFFF5A88D75AC9BCD4708D570F6F3EDC7905FB804B66253900C68359D15FF7E49FFDF005C000FA8B4020400000000000EA47FFC0000000001A00B2DFFFF4120AAA90000220000ABFFFFF7F240227FFFFFFFEA46AED7458F0EB03996085AC4FEC7029C700002BA8BD8003C23D015FE7F92B2AEC12";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a276 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .mem_init3 = "C1FFFC7FFFFBFEEF1366B7EDBF6B17DDCB7FC339F05D0460A575F94212BD7FC3DD79B0FFE315FFFFFFD5DBECB03FFFF3FB6FB92D9092DDA00000001EF83EF57EAFBD30FE00F4F5D7F010E000000001A080C4BFFFFFFFFFEC8413AF36C7BF90F5C871F9FBF07B203495D7FD1890AFFFFDB79C0BFFF3FEBFFFEFFFFFEB53FFFBF3FFEB65C46A6D4CB00380000FF43FE9FBFFFF39FF0F79555FC02C20008000005A20D155FDFFFFC3A2B07E5FD77FDF2D7DE8E1E17FAD57191EBFFFFFC2454FFFF7139237FF7C9BFFFFFEFFFF613FFCE6FFFB7D96BB1115AF501740001FFC3FEBFFFFDFF3FF074AABFF10EE8000000000030044AADFF7DFFB8555B43FFDBB762BDD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .mem_init2 = "89770BFD04E91F867FF8FF79525FFFFF99A03FDDF9C5BFFFFDF9EB33FFDBBFFFFFFEFB556D56BDE05AC0001FFE3F936FFDFFFFF0F157AF5EDCEA9000000000000051557FFF5FFD2FF5D95EB6DFAF29DD84E3F390E02E19B8FFE17FF005FFFFFC54007FFFFED6FFBFFFFD507FFD5CDEFFFFFBBBADAAAABED0DAC0001FFC1FEAFFDFFFD23BFCECB94CCB56A900000000000004ABEFE815BE755A70FFDFFDFBB7DFEDFFFF9F90BD9998FFEE7FF88FFFFFF1C0005EFFDE8F7EFFFFAA07FFFDFA6BEF7FFFED6AAAAAAB20AD601837FE1FB4FF8297FD01511ED04800DD55400000000004224DFF857F9F8E3FE4BFFBB7D657BFA7FFEF1DB80F399C6BC17FF0FFDFFFE7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .mem_init1 = "40087B5F7C0BFF7FFD527FFBDE5C3AABBBFEAEAAA2DB63F8EAA0607DDE376617F46F5CF90E593B800168680000000000129557D6DFD7EFF5BA4ADFEEFEF653DFC5FFEE5BC0E998963F79FF57557BF1050040DCEEF7BFFFA4CC2FFFDC8060A59ADFFBF5B61E020D506360007FFE0C11FFFFF5D4BFD743DFC002AF5810000000000054777EB36FF74C9FF7FFBFDFB75FC927FFD9C7E10BC4A24FFBB55DB76F68B404040A7BBFEEFF95467FFDC0019488A56EFFBA688A000EFFD860007FFF09F7FFFF95E90125AFC7FE01656D000000000005AAB7A3FFFE787DBF8DBFFDDFFC6FD9F7FFD059F41B04BEEBBFEAD706BBAD4852510DAEEDFFFCAA5FFFE80004092455";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a276 .mem_init0 = "5BFEDE00E000210803F3803FF87FFFFFA984080000102F0EECB6BFFE880030001ED55EF75F7D67D4CBB6EEFFFFECA77537FFCFFF71BBC6B0FAFFDFBD5EBC4AA0050441FBBFFFD684FFF38000100092695DFFE80B800004AA3E03C06E3EFFFFF33180C00000000026CD0ACF3EFE8BFEEEF0357F6FFCFCDF37B56FBEFFFFF66FD5D5FFE7E7DEBD8260FF3FFBEFD31E2680A49117EDFF6F001FF7F0000040024A04AF7FC981412A55555A0D7268FFFFE8F00100400000000002FFF013EBF3FFFC00180AFEDDBBFF57F0D3D7EFFFFFCD8F9EF5FFFC2BF8DFF86C5F9FEF611D38D44A124489FB7CEA19FFE70000008001225AABDFD400008126A9555462A5FFF641BD";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a268 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .mem_init3 = "FE8C40000000000058BC043DFE5FFFFF1800FF77DFBD7356D0DDF7FFFFF917DED5FFFF33FC6BF66CDFDBFC047FDD5000924E54BFD2003FFF7000000A0000A9215DFEB400004295554822236AFF971EC062C552001100000001A500147FE1FFE80C003FFFDF5BAFFAD1FFBFFFFFC433DCE5DBE7E773BEBFFC29FCA00837FC0012492122555413FFCF0000000DEC021242AEFCE0001024ABD6A5412465AA3806FDFF5A88822FC00000002100016CBFA8FF08002ADFF9FAFF56DBEF6FFFFFD03FDADDEFD8FE34FF44FD95FBC08E9ABF814924E59D0A907FFDE00000002290008918ABBE40000012DD5A2204922C0202B715EF3F77FFD7E380000015400015FCFDA9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .mem_init2 = "000210FFFFDFE89B1BBDBFFFFFA213D638BF7ED4BB7A8AF9C6F8C0222DFE0024A49250BC6FFFDC00000000C000800942AEF88000004B568AA895518001571ED5B7E4E3FFFFFDDC0000035000002EE7F5000022BFFFF559771AF7F7FFFF2C316ABBFEBB4DA9FF49F9AE9F2C82B55C005A2A89EA63FFF9D0000000212A940214912B6A00000025DFD5455210B8ABD6B77EDBF2177FFFFFFEE000009C0801027E150002413FFDF63B60DFBF5BFFF7A011985FFCFB9B6F7D90F34213FEFAA55C08369CBB0A4BFEFD000000016A0000002A0855940000008BF88A2A292A0133F77BFD6D7F6ABFFFFFFF360003A602F7EBF47F0002856BF7D1715A76F7FBFFFE40D8B9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .mem_init1 = "57FFBF734B769BB78101EF6696AF1A2953AD81AFF39000000000DB9541400042AD10000002A8ED55514810525B8F9FF7B7FF8B27FFFFFFFBE2007C2DFFFF57ED0009457ABFF7D6BED7DEE7FFFED378EE57FEFCD29EEE103A086DFE68B2BC485C926EB6F9DB000000000194000002D4096B8000000023AB4A45504163ECFA7EFB002A8867FFFFFECD7AED48B52B5FFBFEC004A574B6FD9D4EBEF6FFFFDE87A9D6DFFF6CA67ACE897847C27FF18ABA5B566F6357A5700000000000C400000082E8D5000000011555652B15107716CEDDD6ADFF60111BFFFE7502255549DDFFFF4350654ABFDB6EF983DFBD5FBF5DC46FEFCFF87EC7F9A661E007FC8EFE877DE7B9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a268 .mem_init0 = "EA357DAB0000000000006C0000700000030000000412AA914040977DCDFEDD7AF6E2E3A4FBDFFFF63D10002D6EDFFFFAC9BA56A0AD217DF5F55D7FFFF8079C3D8FFBF9DB57E8139E778A5BFFE21EFD1EBFABCB0800000000000010000004380002000000100A8D4A4404F5FFB57A80088282FDC3A72FFFE8CF7FFF42B77FFF75D27F921236C0E504BFF547FFFF13567D9EE6B92BCF07F09AFE5687FFFCC7733E75BF5E82800000000000000000839B000200000000AAAAAA1027FF67B4008FD6A8E78025D47FFFF91BFFDAFF5BF7FFEEDFFFCAA7DA55C0AFBAB55FFFFCC14F7C1FA3DC13587D6094E8E3387FFFCBFD6783B5B54248000000000000000100BC60";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a284 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .mem_init3 = "37803D9E01CBB7E6FFF01E5D48EF2024A02D554A001FC42977E3A16EEAA05BFEF7BEF8004001C6B7FF42BDFBFFFFEFC8A61704CC0508843E92AAEFD4DFFEF2EF1D64F73B91E9FEE0491149073F80EBFE7EF0249F3107D087FFB8BFB02FE6F003811A7420007EA165F5FC1FF75D53ABFFFFFBC0340029ABFFB70825FFF7E9A604450A10900800153C12575A4EFF7DFFBF9E03FFE7E100B9C0416EB14F5C9355F68CFC9D9E7DAD60877808FF2D9EFD603E1E4BF5F57FFD588C3F87FFFFFAEEABFFFFFFD400021F157DFE224FDA45FF076E150F44400108D53E116AAFBEFFBBF67E2003E13C8803F280221EC1A2B6BFE9EB6CFB9D4CFFECFDA7C07D6407DF7CB80C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .mem_init2 = "BDE7B3FFF700884F79FFFFFDFFAAABFF7EFD6800116DF6DFFF000B32525FC5AA309112200002223EC3197EFDDAE7E6798902FFFE0005FE00C55F202E417AEF683FA41AE6A21D74C4F9F0F85752EFE03D7FFD2FF9EFF97D79FFF7FFFFFF5D4DFEF7D6700516B7F55B7B01004952EC035CBAA40890000954BF146D7FF7FFFF53E08406BFFC201FF002E03E903B844DABCB2064DD2FA7DEB017FEF543F6DDB500272FF3DF8C07CF9717F6FFDFFFFF752BFFB467C053695AB56DFE04120208FAC2F52F8101300004923C50F7FBF7FBFEFFBC2007DF7F02360000B2D282F6D12FEFFFF9039EC745BBAE37FFF8DE03A9F1D0DF69F83441F9EB31BF7FB6FFB6FFAAA7FC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .mem_init1 = "86FF042D5AEF2AAA91010111256D43D5EA84808000484ABD0F77FFBFF9063F807016FEF81E1E0007D0B302F8BABDF7FDFBEB7F8FD0DDDDD7FFFCB81B33CFC55FFF81D61F35C2BFEFDDFFDBFFBFE5B82AE7F841294A55F6ADD80048001816C3572EFF0A400002A83EB75D9EFFEDA937FFC045FFFFFE360407FB7E00FAB6DEFFB7FBFECB1B095FB803FFFFE23B4547D59FB7C7F1F1C87BFFFBF77B7FDBFFFFA24C7FCC36D5B4BE9B6D400001059D1A85B5DAD620900091123E5AAFFBF7ED5F397DC177FFFFFEFF3A87F77E35FD5A9BDDB5D94EF38321DEA4C3FFEFD49EAED7C17BD77A5F0A1E7DFFFDBDDFDD7FAFFA888FFFA6C52492C3FAB500000033BC5706DF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a284 .mem_init0 = "6B7A9440002841AF55FF6B5D50000497A0ADFB5FFFF56D037F2C34EBAB5DF6D7997AADEDA0BEA019FF7BE39D5BBFC0CDFF7FFDB5E197BFFFF6F6F7DAFFD429FFE275594D693D7D54000000CD8C7AD17B75EF0300020A1FF957FFB4EF00287AA484FFFFFFFFD87BB0397913F56D8FDBB5A9193AFB6CBA7C057FDAFE2A01C393BFF3EF96A9772AFFFFDFBFDF7FBD201FFD3EEBAD3314CADAE800000047C07EC1BDBFAD80809001B4BD7FF40EB000008290C3DEF7FFFFF36DDC68E68FDB6ACFEF55C9EF40779CBF914812AFBE60A4D6CFBAA2FB4B0FF6EF7FFEFBFF7FFFCAA7FFB8EF9C66C8A7274B580000003FC01791EFF57F0020001FF765FE89DE0000002028";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a268~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a284~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a276~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a268~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a284~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a276~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a268~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a284~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 )) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a276~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a268~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a284~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a276~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a260~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a276~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a268~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a284~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0_combout )))) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// (\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0_combout  & \dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~0_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l2_w4_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1 .lut_mask = 64'h0002000233023302;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .mem_init3 = "42C0008089000411680DFF6D55B548A5875E67BF7EE57BFED5000022060BE8A0028A00001764078116AF7F2FFFFFF706DF6E0FA208A1C72920BFA589FD7F7D352398A92FFDFFF84F8F7FF7C79B02A949050001026480D00581673AB154C2502A83BFE4A2FCCC1E3F0888820803CD16E0004000001D5206C2D6D7DEA7FFFFFE06E32BF694B0029DA1AA47414BE6FC7DFF560B2553F37E57018FFF9E3E60E4AAC90000140005474002A5A883095215009502F4D84457BF4CFFB4201080916140000250700002580783DA93F69FFFFFD80F580EF45F108A6F91E8ABD517CBE4F151890D9257FD7D6AEDF7FFF0FB9662AABA02003002197A0004D68210D28A54800A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .mem_init2 = "017E6224027C318A8200040400532A00040041E15548058524A77C87FFFFE80DA61BB67C58DD3BC07C73832F3785E33214145524FEDFFFFFBF738FEE3BAAA3F000002036459800005A2080482A220000215E291004FEFF200002000000B0800A000001CF1AA00683152AFDD5FFFFB83E5256D6B21E4544003BF1A40F7D110B1B403F65157F2EFF77FDDC7BE8902681E00A008050218A0000690144A04080000011708882021208E400240000006C224850A4AB43F1C80781C4477EC7FFFFE25B48BB75695395F00017EB807EB472283562B79248BFA9FFFFFE79EF70544ABFE0140300AB0D280001800001040000000001604428008C6298002000100CED1800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .mem_init1 = "481255DE3F800706A82AFEA9FFFEF0FCC56DBE949F8B08000FFF81BA15C9C9611EF789251FEB9FFFBA8F7D80002C13E04006004573A4001E4150A00000000000A2A2228400180D005B00EEE83C75600141085D7FF9FC1303F31AFD82FFFB6AFD65B6D6B68E61C0001F3642F6538CAB13FB07B550A7EB77FFF96DF604209A1FC12C0C018877A0008902B6DD4000020200A00908400040F0510008768018640008000157BFFFE7FD9ADC09F255FFFED3A6B25B7B4B052640000EDCF1F86F8290BC9007A11203F573EF71BFDC2420553FC14C5801014EA806EC0ADFED4000000800CC00442000B98680000028000EA500808000845FFFECEB03B057FD08FFDFCEF6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a188 .mem_init0 = "59AAB57EB4786000031929F31702117C42A1A40841F6DDFFC7EF724081AC4FC20B10051265540D102FFFFFFC00002040D802614020260A1500750000280F00020002114A5EFB9D05CC03FD9A7FFA13F364B5DEBE80705100AFFB95D1B21C5F80A347920200FB6F7B3EBFC00040287FC0066003AD9A818C01DEFEED0000000001F003A414952F280000800000604F0028A209455155000A0290433F556FFF9FDD3156AAA50C7C1886F08058E461762CE040432010007ED57EDBD900AB2155BF8903C02A9274046481012BB7A80000015BA00481014A58E00000000000702200040014280016500105820EDFA17FBAAEF24AAAD75C8C7B000FA0F8083884516193";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .mem_init3 = "400000128104009077FFFE5E5BFFF96CDFFC03FFE5F82E88BB2CA902225B56F5407F017ED61512202AEDE8DA4BDFAB00E53A977E7BF3E9BDD2937FE6695FD409B70055B64FFFCFBFFFFFFFFE1FFFFF0BA7500000000008B026EFFF5C8BFFDDB47FF81FFFB7C4D2311B0BE0588AFFD434D03F8097B579510281B5BB2527FE34196CC13EB9FF0EAADBFEB0F5B71EFFE850D08A4043B5FFAEFFFFFFFFFE376FFEFB0BFF540005AEBDC05DBFFF7E3DFE70ADBFFC0EFF84FC07000D8C0220417FFA13E81F80C1BD42F4885276E03483DE5B30E9600C7F38755737FFD1FF75AFFEA9F786E8600A4B7F1EFFFFFFFFFFDADBBF55684B7AA6B5A0017C1FCFFE7FAFFFFB55";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .mem_init2 = "7FE147C0D6200F000C9D0114ED7FFB6F640FC050ED88FC22005DA82A44DFAE1025489379FFD5536F7148EEDEF7FBC3AEF6E0010549DF1FFFFFFDFFFEAAAAA9EEA0008908040154F82F6FFF7C35FFD156FFE3280010401800137A5180E2BFFFA72407E0207AB47788A436C169265BF400CAB314AEAE55551FAA58AF3D7BFD3F396B507082B6FFF3FFBDD7FCFBA655769100000000040A2AF83ABFFFF7B7FEAD51DBE0C8000440320009793248255FFFB55287F0146D94BBF2129D6195234FD632690A8BB77D56E33DFB2477D79DFEDFFF6AA706882BBE3BFFD75EFFEDB968016A4A2800000125544A010FFFFA07FE645FFFC2F0000140EA000FBD1049233FFFD4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .mem_init1 = "A943F80876D07EFE001FA2D491DFA8222559E18AAAAB1E1BAB8C17FBEFFECFFF1A99B410057D63F5756BBCFE8050155202800000113151E4377FFFBBCFF7D10FABF380000481C80003F1202230DFEFFADD40FC052AD75FDDC202E1AA4CB765422CA55E5C2BB4387EFCB26FDDFABF7FFE0C2FC180013EE7F555557F05F50F55494800002004B402AC1BFFFFF8DFDE3830FF7160001203B80002D28290406FFFF53EA07C022754AFF7DF1D716526EDAC48027555F3B84DE07F56701BDB7F75FFF7528604CA002FFED525202E541FFDEA4400000954016008F20BFFFFFBDFFDA00983833C7C2004D000027E805454BFFFF6F9507E01755616FEFBFAF192986F5000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a164 .mem_init0 = "01277D4FC53D47FF6FA609BDFFF7FFFF7FF84867A037FFE02576A7FFFFF6A920000055180280000209FFFFEA6FE35648002DFFFBC01D600064D551888DF7FFFEB4683F00B7D5C7FFADDBE054415D50000091DF2807F21FFFAFE41EFFFFFFFFFFD7F03208F77055FFFE1FFFFFFFFF548000044048008001B393BFFFEE7FF89EB03E45FDE28033B002484E2A6812DBFFFB44A81F805AEA53DBFEFF64AA85BB400000D9EF95151037FFFEBE0577FEFFFFFFCF77E004FFFFFFFE0FFFFFFFFFBAA40000100D20076002AD0FDFFFFC77843F5700BBFD4980E6C00167B6DE0A376FFFFD52740FC03455A7F76FBDF02A4AFAB0A0006CBFD150802FF75F3F9CBFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .mem_init3 = "A145A000003FF5F6ED7A08081552FFC01FC096F5A43BAFBEFFFFFFFFFFC03C7C400E684076150012C80000004004000901410021F92FFB8388493DEE5FE77FCB26AB6AAD2874061E8F0B999558E0480021061000000EDEDDBA5030012223FFC00A8AAD0CCBD8AD55B5FFFFFFFFFE7F4A800C8600049E44138800000600000428B77FEF63FFF87F83A0152BBD26D55FE952AAAAC25060003C0800401F889000A2011380000007F7FBEAB00000494EFF801D12E2F13C0AD5FEDEDFFFFFFF3BEBB0002821000082645BC400000B0800008552AB7FFFF7641B82B03C57E80AADAFB6D2AA955D184C4043EC17001BE1C00468209E20000003FFFDE9C000148543FF01";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .mem_init2 = "1C55E66BEB055A76B77FDFFFA1AFFC0020003E000051186A3400201D00000052A55577455BE8048BA00D69D70CCEFFDA0AAAAAA4C4205C6D62060001F12000B2508460000001FFBFB680010052ADFF029AB7FCFF4B516BFBB3DFFB06DABFC000FD50E1FC8018213E44200042000012155CDFFEFDFEBD0505A87D7B72D820DFE4A555255674010204D9F81084F9E014D52389E00000007FF7FDD800201A93FF400C57EE953FE55D7EC8FF1FFD01F00000F834FDD00850A6FD1100410C000101556B7FFFF7DBEEA782A0387CEA2DA9FF95095525585441010B91031802F96024FD08C4300000007F7DFF8C00002D47FE140CBFEE42FFFE57FFA1F3FFFF0F00000F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .mem_init1 = "011BEE8000261DFB001504810010125DBAFFFFDF7DBA8785A4BDFDE5EAD17FED4AA45549D44480A125BC44007CE01244860C000000001FF77FE600101A87FE801502C444005FE17F69A87FF0A00003B5011EF54004FFEAED245200A400008955CBFFFFFDDFEEA983E17DFE7CAD13FF5525552AA2343581D150C757217C300DB8F739800000000FDED7AD00000A17FE4015F0E2AAA8050304C111403E942D6AAA00FDD800123C2B19E82255140044556F75FFFFFFEDB5A882E97FFF8AC1E77FDA9528A2B3A84300F9547BCCF0BC801C7F6233C000000007FBFAED20017ABFFC200DFDF7200BFC4003407DFF63FEDFBD5000E8D01A4938AAF5D2972280A5124AAD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a180 .mem_init0 = "A4ABDFFF7F7AAD0164EBFF74C00DFF44552452F5AC310790C9F165407C305BFE9ED98020000003FEFEBB70089C9FFFC011F690BF6355260540FCFFDFEBFFDA8800B52007EA95554FC2A5915410892AF592002BFFB7DEAD05003AFFD9200FFF5252918526B8040291A7C396341070026A1C828009000001FFB7B6AA345E5FFB00505FED3E94C1D0C92097FB7FFFFFEAA0005AC0B5FF8DA559F28345528A5556AA40157BB705FB4F0190F9FF9A505F7FB6484AA8AAFC31400B2FC28A1820536C88CB00C954800001FFFFEB6BB13ABFFC000E9A45B6FFBF9FC5D977FFF7F7EFF510005FC02ABDCCA8A2E455D554A94AD8A4003FFFFE15080585DAF9FF64202FFFD1";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .mem_init3 = "2542042D7C6568060F808760C2F86B879F0582100002003FFFFDAD5078BFF8000497A95B5BDAFC0658517FDFFBD7ED4000A450B6DEF9EEAC51AB55AAA956A200026FFFFFDA2001C3D2F9FFCC90BBFF4892529056FC0228004FCA13000018CD30B701D1548000801FFFFF6ABFEA3FF8805290024EAAEFE003103CBEFDFEFFF510041129AB77FE5F56AA8992B55555C00107A0AA94A950028156B9FFC5306FFF485108183B7E01600207C2BB18E3760C5C6F02E0850000000FFFFFADAE6D7FF0041495182AAAF5FBFD5CBE9FEFFFFFFD4000AA458DDA8F00B755446B55556802A0FA255AD55548040596F9FFE8213BFFD204A08EA5FC05500147E73709FF3FBEF0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .mem_init2 = "4F802A9440000047FFFFF2B151FFF0C79A000155557EB7F7EA3D6FFDFFBFED20102900377FE163EA8B51B4AEDFC002FF5114AAB555540581FAF1FFF9326FFF5552149123F71E8100A3F46733FF6FFFDA8F800428C880000FFFFFFD4FDCFFF08EBC0465FFD7DFFFF7B70E8FFFFFFDFA801884813DFF56DAB72DEADFFFFFBFFA400442955AD76A1101BEFBFFF65AFFFF88828070B7FD46690025FE8FD80BCFFFE59FC0724B4A000007FFFFFF82E87FC5D01C105FFF5FBFDBF6EF1756FFFFBFF4800812092FFFEB7D7DBD7FFFF7779F8000012852AD52AA0362AEF9FFFD02EFFF241006E85BFF06D00056FF1BBD4A49FF8F0FE020AAB0A00049FFFFFFC3B4FFEA84";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .mem_init1 = "9114FFFFEDFF7E26770E873FFFFFFE80100004BFFFFFCFFFDFB776DBDFF6800000022A954AB50100DEF1FFF8A7FFFF914203F10FFE068F00010F8DEE2204BEF10FE038D9CA100022EFFFFE6AD5FFD4826D47FFAFB2E7FF17F48BE387FFEB810014005BFFFFFDA7DE6EFDDBFFFEDD00200000952A5ADA0380CFFBFFFE0D7FFFC02007E17FFC7C26908262BB4491B86BB507F0102FAA40012877FFFFA153FF8C8B6FFB95DEFB9F7FEA7F8DEBC6BF7F8000500017FEFFFFDB7BBBDFFFDC20200000000044A9494503C17B67FFFC9DFFF9C5007FC15FF4480940059FF17058107F5407F8089E9B902084BEFFFFE053FFF7E9DFA6EB7FBE6C7E5FF703F3E04AA78000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a172 .mem_init0 = "10004FFFFFFFDFFFFFFEDB7F8280800000001242252803D0BFFFFFF85BFFFF4001FF85FFEC43566805A00BB4224A498203F8075DD900551257BFFFB14BEF0E0CBD2ABFCE7FC7FFAAF3C57B6381BDE00140000B77EFFFCFFFFF9BFFFFFE7FA0000000010890A50210E7E3FFFA9BFFFF6001FE817FB5456121FFEA2541094AA26081FC05AF605240820D7BFF6AA38F0C08FFEAD5DDE9FFF8BCDBA3EFB94F77A802FF002BFFFBFF3D7FFFDFFFFF7FEBEFA000000020081000F0B7BBFFBEDBFFFED857FE05FFDD6F90585E2DA224A4AA45BA80FE02C7EDE1202147AFF1B291359208045EEBF77F31DD53F562B5FF5DD7E804400F0A5DE0FC93BFFFFFFFFEFFFF0BAF";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a188~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a164~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a180~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a172~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .mem_init3 = "0108A5451FF5BEC0229557B596DDEFFFFFFFEF6FDEF03284BFF5C084A554001559FFFFF555510594A9000128008090482A5448044093EF8096161FE9278000000211F16A8FC7F42696EAAF7FFEE000004009292497DFDDC004A556B284D68FFFFDFFF7FD77F81021B7CB08ADB2B6100BAF2F7DDFD290044A4454000801885500F32410811A11287E68408C702F0000000308D0ABD7CFD408B7D2A5FFFFB000002444A5937D77777622B555B12C7DEFFFFFFB7D77FDEC8109FF67E1B41080000D76EFF77E94A972A5210221081040800080148840209AA54542A440004FE000000304F16D6FF0020163CA58FFFF00000201112A516FDBDBDF8552AAB5C185BFF9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .mem_init2 = "FFDF9FDEEFBC00417FA620C04FF00005AD3DBDF54B2B29288A2089C842100000A9622021151A8012484110104F8000000008D1B5D9680028179551FFFF8000002A809109177EFF6DE0445CA9099B3FF27F7B6DFBBDF60113FF8C400825C12006DB3AD6BBAA8A474A21140119080A00102E3E89FC8A8A8011240880074E2000000224B0AF6FC0040212529FFFF0000000800002A53BFBBAFEF954E8B5961DAFC27FDFB7BEF6FF0443F7C4419210200802EEFBAAAD90E51240888000900041004052952158014A0004914420031FC000000408C0F6B578C4014A88ADFFE80040080000080ABDDF6FAFDA122B92B4377F8A9DF6FFEB7FBB1217FF48855A04092003";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .mem_init1 = "77894B5695B4A508400000D0000800005A5064622B090000042280113F8000000014D0ABDDF2F90042AA94FFE000080082000295B77FF6F76E82CCBBECCFDF2756DFB5FFFEEF8047FF1E829500C040015BAFE924FAD348200000009802204000451D08408C8A000091102010BFC00000002ABD7EF7108888284A4FFE600000000000004A5DFFFFBDB5805606BA3FEF24BFF7FF3C5FBB852FFFB00B504080A001EF08B4D26B4D6A00000001800000200034952864270A000004890C107FD000001C141F57D56ED2C6082950F8D20000000002022B77FFFEDFEEE14533F477FD3AB57DFCEFFFEFC887FF12555C0390B804BBF963592ABDAD00000000A80000080C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a132 .mem_init0 = "B50CC4B10108000009708C043FE0000018341FBABFCDC7918454A8EB980000000000012B76BFFFF5F6B76B437FFFF3913F8C27F4777D7A97FF542600000148406ED457042612AA800000008800000000029D50EC8AC8000025949C363FE000003054DFFFEB6BEFFE420A94B548800000000024B77FFFFFFF5BDDC57FEBFFFC4AEA139E17FFF7FC17FE2940981003682137E81EA805554B400000002000000A00CE2D096220080000916118216F78000020548FBBBEE6367F8104AD30E5000000002806B656FFFFFFEFEF533CFFFFF0E2BDE9F7EEEEEEFD07FE9127ED0784B820BBB98C40000B272A00012220000000002A8844B08908000008223C019FD40000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .mem_init3 = "80000001FFFEDFE4A586020027FFFFBF3FE4320391F66E0F01FF755514008A8015012A684F7B3D8012FFFFFFFEFFFD563FFAD0857000A51EFF79E1EBFFE1DD0556DFFA142FC0AAB57FE01EFE2134B04E20000000FFFB7A9516FC5A8407FFFFFF62FBD01901D504001B4A45A95222A24000A2E267FFCEFF91741FFFFFFFFFFEBE3FF6640040025506FFF7A27FFF5DF9D1536FFD620BDD05526FC2BCFE4B01C072000000001BFFFF49521B268001EFFFFF7FFB23A5044572960915FEA82810080000027A3A9FEF3F8622BFFFFFFFFFFFF67DD9700400012BB77FDEF1F8FFF97A0515B7FF3C43E1436F1F84DBFF0900405B2100000447FF54ABAAA8A6C4059FFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .mem_init2 = "7FBA9286509480018FE0BCAFD4A481000001B73D6EE48D04D05FFFFFFFFFFFFFFFF4920D000155DE7FEFD5FF7FE6F008A2DDFE5882C182A91B087AFC3600410D9000001023FFEAA200ACA32082FFFFF77DFAD70B98CA001D1882D77F006224000004F9788FE52F8900CFFFFFFFFFFFFBEF5EC00A0008AA3FFF73F87F7FFDEA228B777AB70041E55B17479FF4E20000A6CA100002107FF5594AA921C0087FFFFFFBFD4F21392000C3220161F1F27890000001F8BC9B615F190BFFFFFFFFFFFFFFDEDF00010005577CADCCDC27FFFFE0082EFAFB7DED81E1563C2633F88C001143F10102004ADFFEE4A0695FE420BF5FFFFFF2A6891B100C4208BA034E6DDC0800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .mem_init1 = "0008F1F8D0F18ECA374FFFFBFFFFFFE6FFF900000002AAB7A23BFD3A7FFFF859147FBFAFB62800EABA2637E926019D0EFAA4204917F7FFEE949AA740811FF7DFFCF28024DE401308A4527D444BC140000003F13C7F63F31D768FFFF7BFFFFE2FB6F80004000ABBFA482EAD1AFFFFF9F369A2EED7EE54F136FD880FF9E5008743BD548912ABFDFFF0C842BA80040FED3D7FF0A08A44C00244954AAA9A4CC01000001FE25CF7FFF94E23EFF7FF3FFFFD1DDB420000000583D5200BB6027FFFFBE496DB7E29F9A0314B6A8017EE6581990BFD5224945DFF3FFF88D2AB801C437F717CE29BE019400022552AAB2D948044000013F5BC2319E0C1666BDFFFEFFFF97F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a148 .mem_init0 = "F5600010004A3F068010FD06FF7FFAE1B6BDFFA8D94A312D7C9803B234E18286FFAAAAA556FF833F2B0970B0050DB5BEEF824B24200894A94556A93008EB10000010E81FF1EAFE6283AF9BFFBFFFEAEDB80000000012C0C94805DF42EDC7DB5452DEBF545A64DC72B4100F52FBF08521FD6D52AFF7FD802FC92547C010AAB6F67CC6A000B444054A75592B00601349510003EA3A328F2F3B03FB42FFFFFF91DF6F0000000005FF8D10057F0256DBFB538F6EAB69339C1E94AC180641911E1452FFBFDBB77FFEA52FE2556B704D4412D6BDB0403110E1492BA6A44070D11002880002F100E9A5F7BD07B3557FFFFFB577F80000000092F83F4004DE12DAADDFDC";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .mem_init3 = "7BDB7FF2E96466A4585C0E616C628195FFFEAD5FFFF4908BF90574C102AADEBAAB452A04414455AABAAA85FF85C048000061F03F4AC7DC977FDCEC1FFFFF9BBBC8000000010AFE7D50057F006AD5CBD369F6FFFEA1040912058FC1517F8226552EFD7BB7F7AE54422C22A0700835C6AAFDE8A260006AAF7DAB7FFE80A9450000006BF07F3EE23B53FFABE0FFFFFCACFD00000A0000A550FAA402AF0EAAEDCF76E77FFF6EDE947E44020BD31820D9912A8BBFFFFFBAE4810942898CB040ABC795CFC7080440B2B5DFFFF7E480004000000041F0258D7B6EE47AE16CFFFFFD57BE4000008024257FF500015605D565EFDB9FDBFF7EE64101080083F6440E770555";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .mem_init2 = "7FEFFF3E07A5516440C4D4F005D911EA965AAA00482ADB7FFFFFFD400A0000000001D02778F19D435CE97EFFFFE33AFC00000A411295ABF45001571255ED6FAB7B7FFFFBFD28EC98058049200807D0AACEEEBB54841008A2288AABB82AA528BDDA8A42114A5537FEFADB7FFE2240400000C3D231FAB1772D1A4F7FFFFFAACF90000045405F4AFFD500011A106BBDEFFD9FEFFFFFB6803A5001D5C4121A0502AA97F1EAEBC03D5E3284285468402A480DED62412C080DDDBFFFFFFFFF0441000000C1D850A71D05FBFF1ABFFFFF2577800001123190557AF44002541BD575CFBB7DBFFFFEFE40CD200BC058CA2B86A9557BFDCABB80006488914414B808A9D229";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .mem_init1 = "D6622400000656EBBFFFB846540B20000083F228B599DEB9FEE09FFFFF9D5B80000045446F77FF51000154115EAB6F6FFFFFFF7FEF008C8001F0ED5B2D86C0955CFFE4AB91F5D0C456A200D802A5244BDA541632608AEB5DDDFDF800290000000081F11537F9ABE4F6773FDFFD7AFC00000012A16F93F7A80002AA12EBD56FF6FFFFFDF7BF8034A817FF6C51000A44D559FFFD2A488CF01484900078028A9150D689800028059AD6EFBFFFF8098000004183F0894FBB46BBFE745FFFCDAB600000124AA9CFB06952000554193D5747FFFFFFF7FFFB813A031BDDF728801450AAAFFFF9922057820252690138A1586C84EB635521201A817BFED01FFCBD400000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a140 .mem_init0 = "0103D055D58D95D6BB565FFEDBDB3000000015451FF70000000AAB1957DDA7F7FFFFFF5DCFC0E1488EF3FB9F0C58022ABDFFFEB92AB70C500914045810A5020834E201043402A3DF2F74630CD3B870000101F12364C1616E5E75ADE05D6FA0000040AA529DFBA000000AACB73B556BBFF7FFFA7FBBE042207FE2E91F6554801553FFFF9F245C4055066200080094A2205510A209100E6DA5C9FF4C083F1522000101E0953B8705AA69EB14E37FFE80002022254AB76FF40000155A11BD6B4DFFFFFEFDFBFFA0CD103FD7C4BA20B5002AEDDFFFEAA52B80A94110000040512A902ACC00801116BE2D468FFE202F0000000302F0AD1FE789AD34EA9EBDFFBA0001";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .mem_init3 = "AFF49E48FFFFFFF8FFFFFFFFFEEA90000001012002C0074347FFFFFE7F72417AFFD5FE4101DB400143E6D42209BFFFFFAFF407E01BAA82DEFAF7D01505AC504000037FB804003FDFAE9C0C3BFFFF7FFFCFFF1308B7AAB5FFA0FFFFFF776A4000000800800D20073843FFFFFEFFEAA1BD9D57F525078680054AE4EF109A67FFFDB76A83F0143534FFBFFEF45405D72100000F7FBD40007FFA7ACF421FFFFFFFFBB3EE7AB562A568005797F5EDDAB54002010000000F501CE401FFFFFEFFDAA33DDB77FD0A156B0015CFF93BB2171BFFFFD5D501F80E95497FEEDBF18A3BF945000001B7FE0813FFEF6F0D043FFFFFFFEF8FAA5F88C008246DEB8C1FFEEF890048";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .mem_init2 = "4A0100020FF116EE03FFFFFFAF0556C1FF4FE8462A3A0005A7FECFD1A694FFFF5FD8A8FC060A9EBBFFFF70651F78A58000027FEE44AEFFFDBEAE060BFFBFFF7F97C4F06DB80122AFFCDE017C1572F2124800000031EC1BE345FFFFFE33155783D5DFE418E588000A9BF86FEA072AFFFC2AF9403E040551BF7DFDB83957A5F20000002BFD555EFFCFDC5FA416FFFFFBFF6FDB112A301E1FFFDAAAF401ABB000554010080892FA4B21E3FFFFFF5D9EBBD70FB3E0B2CAE80017EFFC3FFC93911FF9D55EC83F830AA21FF7B7F3495F400100000057FFD29FFFBFF52E8205FFFFFFDF7719C216541FFFFEFF9D8A9540001A00000122001AF17EA673FFFFFF7B7F6FEF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .mem_init1 = "D6C0E478472000AA77FA4BEC1EDA8FAF55EFA21FC002AA6F7EFF7762BE086D40000006FFEA7BFFFFDC9F31027DF7FF77504CC0B4535FFFFFAFE0EAAA24207D0005080844B6E8D7E0E0FFFFFF1AFFACF5B1000EE4B500002CBFFEA7FE4EBBF91756BFC80BE3915427FFFDE6CEF4123D000000157FFBAEFFAFF24D90C8FFFFEFFFBFAE820A061FFFF595BDB4AA9289148A0482440013E2E6B270FFFFFFAFFFCABBBF8012A28A4001557FDB65BF0DFF68AAAAEFB207F9CCAA2BF777D36BF1047D40000000BFFDFFFBFFC8BD99857FFFFFFFDDF5004205DFED47F2EFEAA8482480004420100015E87FB62BFFFFFFDBFFD565EFC00494A0000122BFFFC43DDFA5FC11";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a156 .mem_init0 = "55B7C4C1FDBD553DDFFEE8CB8C46CD200000023FFFFF6FDD441D85049FFFBF77BFEE0023517FFDFBF97FEA9524848256809525A50FFDDFF8F0FFFFFFF4FFD562FFFE0A428900048ABFEE83FFFEF77D5556FFE980FFB8AA0AFDEFFF3FC281B9E00000000FFFFF7AAB12AAA4012FBFFFFF5EFD0483D3FFD49E9FFEAA54922023FC000081E0F76F9EB567FFFFFFF1FFEABEEFFF88080A00123AFFBBE2BFBB6BDC89156F7B685FF02AA4FFFFD7FF2000FFB400001007FFFFF5F9493D1D801DDFFFFFF7F50413F0FFB9E2C50AAA92488A0000FFFA51901DFBFF760DFFFFFFFFFFFD7D5FF5E120100015455FEF8377FFFAFC2155BFF3045FCA9A383FFC8F3FC8317C7E";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 ))))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 ))))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a132~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a148~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a140~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a156~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a244 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .mem_init3 = "720FFAA881ED32F6A3BAAAFFF9FF0000201FF52CFCD5840000800A5F79FFBEA00002A4BDFFFF5B5BE7DBD56C1F1CEA82DFEAD48057FFFF007A024B37FFEA7FFCFCAB418ED2DAD4821FFDAD30696CCC9A34554A2A245C45BB4E51557FFDFF8000012FF951ECD5A1040000107B387FCB20000620FFFFFFED6FEF7CD23AA2C89E0037FFDA4417FFF0014002809FFFE8FBF041500189232F61457D5F7762BEBFE5F3628A410210034ADDDB1F557FFFFFE000031FFE045901100802000772817FD5A0001FA3F7FFFFFFBFC7F5894AAA3F39E4007FF510280400000000146FFF73EFD0F940106157BA6811DBF57EE0A96CC1080122980005014BED6ACB555FFFFFF800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .mem_init2 = "005EFFF041404010000033709A3F2EA4803597BFFFFFFFFFABFD445554A3E53EC003FDA88010000200000C67FFB5BFE0D5A840FB00AF32379F7FFFC0ADBE69D412AD4E944010E46B5B25FABFFFFFFA000185BFD4137A00100000F5A3D53E25A4006E1FDFFFFFFFFFADDD222AAAAABF3FE007C0160000014480200023FFEEDE01C8BF807DC6B7686FCDEBE690B6F851C22901B60908A1E72D6C4A375FFFFFFE80006DDFFC478FB040001EB99DB53DA95201887F7FFFFFFFFF7BBAA8AAAA9577E962000000000003FAC0100C99FB6B74C06F9A489E1ECF08DDEFADAD557B7019E30C10B5C070867FAB570972BFFFFFFFA000176FFF2A53F80019E6BF66AA342D69";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .mem_init1 = "03E0FFFFFFFFFFFFDBBA821555557FF76E00000000002FFA00000503ED55F2420E8244BF4165A9FFF5EFD720FDA88AAB0E038591E22FFC25B504D67FFFFFFFE80020BEFFED097723BC575A62CA2AB2540143FFFFFFFFFFF3AEEA40E2AAB3AF9F0DCC049800003F804010150EEAAB60E11538403E45DA01FFFBD67B150AECBB9403A103AFE091CA9958A2F6BFFFFFFFFC0618AB7FFFECEFE752FEE5CD540F492A268FFFFFFFFFFD845DD50014AADDDFEBCAFC5D420001AE084140427986AF70C35904457D145E49FFEA9ADF08BF5816BADEEF80174057EF0CAA10117FFFFFFFFD02999DF7FFFFB57A1FF963B6A21C25556D5FFFFFFFFFF5DCAEEAA0822A5D5FCE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a244 .mem_init0 = "DA4F152D000418F040200324A2B1F40FD67792F08E360BFFFB73563DCDD83FD105EF003777C708BB5544C3FFF7FFFFFFA4CDAFDFFFFFF4F6BFBF9EDA94235556F87FFFFFFFFD4FAAAEEA861D52AAFFE7EA07F37400002158008011B1485EF15FE1580424F27DE3FFFAF6B7F18F775E65873E260B0F8FDAD89415887F97FFFFFFFA1BCBF56DFEDD577E9660EAA461449AFAFFFFFFFFB71102AEEA852155557FDEBF247EA0000001E400008154A072F0FE14A153106BF780FFFC995D370DBFFE1101F0200C5FD4A67CF041AE7FBBFFFFFFFDC1E4FFBFDBF7D7B9FD275488052655EBFFFFFFFB0D202AABAAA006955B7FFB66A6B280000080702000070A80B7F3FF";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a228 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .mem_init3 = "206A8F8010EAED779C20AD693036FE5F9604DF875FF95E03E8FDB7003C00F4535BE8FE7DFFCFE33FFFFFCAA89BEAAB4100129B3FE80000074C032D4917EB156AC60000000000017CCFFFD4000000085657406222400BB2FA19B301804835FC553E2F7F885BB4BF0732FF3E80180050B9FCA3FE7FE0F1D7F9FFFFD2A96FF55C060008568FFA000000F46C02A41FAB6AAB78000000000000D4FFF88000000024B7AA009005000086D11DD190215C7BF83E2CFBBE1FD126FFEC8AFC1B000B00121FFA8137714267FFFDFFFFED2CDB7B6896000D0577FD0000000E9638402FD5D4AAE40000000000010FFF2000000000941AB400000000000106357B9EAB4CC5743B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .mem_init2 = "9EC6FFFB11CDFDAE1AFE1E00021CB05F3422063A01FFFFFDFFFFA590CC51D336C03F815BFF40000000E0F8282EAB532AD00000000000011FFE0000000000003EA8000000000000763ADEE1CCAF3F983ABD6FD5B391CFFBB23ABF940014326C0B0920097687FFFFE003FFC8018D88ACCB00C3812FFFF000000018C0005FB308E3D00001000000002020000001806000055800000000000100D7577BA29E7E3CFB659FFAA2C1B9723E6AF890001C1C2041445530578FFFFE00002160521B7B1F6531A44057FFFC00000003340B7ED44B5FA2000700000001C108000017FFF80812A8180D242800401F6AFBDDE05F7B78759E26EA9171E367D877FDE00018C401F0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .mem_init1 = "0832801F9FFFD47FF4208A080EBFCD94774C300ADFFF00000000D200BFA923D7C80004000000DFE6FC80001FFFFA0026D841248AA06887FBB7556F5A1BFCB86A7457EF50E29DFE75BBF0C000244018F04272C30F8FFEA3FFFB048042312776089A940002EBFFC00000000E01FD6487D7A0003C00001D7FFD9230007FFC3F0416A80D98515817BC6455ADB5DF7FE978FB231EFCA0902AF5B1BFE0600047801341109780039FFB8D07FF81411846CDB568AB6000005FFFF000000013007FAA4797D0203400037FFFFFFCE7001FB8040006A8E4400FC7D7F518E6F6EE83DB713CCA1DC30085C20A97283FC02000CFC13B00014DF401AFEA5007FFC3880198964D09";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a228 .mem_init0 = "2740000005ADFA0000000EF1FF69DFAF4400E00003FFFFFFFFFA600F0000F01DA61547F77FB060BD9B5AB536FFED78EA3B5C070007A4A7E2BF801801BF582A9008238C53526160780109E0448C55846469DB000006D7FD0000000FBCFF577F97A080C0005ABFFFFFFFFFEC0F0000080AD1AB7FFB017780F84DAB1D77CB6F79D4E54F81A2FADB47653F002003EF2F0000209180451E01F41FF401DC191183628913654004017BFE8000001FE5FFEAEFEF9001805B4A04FFFFFFFFF9400000002E8D2BFA06BDC603C7FF6D99E19D4335ABBC5E664202AD44C4FF00080175FC30207C2A8A804BCFC8FFFF00C822223BE2408C36AC904017FFA000003FF7FFA2BFFF";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a252 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .mem_init3 = "F001FEA1A952000000240000BABFFF1000000000001DDEFFFFE201015540001088004ABFFFFF978135FF7FAFFFFFFFF64557E0E3BB699BA916DA1EB650E8E420441C88F812A3FC1F70AFFFF8B842B6035803F74CFD000000000004A8D52FFEF80000000090373BFFFFECC0000800004422002ABFFFEFEBC01FFF6FF3F94B00042AB901C7F9699964A2AD0BFEB268F81C0F0A7FEC5A21027F5957FFFC6000BC843C07FB4A5EFF9896D556DAABFECFFF400000000423919FFFEFDFD8000004091288800ABFFCFFF5E003FFEA3FD72BC5154FE0058070BD9A28076B86B5F001C04EC0443E3F1041527F3C57FFFE70002F4A8217FDA0EA2ADBDFC85AAB5577DFF740";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .mem_init2 = "000008048CCC7FFFDFDAE800150144A8A240055FFBFBFAF0027F5FFEEFC380001F823EB5BD778B7355BD8FFDE22981CA1B7A0A29809465189BABFFFFB80017E00B57FF48814AAB2FBF44CAABFFFFED80000000012B01FFFF5F354E000AA822451484095FFFBF7FF801DF1FF5F2C0C000CFA8F9E3BEE18F50BEDDAD6FB0C3D2705E6D05C8190105ADAB2AFE7FF0000B7807ABF6BFC4690217FE132D57FFDFDE8000000024E5AFFFFB5F89AB801DAA2AAAA22004AFFFF7FEF800DF7FEAEFE2E0016707DBF800F94B4BABAFF7BFF08BAC90A36286AF4C801BA053557D7FFC00017013F56AB56115710579814AAFFFDFB4800000001232BFFFED7F61267A81EC9B55";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .mem_init1 = "AA9102AFFEFDBF1C00271FADFFF4C006CE558BCC283FEBEC56FEF1EBE0C3A4E01265007FED3073F0E7AABFFFFE00015A1CEE9579F4A536017C5A555F7FDFFA000000010ED9FFFFB57C361D23D717A95AA9440157FFDFFF5C4013FFBDDC306032B50AC6329531CD542FEBB1BFD0814040002E61DB52A067BC4CAABFFFFE800015417DC029D420DA0B7BCAD4AFFFBFFF000000044B6FFFFFEADABFE36C70E5FEAB575200ABFFFCF7BE0019DBFFFBF9600D0FE7B04A541D9368EBFDBAF4E085420A164AF85F9E7F65FF02AAAFFFFF40001F86FF9832D401DF4DAEDA555DFFFBB20000000A6DBFFFFF55FBFF26298E185BF55AA88055FFFBDFBA0084C7FEFFFD6837";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a252 .mem_init0 = "001E5D2114BDC8A437D4EBDFF0858457109261121BD7D0FDA95557FFFFE0000150FDB9819215ED00802A955FDFB5EE00004025D6BFFFF5AB73FEE26573C28F7DAB6A20157FEEFFC7010063FEFEFED0FFC97FAB5CF3D3A512A35F7D76D10D4C1C1023DDE44B4384F6DC1557FFFFF00000A0BEAFC6BB8A9E500020A927FF9FEC000100396AFFFFBD57F3FFDC262B3C80AFF6D5480ABFFFCFCD08013DFFFFFFE3FFAAEAA9881797F4A8317BABDC6817F252B0C7656AA3BD5FFDBE5555FFFDFC0000447F5473DF9541008008149EEF9DC2000001BD2BFFFFEAAEF7F7ABE3E267D4557FAD5002AFFFBFC4BA00F47FFFEFDFFF55EED390208AE92A5AEB7EF8283D6A79";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a236 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .mem_init3 = "404D0A49DAD1817FF31DA9F206EFFB54107F7EAC3B313A9F88551E7FE2FFFFFFFE82113AD71EFFFEF7ECDDAAA201509697FFFFFFD6601110AAAAA03ABDAFFFFEEDDC3A010000000000003D003B76F1FA02082320DDE20BFFFF4293E6077BF95800090845A8D03DA792016EBFFA5FFFFFFFF42ABC473F557BDF3755AA48A540AB1FFFFFFF839515745556ABFF7F57FFFEA7EF401A400000002000F8AAFF36F3F700408A03DB77033FF4A3D7F40AF37DFA001CB364B0FD2A31DA523EFFFAFFFFFFFFD9A250B1FFFFE75BF3EAA922D2900B3FFFFFFD1A4E1840AADA8EFDFB5D0FD579600880000020000003E40A3F5E774E80022402E9F5430FDB026EC4017BDD37";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .mem_init2 = "C01D7F68E62E7BF99662145FFD6BFFFFFFE5C14B49600358EA30B6AA500AAC58FFFFFFC8C920088246AD6BD7FCD6BEAFB400210350000000120781C31DED7FD880080002F7F7F3FFF991465801776B38FB0F58AC3FF6FFDFA93C38EFFDD7FEFFFFE8AD3A54A003056FCD555509B7F53DFFFFFF4624940D042B6D757FD553D5FE8008AAC01B400000003C1F36DE9D797880000001FFC1F623EF88FFE800DCDD7C1FE1B5658DB47A17F0D3492FFF4E757FFFFE0AE4E2EB8A1E1C37EA88A35FED97FDFFF91111410C2045B75FEED57EBE5200204210451C000000F1F9D21E1D5EF0400100037F8BE3038D54AFF000CC869D82EBDF3B0008E057FC0481EFFF406AAF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .mem_init1 = "FFFCC4938E282AB8E7DD5A5203FFFE1FFBFFC800440847D116D5D7F63FD7F50300041C100E0080000F8E9F626E7F6DF880000BA1BF91EB7C2B4247F000B0525674A3FBDD06DFFFE003C227DFFF406555FFFED2043924A0000CF5694A8AFFF5BFEFFC4000122066044DBAFFE8FAEEE0038024C20003E2100016E64BF49736D3C8400DEDE7FFDFA41EA4227BE0085AC388E6C5B77ED9EFFFFFFFF1B97FFFA025555FFFB1724000002C09CF555022FEFBFFF7F800000080437D1AD7FDDBDE9E000EAA17715000F970007F62A9500B06279BC0652545BDCFB9FA2492CFE000F9F0EA2E92843D7748FFFEFFFE4043FFA0950AAAFFEC7615690000000BAA890474F1AE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a236 .mem_init0 = "AEE80000000013867B7FA9FFDDC00103E7F003F00004AA80ED346A84C7921F5044C87B47F6E5F7BDF60E97800303E0228A010610E5B9FFFC817DBA22FF5054002ABFE74E5F7DC883C435752447FF7F77FB80000000000BA1F566BFFFB8000001FF7FE800001DFDCBE405A6F4C18CBE9FD0BAF7C053F9BEF912A85BC003015490D2C97C0CF5EBF781FC3F8154FFD02AA00157B5ABFD002F8002408A920BEF3FDAADA00000000009977553FF7B0000000641B3800000FFD41995082B5C20EE7D3A067ADFC53FFE3EBAEA30FB407485E1398514E81E0BE20F8EFFFECAA94FEA544200556D6FA0000079036DB0400FAB355DB080000000000DEFBC7FFE900000016E";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N27
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0  & 
// !\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a244~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a228~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a252~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a236~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a220 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .mem_init3 = "4A27D00560A9C7FFFFFFFD2000003A1B148FFB54D0163A1775BEAE3536372BA7BC2D6991D672FEED1E011909FBFE180410801400120BE704FFC080020A28F1A4589455480016FFF000007FF9FF507FAF4087FE110C361DFFFFFFFFB800006C2DA05F8EB030088154DF5299CF30BF5F97321AF847FE027C74FC00073F726AC3C0000A1242F2DB1C169FE3782880E76D0325585B508001BFF800007FFDFF04AFAF520FFFFC0FA94317FFFFFFF600000FB65D9F95582A90249AF6AD7657F89E4F4B3A8A3D5826E57045BC020B2FCD5428780800683BE790B8B00183C40217AF9391202B48A140006FFC00017FEBFE906FFFA51FFFE0F6AD5013FFFFFFFFC0000AD3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .mem_init2 = "E2BE29CA90020413FDADBCCFFABF1724C228FCAD9603601FB80806DD62CB490E1C0007DECB8CFE2FFD01E820244C01C419D43AA504001BFA0000FFE6FA081FBEAA3FFF47FFF6AA87FFFFFFFF40000F67E016242444D00067DED4B6DD51774E902889BB5426891083900207DB56FE22275E007C3F389EF3BA5E81D88449D8099127D8D141500006FE0000FFC7FB048BBF557FF837FFFFDA33FFFFFFFF9000071A6A806F4511C3FB6FFB652F5FA077D650B0A74AA50C4308BBF0000DB7A955110A5C595783ADB20FE3FFC34200090024200725442A0800037F00017FC5D42007BEA9FFE15FFFFFF0CFFFFFFFFFD800007540442E02C00BBCDFEEAA405B806BCD00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .mem_init1 = "A4BB6AA95058A4EEE0042F7D555488A1F57F9CD4BB86AF803FE14211C40492E7250118A25140017FB4017FF7E02807BF51FF0DFFFFFE86BFFFFFFFFFE8000320005008AAC03D78D7FB5404B54087DC70B0521528284F5E58C014DFB5AA8A41B020EAF6192E863F0C17C390801852881279014469C408007F98D2BFFFE20507BAA7FD7ED6DAF01BFFFFFFFFFFDC0004855F040395F218EB33FF6B115080AFAD71A85FD2A515E2BC71C0205FFEAA5103B8203A3B654A5D3FA0D003E0021714A250680008C41104002FE7581FAF02A003BD4FE76FDAFA5CBFFFFFFFFFFE40000CC421358744B40A1FEBFDA842E2912F9C81714033689078FE1680483FFAAA888DE8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a220 .mem_init0 = "00F5559246CC7E7FFE03D88DB8521028A5012B3FFF88201A92200EBC402807AA9F8FB17870FFFFFFFFFFFFFD0000061A391E4120210192FFAF690FA98A5F1901A871B20543807D9E00AABFEAAAA557E8002C266426CA72FFFF88DC20812143829480007FFE0A000D642414E9A70503943CEA7473FFFFFFFFFFFFFFE400001902010FB2A010A7C5BA8D5E877206FF198023C3D15448807E500094FFDD55520EE800387B5D06CA07FDFFC27AA8088A3D87EFE62AE3FBF80406EB6E13AFA750018179EBF3FFFFFFFFFFFFFFFFF800001178010BCF64904219B97D66245005FF330338E8F521088FBFE00153FFEB5552BFF000F20520A9650FFFFF8319443C51D687";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a212 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .mem_init3 = "BFE0033FFFE39007FFD8480767080101EAA17FFFFFFFFFFFFFFFFFE0000020A80022E5B52408469A83FA5BF44BFFB40702A3F08ABA45BF6000D77FBAD5292FA010248C92A0DB5FF39783BC090F89F7003FFE4457D7B8713FEFF530BFC1A06B00F92FFFFFFFFFFFFFFFFFFBC0000041001404629503040FC49C94EFCC17FF36159931D5201EC1DFF000577FED55449FC000C6348C0E97AF4CFE33D35419853B815FF902F555EE9AFFFFFE44FF87720B421BF9C53BF7FBDFFFFE79FC00000006940201715D520A23E254B2BF700FFE68587248E8049881DF9000AA7FFB6AAA46000022BA6023F4EEEBFBCF9C0004E2DD801FFF811AAAAD7F8767FF997F81E00A08";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .mem_init2 = "8681002EFDBFFFFAEDEFA00000008100001009EAA10437E0A15A5FA85FFE38068821E8966280AF50001EFFDEAA9911000011A69008764803FD19B083496EF6C12DF7C002AAA56C6580FE7AFFAAF01C410400DA215EFAF187D0000000000183E00002470CA04113F528A57EC83FFE7808490598AB5340033A0029FFFB554D4400002DACC406E940037E492452623D5D4042D4F0002AAA22924055F5FF8BF80C1100257FC27BE5F700000000000000C1000087261AA042B3DC97BBFF577FFC20183C92FDB542E4031800B8FFFED55E208000155A1000DECA61FC042D5884C0A74B54907C00AAA78E04C053FFFFCEF2100180002787F70000000000000000009240";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .mem_init1 = "0A08FA17527103FA057FFF9A7FFEC03086EB01900807A17D8E24FFFB556B92000046B846837C6A01FC2526A83126ED12A8003C80EF980005C87FF7FFEFE0380C0016BBC3C000000000000000000106006006F582A861C1FE0FFFFFB6FFF8E83031FFD40000051C6FE67DFFFEB49F2000002B51102BDDE107FC855BC24442F769A4201E0FB48380203D57FFFFEBE0188004089AE48000000000000000000192894243C22B904091FDB3FFFF26FFFB834AB86A800C080570FDFE35FFFFD6FD908000057444017E2B31FC061D5001149D54120C002020C2000F411B97FFE7E039C0283B057C0000000000000000000140829F4BA10D51B823FCFFFFFCEDFFF8E94B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a212 .mem_init0 = "5C1000100808A1B7FB2FFFFFA93A4200006AB52003BD8023FE23CBA08822A6A280010007F0E00015F0E7A5FEDFC07CA00B09216380000000000000000000A8C0FFD5812A00172F0B9FFFFD2BFFF3556CA940004039D95BFDF8D1DFFF6D5CA00000456A102B7E80C4F486B59010952A2C8002806FFC000025988A415E17C03B1028B31A14700000000000000000029140FE520CC5FD50EDBBFFFFFA87FFC82B388000000065BD5EFFFDCFFFFFB55448800055208009BF4129FE88AD0002209EF800000453FE001CAB4013C014DFE07E00222062828A000000000000000000ED038B4234F57FD215FFFFFBE57FFF8B6FE1D810013F654862FFFBAFFFFED5254000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .mem_init3 = "141357FFFFFF9FFF4000A8297FE1D97EE57BD54AFFD002405F3ED21D6B7FFFE0E94A87EAC477F55FF5742947FE9FE7B20118000040010C0BDDFFFFFEA0384C27AAAF46F6F7F8EFEFEAAFFA00920001086C0D57FDDDBF9FFF8000053423D8ADFB4BF5D555FF800360E9EA9011BFFFFFE08D3B0BFF001B02AFFFEA05BB9B3FC768800000000000F08016FFFFFFF1EEA04C2B289B6F7F0247FFFD9FFC05E8001120780952D6F6DB27FD4001100085E02EED3B676AD7FE000FC2637F8077FFFFFFFD1AECC0E800085DDF7FFF1337BFFF8FE4200C00000141C083C0537AE01B9FB4ABAC817777E84F393FFEB7F427EA00440868060912096BE7F500005FFF50D00332";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .mem_init2 = "B9F36EB7FA0082D8DC37704DFFFFFFE617BFC010001AF8FBBFFDE1777F7FCDFCD803800000007FBDC1800941F7FEF0A25B06EDFD8865B1CFFEAFF4BB75400002B83204000023B145087FC992AB340057C279B6FFE8080200E0DF7837FFFFFFF00AD59800003067FF19D7FD7FF6FF1FCDE009E000002500C1031E336FCFFF41506609BFC154D10233FF0FE377D404000880040000028F2BBA0EE020844928800BCD96DBFB220066E0E31F521FFFFFFFF86B7EC000004A15707D56E4BFF5FE1F198027BC0020813F410375C0BF77F7F3AAB80DE02529F0A82EFF9FADCBF5D94002C00000002FBBBFF10D5D52477FDA90002AFB6FE9001A0381593B80AFFFFFFFE8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .mem_init1 = "2BAD4800066183570FEED9BF7DFCBE7F2D2BBD00022AC11E1B523DBF3E7FC228A09034A40FC0A0033C5FB2AEEAE00000A00000006BEFD6B07DB00004452AAB84057FB4C00640023044BEE07FFFFFFFF0DDB12A803034B162ED7A5A7D6BF88EB83A39B7F8001214DABB208600E73F51EE481C010008AA1016725E64017A2A000004000002BD773469F2400120281FFA2000FD0801004002C0EABFBC3FFFFFFDC0F6B1514308100A1D2A89777CDFFB91605C0F73FB202851802FC73A3FECD460AA397118007C1109417C19B47B6A93200000000047EFDF4067B900640A82D6AA840020012800200683C58FE05FFFFFFFA0DBD94954001002943186B3D9EFF4FAEA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a196 .mem_init0 = "7C3895FFB00034C69077BFF3E91B089015C1E003A0000205BA277BFFAAA891200000007FFFD840DDC40470400859D450A0005A00009006C0D6DFE2BFFFFFFFC06D254A08000801C0B12141F29FCBE7E61CBE22FBFB2181B3EBFFFFFEFC1222DA51F0000802000010E43C7FFEFD2DA008820201FDFFE2031F100002142156550A0804880005400000EB2EDE2FFFFFFF03B5D5796000440528B99B97F13F2FD78C2016D53FDFA40C3CE3FEFFDF9824517682A000204800010509B1FFEF6FFFBA80851F65EFDEFE34FFC2226880860D108022334000121007012D97DF5FFFFFFA83B24777E9000410E641BFA5D57E7F8E3A044D515EEFFFA1D427DFFE78F884A234";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a204 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .mem_init3 = "004A90100D7EEBB0FA02B600211424400000101FC70322A90007AA009F895F1008B06370A840000000000000000383C27E8C08A9FFEBD1D7FBEFDB3FFF1DFC011800193FE37C1FDF1D6FFFFFB55222000062AA4022FFE4D4BE41B400000002B400011019E00015B4B0099501D7856C80C39080352B1E000000000000000C680EFDC366C5FFD707DFFFFF740FFE97900F204E9FFFF82F7EF56E9EFEFFB5524890006A880025FD955AEF0A680000000005000259A78AAB6E15800BD503E782FF0020FC087D4AA3E000000000000033A557F103F487BFBEB7FFFDFD74FFEC4400FFFE47FF9EDE87FF5E7B3FEBFED54940000055B0000FFF9169FF22700000000021";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .mem_init2 = "00010CB2363D405000274A8AFF12EF000210710A836D3F000000000000CF4C25F6DBC466D6CBFFFFFFF060FFFB400DE0DFFFFE7BF760FE89047FFFFFB52A240000E960011AFBD11BEF8380000000010040041E05631B0640006BB5288F01F42021679000A0BB51DF00000000037AA11FD7D1C15BC177FFFFFFD8699FD68045148FFFFDFF7DDFFFE002DFFFFFAD524020802B400067FEB0143F9380002000801800300FD1100FBE00015BF5970F05F744EC58A6104DADFAC3BE0000001ED681FA1FECE9BE003FFFFFFE2864FF6B8B7884AFFFFFBDBB775FF4005FFFFFF54930B7205740008EFBDA6CFFE78000004016F2838E3CA5047FFF5000743EBE9E03F9C4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .mem_init1 = "0D17A0800A931F7B4BBE00802F108811DBE63C3E29DFFFFFF8C0C2BF0F39E654FFF7FFEFEFDBC7FA002B7FFFED54F0AA906E82009DEF47107F9A814128031E2AA116FA124077FFC010B00FEB8E03FDC400410BD2003FD9BD6EC7FFE0B02424EBAFF47DEC7FFF7FFFE6A0E2F82661CD80FFD5FFFDBEFEEFFD00017D3FEBA47130F45BC82237FD4BE6FD29802400FBFED70405AF56800077FE55E609F4CF0FFDE0407408FFBBFFFC07FB7DAFFACA9292C737EA7DAEFFEFFBFF1D028B601C7A7960FECEFFFFF7CFFBFE80006FDFFD53B0FF787EE1002FF673A837ED42003AF7AE88034B5EF53AA7FF6C2D5832303E87FFE032020132EFFFDFED1FFFFF6FB552ACB3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a204 .mem_init0 = "4DF51FFFBEFFFFD9DD57CD2069B8C1A8FC4EFFFFFFBDBFCFC00101EFBFA8F2EADA791449B7FDA6905ED30007B50AFFB809002B7F3100AA8578208974CE0FFB64B620000990FFFFF7B43FFFFADB548589DAFFA7FFF7F77FCFF687AC82DC4D6B8DF55EFFFFFFFFDFBE900028AF776A33A014FDD5275FAB6BE16FEE00C8A4DFFF5030F40DDFA7088650701141D4BC8FFFF1E810002001D2FDBFFF3507FFAD6F8E5595778EDEBDDFFCDFB95A7E01E80AFDE7F805FFFFFFFFABFBC00002B8EAF117FDB25CD550FEFC02247AFBD54C566FFFD026B84DFAA730BBFF7E4043A6DE9FF7F80818000010810ADEFFEF7B5FFFF4C349AADE5EDBDF7F8EFFDF4CFA1DC803FFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0  & (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a220~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a212~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a196~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a204~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout  & ( 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & (((\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout 
//  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout  & ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~1_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~0_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~3_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "BAF6AED6BBFF542A24104408249027FD82BF692EEFC206E80BDFDF00000148201600000000000000600024BF55705EB7FF415DD8FB5FFFFFFFFFBFAD60000000DBFFE68BEE44A9BB86FFFA49F7FBFFAFFF5573DAEEDF810292491122000222FE2A4BFE8EEE175F82AEAF648001EB10008C000000000000002401005FA803EBEF7F2F6F43FFFFFFFFFFFFEBFFE0000000F93F7B1AEE33ED9C9E3FFD53DEFDDDCFFF7FDAE757F6B49000000000000087FFD92ADD6084FFFEA5323F280083D04000180000000000000024006017FD0F6BFDFBFAAD2FEFFFFBFFFFFF7FBEE0000000B5FEFD17EE62BEBDEFCFF96F51DFFBB7FF77FFBDFFFFD00000000000000022FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FEBDABF555F7FECDA87D277FFBF8004060000000000000001C003503FEDEFFEDFB2AA26FFFD56FFFFFFFFFFF40000000B77FB88B7F7CA1DFB3BF7E545E7F7FC7FE5BFFFEEEFF920000000000000027FBE15FFFFECF7DDF79094FFFFEEF70000190000000000000000C0124286FFFADF7FCD409BFFF7FBFFFFFFFFFFF40000000FABFCC0F7FADD7FFE3AFDD57EC77BFE07FFDFFFDBFFF880000000000000005FFFF2FFFF7D7F7FBC521FEFFFEFB9000060000000000000000042430BB5FF7EBFFFF52019FEB1AFFFFFFFFFFFFC0000000F6BF6B8BEECCBFBF37FB7F1A5553CFF83FDFBF7EEF7DE00000000000000023F7FE87BFFFEEEFBF940BDBFFFF7E980118";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000300575FFDEFFFF5028BFFEEBFFFFFFFFFFFFD000000079EDB1F7FF66FFFF73F9DEB741B56BEAFFDDFABFF7FF900000000000000007F7BF54D7EFFFDDFF2A03FB7FFFF7C8004600000000000000000009301ED3F7D7BFFF69CBFFBB0F7FFFFFFFFFFF50000000E73FECFBF7917DBFB35FCF928BCFBBBC77D1FEFFFDFFA00000000000000027FEF723FFF7FBF7FBC8177DFFFFFFB00000000000000000000000003A036FFF7BFFFD500B5EF1DDEFFFFFFFFFFF500000002F177FCBFD7C7FDFC7DEFF6927B558EFEBFFFFE1BD5F100000000000000003FF7F41AFFFFFFFFFBA0FFFFFFFFBF80300000000000000000000012808B46F6FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FBA114BEDF7FFFFFFFFFFFFED00000003EBF86CFFFFB4EEFDDDECFC6FFFB55F5DDF7FFFDDBE7000000000000000013FBFFF16FFBFFF27F2827BFFFFFBD300000000000000000000000042805FFFDCE7FEE8432FFEEBFBFFFFFFFFFF768000000487D63BFFD7AD7BFEAEFF6B3D1D15E2FDBFBFFFFDEF7500000000000000008FFFFA0BFFBFFDFFBE81F7BFFFFEAA80000000000000000000000113E0475F6FDFFAA8014FFBBF7FFFFFFFFFB5AB0000000D0FFE0F5FFB17FFFF9EFFF7384ABFD1FCFF9FFFFFFDF20000000000000000AFFFBA07FFEBFABFFF0294FFFFFFD300000000000000000000000001805FFFFFFFFF400257AFFFFFFFFFFFFFFF6B0000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "F5EA6C0842AF11000000002070B8BAAD9216DCBFFF7FFFFFFDA5792020408145FFFFFFFF9F7EAA42F6BFC0FC05CD2B4140010670000008A96DF0B001001FFF6B7540000B9EDFFFC03800AFFF400024AFDD118A254BD9C20000008502921525375D42A6FFFFFFFFFFB6A85D0A00081157FF7FFFFFFFA6D80075FFE1A00528880000802230000002047F70B0001037FFBDADDBBE0C3D7F19C01C4057FEA0004537B58E360026F6260000000043C949025AA50A577FFFFFFFFDFB6068C0800000A8FF3FFFFBFFCE7501F7FF04FC5120000084000630000090949DF0B20500BFFFD6EFFDFD77FCFEFB800F00A2FFE0003ABBC20CBA00909F9C0000001080B524B7AE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "EC8947FFEFEFFFFFDFC0A4448000245DFFBFFFFB7D87E80373FF00FC5080001002100130000004557BE1302444DDFF7B7EEBFFF5C7FD85403FE02FFEB0006A2F13990405414888000000000588AA52AB548567AFFFBEFFFFEE80C2100000024AFBFFFFFBFB1F5483FFFE00FE001108425040201800012555BFC1B4012B57FFFFFEEBFEE371FABE71B3D107FFA8027D607C67D1553D242C0000000104374ADB56D080A7FFFFFEFFFFF5736040000008EE1D7FFFE32E9DD402B3FC0EFC00144008000000100000012A7E802000AADDFFFFFEEFFFEFBF67C9C1E4EBA77FED463E9577DE5580B309680000000000119360997682ABDFFFFFF7FFAA82F900000002BA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "042B7FF7AE1DB482BFF83C7DA00802029080001200002AD4FD043012A157FFEF7EFFFFEDFF01EDC84FF971FFF601CFA2231CE4207AA0E4000000000806CDB6B3B9C4ABD7FBFFEBFFFB01708000000BABA0A247E7BE39DA36FFF07C7C000008204100008C0000555A3A80210015576011ADDFFFFEEFD8637F9FE296DFDD2807433CDCF504CA0818000000000003B7F94E4B4523DFFFFFDFFED52712000000056E510202571E3BEABFFFE0F87C0010208A0208000C022546A4F20034096AD4000AAFFFFFEFF72428227FC095DFF741953243B0FEE174A4240000000000083BED137B4053FFFFFFBDFBFA84800000001EAB08D004A70A7F5A56DF83F27302000241";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "0400000C020922B7D200300014000222AFFFFFE5BA13038DDA03645BFDD840008753FFA8250812000000026014EFFED5AD8153EEFFFFFFEBD402080000005BAF444001271F7EEB7D7FC7F852885020222800001E102495CF94002042800008415FFFFFE5B6CBD0BD7E83083FFF6030C78B8DFFC014A02000800008400967F7126DE251FBDFFF7FD7570260000001ED5F200004569EFAADFDBF9FC079840149000000000E00A9563294003508000001085FFFFFE6EB4E1A17F713EBCFFDB039048B87FF8605116304000020800507FF8A74A123E7FFFEEBBD5E0C00000007575A000103CA0FFEB7BAFFFF82F90300A80200000026810553DEBC80B40200000025";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "EF4E605FF539FFFFFF7E9694508AAB6DE076AD64A10C1FDD7FDEB82F647DABF7AA91525BFFFBCBFB52280FC0015FFFFFFDDDD67FBAEB7FFA002055BAC925B2B53FC7AD8185A0000002DC522DAD54D548200E305FF6B3FFFDFDFA7A5155DB55B59FFE552978A0FFE5DEDDF03FABEFFFF7F05515F3FFFFCD7AA8A8139002BFFFFFFD76B7AF9775BFF4028116D7DC0D4ADEFF52EB877030000001FC6002200000000116306FF787FFFAE7FDDDAC47B576D5E1DBC48506286E745F77DF6E16AB5BFFF9242A4C7FF8C7B764A809B8057FFFFFFADB5BBEBAC7FFE82000AAEC4812A0358FDDE4CD6010000002FC7442295A880AAAF6703FEEDDFFF9FFFFF4C7B2EDAB6A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "FE5AE77281800BFFFFFFFFFC280004067E9210AFBE5AF3DFBAD49AB84AFFFFFFFF6DBEAFBEEFFFB001022BDF255292D5E2FDE6E38060000002E43AB5DC1EEDFFFFE6607FDFD9FFFDFFFF9B3585F76DBFB7A471FF010900FFFEDFFDFF02AAAA00FE1042407AE3FF55DDA2118495FFFFFFD5B6EF3FABDFFFC1228DFFFD2E08293336F7A24AA080000001F4377FD554FFFFFF72502FFBF7FFFDCFFFFCB2CADBB6B5FC7623ED4018007FFFFFD7FBAEFFFF407E00800A8E8A70AAEED102CA15FFFF7FF6DB56AFFDBBD0005DFFFF9ABCC7C4FEECDF6661C000000003D41F5554635EDFB772602FFFE7FFF3FFFFFD9A2DFDDADDE9F9A119240700BFFE5FFFEE9FFFFFEA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "3F00000DAAAD1C57F7BA0EE64BFFFFFFDD6DBB7FEFE80001074AFBAF77D694577B77E7C74040000001E455F17BDFDB37C8B5306FFF67FFFBFFFFFF6F77DEF7F7775F5D849001D83FFEBDFECBEAD6FFF83F8000055AAA9F2ABF3C0CD697FFFDFF5BB6DD5E770000017BBFFFE914DAC82B3FDCCF218000000001E61FEAF0FF9C7F914ED02FFFA7FFFBDFFFFFF62F7FAB5DBBFB1EEA8901DD73FF82492328FD7FF6CFE0000B55553E45BFF54CE357FFFFFD76DB6A7F7D973FFFD005FFCE9577508BD6F67E318000000000F600D5FFFD94FE8B91383BFE54FFF7FFFFFFF991FEFDF7257F6FAAA4042EAFFFE1553BD60B7FFA03C0000952954E02FFF7DA7AABFFF7FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "DB6AD65F6E7E803F85D5FE55117DAA97D559B703C040000002E60055BBFF9CEFA53AF03BFFCA7FFFFFFFFFF8E7FFFF7F8B8DBEB552009B77FFFE4955256AEFEC0FE000055554A7817FF78675D7FFFF7F6DB6B7FFFAF954872BD5BC25FB6EAA47FFD7FF95C0600000017E5044CB7D9897935CB835FFD407F7BFFFFFF3BFF6ADBFFC7FE3EA88500FEBFFFF5D4B35559FF027F000099D52C7E03FFBC263FFFFFFFFB6DBDEFDB8F75A17683EFCB0DBBD50157FFE7FCC0000000000E218114BFD9D73A6363837FFB4C7CFBFFFFFF3FFFFFFFFF3EDB3AAA4704DDDFFFFFFA1D5B8FFA2B3F00004929A45C01FEFF035FFFFFFFEDB6D7FFFFDF3A547DABF72495FFB2883";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "115A07F3F6E520F8487F9DBFAEFD761BFF44E00FFFD4FE800002563CFE1D6FDBBEEAF3E3E0CFF7FCAC0008000F020824040E007ED7F7FFFFFB5E6CFEB5BD1F1D6FE85FDFFFFFFFFFF3FFFFEADFFFFB13E00004C8459A9264027FF6E18B5F7A2FFBE74A0FFFF23D00000573AF7A3DB35FDED35BF3CBCFBF9A0E00C0C02F405604003C0077AFFFFF6FFF1EEF5D53DC8EDDF78C3FD3FFFFFFFF355FEFE5BBFFCC5DEFFBBB971D8A4B11027BBF6C5DB5E2BFF71E877737FC9F600022D5E7F5EEB7DB7D47E57FE7474F7B8F00980117010800051808756FBFFFD7FE1E7D5E5BFC8E7C7A6B3FA7BFFFFFF6D0FC7D7A9DEF2276BEF467742B2AA4083C76F59CF2D5C15F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "FCF80F415FFF5FC00000D8FBD4B94B6FBA8AF0FFC0E36F007B8008800E01203008C0187F4FEFFFFFF69E6BDF50FCC0D5B8F9FFC7CFFFFFFCD8E338A8EEBD8A9579E7FEE835C96604107FDDFBEA2B0D7FC3F0770BDFFF07E80101AEB5F1F62DD5DB51C03FC0E7BAC00A0018C0160152001888187FCFEFFFD7D62E7C7D24FC72CC97D55FE1FBFFFFF7AEEF290A9AE6024D279FF9DBADA938143077FAFDC9171EAD6DE9BF3FDFFECBF000003C6AFBA53D56EAADC21B89E1E7A001805800040B40013C1038FF9FFFFFBFD61E6DDE9E7CEB2EDFB4F7D1F5FFFFFB7C700F60E7308D35DE7C5FD581E4E800F1DFBCDF804F25563FDDF8FFFFFFA4EC0001BEBD7FFD103B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "556B49068F73FEA1000101001C050002380078FDBFFFEFDBE61EF9EE433E7C78224A8FF5FC5FFFFB2DE8002030C234AF77B83FEA88A9260834CEAD6E1E1CC93AFF9DFFDF7FFFF93F0131130E2CF2880F5AAB87A10FE77ED8000088000C2508027400F9EB27FFDF5FF6BE5BBEAA3CE2FF91BF6FBF7F9FFFFE397C00002A09D2B733A4F7B2F666480044D5FFEEDC1754EBFF6B7F69FFFFDF8FC00213DE1C673042B5DB437C9FA2EB1C00004840040A0804EC00F9E215F7FFF7B61E79AF487E0FFFBCA1BFFCFECEFFFB5FF04202E1CB6DBFB97DFBD269520007EA43BC79E8B8A9AF7F55BDBBEFFF632FE8001186557B0086DBF700FC07CBF95800010000082F9004";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "FC02FBC449FABFDBF65E58AEA67EFFB6E908F7EFFF6FDFF752B4045F403CB6DF0E3E67A72ED188200272D37751675EFDFE27EA77FFFFCCA9F00028DB189404092376C8BCC00DEE74810204002C120011D807F3CC02FFFFEFFBBEFABAFAFFB4A543CA7FFBEDF7EFF7DA9004528CC2DAFF8767DB5EDD29009488D5B3ADE3E4AB7FFC1F95CDFFFFCE36FF4040A758F98014C0BA1CED5C5B79C7800020002D1A8033A80FD7B8013B3FADFD3F7BD445FE4A92E3283FFFBEFBFFFFEA551A0A2B82AADF099FEFC758D4200320A396FE81295DFBB0BC21816FFF4E1D1E100759EC2C500B12DC833D7BEFD743000000000D3C0265E03EC7F8481BEFF7FFDE48A7A7FF7206";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N9
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & 
// \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & 
// \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "5FFFFFE77520ABE841DB8FD3FFC83802DC97FF18C205E02AE0000140010BFDE5AEE055FDF7F7FF6B59080000000FC6A3000029AE85FE9DF6FFFA0FFCC00020090848002214A55D6E5080B40000000410AFFFFFCD56478FFD3BBD6950FFEE8000FDE57F800A0E40103401268008A7FF64B6F095E7FEFFFFF4F384C0000075EA921058BF9204FEFF7AFFE87EFEE080102420000002C2156BB54000B418000000A55FFFFFE7559F37FDDF4382FE1FEB13807A763FEA8CA80020470393000416FFF9D77055FEDFDFDFE369D4C00200BFDC5414EF7F9000FCDDDF7FA0FFD7F000000080100019C8A2B6FD44003078000000555FFFFFF9D50C2FF8ABDDF57F41D96390";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "19CA279E500200301132380007E27DE84F7085FFFFFFFDF9C6F0000001F39BF51FFF80A904FEFDCBFE8EFFFFF800002008000019104ADDB41E01B0F3F80001015FFFFFD6AABEDF76FD19EA7C29DE018023800B71608000220460A4000FC997F52B7011FBFBBFF6AF9F48000003FE65C9635400958CF6FEE5FE7FFFFFFC1000804080001D455557E81E00B1F7FC0008295FFFFFDD6A1F7FC855C2553A8EA780E20347205633F000084268150005650BF69FB049FEEFFFFBD73BE8800007FBF9FE7814820904FEF7DAF9FFBF7FFE0400080200001CE92ABFA8900135FFF80005695FFFFFF764357D944A4AAE2A23BBD75101BBBE16A7F1809804740A000EA565F9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "6598AAF9FF7FFEFF27F000007FFDBFB4474451155EF0FDDB47FD6FF1FF8200221000001DC4A2BEE120013FFF800005AD5FFFFFB4A8B57FC11EF67F39502EDBE453FEF08747F8412E120E250010214BFE1AB801FFBFFFFB9DEDD20001FFFEE36C88377508F7E2D7DF1FE7DFCABF45000000000000F529DFF078003DFF00008EBABFFFFFD6BA15FB28BF6F9EC2003B93A0B5B8FE100FFC025BA15C28000BE285FF6BD82BFFFFF7FFF37FB00004FFFFBBD8FFF76914DFE4ED6F3F9BDF207FE080000000001ED556FEF0FC007DFE600255557FFFFFD5557AFD42597B6BC116D2E1821AEEAFC40FFFB5FB1BC429000FD2AEFE5AD012FEF6FFFF6771E000177BFFEFF9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "DFF7A509FAE2D6BE3FFFFC081FE20000000000926AAB77A0FF0079FF400155557FFFFFC6B57B7F00E89A2E94089A50209FF8FB670FFAD7AEA2FC320007E22B7B4ADC0AFEBFFFFFD54C06005DEFFFFF32FFE461055EC0CEF93FFFF921F6F2300000000028FAB5BFC3BF8071FF000955EDFFFFFFD96855FC02687534404510D626ABBC5FC0C7FDA5BC83EC29020FF0A9BFC4DC44FFFFF7FECD29A203FFBBFFFB63DFF157906BD0AFF23FFFE006CFF1480000000001655D5DF7FFE079FF0005555FFFFFFFCEB845EA014FF6810011953684DEEB6DC2E7DBC7E3B3C4680017E0542FDBEC10FFEFDFFEFA80C805B7FE7FFE656FE2D5404BA6CCA8FFFF800545F12800";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "F4623BBFFFDFFFFEFE3D81C59C3D5DFF22FDDF27D490802283459BF78097777DF2C0051413FFCE0157D40315F54E7FD957B9835BFFEFFEC3A0000200243C17E6DA7AA7B04006FFFBBFBE7C3FBFFF5803E8783FFFFFF7FFFD6E047EAE51ED577F2077FF25D2A200876D87FF9B20255FFFFE000E8158FF4C1186F00219EA5F9D38BFFF81BAFF7FEF10E00000808458154F73A14FA01089BDEAFFFE7404FFFFF045D4A60D6FFFDEFFFDFBFFEE0B9BB56DFFC013FBC673698095202FFFEA442AEFFBF8001D26875FDE00E8E8032AB43FFFCAFEA5E6B73EB7B754E1000140A2FC7D8D53544F8008006FFD7BFE4A077FFFF84FBE0335EF7BF76FFFF72DFF1C377BBF6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "A048FF2758FA2A1C907DFBAC947B55BFC0005E12769F4E003F696195F7FFFF8B7EAEF37FDFFFFD2A70004420A4D0B3BED7409E0102012DB5AFF24C07BDFFFD48E8E0854F7FFF7F77A3FDC3D7D5DEF7FDD946EF95C0F74D3CE8C3FF6B200FFEFF0040FD48E9FFBC044AD5C14A5F7FBE55FDD073E86FBFDCD7300800000CDBBD5BAFD5380040201DF6ABFE74057FFFDC4F60B01485EFFDFF7AD27DED27F76BDAEF4C3B7FBB38557FF41535FFBD9E0AFFFC0782F90607BF8E5000BEA504BFFF352FFEA438DF7EDF7E224000000001EAF6EFEBDF60004E28213EFBEDCC247FFFFB09B0308543F57FAB6AB6BAF2BFD57D6FBB32A33747875FA7F8AC2BFFB96637FFF0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "7F06F860168FDD01482BB6303FFFE8BFF7527E37BF5DFE83040001B008A3DB7FCFFE82601DD10D2DDCFE300275DFED8EA08010E0DFBF63F5F5FEBDBFF757B6DB1BD99FFEC25ADA5C50D0FFE9D46DFFC3FC1243404147BE04201AFAD27FFF83FFDD8D4FE9FFFFFFF1AC02006102D5ADDDDFFC42803EE241972BCBDC1D7EBFFEF6E04148056E9FC87B7E87DFFFD56ADB6D0CF54F81E5D5C5BF07AB7F7D6196FF9FE83E3C01BC2F8E50910D7FCC7FFF0FFF78010EACBFABD5E24F21400B004AB6EFDFB881602BBD484FCE1A6008EAFF7B3C6A008882DBFFE3DBF2E9FFFEF75B5AAA2479B7AAE95BAEFF6B73FDFD662BDDFFE8F0E0085443DE0A4520D6F7FFFEFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "A4129FEAFEF5E0A34F82141A00054B7DAAF184082FA889020804BC98FF7EBF80728222122FBBF7FFE7F47FFFDD5555558B63D999C2BAE7F4EEC6F9FBB0B777FF813F70292E078E8A28A877B7FFF2FFF6D50BCFFE555FA0031E040004002A2D56B764C008F7F82EE80020244CFABB8FD43AA9940066FDFBFFFEB61FFFF5554AAA5539F47BF2F3DF7BFD01CD75A2D9FBFE02577F9D1F57EA522AA52AABFFD1FFDB0804EFFDFFEDE0855610021800412AEB5A8CC044BAA9F0ABA085C724FD5EC7F51DAA946172DEFFF7EEF93FFDDE52A92A289EBEAADBF47B2FA7A396DF550FCFF836FFD37957EF5C88A53547BD5FC9FFBA70A3D7FFEAF6A5D57E2000000000A22B";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "41558F2ED7B9BA7FD4B2960CD34000000888095B7F7FFFFFFABAF269DFFFE815E865700BFFBBBD1FFC6121780A1194301DFA1E280008AA528008002000000080A901323A28280000ABA87C007FB4000040D7B5FDFDFDFFFF9304A0817BA00000125C05BEB7FFFFFFFFDFF96FEFFFE0A5B6D3C2D52FEDF61FFD04288407091400AFD85920803215548220003000000020A49888656208000006AA7C287FF8000082B5EFEF76BE6B3FFC3292BD3DA00000016016DEF6FFFFFFFFED7A8FFFFFD1A7B7E75FFFFBFE793FE8E043401410BC101BFACE10280255535082221000000014525894421128000003457C28FEFE0001C2ABF7DFDFEF7F1FF650A2DF79C0000F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "1EAC616CDDFFFFFFFFFFEE37FFFFE1D3F0DFBFFFF6B78C7FF94110102626DA0A8FEB7722504400CEA248939910000000290D4201083800000E08F82A67FC0B03E2DDE7F7F77DBDEFFE485B0E9FC80074FFFEA27EF7FFFFFFFFFFBDD3FFFE848AA3ECBFFFFBF860FFFA2709401200FE042FFE3DA12100072D512441104200000092A45108A08800020CC0FC0BFFDE0F03F2B5F03B6ED76FEFFFF4BBB4204BA77FDFFFA9585DFFBFFFFFFEF7C7FFFBC1AB816BBFFFFFD6DFFFF2FE10001C457C020DFB87B282949AA2AA2501122002104054D214640418000C0AC1F800FFFF3F07F5DF6DFDFBFED3C7FFF45EE0022FFFFFECFFF7ACF7FFFFFFFFFFDFEDFFFD09A6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "379E5FFFFF7F7FF365D80000249FFF0527D8A7E64A5508AB5510414901040100025282229208001C10C1F842FBFF7F09FB55FFC3FED777E5FFC82560220FFFFFF7FFFFE2DFFFEFFFFFFFFBDFFFF6003B1D73BFFFFFB7DDEFF5B450005BAFBC80177E57FD24544B9555450044B4480400FA3A00105208000F2DC0F804FEFBBE07EEFF7FFE77FBD3E9FFFD9948600FFFD6FFFFFFD1CFFFFBFFFFFF6FFDFBFB019D74DBBFFBFFFA0BFBEAF408000243FF828BFD6DFDD9AAA679A952907112004042FBF5BEE0490900182AC37040FFFFDE0FFD7F7FF8BEBD79F7FFFEF0F0864FFFFFFFFFFFFC66FFFBFFFFFFFBDFFFDC006BBBFBFDDFFFEBFDBF7BE820002E05DF49";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "17FCDFFFA9555274BD54842AA1301020FDFFD68AD08800103E87F81CFEFFEC7F9FBF739FFFEF7CF3FDFED5480C4000079BEA7FFFFC9FFFDFFFFFBFEBFFEA0038D88FBFFFFFF74FEDEFF030008403FFC013FBFDFFD6B44B5BE555507248843100F87FFFEFBF88003E7F07B817FFFFFD7FFBEE73F2FF7BDE77F7FF6AEB8ECA02A94400AFFFF80FFFFFFFFDF7C7FED8000AF7FFBFF7FFD7BAAF7FA840002009EFA02BFFDFFFFA9D54ADB555ACA9258202A0DC7FFFEE337840085C83E85EE3F7F8D7F9FF73A41FEFFFFFFECAFF9F4FC80014955949FFF597FFEB6FFFFFD7FFB0047CB173B77FFFCFEFFBEFE0C000B002F7EA0B7E7FFFFAD5AA6BA556DE0A90074C42";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "7FF6DFE50000000001636A0255748DEE22CBB831BFF78FDFFFFFFFE7FFFFFFFF8E6F547A5005F756AFEFF92EDDA7F540DAFE00024A4929E00FB7DC39FFFFFFFF6DB6DF7F73AD1553F58F6F2877ECA510FFFFDDCF0000000000F92C1485AAD56D547790B7FFB74DEEFFFFFFDF7FFFFFFFF909A59308227B6BB7F1FCAB6A1BA802BD7E000924A5A0F00DEBB872FFFFFFFAB6DAED7FFBAE4BE0AB6D6E145FD51401D7FFFEAB8000000000FB3418A25D5CEAAB4BF836F7F5529E7FFFFF9EFFFFFFFFA7FF6E48804937BAABFD1F2DB62BE07E55BE0002D25494FC07D4F070FFFFFFFDDD77FEFBEFFC959079CE4FDC2EBDA000D3EFFF5E005000020079BA0261508DFA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "56DCD835BFDD45FEFFFFFFB7FFFFFFFFBF76A784B12037FD76FF0B35DB6DABC017FF8005251244FC03AE2B1EFFFFFFF6DAFEFCFBB5FA0AE5BBC66D3E1F7A8800080BF7B6801800040179340AA0014C5CE0B6E0BDEEFBA8DFFFFFFF7EFFFFFFFFF3DFF4D64051BA781E1B9056F6A92E1754EF0005948A221C036BBB1D7FFFFFFD77FFFFDBF6B48AD0BDCA2FFF0DFAA00001403F7E0060000400F9BA532C009EF0E4AAF8357FF7585C7FFFFD6DFFFFFFFF0EF6FBEA73C1A611A281045B5DC27A255BC780004A5110DC03513D9C7FFFFFF59EFFF99FE7566550BBC69FCD86D3510001000ECF00AC00720079DC2D9F03CE75E56A98BCDFCF683D7BFFFDF1FFFFFFFE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "FFBF5CEA8D11AF4A8184256DF694790A07A3C00288C54C0F8222D58C7FFFFFFEFF7FFAFFADFE1569FDD48FCFC3CC8100000003C57068001C0079B4AAA9915E74E5EAAC1977FEB53DF3FFF1E3FFFFFFC093EBB6549CAFCF2150204AB6DFEAA60407D5E0040520225F00AB4D8F7FFFFFFFF7FFFC3BD6FA0961DC8E2F7BE5D58600000001A28C00024C00B99C2BA8E1CE29CD2A6C9BAFBED5FDC0FFEBA7FFFFFF80FEBED5D54663D71819D0AB5BFDB7E8C703DDF00014100827C000D6DD7FFFFFFFABFFF977D43ECAA8FCC615F7F1D6300000201800190213380079B492D5A5DF6FE1DAE05AFF7FD47CC07FC764FFFDF800CFB5BCA92E14FACE7BF00516EEF5AB91";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "02FEFC05024442C1C00A2D5E3FFFFFFEDFF7FCF7B43D9570D44C0AC5D0D168000001102009B5FD58003DB955F9914D71CDE2783FAFFF547A00FFB643DFF7F800D8DCD5550DE13C274A9E2D5BB7BEFEF123FB7C0400151209D0805767BFFFFFFF7FDFF477B81E8968DEC0957FE08480001A000020027DAAF80078AAA6FE42EF38C1B9749AF7FED3FA00FF1C45FF17800049FF6AA531601C6F69A775ADDADA803783BCBE0028824810F80212B6BFFFFFFFFFBFF177F0074564DE110A3DE093180008B048405489A9F8003DB75BF758AFA9CFE57457BBFED4FA806E9E03C0DC0000AFA6B292B71E636B24C25AB6E63E9E940BFC9F8000110005F0005BB71FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "2A8E402207F77D2E00A344D3FF7F47513AD5A17DF1F6BFFFEF759FFFE5494AA2255FF7F6EFB564D7CBEFD5FDADFFBFE1AFFED3E48BFFDF2A8888A9326FA3FEFDE205FBFDDFA1F70ABE18000800000955550A7041403DFFFF76FA655FFD7F47F41B56942B7EFF5FFFFEEE9FFF7E145108E93F7046FF9BBA7314FEDBE3DF79FF85FFFEEFF3A7FF9D252AAAA612EFC7FED2F009FFFEFFC9FB8D7E0404800000022AAB0108A0060597FFFEE5E4AFF27FB7D8BDDA482FFF2DAEBFF7F17EFDD54208AA22BFF202FB762BBE7FFFFFACB94AED31FFF3FFE6C3FFDE94AAAAAAC3FEAFFBFFE205FFFBEFCEFE8EBA63000000000155540004140AD5A5FFFFB5C403FFF7E7ED";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "E6ABA476FBFBF7CFF7E53FF7EC092400584BFFA37FC76577B85FD7FFC62B5FFFFFB2F6DAB3FF9F5555555558B62FEB8FF015FCFFF12BEF96AC08000000000002A4008D0788FFE27FFED3604BFFDF46757F4B42DFAF6F5DEFFA947FFED6400000CCADB7DAFFF9CFFFA275F75207ADFFFFFF9F5FF561FF5DAA55555556979FCEBEF9037FFF479FFFCD42000060000000117012C40DDFFF90BEF754480FFFFFF7BFDE2DF90BFDF7F6F3FD7A3FBFED000000F755FD87FFB7F517BFB60E7C862B57E80012B07AB7FF9EAAAAAB55B6F9BFBEF7F02DFFFEE27FB7B649D0004400000084F80060DFFFFFFF7FDDCAE04FFFDDE3FFA970AA6BF5DCFA79FF75FFFBDC400000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "FBCFF5D7FEBAE59BF9BB1A373E95FBA00108501963FE9F6B6B556D5B5E7F58FAF806FF3F01FEDDEFF7FC0802000000707002107BBBE77F6DF6A9484FFBFFFFFF7EAEAA8FFF4FBF7EFDBD7FFED5000000FE693EFCBDDFE7DBBDCB5CBBFD16D77F400000014FFF9EDDDDFFBBEEF8FF4BEFF40AFFBF4975EFFBABDA001C000000707801907FFFC7F7DEBAA46137FF13FFFEDF84AA4B7FB5CFBF3EF57FEFEC000000FFFDFCCEBDB8FFF3F7D7EE6D7D4AEFFEBF0A04508B1D9FAAAAAAAD5B71ED77F7FC02FFEFFD1E12FD82A800E0000001E0704368195AA0B3EFAA906867F7CEEFFD7F84B53FEBDEFB6B9EB9BFFDA5000000FFDDFCB9BEDCB6EDFEEB8D3CFEAADFD7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "FDC0900228179FFFFFFFFFFFF7D427F6F4157F1F40520FDF872021A000000BC07813D0400F5D5FF1AA8960BFE5F13FF1FFCCFDA5FFBFFE8DF7547EEFEC000000FFF7F3EAFB5FF767FFB5DABEDDAD6F5FAA00000100551FFFFFFFFFFF4770FFFB7C017F9F873067FF0008854000004F087808600138F53372D490686FF71C9FE4FBFBEEBDFD55FFD9B3B93FFEE9000000FFF6DDCD7DAF70F3FFF9EB57EAB5BFBF00000000BFEFBFFFFFFFFFFF8DE3E7FB7411FFFFE9CE1BBB818A610000000420680034C0FF3D01B09445607DDFCB7F9FF7D7FAF5FDFFFFF539ECBFB7AC0000007FFF774FB3BEFEF4FFFB7BFFB6DA5BFFF800005D7BFB7FFFFFFFFFFF1BBFA7FB";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "000004383DD6DB7EFFF079FC0001555FFFFFFF85406BFD004FF9240A8C064B36EF7EF703384BE8C127EC350007B1541FECEC04FF3FFFBD65204416FEEFFFFECAB69F4B8466AAB6ADFFFFF82243D8440000001085396B779FFBF819FC000956BFFFFFFF95B5A2F4006FDFD02020A310A4FBFBDB03487790592BC4728017F0542FE2A6107FFF5EFE248346BFB7BB3FBCDF5D47CF828310952BFFDFF892057C520000000222BF55ADBBEFF85BF00085697FFFFFFF6AA83BFB817FC9FA8A664AE264F93EEF02B48C434607FC69001DE85977F76E09FF97FBFD522695F9DDD92EDB9EEDF5A188121A1DEFDDFFF2C020B62C402000000A996EDAF3B7F05BA00202A57F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "FFFFFFAB54CBD6805FFEC80DF986B0ADE45FFE015B417E480BE4188017F41471FC8605FFBFFEFCA952977FF6F4BFB3AC72DFA793471DABDCDFFEFF11117F1A20000110095D755B16FFFC5A00040AB57FFFFFFFB550EBC7808FDB9DCB027A0B897F7FFC012DA81B320BAC41001FDA51B1EAB601FFDBEFF7422C9FFEBB556373D6C742A7C4071ABFEC7FFF8104015F76A80020002B0CAAD6F5EFFC5E00002555FFFFFFFFAAC9FAD6816FCDC0FDC7EA2A85C3EFFE01BF1A18880BFC31C01D6848FCF5340277CF5FFD20172DF3D557BECFFE917B53EC038FDFEF5FFE0040076FEA6504001089CDAAB625BFFE5E00001295FEFFFFFF36AA9F8E80CFD567F799FF8ECD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "BF7BFC00BEC4EBA003E4528047FE22FE7BD109FFF7FCE2801900CEBEDADBAF9FE717AB3847079FB9FFF008002BB7CB575A80000A6EAEDA16F5FE1E00000155FFFFFFFD6AA87DEFC15F2B47F891FF055D3F3FFC01AD6005600BFC21C01FBC11FF3C66007FCFFFF000455BFDEB555ACF1ED759D21903075EAFFFE000008BFB65C8AD22200DAFB6A889DFFE5A000022ADFFFFFFFFD5510BD809FFD54FFAA9FFB5030BEFBC003DC1C00005C44140AEFE83FF7A73047FE777F8003F4CDDB5556E1EF982C2D5588707BF7BFFFFC0047F6DF9AA9B52A48ED548AD0469FC2800000515FFFFFFFF56A23BDCE1BFCA83F8D2FECACF5E397C00DCE48C0003EC29A047FE85FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "BF7B003FF7DF600003C3EED555563BFFEAE7694025476EAFFFFFE01CD9BEDCA56D52410F73255412A7FE3C00002155FFFFFFFF6B48F7D8A5AD828FF971FEF5182C5F7C006B0EF00003F500E00F6D007FDD9B827FFDFF00001F9F776AAAAAF99F9C63DAC8838CFFFFFFFF81FF557EFE952719488DAA909240AB3C380000152DFFFFFFFEB5403FB6E37FC507C8F07FE9D6776DFC0013A5400001C423F09EE82FFED4AA80FFDF7D800137DDB55555507B77CF8D5560C211FF0DFFFE18102ADF6F8A9D942A0EEBAA4900067E3C000012BDFFFFFFFDBB515FF1FBBF410BB0A17EF0F76BAF7C004623000005E40A9074BFF7D50F2900FFF3F78002458FDAAA5550B7DD";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "FF7FF4F66207E5702E22813D91E8200080182160034332F00038B62AFB22E3998DB2745DEBBDD4FE000F3F81807000003CFE9D2993F812FE15607EDB77EB280062BF8F000002000078008AD35FFFFFFFFAFFECE2C147EB686E8C5C3EF8A23401EC0400602A03D7F0003DBCA7FF2862898BF0645DD3FBD7F61006FB0000000000DF6DC55D11E4DFE9E54395ADBD7E8100995FFF80202200001C002B6F1FFFFFFFDFFFE8E40A01FD746EB1AB3EFC402028522204E0008A5FA00039AEB5FF5537A80F496E5DE57FD5F73403FB0000000004C67BAABEC2B5F9760AAB1F6B6F56F6027D7CDFC8001000081C00B5B39FFFFFFFFFFFE9EF9640DA605F4205B4BCC8407C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "038A0C0003C037A0005CAD5F7CADB7081BA8365DD3FFFDFE5017F4000000404029BEAD48886FDED67DB190B5BBEAADE2FC3EDAEC000400000F000AF9AFFFFFFFFFFFE9E02090DB782FF40436D804201D084504001D867FF0001DEEADD07423485BF86E5DE3FFBFEEE82BEB000000092A9F86F550953AFEB9D56EC5ADDD7D80BE3E2FA574010000001701577D9FFFFFFFFFFFE1CE2A41D235F7F513674A51441F378210100059FFB0001CA557409FDBC4BFE7EE5FE3FFF3EFA419C80A0002A4AA30FFBAAB735901621EDADB56EFFB1DE03E1CCCFB0010000007809BBFCFFFFFFFFFFFD1D22501FB3477FAE9649011501FF866881004C7FFB0001CBF2DAAED29EA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "B7EBD62EE3FFFBE6A817B818840012ADCFE6D7FD8A298C7F4F6F6DEB77BFA05FDF17B77C0000000001C0A5DDDFFFFFFFFFFFDFDB01077FB43FE029AD8006113FF1938C00083FFFB0001CB3D747772FD2FFFD6E2DE3FFF7EEAA2F312410C0AB75BE1FFA0EC409A2BD45BDACF5592ED16FBF83CD3D0000000001F02AEEFFFFFFFFFFFDCFD7C10EFFD26FF806F52057023FC029845000EFFFE0001CB36B883F7F72FFDB6F3E61FFFFDFF47F61CA62225557817C5FEAA3279F5464F6FA7AEDEBC08EFF8B975F0000000000F0BB7EF7FFFFFFFFFDCB92E10BFFDD03FDCB4A400A861FC01706442DF7FFF0002CF957CBFEDFDDFFF55E2FF5FFE7DFF87ED124A8895FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "FCC7ABCCD79237CA4ABB6F76B5DAF2777FC68B4F8000000001F0ABAEEFFFFFFFFFFE8BB7D297FFF92BF80D4AC12C143F952DC24868EFFFF8001CF9C6C6FBFFF6FFFD7B3F62FFDFAFEAFE95956A457DFF8731D77E8FE9619191851BDEEBFB1A1D7FA3A037C000000000F09DFF77FFFFFFFFFBB38BF10EFD6C85FA2B49D417007FDCEC834828FBFFDE000ED96BC7FFFFDDFFF5572F727FD7F7F8FE45496B557FFFF95B356E15A4AFA7AA14B6BFD6F5632FFE8BA81BE00000000018AF7F6FFFFFFFFFFD5329B297FE7CA1F8759584740C7F280C436C22FFFFE6002CDDDFA3FFBFEB7FFD6F3F6C7FAFA7F1F3EAAA75557FFF0A06614CB9AA7A15342BFBCF17FF0E2A";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "FFFFFFFBFEF9827A5E83E81E7F9FEFBE75BF7BFF07BDEFAFFCDFF69EFECC00225485AAFFFA3BFFDFFFF7BF8FFDD800EBC72CBFFDFFF804BDFF5000001015779025FE7FFFFF36DBABAEDBAAAAAA4AE0A8FFFFFFFF7FFF5C58BC0DE001DFFFFFDFFDF7F0E829FFAF9FF261DEBE1DCE000B52546CDFFD6ADFFC76FFFBDFFF60011A985BFFDFFFFFFD55FEC00000A00AF69A05FCFFFFFFDAAF6ADD55D095249C042AFFFFFFFEBFFBCB583E07D059BFFEFFFFCEBBB77EF87FABE7FFFF9B3E3DFCB5702A93AB1FFE8DCAAFFF6DBF9FFDB0001638F6BFFFFFFFFFFFFF40000230257BA925FFFFFFFEEED6BB594D7268AEE08222FFFFFFFFC7FDDEACBF02D0C1BDFFFFDF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "FEDFF680005BFFE161FFDCDC3BF2E97AC148B495FF83231037F7FF5EEEC001175F1DFFEFBFFFFFFFFA83000420D379C402FFFFFFFFDDBBEDBAD6A8553A045189FFFFFFFFBFFEFFBC5F05F0B93FFFFFFFF96FB915400DFFFEBFFA3C80FBDD215F310FFF6AFFA7B86D38BEEE3FB560082DEBF75FFEFBFFFFFFDB04000861095DDD49BF7FFFFFF6DBE8F55D5265E90F77B6EFFFFFFFFFFFEF547D15605C9FFFFFFF377FB82AA03FFFFEA7C83B8373C31FB76ECFFD56FFE1F904FD0FFE5EDA800116BEFEDFFFFFFFFFF56C08000000657EB202FF7FFFFFFBAFB76AF6A816AABD4E55811B7FFFFFFFEFD07C2AA011767FFFFEFBF7F122001BFFFF43A677079F6FDEB7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "1E8A416C5FF93E52FDF47E7F6EC0108BEB89DFFFFFFFFFFC9400000454153F6EA2FFFFFFFFFEFD55F7D187C54171294C800918AFFF7FEF556C01619927FFFFFFFABFF0110007FFFD7BF3F6171C8FBC3347EF95B33FFA7FD36AED3FBBA580041D79FFFFFFBFFFFFF1500000015004DF55157F7FFFFFFEF6DBDFA315D52547A5694A2460DABFBFDEA87C24A0905FFEFFFFFFFBF4048023FFF7A3FF881C007BF19E0A67F45FFFFE4E453DBFD47FBA00028F8B13FFFFFBFFFFD55040002058B93ED3516FFFFFFFFFF7575A8F13C883AED7A5AA550D40E2FFBE195C32039847F3FFFFF7DFD0140088977F98FE583C31FFF668EFAFFE83BFFD33E286EDF1ED54002042";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "BF4E7FFFFFFFFFE8800000083012EF9080BFBFFFFFFFB9B5A6FC14D58A85452920A042282B0F9ED9FE10C0990F8FFEFFE63FD0810155403E9873705000FFCEF2677FFF007FDA951ED5AECDFBA6000217DB20CFFFFFBEFFE2420000001869FF87537FBFFFFFFFD6EEDB9062488E55292595152540920FBEA97C02C79C9A3FF3FF9E6FFA0004A1284BE800F90001FF99F87FFFFF97BA76D2B3AAB451FD68000883691EFFFFFFFBFE41000000003012DFE448BF3FFFFFFFF7D76D350F4412B128954950521249437F51FC20091861F7EFFFD8EEF30002A401156A01FCC184FF3FF5FFFFAE2960BF1BCE480CA9F750008025F7F7FFFFDEEFFEA0000000121028FFE9";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ))))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ))))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h404C707C434F737F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "3A77EAC8950FDE2FFFE887FE6BE63F044292D08F7861240004DC2C00008D6BFFFFFFEFADB48F69ED5F402AF060B9F84B86359C00A520000003C4002527FF5440176980EFE9BE0082473B6AAAA951E6EF59315A20A20F76EEFFFCD7F7FDFFDF022A48900FF1788710030C0D000056AFFFFFFFDDB5443F30FF7F8017D02079C07B8B5FBE003300000001E40171BF510004B72F823FFEED0120EFBFB52555516EF54EEBF2E0047FEFBFFFF41FFF7FCCCD80A586940FFD228D0050740F00049AAFFFFFFEF69EE51D7D9FFF402AA020DE1C9CCBEF7E011CC0000007C437AFD40115BFFA6DC03FFBBA01A2FF76D5548A56DBBD70FEA4C4E467DFFFFF803EFDF71FF7C2";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "1298881FD8B80B8001282F0001555FFFFFFFAD13323EFFF37ED23FF003F6C325A93DFC001400000005E47FFB002AFFFFF99CC03FFFFA0BE5FEFD552552A5FED5969A56B0D00FC401AC4237FFE5DFAFF04184880F166A6F000008278001455FFFFFFFEBBDD5525FFE45FD5FD883BD9859E5AF9E020D80000001CC7DA00AAFFFFDFB64C03FFDDD0FFFDFF7A8AA950BB76D61FA9245040BF96EB6901FFE835FD5FC0992C80DF9BC1F40008C1680015ABFFFFFFFBA17553D004FF45FEBF504F4AE823577FE00B400000003E4BD016BFFFFF7EE9D411FF8FBFFFFDEBDAAA455465AB59CDBDB9010A3FFAFFA4032A0CD5FB4FC24B690177F281B0800201E8003557FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "FFFEADBAF4B00000A7D5F47EB7FB71B6D4ABFE02FA00000001FC7805BEFFFFDFFD08C03FFDD3FFFFFFF6AA85453EADADE7BC654A000AFBB7FEF6766E1EBED6FC45684807F7B4CFA40000070008957FFFFFFB76AF4AE3C012457FDB5FADFB46E714BDCE02E900000005C44056B7FFFFFBBE7C407FFD97FFFFBFDB5514150DD6ABD21C6B201161BFD8FE3CD3B83FE9B3FE0A9A10142BDC3B820000178000557FFFFFEF6AF6ED79FD0117F5BFEF6FFD397DF25FFF003C00000002CC7029DFFFFFFFFE18E03FF647FFFFFDBDB5508A28A9B5BBB57594027438B50FED5AF8FF8A49FF265B481BDFCFFFF040080AC002557FFFFFADB6FF957DFF480A7FF7FFE7EEEDAE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "6D0F7F05C400000001C460AEFBFFFFFFFF3EA07FF647FFFF7F56D8C52AAB5556019C47490900FDF7D8B4A740FC9D27CF9555800ADF2E2BAA1000134002AAFFFFFFF5B5F6FAA1FFE80005FFFF5FADB2F7BC85EF859F00000001EC602B7FFFFFFFFF8EC05FFACE7FFF7DFDAB1114B54B6BA02D72A414A87EEFF9FEA824F028B74FE9569A09FBFFFED889100BC000ABFFFFFFEEDAFFAD9BBFFA0000AFFFFB90544BEB2EAF13F000000002EC612DDBFFDFFFFDDEE05FEA5CFFFF7BDFF156A965AAAD23DFFA9104507FD7FFAC5081D0F74F43E532A60FFDE71756C4480320015FFFFFFF6B6D6EF6AAEFEA0800ABFDFB0AEFECF98AEBD5AB80000005E4C0AB7FFF7F77";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FF0E9100F0000000001E557FB7FFFFFFFFFB1331F287F97E88F050DD8225827F884F032860F7FFF7C01C7CA7CBFD7FFAFFFBBF1F91672FAFA7F79556EFFD7FFFE1F71A5696AAB6D1E0226DEA0FFF8354FF294004FE004000000EAE7FBFFFFFFFFDFDBF01F29BFDFCC5F00153023800EFFFFF41B8261BFFFFC01EFDDEC5DFDFE3FFEEBF2FE85A6F6E17FF5AAAAD555FFF39CFA9C3CEAA6EE04025F7B111FD155C7E3284038D0000000007177FB7FFFFFFFBEEBF01E10FFEEC24FC08BF208825F9FFFF81B8440FFFFFF00EFCFB97FF7F857FDABF3FC9851F5C1FDEBBD7FFFFFFFFC7F0945B5352AEA7A008F6F29DFEA56DFD5032053E80800000060F77DBFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFBEBEE1E1177FFF9878813E104805F080D081984C07FFFFFA1CFFCF57FBBFBFEFE46F8FE8205F185FDF7F7EFFFFFFFFF2DFCA56AF4A29D724186FC9FABC9DA0FE0906871E0000000003AFFFDBFFFFFFFFDF7E61F01DFE7CA038507E413801FB505FC098C401FFFFFD9EFC6BADED7FDBEFBC7B3BE4085FD3BF1FFFFBFFFFFFFF091A01AAA6A57143B859AB977D3DFEF1FD46008D8FC200000011E77F9AFFFFFFFFFFF6E1F0157FF4880800D005514BDBDEC400D854407B7FFFEC7EBF57DEBFEBFFE93F93FA813F917F3FFFFFFFFFFFFF79073786DAA5609E7FB8C77D3D43FF81FE51000FF7D800000001AB4FE9FFFFFFFFFD7BE1F00DFFFEE910444403401BF4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "E02841D9AC0D8BFF7FEE4CE5CF7E6FABAFB57F9FF951BE89FFBFFFFFFFFFFFFF7F77D3F56545E201FF3EFCFA557FFFC0FFF0048DEAF10000000975F7FFFFFBFFFFFEDCE2F00DDFFA888A2442A0A10A59C2C700D35A408D7FFFDF3E9FABBA3FA5AFB95FAFFF34FE07FFFFFFFFFFFFFFFFFFD88E03594A8A15BEFFB9E78C7FFF807E04000B717D1000000939F7ED7FFFFF7FF9BC63E217FFFD490C025882A146DE810080F1690401EE98417E6BEBDC3FD52FE93FBFFFE67ECFF9FFFFFFFFFFFF7CFDE7F9E5996A000A3C7FB9BCE7BFFF8CF9E1009FF09D80400022AAEFF6FFFFFDFFB9D4E3F11FFFE99100080294C0330C407F00F7A82D4800138E6CDF575C3D41";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "AF6A9F8FFFFEFEBFF5BFFFFFFFFFFEF23FF8F7C6C91AD05CAEFF1AF5F9FFFF08CF400F0BFE5F100000117E7FFDFEBFFEFBD1B9E1E107F7FE5C000900AB042882A9FD8036F078840037767AD7A3DC3EA72FC21F8DFFFFFF3FF67FFFFFFFFFFF6D7EEFB7934EAA480A0D7F0F5BF1FFFE013E80601EFF93B0000002BEBFF6AFFFFDDDD2BCE1E58F7FFD25000721078503020367807B530F8180F38EECDDB5B82F91FFA63F4FFFFFFFBBE45FFFFFFFFFFF94FFFFF072A2B5444C8EFEBB7FB3DFF406FE03ED1FDB8BE2000002835DFB5D736DEDE8F3C3C28BBFEEDC0308800E841500094B007DB3F057807FAE6E5EF3DC1E99EF565F86FFFFFFEFE07FFFFFEFFFFE40";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "C49BBFFFFFFFFDDBB4A8E992484AAC69248A94445122ED54FA49079F2794DDF8F287E0008AAA20428B017BF18DFF7FF7FFFE7030039E856942AAA3FDA800024B3A3E3FFFFFBFFD4000000000001D2FF264DFBFFFFFFFFFBEEDD42C09212AEBE5D252512922B24750FAC04312071FF763EE67F40215108912566457F7D039DFCFFFF752F003FEEBF60B3A17FAB000002A5FDBF7FFFDFFFF0000000010F616DFF1345FFFFFFFFFFF7AB6A8E7A084A2289255490A94A94AB2DEFA811F9E347B98FF1AF0F800154A004AA2BE2FE7C8804EBFFFFB94C007FE2AF521A063EE8000004747E6FFFFFFDFF78040000042406E1BE1602EDFFFFFFFFFDE55B50440124A8325";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00AA84A2128A485DF8A2A79C28EE72BBF1BBF38010A020114B33769FB00887FFFFE642020FFF5F907DFEB3F68000092AAE7D13FFFDFFEC0000000008A82BEDF29457FFFFFFEFFFFFD6D7DF12892824533FA0055556EA63DFF8021F922B2C7BCA7960F38022048092A0B4783C000054BFFFBDF6901FFFD31201FFDFFD40000080650A75FFFFFFFE0000000000A11527F91257CBFFFFFFFFFEB75A52444482AB90FFCF8554A01E6B6BF9161F9A3A81858C65D0F38012A0004A579F860880000401FFA3F8605FF7F0C905FFEBFAA000101C1F20157FFFFF3C0000000008E5A9F6B8982FEFFFEF7FFFFBDAA9531100485425FFFFC705780B7DA2F8467F9835549A35";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "2AF66E008812000155F9BB828000003CFF7FBFEC2FE7FD145FFFF7FDA0000034B48213EFFFFEF8000000000030454B7C0913EF7FFFEFFFEEF6EED88804290A95FFFFDFF2DE5D7EB379049F1A154AAC69495BD9C0450000095B7CBDB8000000073FDFAFFC7D31FF840ADBC7F4A00000C5EFA1C707FFFFE800000000109C14BBDEA82B67FFFFFFFFFFB9ADA82200808052FC7FFFFFE12BB9F7F9ADFF92355552AAAAE529C11008000A6DD0B96A0000000BCEEF137F792DFFE08156E7FCA00000077BA021227FF5E0000000000150213D6D0515EFFFFEFFFFFFEEDF3D08104A214AFDEFFFFFCD34F973BC8FFA9C1AAAAAAAB58E8A8448800011D168B8120000012F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "F797A6DFE4F1FFF9244AAFF4A00004ADDB80A0945FFDE000000000A142826ABAB415CB7FFFFFFFFF7B5F302008212A25FF0FFFF7CF2CF4E2F29DFCD82A9456AAAAD514E0000000025750BA040000016D70577F7FE1EDFFCC1142B3FDA0010D377FA244A517AFE84000004001487429B7228579FFFBEF7FFFDAA8928081214AA5FFFFFFFE8FEC7063FF9DF0F915552AE8AB7A8C40420000495AF8BC0000000FF5EF17FFFFE7BFFE141020AFFE50000A9EDFB2188002FF8080000000206508AFFBBE15BEFFFFFFFFFF6F65124804082115FFFFFFFE8FC6B403B7BFE4F8152AAA5655AAAD40080001027F70BC000002EDDEDD2B7FFF2FCFFE80E084A3FAA00011F6";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FA017FF7CD3FFFFC0410000003C0008068001AC322FBC95FC25060FFDF75BA7BFEDF7737DEDFFFEEEB3F7FFDE4000000BFFF7941FDDFFEFEFFEC79FEFFAAAFEBBB007FFD2BFF1FFFFFFFFFFC361EF7FF7A057FFFADFAFFE4008000001FC01202A8471E3DBFFB64AE290060FBF617EBF3EBFFBA57FFFFFFFFDEBFFFEFCC000000FFFF7FD9776DFFFFFFFAFDFFAFDD5FFD6AA00EFC87FFBBFFFFFFFBFCE87D67FFFF05FF8FFF7FBFF8000800007B800044888D00337FAF2194E00060FFDABFBABFBFDFD50FF96FFFFFFA7FFFBD64000000FFFFF7C60B7F7F787FFEDDFFEFFD767FAEF807EF53FD9FFFFBFFFFBE25EF77FD7F05BFBFFFFFFDDBB88000047F000001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "10C2961D57F60FD78000607DF2FFFFFAD6FFD483EFBFFFFFFFFFFDF7A80000000FFE3EAB87EE7EFF7FFD7EFFD7FF1F0F7BFB0077EFFF35B77FDBEFF9E77B77FFBA81FFAFFFFFFCAB00B2C0387C00000917014F41100026DE30006099EFFF7FDFFD69EB217C5FFFFFFFFFFFDDC4000000BFFED287CF2D3C5C7FF7EABDFDFAAFC07FFEC00E1FFDBFFFEEFF76D91D6DB7FBBE97D2FFEFF7FFFB314D4140F80000401E816508000008F5E00060BAFB7DFEF7FFD42D5A9FD7FFFFFFFFFFFFA800000017F6CE679F51AEED3FFDBB679BFEEDE22FFF2001EFFEBADB776DBB706BAD73FE9A17EFFF57F7ABE8FA3AE2C0000000023F411B60000000FF0000607DEFFFDAAB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFF50ABEFFFF7FFFFFFFFFFC40000001FFEBB37FFDF57FF3FFFFD7BF97F5558805AE1001DBBBF6DBBB6DDB7AAB537FD695F7E9BBBE795FC16AFB440000000003F428EC00000003B1000696BDFBFE55D7FFFD5447FFFDFDAAFFFFFFFC00000004BFF94E3DBD1BE3E3FFF7B694FFFF2EEA03E800142EFBDB6DDDB55555554B3F7F2F9FD57F43ED6FA88DFD6FB000000463780E1100000001EC000608FA9D3FEAB5DBFEA5117F7DFFFDDBBFFDFE80000000FFEFADFEE665B0EDFF5E77D7F7FF75EAA873F40012FBF5555555555554937D74747F3591042477F452BFABF000001883B8189C80000000FE0006B1FAACAEBEDAEFFD53847FFAEEFFFEAD7FFC0000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "E9FE3527CBFDF6273FFF4AEE97DFF2EBD553EDFFAA007265555555552524B7EFBD2FCF44400029BEB04FFBF4015001083B4003040000000A9800607FF9B2ADBD6BFEAC221FFDFABB6FFFFBABC0000000BFFB7F1FE97F656F7FFDF10F4FDFFDFDAAAAFF5E5B75FD5AA4952448945137BFE53EAAA42498AAF6811DFED0AC0055403A000000000000015000283DD4CE55F52BFB6009FFFFBFFFFDD13FFF6800000077FF57EFB36BABEFEFFEAC6783E7FF7F75553DBD56FFC60492A292A54104A7FFAAEFAD558585D5FD4077FFC7400078003F80000000000000C000687EABBEA4A5BFE802C7DFFFFF7F5DFF76FFC0000000A3FE0336B7F4D0BBBFFDFFAEE3F3FC1F";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N45
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((\dut|vram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout )))) ) ) 
// ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4 .lut_mask = 64'h40434C4F70737C7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N57
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [4]) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4_combout )))) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1_combout ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4_combout  & ( 
// ((\dut|vram_rtl_0|auto_generated|address_reg_b [4] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & \dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4_combout ))) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~1_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n1_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w4_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2 .lut_mask = 64'h0F4F0F4F8FCF8FCF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a293 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .mem_init3 = "03A0F80003840001497BEFF581FFEF806B7F08000000FA92247FC0D7C41AFE95A78FFFFE6EDD7FBC9B905FAEA3483000CF9C0800008000000200000CA47FD1D7F6FC7F2E51167AEC6A2550B42EA4D14051BCF0000500000441AEFFFBFFDC7F01002C20000003FF65115FF457C0CEFF8C87DFFFFE75AFAED86BD3FF955501D81CFFA80C000000000800000081F4FDB37B8BBD8FCA24607CD62A00C11504FC81CBE877EFE00E000002217BFFEDFFE7DDEC010100000007FFC284BFF237D223FF1DA71FFFFE6EDAB775BE6FF7FBBD2CF132FF8000000100200040002023FF6BE4FFCFFA9E4F9E8D9CAA1803C30712AE5615481AB5FFFA00000948AFFFA7FE7FFF20";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .mem_init2 = "00000000003FFFF0527FE09BC92FFF3C475FFFFE76AFDB59E2FF5F9EA507517DF7F000004008040081222005F77FBF43FBFF62B6CED0986B2A007926FFFF2E00A3579581FA800025247FFCFFFFBFAC280000000000FFFFFF093FF512EA1FFF352FCFFFFE5BD56D89377FFFFF561CF0F3AA600C0800000601C480214EFB6D9B518FEF7499E00184556C211A40DB6EC825948FFE5EC000C08010FF1EEFBFFF88000000000001BFFFFF853FE041801FFF512F2FFFFE7EDFBDEB77BFFFBAAB5759EC110030448280000702040237FFBF1A5F9677D4F3F21C085557B86CA0EFFFE20601A8D8A2FFFEBF012407DBFFFFD9000000000000067FFFFFE89FF210244FFFB3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .mem_init1 = "974FFFFED7754F41FEBFFF621DBBABC00A80080004000C190408120F5F5ACDBCEFFD47F9C18CA0752FF87E68FFDD01BF3490075FFFA7FFFE9DAE2FFFFA880000000000001DFFFFFFF81FF0821207FFFC6097FFFF7BBBD35CD5DFFF88F6F5FA94620000808000122811102E0D1EE5024F273FF57FD9C2200ADBB39C1BFBCB76D558020BBFF0BFF000D7C9FDFFB08000000000000022AFFFFFFF9FF248480FFFF928C7FFFFDDAF5B7DF7D7FF5954E68BCDC0281000000022624000473688DE1BE3ABDDDE6440EF80B8D7FF7C6BB27CAFDFC10511FB2A8000806C01BFFB1000000000000000C92FFFFFFF9FF82222ABFFF690C53DFF6EDCF59CDABBFF22F968CD30";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a293 .mem_init0 = "4011009000000C0001C059E8EDBEF64AD3FFAFECDE4D30B8EC5BFE0E15DEB7FFE19027E82A4800015004AFB9000000000000000124E9FFFFFFFFFF088917FFE14982BFFCF777D69CFDF5FFC74AC51E5100003615F5C0001225018809198A9F54BF9FA1B69E477AA7FDFFFEC2F015CF1015000BF729200020C0076F1000000000000000060B0D7FFFFFFFFF244409FFF891ECFBFDBDD57D7FFEDD738574C53745206CB64501800010684CAEDD9B75DDF01FFF04341ED756EAFFFFFF154C03C44109E3B3ECA5400201DFFE41000000000084200008F6FE7FFFFFFFFF022121FFE62DD1FDFEB6B56BFFFBF5739BDB84144A9761893F80000010203D77D58EF72422";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N54
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a293~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # (\dut|vram_rtl_0|auto_generated|ram_block1a301~PORTBDATAOUT0 ) ) 
// ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a293~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|ram_block1a301~PORTBDATAOUT0  & \dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a301~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a293~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0 .lut_mask = 64'h00330033FF33FF33;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a277 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .mem_init3 = "511FEC6000003E16668D3EDFECFFD7E03490733163BC51815A8A06BDED8333FDF5BC080003600000002A2400000E3E8AFFFFFFFFFFFFFFF7FFFFFFFFFDFFE1FFFFFFFFFF6B9DFFFFFEB720000000025F8455BD4000002FBF7E8C7FFF72F5D0C876C720545F0A3784EA297AE76F3DDF577EE0C0000F6000001000000024E3CA377FFFFFFFFDFFFFFFFFFFFFEFFFBFF3FFFFFFBFFF79FFFFFFEB8020008000006500D577E000003FFFFFFEEFFBFFF7ADC04E025CAC2CF20681401FF23DBAACD68BE81A100001C00000000000004A3E01DBFFFFFFFFFFFFFFFFDFFFFFFFFDFFF1FFFFFFF7FF3FFFFFFFFF0E8000000000010495AAC8008017EEAA4DDFEFEEFFAAA0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .mem_init2 = "FE88F8AC542242208BFF0186ADBBD015C1A0180007C000000000000CD3D1D6ADBFFFFFFFFFFFFFF77FFFFFDFFFFFE5FFFFFFFFF807FFFFFFE4EA90000000000013157F5C015017B7FAABBFFFE3FFA8C03614082D3CCE4615FF5E880FFB77214F14001C00013000000000008E7DDE3AAEEFFFFFFFFFFFFFF7FFDFFFFFFFFFF0FFFFFFD201FDFFFFDB0B56A900000000000055AB6C00117AFEAAA77FFFFFEFB6007A0000E3C275402BE011A5076901157EC000460002C00000000008A791FBD6AB7FFFFFFFFFFFEFF7FFFFE7BFFFFFE2FF9D408055550FFF3000DD554000000000042ADD784571DFD6BEEFFFFFFFFF54053200185006DC46399423816800089583";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .mem_init1 = "400020A400000000000094F81E4354FFFBF7FB5FFFFFFFFFFFFF9FFFFFFFE9690F90B7FE81593880016FE80000000000129556D15FC39FFED5DFFFFFFFEF50A5360021B07789E731C186BF58054B4E8D000076110000000004094FC8801D556BDFDF5FFD99FFF28FFFFFFFFFFEDF3471FFDEAFFFFFF0544002A118100000000000557578B363CFAD583FFFFFFFFE5CABB2000EC09682D3198007B55A14307EF400003884000000000198F080004357BF7EFDEC7F8A000FFFC66FFFFFFFF43BFEF4FFFFFFFFFFF03A0163A80000000000C02AB5A7FFE7C2FEAEFFFEFFBFFA688896001ECA95B95301E545EAD4FF74E7C80000185100000000114F280003845B57";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a277 .mem_init0 = "FBF7B800E004D17A07CC7FFFFA88FFFF5FFFFFFFD6BFFFC08CB6200080002000021552EF5F66C7EAD6FFFFFFFFDEA0822200001754436905E91FDFBD570E7EA000000004400000012DF000000E1225AF7DDD781E7FFFFFFFEF071FFF4B3FBFCFFFFFFFFEEB42A5FFD10AC102028BAE040201435FF9CEEEBB53FFFFFDEFDE68BEB600547E12A199957A6BFFEFDFCBF68000000012200000A53E50000030012577EF75AD7FFFFFFFFFDAFF7564E6ABFFFFFFFFFFFFFD5B110FBE701000138003FF07C002FDBD95D7F557FFFEB7BDF588A482002FD3084B2181DE1FFFFDFFF6D4000000000480000253E0000000800855AAEBFD13FFFFFFFFFD7755F226115DFFFF";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a285 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .mem_init3 = "95F40B6FDE355E8F7FFFE64D1F01F804AFF4B5DABA0140028B994000000000000001003B3FF5FFFFFFFFFF1094087FF364FBFBF9F75EB57FBFAAF65C0FC859BA7D8AC0BE04000410803E49BCE6E73A85BB708BB6F1F5637C1A9F3B303F20A80239070E210004000BFB20000000000000000400C3FEAF7FFFFFFFFF403F7FEE793AF5EFFFA56DBFFCFED73344FF20AB29A0AA7FF600000622A01EF5A06AEE7B01A81762E3BDD33BFA8BEF4D2AEF20002064540DD00000007A8400000000000000002004BFEAFFFFFFFFFFFFFDBFFFD7F4C2F3BBFAF56AD57F757A8454FA82BE144A55B5BF8880044088BBD5FBBFC31628918C63B8A77D6EFCBF811401A7F97801";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .mem_init2 = "C1220FAC007FFFE4800000020000000080000EFD97FF7FFFFFFFFFDFFFFFC6FFE569EFFF6DAAAA9DFFDD5D536E0D07DB22555FFE00280594208DAA51FF4F3032E0C80481A737EE6CF60028020D6CF002A009CD63FFF97540000800000000000000019FF7FFFFBFFFFFFFFFFFFFFFCBFFFD5BF7FBBB7D55BDD56CF947C4444BA0115559F420000E4152C7DAF3DFF7F47174FB20C0B5DEDF2FF52000002638680F84101B3407CFE008090020000000000000197D5FFEFFFFFFFFFFFFFFFFFFD3FFFFD4FFEDDDB4BAFF7FDFF53BF6000080A894328C0080F928686FD7A7FBDFF886064510D81813FEEAA91003112219781D801BF5C1F9B900408049004900000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .mem_init1 = "032AD5FFFFFFBFFFFFFFFFFFFFFFD7FFFFF8FFE76EDEEABFFDFFE4EFDC39C07F655563BB00004698220551D5FFF7EAC2240580A07CD5FAFA944C0DBC901BEC33DDFDAE1F3C80001022002400400000003D075FFFFDFFBFFFFFFFFFFFFFFFE7FFFFFDFFEDD76AAAFE9FFF99FD7AEF08004255C0FF808078A0D0076BEF7DEFE28A14829B543BC7FC00451726805513003DFFC771F1F00000040884802400000003D13DFFFFFFFFFFFFFFFFFFFFFFFFD3FFFFFF7FF77DD556BFFFFFA2BDF6C00282509605FF00003C2C2242BFF7F7FFED0A36A82DA2F06312011037D6C22A3660EC80FA5F198000000242202280500000328FBFFFFFFDFFDFFFFFFFFFFFFFFFD3FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a285 .mem_init0 = "FFFFFFFBB6AAD1BFFFFF0FF3C03FFB6809757B5E00609B462442ADFDFEFF46EA47831000AC548B12048DC22D593C21A04AFFFFE80300000009090825000002207BFFFFBFFFFFFFFFFFFFFFFFFEFFC5FFFFFFFFFDFFDEBBFFFFFF3F7C003385538535BDFC00E0055BC8854EFFBBFF79CA67C7499F1BD5030E802D1155DCBD35C5207FFF0000E0000020402080400026BCEFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFF7CFFAE995FFFFFCF49000007D6F43E452F0000002804B1B5B36FDEAEB687708080DB7D80601EDD0609F5BA8354007FFE0001C600001040080000006D3FFBFFFFFFFFFFFDFFFFFFFFFFFFFBFC5FFFFFFFFBDDFBBFFFFFFE93800000007D7";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a269 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .mem_init3 = "FFFFFFFFFFED2D55F48C040000590108E3E00377DF057BAAEFEBFEFAD7BD048986000B739E4B6101BF97FFFFFFED5000000400000000653C2000000A100004AF7DD67FFFFFFFFFF7DAAAAF43857FFFFFFFFFFFFFD52BD0A2BEFD00100001E817E17003FFDE03AFFAAFE3FAAF7A08048AA6242FD75FB60208AEC9FB2EFFF8000000000000000057C000000008A40024BAEEF57FFFFFFFFFFEED5DA4F07FFFFFFF8020000005582E8A97C000008C0002F603E002DFF816FFAA7F94F8EAAAB802A9AE000D9E58803142F5C70EFD3FFE9000004108000055794000000012900002ABABDFBFFFFFFFFFFFFEB492AE3FFFFC01FAC0C8002820A14858FD8000106C0055";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .mem_init2 = "0FF0007FFED7EAAB3F43F4B555D82E55AEC0082C5552A08BBEE553BDFFFE0000000000082D47800000000040408024AEBEDB7FFFFFFFFFFBBAD557C8FFFE8FFFFFC043800402461502B720000000E00202F0017FF0ED11B7FD0BF88912F40C0CDE0061106D3E82A087B0A8EFBDDC80180000402384781000000020AA94000255EB6FFFFFFFFFFFFDD552B0BFFFA3FFFFFE83CC1000000230548DC800000016AA143002DEE1C92AE5FE63F4C488F01CAE78000CE4ACA91CDD073CEC3AF77C08A008110A000F21000000019A000800016FF55BFFFFFFFFFFFEAEAB0BFFF1FF7FEFFFE543100000180008270C0000148B8B3FE002ABA5097B5AEDCFD7D025F046DE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .mem_init1 = "38020D8092B84F1200BF760FBFED0E3C01148100F01000000001226FBEE2752AAD8FFFFFFFFFFF7775587FFE1FAFFEFFFFD6C0E6000007801DFF8B220490A869FFF002BFEB0FEA97FF21D9C001A18A903800674EE57D7B3C207FEC45FAFFD6D80038B21E7300000000006A000002E9AAAD7FFFFFFFFFFFDB5563DFF3F7FEF7BEB7D57039E0000010000000350A0A4DC2BE000A00C981BD0FFD8FC3E021E66BB43802537DCD79BD4263DFFB582FBFE7F4255211C07000000000003A00000080D71BFFFFFFFFFFF7EDAB157E7F525DAAA952008E0D6C00020200000441D9A914BD2600151E24CFF9B13E4BE7F0B2E32B4038068107345730038FFFFB5B17FEFD70";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a269 .mem_init0 = "A9201CCF00000000000012000050000003FFFFFFFFFFFEB5584FF3F6DF540885890850220420000E80000009440480052500294C1269FFB53EB783F027C30AF17001071AE896F4E2E3A1FF64B13D1CFABE01C1F80000000000002C00000C100002FFFFFFFFFFFFDAC5BFBEDEE00000002A01240179D0006CA08000022432208A02002C1408C0FAB34F5FFFF025C302F8603F8128D1A710E7CC16FF7545ADB7DAE13B95C280000000000000000001EE0003FFFFFFFFFFFEEF35F9FF71083FB829570420C5BB8000170BA025001B8080113F80082004C0F47E4D7FABD80AC14AFCE054B81485B5203991931FF6A869808603915FE24800000000000000010243A0";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a261 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .mem_init3 = "0BFFFFFFFFFFF770CF2FB6800BA5E02550AF4A3097F00003E3128000000FFFFFDF00302350006F341FDFE348989003BF2004002013E7208108E3FCBADAAD41C0341FFFE012000000000000000000C05403FFFFFFFFFF7DC7397FEA0D5F107FFFFFF8CD64267E00049E44000090300042680002498A214FBC9EBC1AA975410B3F1E0A1030EF88C196140FE11655D1770721C3EEE249000080000000000308800E2FFFFFFFFFFFDB39E9FEF25703FFA800202BFC99F0FF0002D9300000024800002802C341A140AFFFAF63800BD20801F30C62816DBBC400A34CFDE085AABF06F03803FFE2048003300000000006078001BFFFFFFFFFFFF8AB0FFF9393FF6EFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .mem_init2 = "BFF76FF87408C00140B00000112FFCBFFA2B529558189EFAADCC3A15A822296A631D8B98EF800D1F40AAC04012D715F3C095F7E4848000280000000006A100005FFFFFFFFFFEE3AD7FFF0C7ECFFFFDFEFFFFF5BFD42018018411000000005008101F021AE2149FFF971137FEC2C4016249C60097D79A05D3ACF96C2377517F300002DB65524002FC00000000001300003FFFFFFFFFFB86FDFFFA39DA7FFFFFFFFBFFFFFD7C38160142270055501280D1283900710022DEDEF64AEFFE6CB071EA29B310024F33831026737522BEF3FF1000B5EDE54488007C00000000009400017FFFFFFFFFEE5B47FFD7C7FFFFFFFFFFFFFFFFFFD7C281005D8A5FC208024FBC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .mem_init1 = "8374812864403FFF3BABFFFF9C80E8E2369AAA0509BE90047105FEC0D234FF6009FFAAC2424000F80000000018200002FFFFFFFFFFF8EEBFFCDF4FFFFFFFFFFFFFFFFFFFFF7C6003004DD360044920CE981284089400397EFBAFFFFE8C056FC0C3FC97ABF02A718411735FC3A9A7FFD005FFF57D812001B20000000002B60002BFFFFFFFFFE3B6FFEC7637FFBFFFFFFFFFFFFFFFFFFD2C0057686840012A86FAE54454814A027FFFD77FFFFC84643FD5281ACAA8ABC1E150ECF25FCB1265F7E307FFD5B1484240240000000011540001FFFFFFFFFD8DB3FF23555FFAAAEFFFFFFFFFFDD557FFE17A2000000002680AEAE9156105C0027EDF8F7FFFFE684A3D88";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a261 .mem_init0 = "8421EAA209061085390037D4F25A7EFE16FFD2EAD040103000000000156C000BFFFFFFFFF67FFFF13D599FEAAAB7FFFFFFFFF6A8007F2500000000000000485FFE041501600B7FB55DFFFFFD58056B451B0A709A910186206F400FC38007FFFB33FF48DD682104000000000025A80015FFFFFFFFFDDF7FE9A5731FD4155BFFFFFFFFDAA00007C18619E000000000A5771F52812341477BEF9DFFFFFFF00544904B650585C0394A786EA017E4F22FEFFC19FF0577402040000000000004A00037FFFFFFFFFB7DFFEFFEA413F5556FFFFFFFFFF5400000C0F58140000000015B95CD544B9884FEFFFF7FFF1FFFB00899009024AABC7F7AD3767EA005F9518FFFFE";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a269~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a277~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a285~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a269~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a277~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a285~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a269~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a277~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # (\dut|vram_rtl_0|auto_generated|ram_block1a285~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a269~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a277~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a285~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a277~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a285~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a269~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a261~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N51
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|address_reg_b [1] & ( \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0_combout  & ( 
// (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & !\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ( \dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0_combout  & 
// ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & ( !\dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0_combout  & (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// \dut|vram_rtl_0|auto_generated|address_reg_b [2])) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l2_w5_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1 .lut_mask = 64'h000500000F050F00;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a221 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .mem_init3 = "4A2C108563562000000000C000000224948BF9FB7FE9C4054BF55CFF4048080520026C417CAF65C2EFFEF7EE77060FFFEF36D40004E87785FEFD0D56AAADFBFFFFFFEEB7FFE90BF000007EB615F0606F40900131733663000000006800005052A04F6FEFD0E001110AFD6CFD02201D02041401E5A49DA7CBC3FFF11A7B0AC13FFEF1D2401F3EFC1E9D3E30AAAAF62CFFFFFFA7AF7FFE45F800007F4406C4A06F52300003CFA94CD00000001E000010485DA7BFA8000000910BFABFFC06218C09B808C287957E8FFB43FDEEF0C1042827FFDEA836775FF8A801DCBD2A97F8937FFFF8B75EBFFF92FC00017D140780603FA5600004F6AD51EE0000000540000D28";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .mem_init2 = "1D1B7FE00000040206FFEFFC0880120C500BC35D21FD9FF05FFFF9B762D34909ABFF467A5F50B62FDDA764AA778884FFFFF3C55AFBFFE57A0000FD321B00103EAAC000F7FFF6AA9E0000000180000898A012FE48084002180AF77F6814084880000DC4AC4E56FF4C67FDEA7F56D2222447F787FCFF42D3BA5FF682A55DC028BFFF772EBEAFFFF9BE0000FD703600643F548006B7FFFFDA580000000060000444AFF574040083F8D005BAB5F06408D00004007B4AABDDFF4E1FFFCCEFA945110A33A3FFFFFF42CFFCFFFC4A92E121245FFD9ABBD5F7FFFCDF00617F7C1048A83EAB00055FFFFFF3F000000000080000CF47FF91FC8008535015555FE0D2148430";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .mem_init1 = "100165522DFF7F030FFBD4AD555488A12440FFFFFF777FC2BABA4E55CC0C927DF8FEE75DAEBFFE8FA6657EA0BC00A03F5400CDFFFFFEB98000000000140000DC05ABFE55C830BFB4016A3B01B878D01014013A5750F8FF371FEF1FB5AA8A4190002BBFFFFF76FF1C175DBA928852886FD2FEBB963BF7FF8B9C9EBEC18E60A83AAC036AD6DAF7DC0000000000580007195FBB756A00059E9804906F03AC50C030100165DEAA6DFE5E3FFFEEFEAA5103C82010FFFFFF9D7FA3A13EF94B5F94A21FC7FFF73BEEFBFFD67F101FD03D09D03D5817AF5AFA5E4000000000018000021064CBF93B600DAB578240BC0DB0D088400C0124956BD7FED93FF73FFAAA888328";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a221 .mem_init0 = "00503FFFFF9EF67FABD314AFFE52101F9AFED4C00077DFE652790EC58ED34C2AF04AD5787C0000000000000600000833F9F8EEDFD90F6DADD005FC36F9A000011C0195AABBF9FFB7FFDC5FEAAAA553280000BFFFFFBE5FFFFED2D6AAE52940A7EB7FFF8001F5FFF0E43714261F2BB014E26A74780000000000000000000004298A7C5D1FEC0638C5D22FF05EF90000800C0797AABA76F76BFFFBBFDD55520008000D3FFFFF9277FFFDEDD6BAB38A24FE1019D51C0407FBF9FB7C13711A275C00C7ABF8000000000000000038000000180FE3D7BB6601F6681FC7F1EDF20020041C19DE5EE03DFECFFFBD7FEB5552A8900024BFFFFFE1AFFFFEDB55D571D1109F";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .mem_init3 = "8BECA80000006000BE800021D807DFFFE5E3FFFFFFD52BFF805FC0000080026FBFFC5BD5F900500AD073D6BA62A0004DB7CDDCCFDFFFFFFFFFA44BF1FFFFF3DCD552A244950E10001545FE212DFFFEFE43F2A802224050007E8000001B09BDFFDBE7FFFFFFA4BBFF843FA00000004817FFEE56EFE062280D6FA2FA580300309F7B67B3BA73FFFFFFFFB5A9081E5773BAD4D5892550B100000242D89817FFFFF00FF2AD29092480023DC0000001307FFFA7F7FFFFFEAAD3FDD43FC00000000202F5B7EB770004C90B2ADA2C880780601D7DFA6ED7DD5FFFFFFFFFD7BFEFFFFBFE518054500C1000000107401815FAED0C47E1F6EDF684400AFA0003FE002E47F7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .mem_init2 = "B5EFFFFFFA553BEF805FC0000001480FED756BE8000902A03774A6B84700623A2C712A796BFFFFFFFFFFFFFFFFFFEFFDA506A507C5800000001532840AAA901F8F47FBFFFFDC3158E1D1E9900072C47FC347FFFFED07F3FF821FE00000144001FDBFED40002010154B73DED08700C0714BFC13CF6DED7FFFFFFFFFFFFFFFDFFF8C0800F0A3480000003564080A801A2DBAE1FFFFEC082178A4F920840028881FDFBFFFFF61FB63FF955FF000028220039FFFFF800040084510446FC08E002061FF7B8E34EBBFFFFFFFFFFFFFFFFFDC7D4805FE1E428000000089AD34000201522AAFFFED89A041020C00124500DA9280EBFFFFF87ED307FF815FF00020510007";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .mem_init1 = "FDFFB628034000861A00FFC10E01A083D7FE01479AAAFFFFFFFFFFFFFFFF9DF740580BC9A28000000077AD5115054800B252F5B56800A00A42450004552AAAD42F7FFE97D48007DF801FE8010A088017AFFEDD7017A0001D002AE7018C048106CDE000747FFFFFFFFFFFFFFFFFFFAF5487E5ECB400000000004E63FE854000004EA55682A4202B4109100120281FFA1C45FFA5EDA00003FF800FE8004152002FDFFFFFD57E90000295948980300F921C7DF0000AAFABDDE020FFFFFFFCFFFFED86C40D525F0020000819FB8010200000A455900600233AA04448040A82D6AA814920BF48000007FFA00FF8000809001F3FF7BEF97F180000CE1F6B2020170E10";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a197 .mem_init0 = "EEFA00060CFFFFD96FDAF53FE68077E322013A872C0000C800E5440044000000920A41308023A882112430400819D45012AE9000000007FF800FF000A544005FFFFEF7FB7AE8003A6AA7F407000818187ED90002868FFFDC16EFBFFFC1EFFFE40E16A0180A008004003E0001008000004B43048200007310448002142156550A02D60800000003FF800FE4000020003EFFEFFFBD2AE000D3C01C181880E00070BEFB0000503E7FFB1FF7FFDE9B59EF863D150060680409000065000090004010442E22100100344010226880869D110020334000000007FF900FFC002A94007FFFFFDD5EF6D6071B80879814004070E278B00000202267F9DDFFFE74FE6BFFD1";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a213 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .mem_init3 = "C01FFCC0001C6FF3D7DC4A8D9E65A4228AA0800000000000000000C00000003A0978DA8ADB21BF4007DFC6FFC400A0010D01AD7D55BCFFDFFFFD7FBAD52928A000123FFFFFE75BF27C9EB6AF59E6A27F6051BBA828478EC7BAF53BE8181F7E763ED0000000000000000002C0000050C83FDCED7AFD90FEBA487F0FFD480302000C015AFFE35CFF87FFF1FFED554499C000109FFFFFEBBF278E256B5D5E9D00FC0E5EFD0AAA11650FE07E47FAB4AEB26D7801C5440804200000BE1A0000004117C1F796A2AC807F10017E3FF7B002402D0C01A5FF62DFFFB3FFD5FFFB6AAA460000081FFFFFEBDFFF5FEA8DA5576A917F2A78FEE555528047181E5D7F160AC274";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .mem_init2 = "F686E3E1024000037715A00000002013261D8C3D5E401D1A82FCFFFD200F2829260175EE3A9FFF2FFFE97FDEAA99110000240FFFFFE64DFEA7F886ABDBB6C47F93F7FFFD555A91E47F0DFAFB110F767D3A009AD0A103FE5A30000000000180800B8FE2135F80162007FBFFDAC01E0818140FA0AB4953FCD9FFDE7F9B55454400000003FFFFF307FE95FD177AEAA9507E4C14EFFFD555CD10BFABFDFD140AA66AFF257FFDFC7E0F0000000000000080D469E3F61D5FA005340FE7FFDA803C50184BEC23AA426DF9DBFF97FF0ED5462080002003FFFFF95FBE97FF13DEADDEA273552877FF555874013FB5F9FA450DA25F5FE059DD0F0000000000000000000153";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .mem_init1 = "BFB86B0CAD9002042FFFFFE5807E00103CE2749108044BDC30CBFFDB55479200001003FFFFFBFFFE4BFD00FAB5696C1AA9443DFF1063E002378350AA140EE0FBDF96BF044000000000000000000003A39ADEA20157908393FFFFFE990079200F4D5B56000805EBAEF34BFFFEB4872000000007FFFFFEBFFB577C606AD554F9E9A2CA1FF0017C802DC2A6A800000BC0BFFFE0ECAA800000000000000000000080F97582646FB000077FFFFFF901F96C956620000D0A846F254F17FFFFD6C99080005007FFFFFD9FFF4BFFC015555FF15409E9871FDF180030BEEBE800001DC0FFFFEB00640000000000000000000002906F0EA126AE4887237FFFFF8203FB9494";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a213 .mem_init0 = "C20000117C05DFA2AF66FFFFA92A4200008007FFFFFC77FE2BFEA02AAAAB9CA24FFE6581A020006A0967DA01382FC06FF5CFA0028000000000000000000105EE2FB5C180056F8CEAFFFFFF9407F702049D4000FFF313ABF8978DDFFF6D5CA00000100FFFFFFF27FFAB7E005554D5F4287FFC3AFFFC0001DA670ABEA1C817C1B7F7CE1A08500000000000000000000D43BFA200C097FF1B39FFBFF9300FC6507FD4009FAFC543FACE0697FFFFB554488000800FFFFFFFB7FF8BFF01D4AB35FB87FFFECCD64E000B548C103FEB281F80FBDFDFE581040000000000000000000100FF0036C56DEFF8D7FFFFD2201FA63F88955D73E28337FE3B8402FFFED5254000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a205 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .mem_init3 = "00201FFFFFFEF7FFD5FF802529D77E8FFFFFD40EEC01DD56780055FF4857201FFFBFF8B0118000000000000000022CC3CD8E0EB8B6FE3ADFBF7FC6203F2FF001B7E2F040030740476493BFFFB552220000881FFFFFFFEFFF55BE87AAAD5DDE3FFFFFCC181FFFE24320026AFE287B111F7A9FFF1D042400000000000000029605DD7B80D4ABBFFBFDFFFF80607E5E100CBEF8200000318106186EFEFFB552489000803FFFFFFDAFFF52FE8D2A55376F0BFFFEBBEF800090EB00042AFC101D037FFBDFFFA14141600000000000000C502CA4C6D6852BFF76EED7F4AC40ECE40080E0180061218400A109BF6BFED549400000A01FFFFFFFE7FFAAFEFAA929D5FAF8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .mem_init2 = "BFFEE12619C2BFF00018B575006D129FF5BFFFFE381A1300000000000030B32A2B2B770D7BF0F3777FB39843FC000DE06800018408910172EBFFD3FFB52A240000803FFFFFFBE7FF92FE1B5556BFCEF03FFB016679E4EA0000144AD6305E08DF8E9FFFFFEA84A0EE0000000000C55D683C2B11483E57CEBBED87D147D8004514000002008220001ED94F76FFAD52402080C07FFFFFFF87FFD17F2D4A5BD37FE80DC8418F1E8B0E0001240A68F058080D63AFDFFFFE2885014C0000001B297F65F0148953FD3E6D6D5E5F048F668E7884600000424488A00B4B2AF7FFF54930BFE0003FFFFFFBCFFF44FF5565F4BF97EC01FA065D55FFFF50018BC1416058040F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .mem_init1 = "F2BFFFFFFFC28094015C008035EFFE2E741A3C5CF2FB55B7ED7F239F073F66540008001010242C05E0251EFFED54C0FFF8807FFFFFEFFFFFA27F32B697F1A111315451D551E7FFC0034FF014F1A80106AFDFF67FFFE33C42900207A05FFFBB1C700B6F4A3FD556D5615F8078066E71800034000241012402F800813FEBA403FDFC00FFFFFFFD67FB917F5FD3FCA001256C654628300320006A19F60A61180207AADFFF7D445ED1A0048A001CBFFEFB3CE8155747F8AAAABFA3FC09602C658F6001030000083000017400006BFD53CAFFF880FFFFFFF77BFFC07F347EB48011E5F3093D2AEF8782A3D2A7CDCB108806074D9FFFFF79ABF6CD00004A54EB6ECAFE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a205 .mem_init0 = "920A71FF96AAAB7D22ACCE2029577F4803800000004240203F0000E53FA883FFF605FFFFFFFFEFFFC03F9FA50000004F67D5D4AF800003FA87DF7688A0100483EDEBBBFFFF2FFFBE3E022956A9ABFFFE250007FA915554C00D59A8825B3694750AB20000000020016D000184276AD3F55F81FFFFFFAB67FE80BFB4A0000000EBCFA0FAAFE99A06000FEEBE2500900C06157E6B7DFFFFFFFAF839805556B416BEAA89968494952E2046A07A0813F5569C07E40000000050043F400004C0F387FFFBE3FFFFFEFD4BFFC03F80000010002DBB72BAB57C64116B1E3FBC5E4280080ED7EFA7F776BFFFFFD2DF01FFEFFC84BF552140925252E10020A2EE1227FD0002";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a221~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a197~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a213~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a205~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2 .lut_mask = 64'h018923AB45CD67EF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .mem_init3 = "489DF9EF779AB5FC9F80950A22143876633202124BFDFFC0009489253F8157FFE36AFFFFFFFFFC0787A48020057FED4000AC411FFD86BD7BF5A9FDFDF6A8000002000000002003FF82EB001FE03EFFFB252C6B7EDFFDA5FE1FCA0E13DFF0C01B8B1F5156ABFF7FE008224883FDC1277FF7FFFFFBFFFFE003CB9AC102015FF5100401208FFF82ABFD0AFDD6FFAAA0000000000000000003FFC4FB002FF8DFB7F50CE7F6FF77FE43FFC7C2A62067F407541319608D95FFFFF0011524A9F6813FFBFFEAEFFFFFFFFBFD0571C0100057FD40008A49BF7F41FF555F777FFFFA00000000000000000000FFC6FB000FC87FFFF0E91F31F5BDFA69FF4FE70A32033C6AE1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .mem_init2 = "B38FAA94E57FFFF800225221FF008F5B17FFFFFFFFFFFD5F45CCA002004BED201069070FAF87BD557FFFB7F5A800000000000000000005FFC8FF0027F9FF6FE004E3EF6AFEE3C9FFC3F4312C0811F869728F443ADDDFFFF80091494FEE00AE3A87FBBFFFFD75555E02E24000002BFA801104838AABF3FFD8D7F7FA840282000000000000000011FFFCF80007F0FDFFE2382F8BF7DDBFB7FFD5FE45900013FEEA60C7B24B6F7FFFFC00092A81F7801B6007EFFFFFF5556D5F06EB21000045F4800A12001555BFFFEFF7FEAABBFDD0000000000000000003FFEEF30013FB777FD146FD147BFCFBFD6FEEFF0D0000873FEAF063D8ABBDFFFFFF0044A546FF001004";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .mem_init1 = "8FFCFFFEB6AAABFE50E2B0C00015FE8016000054AAFFFFF8BFFFFFEDA960000000000000000003FFEEFA0003FFFFFFC4196C0BABFFF95E9FEF8FBA144007DBE6F0A3F8DDEFFFFFFF8002550FAE00A1824D47FFFADF5955FD81F5367800558100080000124ABFCBFB7FFFFE000000002000000000000001FFE7F80003FFFFFFAA8DD809FFFFCA39DFF8F834710013D74AF831E82FBFFFFFFFC0112A8FBE007D8B2FFFFF6B556AAABF087180BD4095800000000049255FEFECD50FFDA000000000000000000000017FE3F00001EBFFFBE057000BDFFDF7F6E7761558001001C0AFF818F49FDFFFFFDFC004A54BBE002FB37FFD54A955B7ABFC20BFC09FB55B8000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a173 .mem_init0 = "00000000015FBFFB24B16EA80000000000000000000001FFFF700005F7FFFF295C003FFFFEFFDD346357F12000103F79FC287B5DFFFFFFF7E0005486BE01EFFF8FD55535AABAAAFC103B705EFED7E001000000001A6F19B49234008AA07FA000000000000000007FF7F40004F7FFFF8CA60165FFFFFADEA995120C0010001D957E0C3FAFF7FFF7FFF0020A0D5E52EDDFAD552AAA56AAAFF40058A86DFADFA80102000000192F6F6A400002200903DFA000000000000000FFE2F4004177FFFE2AE801FFFFFFD96ECC19DFF80000009F577F061FC7FFFFFB77FC00A88DFE417EFB5FA5544AAADF77F01079B50DF77FE8025F00000026AD6CB100000000C0080BFF";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .mem_init3 = "3D080180C900048001080082AA4AA048471008400004420004000022043FE860028A00000C0007FF8407FE000040017DFFD9F6FFB5F118D60026903A0501C0CC3B42800000027E7DFBFFF7079867FF32FA4022032480540001B0050EAB3DA00581214349000000004088800800DF172000400000080007FF8007FC000A2000FFFFF40FFB62D462392A01F7A80E0706986F05C0000000A8F6BBF7983FE157DD36FF80A400054575000480F8F6ADEA84080212C849080140000020108090F94000027BF000000007FF8003FE00210001FBFFF11FEDE953B020400FEC701C1B07F3760CC10004029512BEDFC8F9902FFF45FD4AB000115225003202DF2D54802000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .mem_init2 = "010102257C8100100800040400D52A0005085FE0000007FF8003FC0008A005FFFFE449F7B3500400280F55E0F07C3F3DA80540000202AB7FEF724DEE20CFDC1FFDA40030051E8A00D92AFFB7D400048821F7A9115B010050000400000090800A000001FF000007FF8003FE80020003FFFFA92BDFFF017000000C2991E0742F2400079020000355DB68D86BE8950FFE2FF4808060000F2A0066243B5FA0000001115288825556110A38000000042E225851497603F00005FF8001BE80088007FFFFC48BFFFF75C0000003FFC28FFDFEC860148082290412B5FE696F30403FC01FEA090080003CAD1018BDF8000008456901CA442817311501736000101CA11828";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .mem_init1 = "44051B743F8005FFC001FF40020017FFFE9241FF7FABA0000036FBC2BBFAD48D0C1A2008A8802EDD330E7DC008FFFC1F9C00004107E6B45014050051A243554022B222841455B277A408EEE85E2760A3240073ADA1F405FF80017F0001002F5FFE49297DFEB2E000001F3D0FEBEADC45300758A356A01AF7DF45F30000FFE01ED00C010955F54590B84102BA0002028001290840092901AEFFE6F681242000D1000060554B05EDEF8003FFC000003FFFFDA484FFFEFBB800017EAF1E9FFE6DC28206620D2B4085EF693FDC00007EE05E881800115FBCBC53F100023FFD0008000A4044201642607FE80028901AAB00C8000000002010AFFF8003FFE000001FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a189 .mem_init0 = "FE554B977F9BFA000FB1C638DFFDE208408B6A92AB90227F83EF300000FFF03D8A000446FDFECA2AD0000003FEA020511902614001C8A3EAC075294A283B02A000000000000009FF8007FFD000003F7FFB4A215DFD851C006BFB887DBDC45802A2036C495F48109B3EBF400005FFC03F08200005BED78AEE200000400000013FD202241A0090D3E880E91520602905100000000000000FFFC00DFFF80000BDBFFEA9557FF9829E02EBD9CE4BC176F0E0400B45257F2408A4DBDB000021FFC0B600402836FE295224C0000057D80023B3B81BE10015A11C5814148890041A01C200000000000005FF80021FF80000FFFFF55528B7F9825F1FDBFFCB4784700103";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .mem_init3 = "40000000000000FFFA7801A0F7FFF8962003CFFFFE37E9FD7DD35000040403DBBF831EDFFFFF7FFBFC001015B60CA1F64FD56AA5955EBFFA800C6481FFFFD404BFFF1000322C1C5400000000C000280BF7500000000009FFF36000A2FFFFBC4B80052FFFFE2722FDEDB7F090100801EC2FC38FEFBFFFFFEFFE00093EFE2570FFC37ED556AAFBFFEC143ED513DFFFE850D9DB7900D02F629000000000000001140BFF740015AEBFFFF04000817FFEF75240027E207E6403FFEFF3F400A00780FE17E087FDFFFEEFFFFF00004F7CA8C0D7819FF7AAD7DFFFD155877C011FFEA9E01CEFF7C0031B0C200000010000000002705BFAAFB5A0007FF22001807FFFF8AA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .mem_init2 = "801C86FF2C800FFFED43F000102FE43B1BF0C3FEFFFF7DFFFF800015FBB083FEC037FDAF557FFA10201F6E803FFBC24C69E3FFC0032917C0000002000000000010008908140548FFFC60008367FFE6A90016DFFFED8017FFF497A100401FF85D9BF865BFFFFED37FFFC20136FDCE03CF1400FFFBFBFFF6000007671067FD3990F451BFA00015CA80000003400000000000000000040120FFFB6000086FFFA2AE240B7EFFFB0007FFFE8ED000501FFC0FCD78317FFFFFF2EFFFF001FBFDF901FD02F33FFDD7FFF900320F550101FEDC00256F47F000040B0000000240000000000003FFFFE120007FFB1000056FFEEBA0000D7FFFF6001FFFFE47E000F84FFE03";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .mem_init1 = "E6BC386FBFFFCE55FFF003EBFFF40FDE002422FFFFFFE1010103D7C0A07E1800557BE2C00002A2000000070000000004FAFFFFFFC07A00FFF9800044FFEFCED0003BFFFFEA01BFFFFD97F0007C07EF017ABF1C3F2FFFF5889FFC1157FFDA0AFF00088317FFFF240000018B401001A0306BFFF0E80003A40000000485F4002AB2AFFFFFDFE0E9503FF1800006EFFE470701E1FFFFE000BFFFFAE9FC003F83FF02F95F8C5BBFFFFEA288FE90BBF9780BF740808801DFF808400401FBC024608084E9EFF87C00005000000009800082549BFFFFF6ABF0EAA8FFF90000046FFF9FE90083BB83D005DFFFFCF3F8003701FF8812AF862CDFFFBCE8000730EFF7B80F66";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a165 .mem_init0 = "A00082A00000A00A2500F980090023040FF7AA2FA000000001240211402152DFFFF7AAA5E4A2A95FF3800014EFF729B4000F85546013FFFFDF7DED013F00FF801D97C30A67FFF2B5000000EFFFE81FE3B80000168005001105C6F67014A10418C7FFFBB8277055FFFC0015C8088AA97FFFDAAA92D020B2AFF9000010EFF8614F6BB9FFBD801FFFFFFFFDFC0029843F003E57E18B7BFFFED1284084DFFEE01FEAFC000008AAE800020402F55004041C608F7FFFBCA217D55E0024AAAAA2554FFFF7AA90082B6005BFF1400002EFADC0A8FF43EEF74096FFFFFD5FFA001DD056008D0BF0C2D8FFFFE2040001DFF7A03F577D00002228000202120064B80000718C";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .mem_init3 = "A007A695FF900200ED7E000013FDA0FC18C08957E54A1041005440000037D87C1012184401641FE460B46A40640407F000000000000027FFC00F0FFC0001377FF954957FFB86D25A53FD419558C00000A105AEBFFFE401283B580000A3FD4038200AA95CEE4B52AA4A000000001C7F4A00029205002A5A026155AAA151002ADF000000005A0003FFE00C2F7E0001FBFFED55553FFF8FEA3ED5773607E0D0042080437FBFFD7A08849AB0000043FD2870F1102C7580C52A11212004000E3FEBB000282105504A8142215D55564820B55964B2208800000FFFA02B57F600007DFFED557AA7FB93FF0A50109C300060104020A3CFFEE97D024297A000009FFF8160";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .mem_init2 = "B15482F8AE7AA5C94881400E3EEFFC002220F200039D2701404AAB517441AAA500000000000005FFE01C6FFD0007F6FFF555555FF7F7A7EAD8E02A5100200030103FFADFAAAE005265C0000847FE246172B21A890BAEB42CDC2018192FFFC000FDB2BBFC5FD69900A12B5D57AFCAA52880000000000005FFA85873FE8801FBFFD8AAFABFF7FEFFFE4FFED10C006000102083D96344BF801A090010522FE89285E45400133FFAABA5170E2002FFF00000F8CB81D007A48480D0555566FBDEA8A200000000000007FFC03D2BFFA523EDFFE6AAFABFD7BEFFFD11FF849080200080DFE9F8D5252F8081A540052587F8549BE4A00D32FFFFAD505E1C0000FF00000F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .mem_init1 = "0D68028003C652042995773B7F6AA50800000000000007FF84FC85FF888BF7FFB45BEABFD7BB7F3F25FCE0EC00208200800FD00892AFE008525C358ABF795317FD020C3FFFFFFFBC5D5F800DA00003B5A327054001400A82C30DBAADFFF5508000000000000005FF817C05FFE907DDFFD2AAD57EA8CA7F3123C7711F00202C30400540924957F021130B8256DFF4493FFD009FF75FFFD3071ECEB6BE942D6AAA8012288001C2AAA60BADD577FF9A8A0000000000000005FFA9FD01FFE0BFEFFF4847DD5FABB8FECD767BF00300004BC401344000955FF80458A4EAAABFE1555FFCF2FD9FF7E04007BF6200BFFFFFBD50E0DB106F90EAAA8430D42E3FDA64A000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a181 .mem_init0 = "00000000000005FFE4F9037FE02FDDFF22DBAD1FB7CEFDE6BDF178FF80405465C2E760294AAFFC0104AA5AB6B7612A3FE7746F7E03FFE6078FBB0020156FDA888098E0FD7FE9555014AB7707FF54000000000000000001FFC0FD007FE036F6FE894F7AAFABFB47728FC3D04180A0006A45CD20092ABFFE004A9227EB7DC0A8FFA3EFA03FFEC1D0CFAF68048002BFEAA00000405FAA87BFA222BD9D7FF5A2000000112AB5000007FFD0FB003FC01FFFFD373557BEDFCE84FDAFC2880101826087B63F4955AAFFFF000249229177C14FFFF81FBAFFFFFFDFC716CC00080ABFF510007DA3DFFAD1D7E8155217DFDEA4000000000000150007FFD8FF009FE07FDBFC";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ))))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 )) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ))))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0  & ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 )) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a173~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a189~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a165~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a181~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .mem_init3 = "5FFFBDA840080100000019002350000017EB86FA3C0E53FCD22000000000000015016080BEA2EF07F8D00000010002A9AEEFB5B5FFFFFFFFFFFFF95AA49FFFFFFFFDAFEBD1DFBFFFF27FF9EBCFEB18795FFFF7AA000020001000150403A8000053B4CAF40E2C07FFC100000000100000000268F05DA6FD57FD00000000000141BBBBC55FEFFFFFFFDFFFFDD552A5FEFFFFFED71DF6DFDFFFEFF063AABE3E607BAEFFFDEA80012A000001200001A80000477D03CE0E336969E901C400004000000002D4983A04FB87FE400000000000095EEE92AD7FFFFFFFFFFFF157B555FFFFFFFF6F43BC3FF7FFFEEF27AAE9FFA07F56FEDF51000000008880A00405A90000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .mem_init2 = "17FB6BFF77857FFE8F7D180780E000000001EDFDBB1F7307FED8000000000000F7BB5B5FFFFFFFFFFFFFFAB5D55BFFFFFFFFB7A77D3FFFFFF99CC7AB81FFA1EF86F7F7CA020000020004A4A082F8400849FF7F7BBE02FFCF1C89C686018000000007EBFEFE39F29FF8B0000000000001BDEFD57AFFFFFF7FFFFFF955DA56FFFFFFFFEF48FFBFF7FFFF93EF5587FFA7EFA1AF5AA8800000010A012440006D000453FA8F5F3E05EDC3E21FA071F31800000002EFF57CBB738FF1E0000000000006F779D5DFFFFFFFFFFFFFFB2AE955FFFFFFFFDD02027FF3FFFD19EF570DFF16BFE4ECED5222015A042009590000B5001007F5FFFD3903DC7208AA1FF1EA780000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .mem_init1 = "0004EB2DFB03F01FFB9600040000002BADF155FDFFFFFFFFFFFFFCEAB5AAFFFFFFFFED504DFFFFFFFE941EA2A1FFCDEFE013552010006508140AB000011E810040FF767FD9C57D08A452557FC84000000006AF58F7593C0FF7A890084000019DFF42AEBFFFFFFFFFFFFFFE95D6AA5EFFFFFFFF0816FFFD7FFE1FFEB746FF42FFF001240000083EC04002B830040DC05425FFD5FF67A00244954AAB6A7B400000000ECA7A6780FFB7FEF26800C000026F6D96ABEFFFFFFFFFFFFFFDCADDB53FFFFFFBF7C607FFFD6FFF1BEAC1407ED07FFA08800141200FD00052FC1008024A2402ED7BFFBF888022552AAB6B9D000000001EE5FAD36E635FEBF94000100004B5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a149 .mem_init0 = "FE6B5DFFFFFFFFDFFFEFFEE5F5DAB5BFFFF4FBD325BFFEFFFF47FD32033E40AEFC000001C496033E0A097A000405A114D5A7BF9B33D894A94556A9F0170B0000001FCB6E11D67EFFE7FD1080400011BF5DAAEFBFFFFFFFFFFFFFFCFABFFDB4FFFFFEFDE9A5FFFE7BFF8BFED6FA07441BFC0400000449002F8925EC00008AB4A402AFD07FFF84054A755923007FBF0000003ADA7D7AB0AF4BFFFE1C00000076EDFF56BFFFFFFFFFFFFFFBFCF5FFFEB4BFFFFF7FB7CBF7FF76FC056DFF91A77002FF8010101122040FE255788844401252A3B3B3EF3921492BA6A5407FEE500000001F557C09A8F708FFFD3E0000005BBECDBBFFFFFFFFFFFFFFFBFEF2FFFF15B7";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .mem_init3 = "FEFFFFFFC2B4AC5FDFFFFB72FFEB718BFF6BBADAB55FFE84E0FFDF550D2BFF0002EAF72000012FFFBBDEBED5EB56924AD5D4B863AAA041F0FE06FFF6DD40000001BE5BFFEF993826A96AB7F56B77FFFFBFF7FFFFC54D5507FB7FFD627FFDF455FFDEAA92ACAFFEA08AFEF7F4F6E7F700017EDA8A802297FF6F5FDEDFBDAB5535ECE5ECE6FDF0000C0F000CFFC540000003DE77FFF3981C08B112ACDBBD3FFFFFDBBBFF7ECD355562DC4BFB617FE6D04FFEEDAACA52B7FF0901FF9EF4471FD680017B6FA40801FFFD356B32A791D5BBD5BFF576E7C7E000000080000FADE0000003BE57FFF9D7FC41664A5F5ED73FFFFDFEEEDDFFCAD99ACCBA8D7F62FFFB489F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .mem_init2 = "FBBAAA299557FD4185FD5F019C8FFE8000AB775A91257FE8FAA88B2672275DBDD6EBDEA6EDF000000000000FBC800000025E7FFFFDD7FC20161556EB7D7FFFFFD57F6FFF9266D56D1FBBA7FAFFEEE04AFEED93F4535BFD1003FFBCCBD4DFFF00002FB3AD40525F4AE95400E51FB3F6F775BF7FFB7FF8000000000010AE40000001FE17FFFEE7FC00125299BDA7FFFFFF7FFFFDFF93FAAAAAC6231F7ABFFF5259DDB76F59692BFD430BFEB812AFFFFF00003FFEE6C5A97E538880E0640240EFDB3F96DFFFF3F0000000000000D2C00000067F1FFFFFE2D4004A88ACD6FFFFBFF7FFFFFFFF9D3F2AA6D9ED947A2FE88AE2FEAD7FF4B555FE9027FF795DFB7FE580";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .mem_init1 = "005F3D7D6A955F68440B81B4E9083FEF6DB9FE65FFE0000000000006F980000007FE0FFFFF2B570002AA97BD4FFFF7FD7DFFFFFF957F665564FD33E927BA65D5FDFFFBFD9D55FD4717FF7A867F3FBD8000455FE7BA5D5FE002200160B2A81FFF7BDCF7E7FFE000000000001F54600000097E07FFFF2BF5A8084A4DD6FFFFFFF7FFFFFFFF857FA9AD351F297A95E01B07F6EFFF5EBA56FD212FFBF360BE3FF142003E6DDA75556BC250000064000007FF5F5D7F67DFE000000000081BAFA000001DFF2BFFFFF4AE38002952B9C7FFBFFFFFFDFFFF96FFFED54AC6BB4A579852AFDBBFFDFEF8DB7C8E5EF5A7707D7EFCC8003D39FD3EF7BFC20002C148000A0BFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a133 .mem_init0 = "4FCFBFF7FBB0000000200C1BED10000009FF85FFFF83780D0054ABE469FBFDDFFFFFFFFF12BFFFB5B4B2947D2D003CBFEF5D6FF6FBEAFA8B5FF3C6337F7FF6A000033F6FE7EEFBF0000381780000007BFF7E3FFF73F0000001700809E6B000003FFE02DFFFEDF409400A921C18FFFFFFFFFFFFFF34DFFFFD5ACCBB05444098FFB6B7BF5FF70AB5057DF6AA58EAFDF992001E5BFF4DDFFFFC000001C000000A0D7FFFFEEDDDB0000001E0100EAB98000033FF11EFFFF7DD024004ADFE217FFFFFFFD7FBFF16BFFFFFAAAB2C925802E93FFBFBFFFFFFFDA71D7FEEF61EF0FDF8590014BEED707FFFFE000001D000000016FF6BFFFF7FB0000001E0281E191C0000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .mem_init3 = "8FF6FDFB108952F8000255552B557FFFBD4A400106200BFFF9600004EFF9BE85802DBFBF80FFFFFFFEEF7F001DE00900050BF8615DFFD744504001FFFF602FABFF8000000000000A02013028000141046FFFFB7BF32225FFA0895FFBFDFFFFFBD55000020700037FFFA000006FF55E4262A7EBDC02FEFFFFFFAFBB800CF814404D957C705FFFFFFEAA40047BFE805EEFFFE000000000001020003E1801560614EFEEFFFDC00000005707FFFFFFFFBF7D6A490000268000FFFCE00000FFC55CC22486FEFE1BEBFFFFFB77FDA0077C13003F6AFE38477FFFDB4400017FEE4465D7FFF00000000008402600102C000018103FA97FAEE00000000082015FFAF6FDA5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .mem_init2 = "1001004207F11C8FFCC000007F3AA93E00AFB7B81FFFFFFFFDF3DCD10F7F4500F577571C0BFFFFA9AA4811BBF516805FFFFC0000000021011800780A5015626287F4F47FE00000000091017FBFFD04A0000000002CE41F7FF88000017F6AA87C2B3BFBF05DAFFFFFFEFFEA2006BF802BFFACBFCE07DFFBF658A009E7FD1AD95FFFFE00000000000400011A120800120C37E6F7BF3020000003506001ABF2F500001008189CEA57BFFC8000007C614428F04D1F736AFFFFFF5DFFEF3206CFE1CF7FF637C381EFFFFEE29093BFF43F4C5FFFFD80000000081500003805440208128F55E79EA01C000012E100004002E5400201220004E147BFFD80000032809010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .mem_init1 = "28FF1BFFFF7FFFFFDFFF6592017FF275FFBB1DE3C3E7FFFB2A5244DFF6FF601FFFFFE000000000A080000F024A000044A43BD7FE98080000F060000000007AC01A080804AEA8EFDFFE400000BB0053124DFFF3DBB5FFFFFFF7FFE5DD9D5FDFFDFFEDD7F6E3FFFEFEF75501BFAB92B05FFFFFA8000000210200000588AB00198853D1A5EF781020BE1E4000000000000A068244001B8ADF9FFE4000001C0035601FFFED3AFEFFFFFFDBFF26D08B37FFFFFFBAE1F8F9FBFF7B755485BEBE042417FFFEFA0000000008000004055A802230A99ED7F7780006398D004000000000005420508015384F07FE4000000C002A9807DFFBD5BFFFFFFFEFFFB3EAB8FFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a157 .mem_init0 = "FFFEFE3E3DFDFFFFDEAA977E9C06289BFFFFDD0000000100000092048B4000444BFBEFFF9A01533470000000000000070F95058D4531FECFFF80000005002A9D5007F652FBFFFFFFF7FFD572B16FFFFFFFDB7E7F1FBEFFDEED6A84FB437DE81FFFFFFD80000010000000AA812D400000A7FEC77A38003F81E1E4000000000183D00021C0C78FF7E7F72000000A0015400FF571DFEFFFFF7FBFFFD35A6693F7FFFFFDAF17B7FEFFFE7E6CAAEAC7FE968AFFFEEF600092008000000A001680001017EEA7FC3C0044A0A2F000000000000017FEB3D06F87FF0FF5200000000002829FBE516FF7FFFFFFFFFFE96C882BFFFFFFF55FFBA7DF7FFFB99458EA31CA9CF1";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .mem_init3 = "FFFFBDDD17FFFEED5E02F4BF2044E101FFC2004244848001F905F429000A5EAA9737DFDFDC4455AABABABDFFFA4048000072D327A6DA5C1A11F34BA000002DF7BEADFFFFFFFFFFFFFFFAFD72FFFF94EFFFFFC6D517FFFF12546584F0DE0AF40126E02925000000002C23E580002186AAC3DB53FFDF2AAF7DAB7FFFC056C50000003ADD6F4CE4FB2DF2FE1F000002775E6DF7FFFFFFFFFFFFFFFD7F7AFFFF949FFFFFF7FB6FFFFF7D6BA8DB386692F020CBB1448A00000000028BDC104022C795B5D7FDABCC12B5DFFEE7E481FF400000007A5645B775AEBFB9C712000000BDFB76BFFFFFFFFFFFFFFFFEAE7CFFFF842FFFFF7DDB5FFFFF1C2FD7165C2043BC00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .mem_init2 = "5DE011140000000001EDF782009001EAA86D5BCFF9CADB7FF776FD4015800000001AFDB767F37D65AFCAD9000011D766DBFFFFFFFFFFFFFFFFFEA97EFFFFC45FFFFDF76D4FFFFFAD0CFE4D2C670070002668110000000000000FFA45200008BDC483BBFFF75537FEBFEFF77EDDC0000000EAF711E7B6D713EEAD000000457DBFFFFFFFFFB0FFFFFFFFFEE67EFFFF04177FFFDDD569FFFF5E67034D1656047A8027D00061002000000800F6008020080DD34FB9FF9CEDDDBFFFFBBFFCFBFD00000076FBD8AA9EF5E40CFBC000009FBB3FFFFFFFEF6FFFFFFFFFFFAA7D7FFEE24FFFFEF76D53FFFF219E3318082A003C0012B40018800040000148BE454900D239";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .mem_init1 = "E95FDFEFEEE656EBBFFFBD5DAACB000000EA97ECB35A3EA6FF610000016AED7FFFFFFFFFDF9FFFFFFFFFAA797FFC84B5FFFBBDB555FFFE87E21FD5596C825C0018DB8002005150004022AE06A400204BE545EEF5F7EBEB5DDDFDFE07D780000000EA5776313A33EB7F87802010AFBBFFFFFFFFFE803FFFFFFFFFD67D7FFEFA1BBFBEEBDD52FFFEAB69B2CB504A127C80096D80000088A0010491548352A28151ED9BF8EFEE856BDEEFFFFFF9F700000001EE95FBCFD8B6B957C4C00032D5E7FFFFFFFFFF0F01FFFFFFFFEA7B7FFEB80AFFF7BED5557FFF019C3FF9A1C40EFB000DB6E0000045864024495EC4A9082884D773ADEEF68ABF5F7BFD7FFF41800000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a141 .mem_init0 = "00D6F6DC76EE39D77EA6C001477EAFFFFFFFFFFEDF701FFFFFFFF7717FF3782D7FBDDBEB797FFF49817FB40FC040AE00046B70000026085A09255E86BCA502520BFBFBD3FE26FFD5FFDE630B2DBE700000EAD7FE0FA7BD6E8DD5E21E2BB7DFFFFFFFFFFFDCAB03FFFFFFFA727FFE9C4AFEEEEFD556BFFE21F07FC64F6550FE0005DD5A80001848FFA2AABED7F494AA226A2D5ECEDBABBBBEAFFDFC05C0152A00019EDBFF16CBF9AAFE8B6F01AADC7FFFDFDFFFFD512B60FFFFFFE5617FF6F54AFFFB57554ADFFF1006FF7BEEA098FD0002F7AC40000B01FFF955F6B7FF55229277FCEDC7F3F31BCFFCBFFF23D740000003D657FFCF9BF5AD5B6AB00EDF73FFFE";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a149~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a133~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a157~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a141~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a253 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .mem_init3 = "8DFE015FA95200000000000052D800AFFFFFFFFFCFE7FFBFFFC801FEAABFFFFFFFFFB54000006041A3FE00D000000009C8553E24840EFFFFFFFFCFFFB049DA20451122803D9C223B0F50017A05DFFDFF72FC08B7FD000000000004A80AD80187FFFFFFFF1FBFF1FFFFF7000FF7FFFFFFFFFFD54000101030B3FE901000F4FFFB22BFFCFF042EE7FE7FFFDFFF6009E4840006CBAC51E6F11D6EA8017CB23FFFFFA17804B5FEFF9896D556DAABA570033FFFFFFFFE7EFFC5FFFFC3A0017FFFFFFFFFFFF54003000810A9FE95C028957AF50AFFF8690F18F7FF7FFFCFFED000D05039860FE92F7F830D03A8014EC05FFFBBDCE8025FBFFFFFDFC85AAB5404800FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .mem_init2 = "FFFFF7FDFDFB17FFFFA040001FFFFFFFFFFFFAA00404040831FF80011A0C800028FFE9134160B7FEFFFFEFFFC0083103E4C01DF7CFAB9898A0540157881FFFFFECA800B77FFFAB2FBF44CAA952B00D7FFFFFFFF7EFD94FFFFE3E02100BFFFFFFFFFFF6A00040800436BFC00A08A68000B0FF3F2C2990F2ADDFFFE7FFE0829183BBB61FFF167FAE57B6D5020BF017FFFFE454094DFFFDB217FE132D550AB01FFFFFFFFFEFBFE43FFFFF0DC2901DAB7FFFFFFFFB50000801067A0F801514C4A000C1FE08027318F4B47FFFF7FFC00A8AA4DD9E9F68937FC81056AA8607FC0BFFFBF40A955ABFFF050579814AA8AAE03EFFFFFFFF9EFD007FFFFEE1BC4001EC9FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .mem_init1 = "FFFFFD50010240C3182BC05202232003E7FCF61FFEF2F11DDFFFF3FFC00122FA7FBBDFC0F14F2D4502554003FE02FFFDFD816AA03FF712017C5A555E5500DDFFFFFFFF7FF682FFFFFF1E1F828717A95FFFFFFEA8002000A31D15204222F9A00D97F115F7F5E0F08DFFFFFFFF118322A92FD3D736ADC8CD02935540017E80FFFEF9803FF9BF71640B7BCAD4A956817BFFFFFFFDFFD209FFFFF801E37858E5FEABFFFFFF54000308419C1A9C000511C032F1E0AE5C79DD5455FFFFFFFFC10445FAABB4B921E3281A00BF5550017F405FFFFFA08062BC019D4DAEDA55555727BBFFFFFFFBDF4007FFFFFA001E2F0E185BF55FFFFFAA0004204D8C8784010018D0C8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a253 .mem_init0 = "5871C52611994012FFFFFFFFC18546BEAF6D587FFE2843004AAAA8003FE01FFFBE8242100215E100802A955D7BEDF7FFFFBFCF7F002FFFFFF60001E5E3928F7DABFFFFEA8011003081401201012D0B0A910029E487FF608BEFFFFFFF800007FAEFDE64FFFEB480001DEAA8002FF00BFFFF8351791B8A9E500000A92D5F6F6FFFFEFFBDFC001FFFFFF400001E6E1200AFF6FFFFF5400030328A212000000C1C10868EAE2E01BB6002D7FFFFFFC800C2CED03F1EFFFFF9E0000A2AAA000BFC05FFFF40ABA4FF9541008000148BFB0FEFFFFFFEFBF800BFFFFFFC000001E7C3C4557FAFFFFD50004032BA00F000004E2548051AE4565EDB2009FFFFFFFDE0063A8E";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a245 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .mem_init3 = "227297FFFF1E90000705550011FF02BFFF980AD51CD5840000000A4DB2FFDFFFFFFFEFF0007FFFFFD80000001FBC6482DFEAFFFFA80000007A001D0800228AA3043C26627D7DA089FFFFFFFA8002BF6654ABEFC7FFF3C000045EAA8004FF803FFFEA06AA4BD5A104000010575AFFDBFFFFFFFF8002FFFFFFF800000001FB8C8037FFFFFFE800080140002E10006B514EE1CC147AEFFD6801F4FFFFFA600B11908177AE01FFFD80000010AA8006BFE017FFDD01FBA6C1100800000741E57F35BFFFEF7F0001FFFFFFD0000000000FF190007FFFFFD40000010C000700010C452008CBD33387E1000FFFFFFFF040001AA15FDCE01EFFFFD0000000AAA0002FF80B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .mem_init2 = "FFE9800FBE804010000032BCBAFF7EF7FFFFFE0016BFFFFF800000000000E7160003FFFF80100002CE000FE00E411440219C49D8BEFAD07FFFFFFFE0C0006575AFD2F23F3FFFB900000405400005FA057FE4D02BEA030010000042B7D5FE6DBFFFF3E94002DFFFFFE000000000008F6B9007C016000001BF10200BF030248181231FACC0BF67F8BFBFFFFFF06020CBC1DAE37C371FFF9B008002D8A00001FE80BFB4680338713040000AE3DDB5FDFB5BBE7FA8002B7FFFFF20000000000024FC660000000000040588100FF94442000097DF05B0D2A499FFFFFFFF0AC00B3EC1DFD0218D57FD110000014D400000BFA03FFA3400D5AC00001901FFF6AA77FD6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .mem_init1 = "FFDF040105BFFFFF40000000000012CFAC40000000003006080003FD10000241B22C2181EEBD81FFDDFFBFAF5009217AC3810B4C2FFE2E0000018B8000002FE809FCAB0012E68A2397BF7F6ACAEFFB556FBC22002AFFFFD9800008400000050CD9D4049000004040201017B508801262F493AB50D6B4D7FFF7CEFF8B701C436FC72903D1C3FF376000001440000015FC057FB590001310409FFFEDED544FEDAFBBFC90104BFFF35F00002200000088A2DF5ED0020000500869404146022063457DE59A8EDDFFCBFFFF7BFF5240303D7FD1B1001C7BFE7BE00001F100000002FD037F52A800004ADDB7FB77B6A2DFBF75EDE548012FFF430E000008208008048A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a245 .mem_init0 = "5AE51004000464F0602002380212EB42A0904D48F4DFE3FFF5A7FF460060157F82F509061BFCFF48000079800800003FA5D431A920000977FFFFDEDA9465FFD6BBD220005FF4B68000000208000022A5AA83622000001958208011000061E02544852B38DFF7E5FFFFBFFE3E00025BDF9422720F0CFCFDE000055C806800002FFAF35D2E9281A7FFFFB76AEAA467FFFBFF0900017F1034480000200400000914BF607A00000001E408008080010BE80AC01EA5EC37FFE5FFFFE7F96C00055EF67E1120020E5BFF860001500044000005FC784F6AE825FFFFFDFDB7548847F3FDFFC40004F9FD290000000892000014ABEE040A000000807018000000054CF814";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a237 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .mem_init3 = "000292B6D7F20CFFFEBFF75C001AAEFEF800FE33E179FFEC8001E9401D0000017EBE2FDB2CBFFFFFF7EEDDAAA2A79FFFFCA88003CFE8044200000A90080242BEC098B0010000000028002000208DF81800054C43B47D30FFFD0FEF3B0020ABF67009FDB003F6EFF8B0013F0005A000007FFE66F4073FFFFFFFB755AA48987BFD7E05001DFB9910200000014A22012BFC01B740104000000038008008B2CDF85080001D0015FDBEBFFC112648102A55188018FE0BA86663FEA6022280050000002FDFB3DCB9FFFFFFDFFBEAA9228F7DBDDF8400E6DA4A12120000242890090F8031400800000020000000000390237C4100001A0035BFE4FFA1403B3E803155F8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .mem_init2 = "4415499C01974D5FFF020000029400000BCFFB7FC49FBBFEFABAB6AA50155EFF807C037EC9230008900001424806B80E2000217A500000000400003964127043800020033FA3E51FFF00FFE4403F49FE050F3343D95CA5FE7FF4101002280100057FFDFBF7A800F7EFED5555099AB57F91601AF624968E400000202A800200F40008AAC7004000000000031CB1207404C00040026F7BD677F8806E9A80285D6A181F42DF050E47FABFFD6CB000B18A800097FEFFFEFBFFC1BEB7EA88A22AEDFCCBE87F11114008829000054445400E020020423AB00400000000383B48104208C0008A013EC3EEE7A2416AC820C902928CBFA05B000DFFFFF1FF2D9000BF9550";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .mem_init1 = "0059FFBFFFEFEABC17DD5A5203815FFB6EA72C004408C084400000223C01D80200041C1B710080000C00800CA28664188001402462A3ECFF1F804ACA821BCA550F4F024D0603FD4BFFFEF05800BF9AAA00047FCFFFFFBFFFC2F5694A886D75CDBBDDE0001220E65110004528803A00010024C245BC0010000006083F21E0C0108004001068D5FFEF9CE8E6E9753535889B8E42FE8DBE02B3BBB7F200005FDAAAA0023FEBFFFFFFEFFC2F55502200B1D55D678000008020A84000115807840001001772AADF008800467F800FD440002A80300002FBFB5ABF9BE17395F8C58EEA29EF78FCE801FF746FE8EDF4005F6AF555002FF5FFFFFFFFFFD7AA89020007FB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a237 .mem_init0 = "FBB408000000332C100119047680000003C0340D7FE354006FCBFA87FE504049C0F80024BDFF5B7F8FF075DBFA3DA6028FFE01F78041F49F7FF4FB3D00AFABFFD54017EE8B7FFFFFFFF875244E0016DAAFF0212004448F044000320F88000001002C1417BEA20221FFFA5FF7DC6000C6C07C62077F5C3E7FFF570F1BD83D833D5A36B7F00900E1ADA3FA2158402FD55FFEA85DEBFD02E3FFFFFE4A920400296FFA24889491115002200239E50000000642480000A9002BE69AF7D5EFEF8101A882FE774BBDFA7EDF1E8E2FEFB5739CC1CCE97FAF835AFFEDFFAA92243015ABBDFFAA9367A05BFBBFFFFF88401C0016F556A0254A48882D810045FDB000000171";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a229 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .mem_init3 = "D09540017F1512B98D9F52BFFFC0030981FAFF0EFF76FCC53B0A4DBF5A7F436D17DAFB9DEDFFFE6FFFFD40820C1554BEFFED64BFE8057FFBFFFFEB4908003BBF7E0294A92A452F1408A7B40000000859A8A19B7FFFF44C4A1618FE77E7E00609C2AAFF0D5FE3F672D9FC5DFF6FFFDF503603173C5FFFBAFBFFF682A1610AA349FFF7A9EDFA057FFFBFFFF92438547EFFB808AB6DAAA9544184FF8000000024B455009007D7FF78710EA14FD7F3C00884AD2FFF455ECFFFFFFFDFF0FF8FFFDCF8B4012F979FF93FF7FFDB4900EA8493F9FFF2FA8B7D00AFFFF7FFFFA050A9AEFDE404AD56DA94B7511F40000000009419480000057FFFF9861E841147FBD014C1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .mem_init2 = "F9C3FE3DCFDFFEFBF7FE71FFFDE323AC5F4005BEFF9FFFFDFFFDB41DED262FFB3FC07EAEDF40BBFFFE7FFFD00555F7FAD012AB6D6AA55DB0E40000000000003150000000057FF4761DA0018FF48038D0EFA7FE766F9BBDFBFFBCEFFFFBDFFBADA270015FFEFFFFF00E9E9777D7874FFF9F1C7ED04FF00B7FFE9FFF74215DBBA3D0455D47B5515EFF400000018180000AA000000000000100BEA8000FF0807C0347BDFF266F97FEB1DFFF27FFFFF3FF9C9903101673FFFE0A63FFDEFB5DF0DFFFEE13BFA825FC06DFFFA1FFFC0B6ADD6BA3295DFDDA96F14C080000180008081550180D242800431F3F94A02FF1009901938FFFBABF5FF0699C615BFFC1FFFECE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .mem_init1 = "E7C8800677FFF4755E5FAF5EAF3F1FFFFC1BCFF532BF00AFFFB03FFED4DBF717C804A0775B78C00544800020000600212041248AA06882083EEE80DFF201D808A103FFC43F07F6E7440F1FFFE63FFFCFB887C20DBFFFC7FFFDFB75EB75573FFFFB03FFFD1E6FC04B6FD407FFA7BFE007A04A67BFFFDC8003EFF0004003C10411500D9851588787A47356A05FF40318114205FF637DBFAB5E409F17FFDB1FD19E7F400000BFFE3D07EAFEBDBD56D71FFFF62FFFFFA117F005B6A810FE1577E057D02103FFFB00000000C900007807000150E4400FE029E7DFC3FF51BFE0033C02AA8F07807E3DEDD7C33F8BFE9D1FC0FFFABE540127FCF007FA3EBED5DAB1CFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a229 .mem_init0 = "FD1FFFFFFAFFFA025AA00E7FCBDEE06744000EFFC4000000000680100000F01A561547F24F3A1A3E05BFF81FF0123808620BA2A0BC5FFEBF437FEBFF9EB7EDEFF74DB8405BFF80E800FE7D56AD542FFFFFC4FFFFF93D7D00AA800E9C8DFCE057A0803FE05AC000000000540F0000080D11AB00CEF79BFF9F36FFFA7FC0249991C9332613842EAC9EC27FCDF82F96FFFFDD252005077B541FFD1716BB55ABAFFFFFFBBFFBFE86BE8149001FAF96BCF02F90045A5B4A16000000000840000000210D2E3924A7FFA34092FFEDFF005C14214001F382F57BBF2B00FFE5F670145FFFEBC40A804CEF1AFFFBE602AAAABBC1FFFFFB736FBFE85FA034003F772BFAA02F";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0  & ((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0  & 
// \dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a253~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a245~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a237~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a229~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # ((\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout ))) ) 
// ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|address_reg_b 
// [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout 
// ))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~2_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00800700FFFF977F803B2C27E6B36FFF833AEF754400BC0A0BDFE02FFFE03FF7E1FBFFAA00000866000D8001807004A54106605C70200E45000200200800D50041406AFFFFFDFFEDABC0000B20000000050003107FFFC17F023D0A06D3F7EBF5E88F5734B00358002BDEC02FFFC01FFFF3F5DDAC000008820005050000004834179132128053618042106012400000C019A0251FDFDDFFFAAAC040008000000020000701FFFF457F0091953D7FEFFFD1703DA5B5B01C20100BDA40B7FFC03FD7E3E9DDAC00000A4C0004040000000512B184001300086361D00840000000091A6C83501FFFEFFFBEC36000084000000000000600FDFFE07F851E54FFBEDF5F84";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "2B0F9FF4D1F8E85415BFC05FFFC51FFFE3A8CDA800000124501C04000000002A5640523B40B061E860010F08440010093CC12A0FFFFBFFFA485400109000000000000E13FFFFE17F808F4EBFBB7B5F0398C3CFDCDFC1801023FEE02FFE801FFFE3E89DAD000004A200380200000000012079080700412102F8811B0000026A015A401D07FEFFFF6D517800026000000000000C23FFFFE83F004DF7F49AFF7A8445D1A3E66C4F004415FFC01FFB0A97FFCBE01DA400000EAAA038080800000021EF004554A90048ECE80120011006F20A46235280FFEFFFF5383C20002000000000000A2FFFFFE03F8146EF96DDFCE82107FAEFC8867E000085FF600FDC0517FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "47E09ED6000002128134481804000000301928020080019CB000100000000D4006102141FFFFFFBA973408024000000000001003FFFFC03FC14BBBED9BF8B5203073557AC7D8005415FFE00FE8550BFFC7A01DD6000000820060D0000080000241E005F123E01412FE00030000D026D01788B0E0EFFFFFFA4C9280008000000000001007FFFF801FC043DFC8BDFA8621004DF5010FEC000005FF700FF02A03FFD7C41CC48000034401D020C0620200087E83A010F4E0080BD808008000702D700B0C70947FFFFFF51C000001000000000000006FFFFF801FD547EFFB3EF98F20C0266BB0EF75000822DF700FF0B413FF8FAE1CDE000000308380512088080000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "0338442028407C3CE5401040003C092085C468403FFFFFFACB4610402000000000023C4F7FFF011FFC23BFF437E99C20820733FAF56EA00C89FF710FF8A833FD8FC20EC6000004C1040080100240050078CE38A460001D3C0E78E021040D446696A42A801FFFFEFB39866000480000000000002FBFFF028DF6A3FBCA7F550C6063B3FADAB779802445FFB00FFC68F3FF8FEA1ED700000902AB0044482010100006A49A84480004787DE14800010A78D0D688AB000FFFFFFEDCE7108090000000000410DFFFFE01DDF6A7FFD07FD6387475197D892FFE401A92DD780FF950B3FE8FC21EC740000A822E0F620845000808F5F99ABBC20007489BC00031C00705D5";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "0000002FFDF6DB3BAB76C5FC005400A00000004BFFFF7E000FFB7F7FFEE61F2EFCFB3DF8296C1967DBF3BC0F5FFFFFF01FA1F863C00442FEFEF01FFFFFFFFF734AA09DF38B5C4DFFF676BFFFBCFDEE000000001F87EB756F5563D1FC000001400000004AFBFF9F000FFEDBFFF1C21CE4FDED7FF9002A7927D5FBF81BDFFFFFF21F49EE020CA501DBFDB9FFFFFFFFFC27A35007D54CEB7BFF8DFBEFADFA7DD7400000003F8B57A86FBAA187F00020028000000085F3EF7C8017E5BFFFFCA07F2EF25B7BFE963BF0FFDDF3FC0FBFFFFEF81E9DF695F004039FDF2FFFFFFFFFFD0F126206E3C367E3DBE3F65C7FDF3EFFC00000001FE56EDA7DEB500BA000280A80";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "0000005EF3FF5D101FE3DC0DE0686DC7E97F55FE525FC5BFB5FBBE1E9FFFFFB603759A48B001400EFBBFFFFFFFFFFD5F8FC00CE08B665FEF939FB9EEEEBF7FE80000021FC57D5AFFB57C0A000120428000000053F3FF6F800FC1A70E0E6132F5FFFF27FE0F3FDBE67EF3FC055FFDFEFE1F50FE0101900B577F4FFFFFFFFFF45F28A901638A6557DCFF797EFBFEFF3FF80000003FF2BAD4FFFEFC820000800A0000000055F7BFF7802FE04F83B4FC4601D7FDD7FC9C5D3739F5F33C171FFDFDF71EC2FC8070A80C1BFC0FFFFFFFFFF23F6AA402438D703DBBFDE5FFBFFB7FBEFD0400001FE2ABB7FFFBFE6000050A4A01000000CBF7FFDB802FC020FB887B18C1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "FFFF57BF1FE4CC65FEFBFC0557FD7D7D8767F602701312FFE93FFFFFFFFFD87F3E4846CC89786BFF766FF7FFFFFFCBFFFB80801FE0AEF9FFFFFEC00000AC0A00000002D5F7FEFA005FA003C890CFA013EFFF6FFC3FEBB45AF5F33E0217FDFFBBC7F5FE0440401375F69FFFFFFFFFC87F0DB601601578A9FDDBDFFFFFFFFFF7FF3FF2205FF077BBFFFFFEE400040812000000005BE6FEB7803FC041A2A97FFF67FFFF6F7F1FCF7FAAFFFBFE048FFC7CFFE7FA7A80580909AAFA5FFFFFFFFFA2FF6B2D03C10FF851FF7FF7FFFFFF6FB3BFDFF2EDDFF0F8BFFFF7DCD7000A50620000000097E7FEEB005FC001D0D0B7B767F7FF97EF3BF8D8257CF3BE0217FF7ABF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "C3DB7F4031220A98723FFFFFFFFFD0FF171801618FB8F17ED7B73FFFFFFFF9F6CFD245DFFC2753FFFBFFC300028D0A000000009BE7FCC7007F8082A970EFC9FFFFFFDFB7FFF90692FEFB9F002FFFFFFFA368FD408000A2983A3FFFFFFFFF27FF419C20000D73919DBDB8FF7FFF7F7DFBF79F4DDFF850D7FFFFFCC2000A8082000000015BFFFCE9003FC00360F0AFD60BFFFFEFFFFFDA102A7FFFBE009FFFFFFFFBF17E005092812138FFFFFFEEAEA3FFB072800005EEC352EBE3F45FFFDFBCEDFF9EFF5FF81ED7FFFFFFE1000AC4420000000257EFBCCE00FF410590A17FCFDFDFFFF7DFBFDE5502BAFB1C02FFFFFFFF51DAFF0004484002567FFFF5AAAD07FF";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "DB7F7DE39006806C578EF86024200C308BED360507FFFFA002201F967C4C20225485AB7505D7EFD9D575AD7EDDF1147FEDFFFFFDFFEFFB43BA4014ABDFFABAE8D8017FFFFF108000F85BAD4000004A00FFDBEF7F1D5168385D8BB07F00000A8801FF8C80AAFFFF4009FF0E3E3D70000B52546C7C82D45FEC56DADB36EF70940DBF7FFFDFFFFC02AADA80AA157FFD7DF4F800FFFEFF9002000794950000089080DDFF7FAEB6AAC1767F8570670000620415FFB220FBF7FF62D10F90BEBD8363702A93AB320178302E156DB72BBDEAAA5B7DFFFFFFFFFF4003AA815555CFFEBAF21A40FFFFDE0200001FE07544044A2889F76DF6F6C56510F8FE0D703F02010170";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "04FF988001FED7F81DFF1AD5B9FCC692C148B483007FC0EFC9F75FACEFE0547FFFFFFFEFBFFF40052A02A892DF7C9EFA3C007FFDFC4000200072E78010A10424FFFFDF79B6B4D471DE1B90070000050002FA9015407F7F7F57F16C817AF45EA0F10FFF6D007FFFB02716EEFAB5D2A25FFFFFFFFEFBFF9003D204A4A3DFFEBD709400FFFEBDC00082E00655C040222100008B6FAFD2D657B87D3EC022080000804ADF842AA277DFFE9F77BB8F73E1E04B012FE156001FFFFB06F3BEFEBFC4B41DFFFFFFFFFFFFF40F2809520DFFBEAE7C1D00BDFFFFC80201001A068200081480BB0002BB5B177A20FE3560ED0080000110BECF22007FFFFF7778770796626140";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "E17A216CA00FFDFC0672762F6FE24A3FFFFFBFFFFFFFFA4E94094953DBFACEBA5D207FF7FF8000004084C89008248211B879E000AB7192F9EE3E81E708000000047FCC11010FFFFFCA61760D1CD4438D831015B36027DFFFB41DBC73B749690EFBFFFFFFBFFFFB1D5016A42A9FFB377E22007DF7FFF8200102084A00001108024BE4FAE0159EA754DA1B616C040100000ADF48048067FFFFC9DBE82810140F660318145FE245FFFFC15FA7BDFF24F81F5FB7EFFFFBFFFD6D504A910B87C6C7BF2E80BFEFD9F000204C224C0029040110AA55FD7880EAC774DE0DE3E60104000002FF8C1401ABFFFFC0ADB81431000DA0B44002832A13FFFC06ADDECB7E51DD17";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "FFDFEFFFFFFFFFB880348425EFEDDBBF47007FFEFFF0040090092980C010104427AFC23B3B0765B77D2FC3E5241001000ABBEF810155FFFFDF62F01040203030B180001CC0A5FFF12BD78233AD13FC87BF6EFFFFFFBEFFD241AA2097E7F6D5DFA4907FFC9DFE080000C51D022400449295152577923B05F6FA7D472212510400AA7FE40017A5FFFFFF7BEA01820074F9100082BF57D93FE40001036DFE4BF609FBBFFFFFFFFBFFF103EA802BEFFD62DF97401FEC9FFE000000805110800482404953D2F2495206ADFEDF85642450500001EFC42006A4BFFFF4BF5CC08400976E800047FE9FCBFCA1B35203AF78277C82EFFFE7FFDEEFFFE001540085AFFF8AEF";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "2ABFFFE6A7F400003FFC6450DFFFFEFFD2D7F1289E094040114A60981F40000050200400104A9A8CDDB01E005AFFBFFFCDDAFC1974005CC03333108A0024010343D5FA03FFFFC89F8307D22C00000000111FFFF8463C00008903B6303FFFFF7FF357F444BF00A020019160600F000000840088E00026458D7F1D4C04A37BDFFE7AEDE00418011AD8C444590D2008012E814BFA83FFFF744FC00FCCA0400000008BEFFFFE023E080000273958AFFFEEFFD1DBE8137DD25050080E80500F400000400005F44607D44144DD7C337DE265FD6F7580182C009D631111112820300405C345FE85FFFDA12F8D1AE24900000000559FFFFE93D91000001F38542FFDBEDF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "F2ABFC2BFB840830081AC1401E080000A114005C003D9AD84161FEEF3F6F567BBDF509210C0218AAAAAAAAA5481014728197FC41FFFE9057FBD6B48422000002074BFFFFFF8ED5000007B8E257F7FFFFA5CBFEA5AF70A218056B80282F4000002002403401027C8459DB1DDFFDFCFFFFD775400A96001E55AAAAAAA91AE4306091CBFA83FF7BD02FE3FFDAE90000005071FDFDEFFFFF1440001FB8C357BBAEFE6A55FF16FFB8090C0285C1141F80000008000023000642E84239D177FD7F17AFFFFFFF98080019555554AA490C404189C0FFFF43FFFED857FA2FFF54100000C47EDEFFFFFFFFFB40004F38C15FFEBEF4D28AAF55FDD50587008A00500FC00000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "0400000320475A64057484CAFFDBFABFFEF7AFFF4C001C9494AA92A4A5C0A402C07FFD01FFFFFE17F3E7FF8A810004F07739FFFFFFF77F80001FA9C077F7DEB18950AB87BF684081824282A82F800000010280011A095AAE012CA2C0C2BFF7017FFFFFFF7A001922220044110F04BC10C03FFA83FFFBFE87EE807FBE2420147239C97FFFFFD7F7980027BDA057FFFFA3007AABC4BFB27040E10A81441F200000000301901C4DB0900020311286EE3EFEBBF5FBAF7FB41C55555552A49612B808E03FFE41FFFFFF21F81AFFE092001DE272E53FE2A57FF7E8021FA8E03FBDFE86107AB5AABB510890714640681F908800002001BA0F55EBAD00145282017FBED7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "FD7F6FFDD7F41800000000001A2BE808E03FFF03FFBFFFE3E9DFFFBA50402FD479D3BFAFF0E3BFF0001FBCE83FFEFF4C5032FDAA7F50131208AB80441F4A45540008201B0E667FF5000835412256FE6EAFFFFFFEFFD71C0000000000F88F7001403FFE80FFFFFFA1D77FFF610A084E6C7A4C773F5FDEFD7F009FACE83FFFFFF9A801FFAAFF52026A4E46C0681FB5208200007012037FFEFA40061CA815EFFE3DFFFFFFFFAFACBA00000000007214F005E03FFB43FFFFFF42BFFFF914A0C09E686AA02A60FECAFFBB002FBCE83FFFFFE2D223FFDBF5D00099C71341001FB55555800098000C4CF1F5C00600004DF6F9FFEFFFFFFF902A380000000001E460E800";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (\dut|vram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "C3401B699EFF00000202140001000112248A97C7D32206BDD8379D6025020002268FEE009AAA5FFFF2CE7BF388008DDA00001FFFFC837A84040004EDF92FF001D57B6FFFFFBFFD4003EA0037BFF6D16F8B203BE9347F64000001104004000048D25251292EAA3CADFE7EDF6E154AA00886E7D31235528FFFFD605FEAC0C09F600003FD1FE6021408000080BBA016AA83E337FFFFFDFFFB8006A8008BABFD2477C9A41F892BEEEC01000279021008022455490A94A9424175FCFFA522342901223AF5F309354A15FFFFC47BE78F749E400002637FC9102A81C27E074EE0955503FC3B51FFFFDFF7805BA800153FDBE4BBE1D03F1309FE5C8088002A0840002852";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00AAD4A21282BBB4BCDE97602AC4A41135BBE42098A921FFFFFB769F7FF674C00010FDFFE2015F9074000767C012A0015382EEFFFDFFFF001D9000979FFF925BE9A00D7E49EFFD802001A2000002890807A1555556C29134FCFF56662A2452806962E4556A8480FFFFFE2FBDFFFF9B880063F1FFE800130003FF015DC04AAA15BAFFAF7FFFFFFE0076A000571FEBD91CF5A81B3FCBFFFFBFB0502C0000100025FE839554A30690BE9EED77263A9300A945D5F80A9AA4111FFFFFCFF4FFFFFCF6007BDC3FD00C00C001FFC16FA02545630F01FFAFFFFF64016D4002575EDEB94D70D10BBEE77F7F7B8ABB28001202008AB7FF87057A12825E7EBF3F603554B215";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "2AF678ABEA12001FFFFFA803FFFFFFC0408F902790260100A7FFEA3FA04AAA40F41263BFFFFFD803B540002FDFFBBC86F2E8177FFFEF7F6EF2AC840051005020DBEDDF0ADE04814FF8FCB3A6154AAD49497BFA1D65400007FFFF0BF6FFFFFFFD909EC4800302009D0ADBDAC6A0255525EAA1453DFFFB5006ED00042FE7FBF524F9C40BFBFFFF7BEF39A9D40000022A88FC3F6EF84902431FDE5F7FE6B55552AAAAE57835D4480001FFFF92DDFFFFFFF4642F9E8084F280643156E53AA10453877BA00127BFFCB00F748000AF3FFED6D37ACA03F3FCFBFEF6E65F490100000425EDEBFBDD930407FFFEFBDFA01AAAAAAAB58EBC17EAA00000BFFF27EDEFFFFED2";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "0DFF4ED013430022144AA246A04AA1ADD9802011FFDA200DA500021F3FFDB5455E6A0D627C5FFECD6B5B422400000090BF0FBF77BE040B1FFFFFDFA23AD456AAAAF5FD0F840000006DFF05FBFAFFFE8022FC1CC02E5800308142BE3FA008463777A204812BFDC0B6B20000BEB7DFD6499D6A03FA53CF767FDAA06AC000040008F7EEEDFEFE048FFED8FFCF8357552AE8ABFAFD1FD20000001F9F87FFFAF7F040818D004253B001619020A517504A529ADDB012130F9BC06DD400049F9FFF59EC2D6A40DA479E95FD6F6DEA5800000842BDBB7FFEFE254FFEFCFFFB843DAAAA5657AABE8EA840000045DF07FFFADD000008C40009BF6000000084AC5220151076";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "C01FFEA17FFDF907FFFF452243C5D8806B411A825D0C7FDD00BF9FE87FFFFF896D87772BDAC0008334C080A81FFFB77F400086C0259FB8B6A00282010077A5CBCAFF7802D4021C0000000002C904F800E015FFA0DFF7E41BFFFFB4951FC0D21AAAE396C3F9079FEE400F9CF03FFFFC076B5FBA6FFF40000A666002A43FFFFFFF00008E12B8DE1E39500000005222FBFD6EBFFE03780838000000000316806800E20FFE812C9BD01BFFFFF5517BA7E0748A9D6001F051DEF5802FBCF0BFEF6555BB5FD5B7FA6000000FE008101FFFFFFF000000412954E99B6801000012C2DF7FAF07FDF0AC001C0000000001D20178016807FE80D349205B7B7FED2CFE9F4061";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "10F2A9800000DBF7603F94785FBBB00044BFD5BFFD900000000001405FFFFFFF7001442049361D3AEA0000002961BDEBFBFDFF5C100034000000000608017800F405FD044EA54A0BFEF4FCBA7DFF81891711400010000BFEC15F9E993FFFAA600001FB7EBFFFA000000000083FFFFFFF00016080309A6E7EA400144202B177FF7DFF7FEBA0003A00000000062000F800BD17D012FFFDD00B3EF5BF45FFFF80409E856A000000037FE03F8DF82FAFFFBDAA902FFF617FFFED000000005FFFFFFF2881E40000AC1F3DFB00041864ED5B7BEBFDBFBFB08038000000000500017C00DD97C0BFFFFFFF40FFC77AC027FF800BBF2118800000081F517F9778BFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "FFFFD0FFB80BF7FFEFD400003FFFFFFF02005240144C67BD2E000204069E2F5EBFDEB7FAD7813C0000000000000178017FFE07FFFFFFFFFC3ED0AE41FFFE0100FF02EEA00000007F26FF97E1FFFFFFFFFFBFFFEFFD800BDAAFFFAA003FFFFFFF140041D8283EDF8F5A10049EBC2B0BBBEDEABFBFFE9A3C00000000000000BC03EFF17FFFFF7FFFFF9FF416FF9FFF005737C8E50000552207F1FF8787FFF7FFFFFFF6FFFFFFFD242B5DBBBF8C1FFFFFFF8081483803CF06B67100089E879B89DEAEBEFBEDDFEAEC00000000000001789FB7C7FFFBBDEFEFFFDFFE82AB7FFA04E9FB86042409000803EBFF871FEBFFFFFFFFFBFF7DFFD55510AAAAD6FF3FFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0601E94014723F521D00351F6FAEE56B75D6DFDEEBDFEF80000010000000F8F87F9FFFEF56B57FFFF9FF5451FFF8296EBB10E01A04AAA55493FF867FFDB7FFFFFFFFFEB7FF7B55449892ABABFFFFFFFF040780000E9A9713A6821AF7B7EFB237DABAF8AFFB75B2E00000000000017BE1FF7FFFF575DDFFFFD3FFA10DFFB054A53A570EE2A5555AAA7FFFC67FFEDEFFFFFFFFEA5FFFD440D2026A48AD1FFFFFFF88000000401203921EC04B87FFFF7AB55DD5BE45567FC1C0000000000000FB87FFFFFFFFBFAFFFFF4BFE913FE60C99233D50B15AAAA9495577FF86FFFFFFFFFFFFE002FF69423F775555DB57FFFFFFFFD400D421013D0F854F060C53DFFDF4AE";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "4588100000F021FFAF3F6A37DFFFDE7EFC96F5DFFC036FFFFFFDED000A3004000000105BEFF85600FF40007061BFC7CBBFFFFFFFFE8140297EFB3E0FFFFFD44019D73F102E800082597FFFD556AE8FFDA6CA80F004F089FFF4D7B55D7FBFEF2F6E4EDB5FFC09CFFFFFFDE5802A0050000000221BFFF8DF017F800B94223CFFBB77FFD7FFEF4A0882BEFBB0BFFFF900000DFDBD4006910120F5F6EEDAAAA81FFEB1100110808010EFAA1FFDB7D5FFF7D5F7A7DF5FFE178FFFFFFFE580526150000001011DCFFBCB60FF40088424E6779EF5FFFFFFFE202214BAFBF07FFC0000AAADD47E40024401A2FCFDEAAB75B01FEA8F0248200198207C23FFEFEFDC9FFBFE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "BBDEDF5FFE055FFFFFFFC080A802A000000012D7CFFB7DBCAFD206F001FF39E4D7FFF7FFFEA100417B7B65FF800A952AA7ED7F0000020BE5C663AADAAD683FAA6966880003F15056FFFFDDD55BFFFDEEEBECDADFFE037FFFFFFFFC62AD1AA0000000141BDFBEFFFFBFFD4108875BF4BB1EFFE9FFFA0400093EF347F000A954A851F97FC001290FFFE9AC57556AF07E929E06640083F4869FFFFFF4B9FFFFFDF77BF3DBDFFF037FFFFFFEE97B5425400000004517DFFC6FFFEFFFEB400B7DFF2BCFFFEDFFDD408004BD7B9F80614822428BF1BEA00383FFF79DC2555BAAC4FD4A63242E00075C00FEBFFFED57FFFFFFFFFFFDDBDFFFC5BFFFFFFFF07FB80A8000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "0001521BDFFC003FF9FB7FFA0EFFFF9BAFFFE7FFFC0000013EF33A011242954AABF51FA001A3FF778849557ABAD0F25218000A000AC5047FDFA97FFFBFFFFD78EFFF5BDFFF83BFFFFFFFF2F7F26A80000004892F9FF84002BF97A7FFA37FFFE6EFFFF2FFFA000000BB7938001528492914DF9F200047FF6F9A24AAEBEAC1E9542D82060000964027C7E3DFFC3FFFFDBCBFFFBBDFEFC17FFFFFFFE2FFF7AA8000001095379FFCFD0016FA7F7FD6FFFFF38DFFE4FFFE800002BD93702150852AA554763F800007FF7ACB524AAF7507564A4408280000004757CF827FF0FFDFFE5E7FFFDBFFFFC0FFFFFFFFF53FFDAA80000052492F9FF17F4802176AFFDDDFFFFA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "F2FFE7FFF00000005F58708600504AAAAA7AFF000047FF75ADB9273AD602AAA9F601C800004F027FFE016D81FF37F93F7FFFF7FFFFE5BFFFFFFFFA3FFD550000000A4A37BFF7DFE80001362DBB5FEFFE737FF9EFC98000013F716008320A0514AA363FA001CA5F68EE0254EEED06B49457D26C000A17817EEC00B643FE7FE8B7BFFFFBFFFFF57FFFFFFFF13FFF5400000011252FBFE2BFFA000AA4A25FF85FFFCEF7FA67C8800002BDB07120CA4008D56D1A0F20155CDF7214200EA9550A5552DC206100C22F802BBFD0580FF87EF0B3FFFFFDFFFFFBBFFFFFFFFCDFFEA00000009412AFBFEEEFEA00008A5B7F9FDFFFE377D52BF02000013ADBF08840880B44";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "5708102407BFFFFF5CC1AA8040000000000020BFBFFE078EFFEFF5F4FFA3FA7A01753D29617FC008C9FFD10FF451F3BFCFE09E674000054588029550A00102B21E08ED23C0001F7F0FC58000F00206AF6D32402A03FFBEFFFC82508020000000040040BFBFFE0BDDF73FD7E8BF2A3078018A1EC92F9FA80052EF7817F951F3F74FE09EC3800812CE001B4AAAA5555044C630561C140001339DCA000EFC010BF98A24042601DDFFFFEEB0480048000000002020FFBFFE07CD77FB5FC0FE097DF89100F6C154EFF40019FF580FF8A3FB5FCFD09EC3A0000B5C2446AAD404000210388F66048400496CCFE7000D2E00BFF0110B120B20EF7FEFFAD8D08020000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "0000417FDFFE87DFFFB7F741FA06F4FC95D07E964DFFEA000A6D3907F153FBFF4FE0DE67D0001110011B11428A1000000C60F58118005024F3E780162F427FF89666048800F7F7DFFDE04000080000000001017FBFFE4D9DF777FE89FD0370FF447BF796C7FEF50000AF388FD0C3FBEF4FA8DE43E808280000CD092A55489000C5A54E044C00009C57B64028DFC0FFC0A1084082081DDBFFFDCC080087000000000001FF7FFE839CF7EDEFA3BD57F8DFDEC43F7654FAFA20019DB807F143FFBF4FE1DE63F4004410020AA548A554040084B8F8012000C307BBB53802CFF7FBE12A2600100C0D6FED5DF2200016000000000094FFBFFE031EF7A7EE8BFD4DF9F6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "DC22FE15AE5FAA80005F7C0FF827E9FF4FA1DE63FA002A0A0B9A32AAAAA8048080086C009800018BEFFFF8053FF7FF20DF9B00821402BB3D7DF40200400000000000227FBFFE001FF7D0FF87F8ABE15DCFC27FD75B60D140001D5C47F887FDFE4F915E53F800280720168AAAAAA88002000771C02C0041007FFBEC0C5FDFFE00616100148E01AFBEBF96C40003000001000043FFDFFE001D67E1FF97F8B7E3FFEFA077D16B5E4E0E0BD2B88FFC47FFFFCFC1DE01FE0F05460000CAA89FFC3A0C021006006C0806155FE70E5E0FD7FE4882AA00900F80AD2FFF9904000880000400800BFF3FFE000FF3B53ACFF8B6F1EEFF25FFD7ABCCB80012E7DC8FFE07F6FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "4F43DE51FE9117089022C54887F91E53C00508211421000E14BDB55E07DCF8C06FA508140140892FFFCA8000200A8002025406FFBFFE201EF7D9BFCFF93FE37FFF94EF76F54795E03BAFDC0FFE0FFDFFCFC35C71FD225434484B854884F34F02C1104870000080D4B4ABDFF40EEBF0C0BF067C01000015AFFF512000010240041144037F7FFF800F63EADFCFF11FE1FCD530FFFB54FE75807D7F3D0FFE07FFFF5FA75A30BED8A20A900012A01CF5AC08161FE780440000FA187A1FF007D6EEC4FF231100247818DBFF755A000404010424A08AFFBFFF500FF1F73FFFF2FFC06FDFE0EFF5B5E9BF7F91DFF80FFE0FFFFFCF575E582F4A10A9601531408A3AA410";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((\dut|vram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "471C8FA00AADBF625881696BA83D54921F8910004053E022EFE9601BFBFFF4ABCFFFFF6FFFFBAFFFFFFFF83FFEA00000022229B73FEB3FFA000451227BFF8FFFF8BBF47F92A00000BD71122008005540003EDF8009717F67DA0585AEB034AA4A6001A200400B001A7DBF78FFC1FFFE89E7FFFFAFFFFDDFFFFFFFFC8FFD400000028948EF3FDC9FF400011483FFAF5FFFFFADD531E4B000005F717C0000000000415EDF900851FAA438022253B82A892A1E24A878C0039D8BB6FAF7FF82AB5FFEB7FEFFDFFFFFEFFFFFFFF0A7FA8000000124A42F3FC57FE80004A249FEBFEFFFFFBBDB33416000005DF1744A295AC95FAAFD9F901135BD4EB0000B3840725495";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "01846886060B76DFEFF7DFC8000004BE7BFFFFFFFFFEED7FFFFFE9E7B50000000092416F3F05BFB000028915FFFA9BFFFFF9F81EE6800000BD793FB5DD5FEDFFFFFF5F9020093E45900064CA40C8924040539E0000E0FFD9B5BDF7F8000000033FFFFFFFFFFF77FFFFFFE27B6A0000002A4910FF77AEFFC02249DC97FFADEDFFFFFC7FF58DC000005E793FFFFFFFFFFFFFFD2F9004177B087800034DC9E4494A038DF8000026BF8F1BF7FD57510028403CFBFFFFFFFFABFFFFFFF0C5EA0020000124A96F7F13D0001FAFD233FFE014BFFFFF393B768000005D7A09FFFFD7FFFFFFEF1F900077F50D48000265C3822522060699800008EF4DE9B015FFF000052A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "1E6FFFFFFFFF9BFFFFFFF551B4000000229244BF6E4802ABFFF5A96BFF89646FFFFFF99A840000005E79D00E8000FFFDBFC75780004FFD3B70000090032108089CA28200000227C7DB00017E192801680F7FFFFFFFFFDDFFFFFFF961680000008449221F7F0BFFFFF56FFFBFBC2532DFFFFFCF5FDA0000005F799F950054FFF1FF8F2780009FFD50A800000A028054A24C04E1000000228DEDC000092A008096079FFFFFFFFFEEEFFFFFF950A80000028824953E7C3FFFFFEFFA7F8FFC48AF97FFFFE7CE8C8000025FBAC3CE15A8FFC0FF1647840004FFBA940000040B010228D6809040000051FEB6780284088002BA03DFFFFFFFFFE76FFFFF752154000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "2495295E6FFFFFFFEDFDFBE060825552FFFFF2AF968000081D7BF8C72AFC7FC1783F5784000B7FC95440000E1A00008A74724100000025FFDB743022580000AC07CFFFFFFFFFD77BFFF3FCA8280000001249485EF8FEAB7FCFF7AE1A0411558E7FFFF95D8EC00000AEF9ECCE0B747FC17C5F5FAA001107E46C40000816095265038004100020003F4B5D8090C00200B001E7FFFFFFFFB9B6FFFAF8BD0000000049242158B9F8A0A5982A3B4F2442AFEEBFFFFF2F570000421FBDF4470BDC7F03783F57C80021E7F578C00000180000150C124040000EB27FF7FFC05400014AA014FFFFFFFFF7FFDABFEF6930001200012492817CF7FC0F400AAB3616A004D77C";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "BAB6ED2D4BF8F4000000000000017BAFF6FFFFFFFFFFFFE01FF00C5541C2CC2412BF6F6DBFFFFFFEB5FFC6FFFFFFFFFEE8015FDF04FFFFFFFFEEA8D95FFFFFFF0C001B0402CED1C6EF5ED6B7E965DEDBD3D55765135C7900000000000002FA3FFF42FFFFFFFFFB02BFD16180C1D62B0F857FFFFFFFFFFFFF11FEC67FFFFF7EBA803FFF7FFFFFFFFFFFFBEAAF9FFFFFFF8480830613B62141AE9F5CA8F1FEDD56BDBB5AD8A8167C00000000000001FBDFFFA802DFFF5550A577CF90019FBFAE481AFFFFFFFFFFFFFF91FF8717FFFD000203FEED7FEFFDDA05AFFF7FB6DFFFFFFF2200800F03386041161FBD90DCCE7BFBEBF555B79DAF3C00000000000001FAAE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "D7BDA82AFAA082CDBFFFBFE64A113E0867FFFFFFFFFFFFFFC1FFC700ABB404925B2BA2FDFFD56800094AFFFF3FFFFFFF42046885009F1800E386B3A8F57FAFF5BDFAD557FFFF7E00000000004104FBC55FDFFF093400037D17EB4001761CFF598FFFFFFFFFFFFFFFEFFEC36801502D5DBCD6295F5D7AA00000001FFC7FFFFFFF04005A0304580000F70FBE883BBFFEE96EFFAD547BFFFD00020800112492F9FBFAAFFF48AA000BC57FFEA5A1207FFEC67FFFFFFFFFFFFFFFFBDBC3FB4020ABAAFF5202FFABAA8000000002BF3FFFFFFF04601400043C0000CD17C8042A36FFF4BFBBFD56FE283C40212555555552FFFFFF47BFC010011794AFFF5001817FFE99";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFCBCD50015EEBFF50194FFEAA0000000000103FFFFFFFCE70010002052000101B23684B5FD7E95DBD1F9ED5167F201015555555B5F8F7BFB5D7E00800172A3FFB4A00083FFB59FFFFFFFFFFFFFFFFFEF6C3BED800D7B7FF6945FEABA8000000000000BFFFFFFF08C01240000680006D6EB02D7C996DFFF7D501F76AC07D555555555556DFF95EFFC3FFD000004BC8BDFDA000017FFC5FFFFFFFFFFFFFFFFFFFFFC9C36A057BFFFD515EFFF5D0100000000000BFFFFFFF41E0D130008090001C60BAD6F8FEB3DE33F2000FB570FDAAAAD55555556FFC0157A1AFD200022FBABBAE900000BFFEFFFFFFFFFFFFFFFFFFFFFECBD8B4136FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FBA12B7EDD400000000000007FFFFFFF4302753800409110336569151A0EAB3F77ED0001FBA8FEAAAB7FFFFFFFFDFC044FF17FFE00202F287FF6A000003FFF7FFFFFFFFFFFFFFFFFFFFBCDEDFA95CE7FEE855DBFEAA04000000000003FFFFFFFBAA0B468002820081C5098A8327EA25BBEFC00002FE8FFFFFDFFFFFFFF56FF002FD0BFEE20825BE977D72000007FFFFFFFFFFFFFFFFFFFFFFFEEC5F47556FDFFAA80AFFDAA880000000000007FFFFFFF2D801900101E00000190AEB6254C0728BFFE000000A0FFB6DBBFFFFFFEFFFD0017D07FFBC05D5FF0FFFB4000003FFFFFFFFFFFFFFFFFFFFFFFFFEBEDFED7FFFFF4005BFFD4000000000000003FFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "E20568000100004091B69D7846F5E897FF4EC0100034023FFD3420C41000608882A40FFFBFFF000DE3EADFFFF17FC1777FF3FFEAD3F780F8042F9D0FFE0FFDFFCFE9DE2016AA4A0A004290008A5F42481FFFFB202000000231ED7FF67FDFEFBBFF9ECA00000A039FFF2A884000FC03004240A6FF7FFF451E63F5E9FFF56FC7E7EFB1F7F7A1FFA09000EE398FFE0FFDFFC7809A0C16AD6828010060009BBF49231004446000000000A5FCFFA03FFB42F5FCDF0778A90F804FFE1D240012080049441817FFFFFFA1FCA1FABDEFE1FE06CFE777F5F564BFB02800EFBC8FFF8FFFFFEA021E18215008254084005A05EC3D89410B988000C000005BF4F7C13FFF82B6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "B2DA0BCBF0254037FE710701404000028A050FBF7FFF93FFC1F559FBE9FFC77FB357677F436DC8000A6FBD0FFF87FFFFE0341D2C3052A81308002080CAA9F57586180100000010011DF5DF8C7FFF07FBBBEE77876892800BFA301000801200155B063FD5FFFFC57FFEF2D8EEF7F9C7DE5F97EF7FE56F602820DFF80FFFEFFFFFF8CA0D1E0C0A0006000000021003E9DD5860060002402000DFC3FF02FFFE11AD8FF9B73DE440E00E751D800222100040AA023FFEFFFFDFFFBFFB78FBEFFDBFFE23EFEEFFAADF900009EFB81FFFD7FFFFEECA2D0A4A11200100000420C02B517DA1838003C00000012A6B5C60FFF457774FEF5CEB81281809954200403A000001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "1414BFFFFFFFFF67FFFD58ADF3FDFDFEBBCF8EFDB036C02412EF381FFFEFFFFFFF60430A0288900800000020201D45AD08464006C04000018B655C91FFEF2DEFFF7BB5BB8082BE000E4280E12500880008047FFFFFFFFDB7FE75A86ECBF5FEB892BF5FFA4E3304200A4FFA1FFFEFFFFFFE5015000065480201000000087617F40C59382500020003FB127A17E3FBFFBBF9DAC2EC00511F80353100009C0800423024BFFFFFFFF6EFFF88D86DC3FADFF7E3BEBDE2057BD00849F7F01FFFF7FFFFFFC00A830130A4220800020072305FA40282100700000000D5EC158797FBEFAF7F5545BC102806E00CAA0000100000044408FFFFFFFEB7AFEFFF545ECBE8FFE1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "1BBEFFE4FBF46824092FB01FFFF7FFFFFF8A0B10218112800010040479C37ED015C1800000000000B98DF89EAEFDFEBDFEEF6AD800028EE0088C0000084000001889FFFFFFFFFBB77FA12C7B43C0FE4FCBFFFBCCD8F8880005477007FFC7FFFFFD5F05441200A81C000000410335FE901A982C0080820000576BD47A1EDEE19FFF77F74000104D4C0182000010020010FF45FFFFFFFFEEFFFBF7AA4DC3D1FD84E2AFF1FBDD78A212024FF20BFFE3FFFFFE3F00214300340300000B10546BFA8016603040010B80005EDF89317FBC7DFBBBF6AD0810020DC70140001008010003ED23FFFFFFFFFF877F69A56E8195FB8DCDBFD7F88B0050080027F1125FD3FFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "F5A24100037F91D69200015E8FEF7F524EE9230A013F95FBFDA4812000022410EFFFDBDF6EC457FFFB7F7F914DCF3B6BC92B6E9FD00000001F7F13FFFDE0450022063FF4FD8002005000A20F0012642DDDB10B0003FFC3DAA800007E6FFFDAD892B548945136FFE7B2A8A58E000004007B6DFF790E4D2FFFFBFFDE80573CCD002096FE878000000155FF27FFFFC91000002071F3BE009CC025B05C568008E476B524291482FF036AA400053D36FFFDB74FF5A0B68107F39DA32185C4C0008204D6356FF106919FFEF9FFFB80F171200084237FC780000000377507FCFF508A8000020297684080802100AD0DF044FE2BC005A712040F1CDA9000017F5BFFEE75";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "0B7688248212DBBE9F455446A0020100FFBF50398C395FFEDAFFFF105084001002953B469000000015EBA7F3FFA24006011400052801FA8044002406F811AA0EC0B11601000F06D548000AFDF75FED5EB35A144C82450B3AAC85123180009024FBFFBDA00A40FFFCF3FFFF2505110842504DFF67801000006BEB0B9C943A2A2001140013469B01A07C290C15B4017F0729C2545C30038FB5440044FB6AF5BFBDA738507C90010772F148945200002056F81FFFFE564BFFFFFFFFFB85823440080536DDE2800010002ED58EEF4DA20000011000139C07443E0B142C83EE017680F28AD5C42400C6AAA00025F2DE6EBF77CDB9546C9000084762860908000000DC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "FBDE3FCA103BFFFDF9FFFBA6394A228292AAFEA2800080015F5D8F66612C0918810000157F6CE627C406AE097F86CD80602F7C08080067D528010BF5BD3A5FDECA1B54211090142FEB0729D020000054FFF9BCD20C97FFFDFBFFFFA7CA22882849577DA100020000DBA38DBB8AA8B4AE52200016FFADE080881D6521DFC4271A7C97FA02F00012B4800033F6DBC927BDF6BA1459A080202ED52C2BC2000006D4FBFFFD66C4367FE4BF9FF789E701248A2ADBF501000000083B018E885DA98BE550000015FF3CD8DF003F5CA277FC9D29C381FF40800027CA440417FB5FC41BEFE6CC2411A01042406AAC080010002764BFBFFF4291FCBFEFFCFF65D1E6719245";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "556BDFD500000800DB018DC5EB2B2C9D5000001D7FBFD63205FD3F34DFE0C301AF53FFC8240023F510005DF5FFD003FBF15EA81220108034D54FCC0100005791FFFFFEDBC5F51D8FF7FFF7D5F3F3B4AAAB5FF50080002022DD408E5D600233BEA00000157F7FB8180179FF947FF830A59B89FFC4180020C0000977875FF80BEDF31DAA290000882045A5902000005AA5EFFFFB8B05EF7FA7FF7DBFD379FFED556DFFEAA000000087DC50895600005A77A0000015FE7FFE6F08EBFB752DF009648B83FFC8060140A00045DB46FFFC06F7EA4A180B700114502A1B81009003820FFFFEFD0784B77DCFDFFCFE823EFFAAAFAAFFF68880000009FC90053200095EF2";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "7FFFF9EF54600010AEEDFC4D15747F82F8EF478A40432FF5F9C800203000002B71908804001A08BFFD99701100000500FE7BFFFFFFFFFCDEAFB5B05480000000924920FCB3F05D501409415788135AEDBFFFFEF2B42000002FBFF25585A87F02FC7F2F6800022DEAD3C40060F000002F06F64000000484BEFFAFD4001020003FFA3DFFFFFFFF7ECD5FEAD6DC00000001492512D0F7F11FE81A6941BBA02AEBFEEFFFFDB6680000012F5DF84782547F83F16FC38108801AE3EBCC00E0E000005F580090122016486FFF767C82401001FDFE1EFFFFFFFBFF7757D4A69E404000002288014167F235BC09045193D1425FFEA7EFFEDD181000031FFFF446C1507F85";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "F8FFEBC2400801BA6BDC0101C00002BF40895841600FC00FFFF70588000001FEFFCE7FFFFFFFFB91EBAA00980000000001010241AFD49AFE08024291E08577FFCCAFFF57680400028EBEF8C720007F47F8BF1B50110002D5EFF80300C0000AFF0C200328F4AE4027FC0665A1000287B7FCA1BFFBFBFFFFF9FB6B102A00000002880000A5CFFA2EFE048000E8F2055FFFCFD47F6E2A30000457BFF485A000BFCBF8EF8BD4800000A32FFA4703800157FFF1090410E83E55F86F02C080202DEC3D5AF7FFFFB7EFFF8BFB51106A0000000A610002215FF8B57F00064456792CAEFFFE2A0FD13A08001D2FBEF0C750007F0FF97FAB55200001D47BFA8609804AAFFE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00402B1470EE159C30004212097BC1EA05F75FFF773EFBECFB22402D880000010080020197F95D7C041040283C337EFFFFD123AC6C60006457BEF807CA007FC3F1FFF3C488200089F3FD4E03492BDFC06C141D8028004490E1C0004920000E00012DEFFBFEFFDFF37CA900348000000008000742BFECAB7E0C0440251A2A70FFFFEC81B20C000134177F718BF2007FB7F96FFB485000002240FF9007556D7F800141262028982ECE30E004800040003C0323A7FFEBEFFFD93C80803382000000540000897FFD5ABE040240140E29D7FFFFA248AA016004C057BEF907F9007FCFF1FFFEB9000001A2C07FA0045AB5F800204A43002881233D9070026110004007";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "030353FAFDBBBF7E8E0A002540000001200801012FF65F7F046050522F2FF7FFFF551805043B328017DEF217FEC03FB7F1F7F7C85000031200FF9081CF53FC20072020803E0C571384184084400000062305F9FBFFEAEDFCFFC0001E400000008020038A7FFF597F026C50AB1F7BF7FFF9030E3A9D07F4084BDFE40BFF407FFFF1FF4F4B0000044000FF4884FF078442A40414004C19639D0040081001200B498043FCFFD77DB7FE0B02000BC0000000004007827FFFAD7F0253485C8F6FB7FF8EBDCA15A00634082BFEE00FFFC03FEFF3F74FA840000396006EE303C04C002B5253093105E04B94C0000101094061300903746FFFEEFFFF15800008A0000000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "3FFF047FFFEB7700B83293CD527DEEDFF7F7FFFF337FFFFFDAAACD9EB042E3FEBAEDFFFFFFE67F0FFBDEA992FFFBFA6C001B8FE9C20EFF77800001D00000008BFFD6FD3FFDB000000080280F6A24000067FF1D3FFFFDDB004B04A7C1319FFFFFFFEBFFEF14EFFFFFFB5EE3F9500BD1FF5FF7FFFEFFDE9CAFFFDBCF7AE3F7E83400075FA8E873FD7FC00081D000000000FFFFF7EFFFB0000003E00837CA220000FFFF1A1FFFFAED80131295FCEFBF77FFFE9FFFFF52FFFFFFFF6D502CA02DC0FDFFEFFFFFD7FFF57FFFDFC263F7F75C3E800EAE322902FFF7F00000F000100018BFBBEFCDFFB0000001C06C272A820000EFFF0D3DFFFF6EA00990A6C7599FFFF3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "9E2D9FFF51BFFFFFFFF54E0EC8B7807DF5FFFFFFEF6EEBBFBFBF9DA5FBFEAC11200B7762F04C15EFF000014000000000FFEFFD8EFEA000000F00A825C6020103BFFF4C077FFFAF9000605DEEFEDFA47301D81FFE557F7FFFFFFFAD8DE29EC1FF77FFFFFFFFF293FEEFCE0A0BC7FFAC1B000F7DA1E1800FFDD10002F0000000026DEBAE8FDEF000010B002C345C740403BFFF6053FFFFDED00080B505415020BFE82BF57ED5FF9FFFFFFEA78AC463805FABDFFFFFFCFD395FBFDC1AAB47FFAA09000387B2838C0BB2FE0002B020200000AFF5EBFBFBF0000A0F81A83E8850A0045FFB7703FFFFF358000A51890016F7FFF70D786E55FBC7FFFFFFD5CB25BEC05F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "7FFFFFFFFFFEDF1FFFF80AD5E7FFCB8AC004A7E64A04006FD5000AA00004800220BF7DBD6FF0001D1F40A83DA81441001DFF2429BFFFFDEA002429A56836BF7FF802FF9A5FFFE3FFFFFFDB8E52D605FFBFFFFFFFFF7FB63DBFD0524AEFFFEF05C00657FC64740117D54027A010000014000DC08FFFF000092FC1685BA90C401E1FFE3124FFFFFB66000297AA665802AFA01FFFFB00EFFCFFFFFF6DDB11FE90F6FBFFFFFBFFCB56D69FD0252B5FFFF505500365FCC8B80029E9D023A0000401004B000018BF6000061BC3503E906002200FEB72127FFFFDD0000137CB0ED000001F557FFE997FF27FFFFFFBBF8D1F4977FFFFFDDFFFBFFB6ADF483A95DFFBEB92";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "E902CFFFA9D81010B9D483A008110400F83C000009E000170781E013A8851CC42DF634A957FFFE6402013F8D189000079915FFF7075FF71FDFFFB794E5F81535FDFFFFFFFFD7DDD69EA02A555FFFF501A001FDFF9280000D65555B800020900AB06FFA8C005000240A85B008900010C3077F3202BBFFFE700C019BAF8FEA02A9440097DA07EFE7CFFFFD559A36DE2AFDFFFFFFF7FFFFEF5EBAA05515DFFEFEC1D001DBFFFA0400068575A9600090100ADC7DEF6C0000001A3E07F8004405C70402BAB6091FFFFFE00120143D5A48001495594FED4BEFE7E36BFF77B9BBB8A11DFBFFF77FFFFB10077D40E94B7FFD7964F4001BFFF24402017753D98001220609";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "FE7F80A0002090002004420223A5D4801D022001036F00025FBA2488FFFDFF7DFEBFFE0484004DE74010000404200FDEA844FFFFFFFFAB61DFFE926B0333E151FC7EF5B3CAC83C04400FF887EF41FFFFFC7F41000408000229818001AA8D5400DFA8000107D9001C967800E5FDF1C37EC7FFFA8172200FE2400400020220604140007FFFFFEFBE11BDDD3ADD9301DA03F9F969A6229B1E010027F8E2FFA3FFBFF8AFA3B0102110010400003466A144003FA4040105DE002E51D40217BFF8FF8BEFFFE50032E15DDC9802000002C0020D015B3DFFFFFFEED47FFD1D559E73F901735E2A051ABECF008013F460FFD1FFBFF283AA8084080100000000A387121000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "5F13000303C5C4294F8C04576BF415BFFFFFEE031BE00DEF3A02C0810000000C81559FFFEFD6AE6A3FFED5BD9E63A8C7F1C0959783AFCD001003B860FFD5FEBFF018BD30808000084802242F074840000691100301D0B25B1F2C009FBFFBFEFFFFFFEC12FD801FF18D001C008000006A8238CFFFFEFB7F170FDF684B8CC1A04FF3D75635E3EDCFA00003F8E2FFF5FFBFF47CB49A12020082120002D80F01000092808037C16C8011EAD2004FFFF7DFF9F6FF3806F7000D8772601700C00041540154EFFFBFFFDFD2C3FFA75580E280086A4E8FF4DE7E79CA000138E3FFFFFFFFE0FCF54C0A90409549410D8007480000C908C87E807F49A393F4007DFBFFFFE7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "EBFCF837CC205EFC11D000280000094000FA37FFFFF7FFF345FFC5B580808000482E3FAAFDED0F2B180078C5FFFFFFFFF47C70A3204084022A017A400F000000C404E037A10E01F9EFAF001FAFDFD7DFBFF843FF64181DF18F7C000500000C00226D3BFFFFEBFFF9E3DFFA6580000000400DFFF93EFB44FDF24079C3FBFFF7FFF1397804156033848171E00007400000E302101FC00818FEFBD480CABF5E7FFEEFFC0FFDC1000D8624DF00038000540087353FFBFEFFFFFAE1FE089B0000000000ABFF9E2BBD68C7DF322487FFFFFFFFD210E880A40017FFEFF600000F000000D7840001800050C6D78C020A9579FD6FB7C6FFFC8B0C1DF19856200000002800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "59DA87FDFFFFFFFBC77FEF5B800000002A97FB8C2FAAB70208CED5C7FBFFFDFFD282F21210440D20180B80800F00000070900A270141018B773906045DFFD7F7FE3FD7B251E80D60C304A8000003000939EFD04FFFFFFFF381FFE68D00000000155FFFDFF7FB17D401D0A9C3FFFFFEFFD2ABF400590206000049E0000F400000A0440504000815E57EAA320A577EBBBFFCF57AC2A0006D8984081D8000160024E1D6E803FFFFDF57C0BFD698000000004A3FFFE6BAA8851C5F7AE3637FFFFEEBF5ABF4411D2100001386C1200F000000C42101042609A673FF7C6320ABDBEFFFE6AB9702A0101F7758C28D58000F0045C1ABDC0FFFFF7A37C19FE55100000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "A00000077E7FFEE1B5248841FFE234B2DC8DF7970243C08EC122B797DFFE017F55EEA21D30480084850BD508400FFEBEFFFFF60309657B9FFBE7FAE41F7FEDA92EEA5A8400000027708208C0001451CF50000024FE7FFD3FFA4296B657F284FAFDA4FE07D343000A701B590DFFFF273FD98C6A0E7000000A0B8F0A00203FFFFEEFAF674D9D7D119FEF1FDFB46FFFD6BD2C20228C40000493DE0102180009471AA0000006FEFFFF55B0BC7D079FEC43D878C3FD17F902002AEE434E17FFFF8797EA0DA80E412028141BDF100200FFFFFFFFC29F479BE93327FAFFFD7E67DFFFC491120147400800F3D400A47800007B20A000000ABEFFFE2ED0220A81E6E6ABBC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "18187C5F780C00157D35BE1ADFFFED9FF44F4215040002042FF3A04001FFFFFEB7AE88C78BF90A7FEBFFF5D3B7F7FEB099010002120014AD5E41C4F3F801045EA000002B7EFFFCB1FEE615877FFBC29E6190022F21C200132F75FE0FFFFFB74FDCF7080C185009114FDFA0000EFFFFFCC41CEA4117ED011FBBDF5BADFBFBFE904080000A20001F655EC001F7FC04A282A000002CFCFFFB796F3DAAC4FFE4D74E4307800FE1F00015EF065C2BFFFFDB0FE206B020201004249FFE40003BFFFFF1925455C01B77186FCFE34FD6FDDDFE884200000CE8003DA7D981D1FFF8121086A000002EFCFFFAD0F79551D3FFF174B7E8D68411E3F80060C68F9E1FFFFFED07";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "BA2751024018010577E74040FFFFFFF9A05FABC087DF0277FFF6BEBF6EEEEA221000000C3408ACCFB79D43FF80095062A000006D7FFFEBE15FF180C3FFAC50472FBDE90287F800804CB3BC2FFFFFEE83F567AD2F800004277FFD8001F7FFFFE37773FDC10D7E286EFFD8753525777A100000001FDD01D7CDFC1CC0FF00042085400000255DFFD5C01FFE611FFBB91015CBD79F308FFC0140E1B3BC17FFFFF741D4439621020A000DEFCE00077FFFFFE6553A33C1239B12F5FE77FDDFDBBDA8800000001E5557FEFFFC8090FE6020000A8000002BA9FFD680077E947FBF9223ABE759F9F41FFE13816FFDBC1FFFFFFF01F58BED2D0100009DFFCE001FFFFFFF86";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "B54D29C007DF29FFFD0D3BF7EDB758000000001E8EAB76BF3FE184FF4010042A8000002D69FFDE801FDF10BFFF8710A6EFA7AFDD0FF9C0014CF3BA2FFFFFFF94FDD3F5A68040002EFF58007FFFFFFFAE037505C2A3BA31BFF7FBEEDFF7DB78000000003F7A9CBDBD57B28FFF002000120000000AF9FFFFC01FB7C4FEFF93D262DF53FAB80FF9640B7FF3BC17BFFFFFC47B3BB84A0008C117FFBC01FFFFFFFF193176BBC387AF50BFFFF7BFFFD3E3FC000000001F1D7D55BCD53E97FF000000200000000D69FFDF000EB7EFEFFFEC30AEF917FF78A3D8B608FEFBFC1FFFFFFFF03EA9ED2A80230135FE9007FFFFFFFF9BD90D0DA7A45F27DFFFBEFFFDF9FBF900";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N21
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & 
// ((\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  & \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h0027AA275527FF27;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0] & \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N57
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [5]) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout ) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & !\dut|vram_rtl_0|auto_generated|address_reg_b [4])) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout ) ) ) ) 
// # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & \dut|vram_rtl_0|auto_generated|address_reg_b [4])) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout ) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datab(gnd),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n1_mux_dataout~4_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w5_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2 .lut_mask = 64'h00FF0AFFA0FFAAFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a278 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .mem_init3 = "D1FFB01FFEFB966D720C086DA161680201603C9677302C7DEDFFF60000C12840403E480009B20000000000B5BF3FF2FBFFEFBB6DDADADDA7FFFFFFFAD1D4B536ADAD7FF9FF60B5520EB2DFD5AA501F8C84D5BFBFFDFF8AFF751C9036C3312F020100D18A56452878DFFFF800007C820202A0C00006B140040080422BF3FE28F7FFFBEDD56F6D4CBFFFBFFFED57B6FBDAD77B3FFF776955482B3FFFFEB50405B800D577FDFFFF95FFBF7C80D776D3522A093601AF6346B87FFFFFFE00003A2001A4080000815400000001116F3FE24BFFFFFFB6BB55B5AF5FD77FFFF6F9DB7B5B7BDFF7FF060AAAA8EDDFFFFB54A1022C0495AADFF75FA7E7F5B440FDA176D40A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .mem_init2 = "0917070C2B0EBE5F7FFFFF0000308000C0001822028A4008404A4BF3FE59CFFFFFFEFB556D56ADE75AFFFFDFAFF6976DBDFFFFF4F955AB421BFFFFFFEA90002212157F7FFE0F97B7FFDAC0B6C7AE572A418807C82B58B86AFFF0FF8003420001000038000011000001055E7FE5BE7EFFFFFBBBADAAAABED7DADFFFDDFDDBFA77DFFFDA1A02A8A95D9FFFFFFEB54400020055ABEFC80594FEAAE500DFFDFA496089800703946ABE24FFEEFFC078000016000002002190802110AAE7FC5BFDFFEF7FFFED6AAAAABB27AD7FEFB777DDB6BF9E977D00006E975DFFFFFFFFDA210210042ADDFD000F9FD6B7E800FBB7D6A8404580078195E1B8266BE0FFEF00200090";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .mem_init1 = "0008200081B40208455E7FC0BFEF7EFFFBFEAEAAAADB63FFEABFBFFDDFF76F76300000017E001F497FEFFFFEE9700004129557D48017E5FEDAD400EEFEF5AE4055801E49E0B71946FFFFFF58AA840688004040000840002C4AEFFCC3FF9DF5FBDFFBF5B6670A8FDDE37FFFFFFECC2081FFD4000000498BA7FFF63CFD7C5C30000055777A020FF3AD580800BFFFB4A25C4500660570F9AD6E4FFFB55A4890AA4004041C00401102D77E7FC93FFE77DFBF7FFFBB90000001001E6FFFFFFFFD03FEF400800121028C3CFFFB7FF26FA4002805AAB7A02A7E7AFE9AD001FE9BF9902E4580212171E22D7E6FBDEAD6FB24A28052510800120004ABDFF8A7FFFB8D7F57";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a278 .mem_init0 = "FBFED6000249040044397FBFFA54FFFF0104080029502822DFFF7FFFFFFFCE901ED55EF04A1D276ADC2000F7FFCB5969C580200E36784D7A6BFFDFBD578A340005044080000056BCFF937FFFEE12B7EF7FFFE02A74940CFFC624DFEE703FBFC11080400114AD5A232BFFFFF5FD7451FBF0357F60593E1EBB704000DDEFC1947F458034457EBC496AFF7F7BEFC38BD000A49112400190069FF96FFFFFB0036F77EFFFC901412A577DDAF1026806ABE8200000000002A4AA32637FFFFFEC7FFFE0180AFEC029EF93F5D48000B7BD8274617500542CB81CC17F1E1FEF61FD6E004A12448920064A79FF26FFFFFE000977FAFBFF9200008127F97755808011540094";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a262 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .mem_init3 = "5B114800167F77585188417FF7F6BDDAAFFAFA74A80000F0F9123FFFFFFEFFFB1FFFB00FC0D4D80AE0201CD80ECFD9315E030EE1FB3CBF3FC72C10AFBBEC05687D1FFFE2BFFFFFFFFFFFFFFFFC01C0932244022000FE7DE1010815F2F3E7FFFFFFFF3F9639000073E9BBFFFFFFCF8FBD7DFA2804000EA8826143E2A00A34DCB975FA4FDCEF314E69E4E83ECCCDFAC4EF21C3FFEAFFFFFFBFFFFFFFFFFF09001F4212508000FF8B8814018FBBE7FFFFFFFFFFFE77D1004055198FFFFFFFF7FFFCFD80382B140A8100509800043CD7DA71ABA23E3C2F860E5C35421F793D7E47523803FFE6AFFFFFFFFFFFFFFFFA070000D149042007FFF224A0007DE7FFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .mem_init2 = "FFFFFFF958900006E00DFFFFFFFF1F5CFA402EFF8ACB02055210000254D9B2EA36FCBE1C5FA886843C633FBF238700E7C095FFE5AFFFFDDFFFFFFFFFFEAA0000822491001FF8A452C000E1FECFFFFDFEFFFFF5BFCFEB002A7440CFFFFFFFAFF71300FF8E0FA1AA0068A000017D2BDA7C011C38AC172706C555779BFFE23325FB0002FFE5FFFFFF07FFFFFFFFFC3100000952444903F3D200000F1DDA7FFFFFFFFBFFFFFD7EE128143A080E7FFFED7F2E8F076E3DA29F952108000003934F6CE829A48C3D07CC0F94D8788AFF79EF5A5500B5FFE56FFFFF83FFFFFFFFE2D700014A9522042FC6089800BDF7FFFFFFFFFFFFFFFFFFD7C4C6812580203FF7FDB043";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .mem_init1 = "8C0DF82B0A3F2400C50000006B7770C8279DFE03004069E38E2601FEFF25843909FFFFE2D7FFFD07FFFFFFFFFAAC0000A55290A4BFD92140078FBFFFFFFFFFFFFFFFFFFFFF7D38E83C52049FFBB6DF3136F77AFFC67F1A8145000001F73AF180440C0FAE33418BFBCD84A03E45D4105005FFFFFDABFFFF4FFFFFFFFFD6F8000055548AA95C34090059FFBFFFFFFFFFFFFFFFFFFFFFFC36202366743FFED57905A3FEEC3656FF2800280000037B8BA1150C234A87145F762A036DA036F82C020D07FFFFF15EFFFF5FFFFFFFFFFB5800005554B4AAE8C04C00DFFFFFFFFFFFFFFFFFFFFFFFFFFF6585DFFFFFFFFD97F51561FBEA7DB67539207000000197B52008";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a262 .mem_init0 = "860392D289493B7CC0DFC82AF3DF400F96FFFFFAFAF7FFF3FFFFFFFF9DF4000AAAAA92A5A300600EFFFCFFFFFFFFFFFFFFFFFFFFFFFF25FFFFFFFFFFFFFFFFE038FDF26F8BEE704A80000002A7AA6C051A2E702C4F121EDE3007F034AFCC8003B3FFFFFD6AFFFFFFFFFFFFFFB7A80003554A4D55F2008013FFF9FFFFFFFFFFFFFFFFFFFFFFFFC1A627FFFFFFFFFFFFC808F7B662277A74102000000006FA5D904B6A250280BC4F85300BE81B6A320001D9FFFFFF557BFFFFEDFFFFFF6EF0000155552AB6C602013FFFF1F3FFFFFFFFFFFFFFFFFFFFFFE0D5DF7DFFFFFFFFFE6A5FDFE404C7BE70004000E0000FD68309902FB8B0FF3A9088400BF20786751010";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a286 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .mem_init3 = "3F8BFC250F6E44840E9E0EFD2E452FDFF434776F45FFC42C009000024000000318C0009B7FF444A2506F956F6BC067FFD20D00CFF4FF7BDD7F556BD5CEB61B5A0F0AC8BE05E900002482401340CD2179B45F77C2AC186C04006C7FB03E15FFFF97EB0DFEFFFEA1707B0002000801000000000477FEA1AAB501FFE530000DA63FFA040097EFFFFFDDFDAADC4A6A5CACA1A0AA7FF601010400029AE405543801F7305C0482EA2C340687B87F2886E26FF68FE00BFFFFD00B0B800000088044000000017ABFE89F1554A9FFF91DBF0F1700FE050047FEF76ADDEEB56BEBBA3AB8184A5435BC88000100400B951BB6A4D2EB60630D4038EABEF5BE494C018EF03FFC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .mem_init2 = "3FF463FF7F80B47000020820210000000316EEFD89EDB65555FB7FDFF7078400040C022FFFFDDDFF7DEEB7ACDB0D00CA22541FFE00020008005D8A107F2083C78193C2F480002864F020C856D628EFF87FF30FFD800016800000810548080003197F7FF61EB7F54A51FFFEFFFB800808101E008FFFFEAB5FEBB16EB54BBBBA9611541FFC2000001F0007DA098FC81982C990E020B610501FFC3553FE303097F42FF81FD00001A800000004102420000017F7FD43EBDAF52554FFFFF75F805220051E013FFFFB7DDDBF27DED3B9FFFF7CA8953EFC02090010A013D45651E01F78695D414059AC4E3FFF10DE03680157F0B7FDBE80003CC0000000010008800004";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .mem_init1 = "DDFFD03D5AEF6AA881FFFFFFFF805680A886808FFFBFF55CF276BB2A893FFFFE65543FFA9E610003C05050A0AAE01D300965FCA26C083DAFFFFEF8189013D7C00163840004FD8000000000000221082FC7FF05AD6F75F6A55FFFFFFFFF80660204AC0A4FFFFD57DE275506A81706FFFFC255FFFFFE09830190276812B6F018500975C06472D8DBEBFFFFE020C50F2FE0480040007B8E000000000000011422FE7FB836D5B6BE9B6D7FFFFFFF978014209256208FFFEEEDDE5AAADE097DBFFBFDD017FFFFFE00B5069A80901D5AB012600140988293BCF5F7FFFFD482AA06DF49D6000001E18200000000000004828F8FFF87D56DDBEBFAB5FFFFFFF297C2168A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a286 .mem_init0 = "495AF45FFFD7BE0F55557CA09D7FFFF7891DFB5FFF08538B1CC6B12BAB70A91030303A8848DA24EFFF7FE20D5D205F1DFF8000FA25A8400000000000025479FFFA7D5B6D6DBD5D57FFFFFF8906D05452556B7F1FFFFDE47852A8EB73EC9EFFF6851FFFFFFFE655108E4540356DB0E4201029440B5DAC5CFB7FDFF980228118B7F2001F510D3500000000000009251FFD5FEBEDB7B6EEFAEFFFFFFFC543D489292AADF79FFFFE20BD540B742BA22ECFFDC3FAA5FFFF134C9C4A50261B6CC1908600410CE7E1C498FD5BFFE9000081A23A2801C40007F08000000008092AF7FF70FFBD76DAB7B76B5FFFFFFFF6838515A5B57B7FAFFFE4F54481693F3EAA8168BD";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a270 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .mem_init3 = "AA8440000012D0AA486FF7BFEFA6FEF71800FF000FB83BAAE21400FAD7F6E968710164305AF8917F8FABFCFF7FE80000924A54927B153FE24FFFFFFC1000ADAF7FFFFC00005297D7D82AAD2C85010A40000000003BD42D55414BFDE7FFFE17E80C003FC00159ABFAC41C04AF7A83D86951077954B37DFAF500CC9BACFFFC00124921225754D3FE4CFFFFFFF1480236FAEFFEE0001024AFFEED5DA4850038000580A3FFFFF147D1552823EEAFF3FFFD0908002AC001FE6FAE286B06EAAA9FC86C493FDBF0FD7FE0FD00D64EF93FF9114924A4951ABC7FE59FFFFFFFD000008BBBBBFC00000012FFDFFE3492A0020014AA053E368000DC96B5A504FAA92D93FFAA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .mem_init2 = "0002104005DB8AB930BC08B55505C038497FFC59FDBB85F6046513BDFFFC0024A49250B5CFFEDBFFFFFFFF0040002DEEBFF80000004B5FFBB8D556A50006A000003F2C7FFBC035EAB5413E0337FF1FFD000020600FF049F6C2F404891223E28B3DFF805FEAF969FD4098A4EDBDDC80422A89AA55FFC9BFFFFFFFBE80000216D5EFF300000025FFDDC552A4B809A80000017CB3EFFFFF812BAA5207A37FFFE9550002405401B612A1819C08C4882FF3499FFF807FE3733E72D4C0483AF77C00A694AA004BFDB3FFFFFFFFFC8008002B6FFFEA0000008BFDBE2EAA6A013C008010001A582FFFF840B9F7D853FFFFFF7E740002801506C03B58123022D0240F2139";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .mem_init1 = "9FFDA51785F669AD5141E12FBFEE001952A901AF937FFFFFFFFFDCFAFEA2F56ABFDC200002ADFF7771501053A0706100002901197FFC501FA00077DFFB6FFF960009403FBBF06A8200DE21C0000F0537FDFF24960FEE5CAC0385BCEDFAFD067C925636FF67FFFFFFFFFF97FFFFF12DFFFFF800100033EFCA4550417C03058841482FF0241FFC2EFFFFFFFFCAF5F5B63EC004A0B480FD3D44027033600058743BBDFC81F81BCEB9B658226E11AFBE3F424A3357C4FFFFFFFFFFFEC7FFFFFFF937DFE08200011777E529351180EDB25556ADDFFD05F0FC217DFFFFFBBE2656EBFAB0654055006CD9BA41B415B0411CF48FF778406C3E802CA420008AF697FFA529";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a270 .mem_init0 = "433578CFBFFFFFFFFFFF6FFFFF8FFFFD01D2080004B3FE915040980032ABF75A76F7AC21DFC000277FFFFFF6BBFB7FFB09BA401340A81D64C14863F0203FC53AE7F102DA5D882EC2BC7C5356E33D80A447AB49F8F7FFFFFFFFFFFFFFFFABFF855CC0A040120FBFDACC4480215FFFFFE67DEFDA1282000110F47FFFFDDBCDDFFD227F8010018124B040A005B0026F8D307AC490F85B05EF9F52A98577ED4D10A475BF9FC3DFFFFFFFFFFFF7FFFF04DF714D44020001BFFEEE9224009EFFF077FFFFFAF78D447001E9345FFFFFE47F7FFE5FFFCAA00114844042804BD8053ED5333B6AF7FC0E3D0F2EDF7CD856ECC121E783B1FFE7FFFFFFFFFFFFFFFFFE8320DE";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a286~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a270~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a278~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a286~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a270~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a278~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a286~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a270~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a278~PORTBDATAOUT0 )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a286~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a270~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a278~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a278~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a262~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a286~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a270~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a302 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3365w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_last_address = 4095;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .mem_init3 = "FFFFFEFFF3FF000030CCCC00003000440CE600C001C33BEA6E038A862222E2280ABA220A60C822EC00BFFF02B332222888A208A2A8A8AB3E338800C00E7FEA913FFFF7F3FFFFF09D763AB67380F9E59667FF2AAAAA28AAAFFDC365DBA66BAEFFFFFFDEB2618A2A0AAAAAA26AAEF76DDE77DF65451A8888859665D9DDFAA27DDC2DF7F0040100AFFFFF2AAA84CF7FF15555559555655955513832561E4495444EFEEEFFC3FFCC02000000002AA8000000005030F3032AEBFAA8853B9DF769DB9BBB6D98CAEA7BA0AE407FF3830FF700822228A23B0A88BE8F0290EC37FFA88AA91677FF7FFFF27E666AF9E73037BE6966EEFCABAAAAAAAAAFB80D9B99BAEAAEFB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .mem_init2 = "7DFE9066EEBA92AAAAAAAA9AE6DE79E779D9E444462222112D59DDF82AA69DF69DB761011010224BFFFCE00FDFF7F5555554096555955A83B3BEAAA46D011AEBFFFFFF0F3CFC00000000022288000000003A0830CEAEA3CAA85B22756E27859EE6DB64961D571BB33E2FFA0248017C08088A039922A2B0000DD6EE5FBFCFF22BA2BF73FFF06A808888B67B0C67BB99967FFEBAAF2AAA8AA7DF37B9BA66BFFD6F5601EEEAEB892AAAAAAAAAACD9E77676DD9DE1445D88888466759DAAE8CE8767762F804001010157FFFFFFFF7FDF3555643F95559555660ECEE156446AC1211AFFFFFF0FFFC0000080000A28A000088010AAC30C32AAA3AAA59A8A166A4B9D0B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .mem_init1 = "BBE6A4B0F0443062220FFA078088F78A7F02B6F6E8A208033CCCD6CFC33BC3E2ACFFFF0C9830AA333A9DA8DEDDBB9667FD22AAA2AAAAAABFE3A66666EF7FFB8CFEEE66E6BA8EBAAAAAAAAAA83DD99F65E76664451B6288846D59748EAEABAFDF6DA6020440101156FFF7FFFFDDF3F558F3C99595555459EC604C961918130ABAFEBFFC3F3C0200002000828AA000EA800EAA308CCAEA8F2ABDABA995F889D3A6BA1A7608114F0006338BFFB780007FFF7BDB2DBB2A09202C902226CF3CF43F3EE9FE4815822235EEA95924D8DEED659BFCB2AA2AAA2AAAFDCEB9B6EFFFFF841FED766E9BB8FAEAAAAAAAAA6CD67DE779D9DD945119582081465E6BAAEAEAADF7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a302 .mem_init0 = "DD82064011011156FFFFFFF3F33F35573C24555955465B3B3B3A564A476142AABFFEE0F3C0000002000028A8B00AAAB0BAA88CC30AAEB3AA67BA6255ADF7A106BDB6A4181FCCD30AA8D823F62E08FFFD0C7FF6C088AE30B00808E475F3ABE2FFBC227F3EA20B1455559431B6EEB999BBBBF28AAAAAAAAFFE399F6BFFFFF1ED99FFE9E6EB47AEAAAAAAAAAA8DAADB79759D959445119622244D95BAEE96A2B7777D80140400100556FF7FFFFFFFFFF553D6A76555556592CEC6E255A66490951AFBAFF0FF0024208200000A8AC02ABE80CAE830CCCAAABDC0B6A8F601DF77AD16A60558BE4FFBEE7012388BE03FC055FFF31728CAA2032880F0EC76F7C89133CE";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a294 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .mem_init3 = "072407FFFF7FCAD7FC0000F6D0FFE6D58F4D88000004936DDBDD5E037B24EC77702852BFFFFFFFCFB93E1FD552FA17FFCF9C0800000143B080A9087881420E6123E81FFF4044FC8FEAF44000AEBF203C22050D3FFDBC3B5EE00007F23FDC9EBE892900000001925EEED54B411FA07A67F461001EFFDFDFB8EEF36F6AA5F496F3FFA80400000555F081250038106C503435A6B3858C437E03EA3D3F85B32B50B1E00BF45FFDD7D5577400FFD1FFE97FC3800000020004556D7B557DA0ED91DF47F16800BFFFFFEFFC9F6BE715557242C9FF800000000607B200A800FD771CE4B27DD90147540CDE01FA1EA78780A208A6962FFFFFDFFF5B5FFA03FF47FC9AF868";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .mem_init2 = "00000000000D4D03AD8A8F4376C77F47F462003FFFDFBFFD771E1FB144615202FEF4000000028DF8000800F5A2E90C5044206413AE940481E8BB9E267BFD41E68E3FFFFE656DECFFFE03F9E002F6204000000000007C2480F6D56AF0B7DDFFA7F8E8803EFFEFFA9DA9EFEF0692609642FEE00508000BFFE2002C00FC4D2D2F56C0B3AD5F0111CEC1E88BA4415B6F511DA90CAFE89FFE17C914FE635557F210000000000400BD2A803AD5AFB8BE6FFE96F864007EFFFFE17F8F4FFF556BD45209FF001040028FF7C804A800E3760D3901C8D691065064684117D22B2169F81C89C76F1FFCBF820CA38EA8B555FB90000000000000027D9212474A85EF5B17DAA7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .mem_init1 = "F860007EFFFFBD4BFD77DEF504AAA20EFA000800201FFE40036009E0110B5258505F8402BC84A6E00C4BB06FFCC7FE1299100F9FFFA0053C02FED55EB2000000100000100DFE154801D5577DED47FFAFF83407FFFFFE7BBFAAF2FE5696D4A0BE20000080803FF70000A011C1A8BB88B8C07CC28FFBCAA0006B103923FBCE0A4080860B5C2F4FC152C43EABAB200000044400104002AEAAA8085B55B7B703FFAFF9100FFFFFF951DFEBABFF2DD062BAF300280800247FF2000000452E84CDA51D202B7058DA630871021F7CC80174150143351E77D57FEDD0C2F554B20000002560000900492FA4A4205552DDDDD2FFAFF80D29BDFFE48FDF7574EDDA50282D6C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a294 .mem_init0 = "205024D0E07F80A0008010040D4BA894560FD1ECECA564B0385BFC28141E902EE1E0231FD5B6B6A30FD75720000000080000001324E9925480295477768BFFEFF947A0FFFF947F7FFAAA713D591EDCA90148021504FE50001000BCC666A1E28BCEF57E62EDFDACB9BDFFFC12F0056AFF4060082DD6DB55F11C28CC00000000000000001A0B1D128A5019755BBBA5FFDFF92EA1DDFF5BFBDDFDBAF645A07AB7E5246C8240207C800002020C2B8D7C8A4EEF7AFD203F75C8E0383FF0A54815F3F7E1E132BB5ABFF70010FC4000001000000000C078F7FE2928843E257DDED2F7DFFB1C01ABFDDEDFDDF7EB391103BB15AAB77191BF007A00000C1462C222BD0BBD";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a302~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a294~PORTBDATAOUT0  ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a302~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a294~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a302~PORTBDATAOUT0  & ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a294~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a302~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a294~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N45
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0_combout  & ( (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0_combout )) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l2_w6_n8_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1 .lut_mask = 64'h0030003002320232;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "FFFFFFE651073C87A9EBE2A07D9FAFBE74440BFFD7FFEF8001C003218223DFDDAB7A5575002000202A8A52C6FDD6EB2A8291200200000000C5107FFFC050001808407F733F10A054F95AAD5555B55F50FFFFFF7EBF52706121B5EBBFDF7AFACFDD2A89FF68FFAF100609EE09601FFFF4ADAB939C8023A012A9252407FD7F6ADA8A0040200000000364407FFF0028040C8811DDE76F9452910794952ADB6BFBD5FFFFFFEE76BD4AAB41F7CBA5BFEE7AFF6FD5C7FFFCF7FF64088F90C008283C8FD56C54E20001C7D14A9248DF75A55596200820800000000155C1FFFDB0A404020208FFFEFE0229449FF06FD7555F7DDDFFFFFFF6BDEDE0C341E2DEFDBDBDF55F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "AEAA8BD7FE7ED7F1A1FF2A32472BD8053EB74B7500003B503A08A05CEEFFAA851442441040000002D080FFFBA0D000060411DFEFB8404432057AAFAAD5FBAE76FFFFFF7DC6B77E0FA1E4CFA5BFFF5DFFFDBAEFBFFF3F7F7E2FF60E7C8C2480060EF000920000004BF089111EB54D5584A1088001040000050903FFF7A1280200840A7FFFF5C12496EAA65BDA56F2A948FFFFEFEFD6DFCD0B02E13FE4BFEDF6FF375516FFFDB7DFFF4F083E7898661C00ED3002A880000004F84840969AFB4AE694400000000000084407FFFFE164010201013DFE6FCC5249151B16EB554AB5AA02BFFFBB7B577A8783DA9FEDFF7FDF6EFF9AC5FFFF9FFFFF6E463CFF70A9800F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "60059E9300000203FFC4887F6E9DA55361224008000000040407FFFB8410010051087FF7EE0002A840AEF83ABEAED6B338503FFDABF5868A93C17E65B7FFFDFFBAAEC57FFEF7FFFDB6E1E9DAE7EA00727B0E6A4C80002000436203B3A53692E12882000040000009100FFFFED80800812204FDF7FFF92921025CEA2ADAB95A9601C0621FFDFEA68BA6E4DD6CFFFEDFDDFFD743FFFFB3FFF7E7FFB7A3AF4800910620CBA00000000037A0487FBADB05678200000004000014503FFFDFFC1400C028803FEFFBE008A84D72ED377D55295A0000C0287FDA868AA2927C64FFFBFFFFFFDDA5FFFE8C977FDF7EE71BCE1002108B30197C000000037952004957AE02A0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "AA01000100000010807FFFF7F800804041013FFEFFF04642990BE9AAF57ABAD6050A80081077650A83703E65DFEFFEFFF77BD2FFFD57403E9AEF8FAFFE4008B0460007E400000008D4287133A4EC016AD10410000041002243FFFFFFDC00402024843FFC9FFE280124EF9DB775AAD6DA000000210033050387823825FFBFFBFFDFEFE2FFECA1A84BFEC7067D7E8002FCE00029900000000A054BAC7D69B40171280840000004005101FFFFFFDC00002055405FEC9FFE080892CAF0BBED4ED76A000280E0004B850001E0BCECFBFFEFFFFEEFCCDFFAE601016FFE15347B004F6100001A00003E035E4B5254E75FD80358D2A210002111004007FFFFED9C008010";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "FDFCEA3D45D6DBC656D44D7C0001555FFFFAAAD404003FFFCFC8240A8416EB9BC75E007B2E27F56BF03269FDA2915C0FFC91F9BDC004428101B9C254A2A525344A9FD1B38A549A28098010084305FE3D7DFBAB6F1D6B7532AFB800FC000956BFFFF6AAD500003EFF8FF23020201BEAD14B5A00FE431FFE17C03A6A7FA2A0D00DFA13EF778CA5012403F91524A812D5F9B067CB954FE1AC00720410720580FF9EB6DFA9A38155A89A6DD8CEF00085697FFFFA959A0C107A7EDFA9A28A06CBA2CF592D00FC247FF33EC032757EC140543FFE07F6EFF804034020AD509100080E1050C7A0A3C26934041009830020C07F4B174EABAFAF6EDB969FA043A00202A57F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "FFFA89010C005C7F9FDE5150B9FEBDF7E40C01FD0A7F95BF003A76FBE1405007FA4D9BAFB00142A1072D2A44404244E48C0FAA208E6238904C60561111003FB00026C329D2555A525EB44200040AB57FFFEA410C0C004C7F8FBEF4C30D4B5D246A2401FD243FBB6C00527D7FA2814817FE08FFBFE5900A0001C248110008110228D3A5238F6888A1A08681040060BFE9000ED82F56AAD40A2158D200002555FFFFF5204A0040F07EAFFFB9AF998E69F1410201FF209C5F700032FD7EE0022216FE88FC75F0A80920032AA104000019D448B750078BF0C0470218004007705FF604048069C83AB6B58F5A7200001095FEFFEA85D40000987FAFB7C00633F38F3B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "280003FFA74A2840003A7EFFA8809015FF49F6FFF8131000141104100000338AA017ED848C7A9400899008000FB82FFF528080BE69AED8DA345A1200000155FFFFEA928A0000F03E9E4FE7796FFF3EA8348003FF86A9A5E00032FF7FE002000BFE58FEFFD04010010B4440800000160832C3D33814795602242000003BFC17FE0922200DE522AB6CC2BAF6000022ADFFFFF548041900F0768F97AEFD55FF87D4080103FF2A239A00003B7F7F5001000B3F567AFFF089100A150210000000881444D3D60908782E0080090000FFFE03FFC95004AED7C8ADB31D68B500000515FFFFEA40E81800E01EDE0FC77D2EFFB3F2504003FFF31874000012779DA8800015";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "7F567FFFF922A09009E4000000004DA41CF7680188380E812848C00FF9BF01FFE540012F76A556596CAB3700002055FFFFBAA8C41800C05A55273FFE0BFFC92C050003FFF4F19000003B7F5FD000005FFF44FDBFFA0082882580000000008D001EE7FAC80AF26EE2424700BF5DFF00FFF90900ADABD09BAD9DA8260000152DFFFFEA81041000E01D5A0D8FCD0EFFD606100003FFEC424000003E7D4F60402FFEFFA47E7FD89281200320000011521200BDADD56086ED3C11141C0831FAFE82FFFC840A2EEB4A41B6D2AD64000012BDFFFFBA52080040C0064A025F3F5F7FCBC8600003FFB9C50000001BF6AD00BFF7D5AF8C7FFFF448800001C0000A55516200";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "008002078202720FD70E240008CBEFFF7F5BC6150EBE1C100007FDD0101281001C4982B400ADDC06000EA1818070000042F2BD21E0600808003A0020080021EB3BEBD08BEFFDFFFF03FFFFB82A8AA4000500061441452A1F11AF881DD3056BFE69FBD35ECA0678000007FB5034284200880580A000EBD606100347000000000042F81745104363C0820E481240000019F1E9F006DFDDFFFFA4FFF5D68492480020000D170A01381F173FD814080EFFD7DDBBE157A0ACB0000002F9480C3501001CA082B1016FD71F34020F0000000004117E2AA8C30A28034008400000000900D9E7D80FBFEFFFFFD27FDADA0480900000001C0596409A1FA6E7FE0A62577F03";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "FB1FF38EE0FFE0500007FAA00078A2001800A22301AFFC0E50130400000040400FFEFF74C83340C8600106084400100874F3F10FEFFBFFFFE0FFFD44100490000000021620909A0F9367F7AC027E9E02FF80FB8FDDF980100007F950017420001814E22303AEB80AE8200B000000092A1FAFFD5195020008F0801A0000006A011E6BB884FA5BFFFFF07FAED54001000000000A222A409A0E83A7FF9A1EAAFEA068E8FBE774EF00600007FAA004D541403417E223011DFC0BA406080A0002A48A65FFFFFF1AE8002EE00100811002040A653FDC017BEFFFFFF0FF756B4000000000000E3E25019B0F8AE7FF940DEBA000017BF7EFA47E80200007FED003E82008";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "B00F6050031DE012A8287818840012AD8FEFFFFF8B2909023000100000012D002797B7012FFFFFFFFA1F5AA90000000000000C1101053F8FC2A7FFF85B7F14000EFBF9EFEFFF40700007FD2017A23000385F63118019A002AA10F1241080AB75FEBFFF5F8609B00418000200001007B4575BFD4287FBFFFFFD17D5741000000000001C1341067FCFA3E7FFE29DAD06203FDF7BEF4EAF80000003FF100D557000281B42418015AC07F42161CA62224557AB7EFFE24485890518080000002021F10BCFF7E04BDFFFFFFE8B75949000000000000448A10A7FC7D0A7FFE1BEB787007FEBFDFFCFF740080007FB200F4AE0447051621180288071F8C0D124A8895FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "FDD7AFE008124420044010080000085007AEEB502DFFFFFFFF07545480000000000214685294FEE7D567FFE136D48C2068D1F9B79DEFA00C0003FEB00753C000703D50010032C061488094956A457DFFAF7B8FC4880900000D78E0000411C00597CFAAB817FFFFFFFF0F62110000000000003C202108FD63F507FFCE3B6B08202080FDB6DEBBA0040007FB10039700017015601840201822F70345496B547FFFFB5B07345C24C4490BE14800010028FED75BBB5C0AFBFFFFFFA550925800000000040C903295FE23F2E7FFC879AA2C4042613EF7DCEFD0020005FFA006AF4060703D4880C02100022E0FEAAA75555FF75AAF11D2782A023037C00021C004058A";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "907E62BD30000001F2F83803350000010812FED77A0A83BF5F7FEF77FEB6B55D507FF052544BAE189A7E0F6085004000322407BDF407980000000025F05E10A2F5D401FCDFA037958377FF8D12010955447A74E7A30400000005A8CFC00001000801FFBB7F0151DFDFFFEFDF7DEBAEF7043FF0826824679B3C83CF975C04000185122E97BC5E90000000002CD83E42EEFF42057C56C88BC382A7FFCD0910022A20FB1DB3E5360000011F3797500010800C03BFEDFED6A8AFAFFFEEADDEBDF755E01FF3061C13FED80D60826C801D984290889B5EECBF54000000000413500B13ED40017B65425FA585727FE02448015503FD0E9D6D000800004B37C3D00240A0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "8408FFD6FBE4347FDFFFCEB7FFF6DBFF7113F8667C707787E15605108090A980021FFFBBBC7D90000000000013F44A7BFF8200BE10016FC3D273FFF100000020A3788F5F8871DF00012F37AFA80800001A80BFDFEF50EF37A7FBCFD6FFBFFFFFC409F60FFBD9020333EE620202030000288F5AEFF6FF50000000000009620DCEEEC8857C01842FE2A9BFFFF82880006105EFE50FFFFE824108AABFCCA844500014780FEBFFE40B9BD6CFDEABFEFFFFFFF005FD00B8F03025FDB790A00080E840000D407ABC7F9000000000000068F3FFFFD300BC000127E19427FFFE820003C186FEE0FFFFFFF4002236378EA00142A03BFA27EBFDDB85CFC2AB5FABDFBFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "FA83F5B09C70378FFCDE1E7910200500010850206CFE9000000000000081EFAAFFFD023E000001F8B087FFFB10000F83077FD07FFFF77EA20957AF8F8808208077AE01FAFF6FE092F34AAD56F6FFFFFFFE223E83A1F12141FEDA87F9384008D40000000007BF900000000000038AF3FFFFF5053C0004017C757E7DFF0000160647DCF07A024FF7D1455E3397AC000220DF8601FB7FB7DC44B5AF9EABFFFFFFFFFFD2DC1A20344467FFFBB32F78118101400A0C70944D8000000000000FDBFF5FFFFD41AE500000DC7FAAD7F400001C0A86BE781BFF9F97E0556F2F87C2C200816F8600F5FBDFF3D64B56CFD5B6FFFFFFFFD78D213849D244FFF7E39EFE006128";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "0201900228219000000000001C2EAEDEFFFA801C0040081C7FFFFFF00000783D85EC787FFFBFFFF255773357C1E10101AFCE00F5FFFFEFFA54EFCEABFFFFFFFFFFF7838210198D92FFFB7FD75D00018104000003008100000000000018DA3F6B7FFE811F0000405EC76EF7C40000F1E506E61091A873E1702B6E2B87C710000553FA1175FF57FDB34D57EF96FAFFFFFFFFF66C8013300209BFF0BDF5020000C200000001156F300000000000332037AFFFFE84BC000010B93DDFFF800003DE8E06EF1DBF09F7EBB26BBF3395CFC0001D25F45DE5FDFEFFF62EF7DEB7BFFFFFFF7FFF45406E3208013FFED556F28106001000015C78D160000000000062E06F6B";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & (\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # (\dut|vram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "BEFBFAA881F79E8050C095C86BE7417FF802408F798124DB7F790000008D6BFFFFEA980400004010A402FAF79FBFC5DCC48003FF5BA00000003BFE7027FF7FFFDFC13F4FEEC000000E00002AA95244027B73CA2086EC76000B00028080FFA0BFFE08000FF580975DA9D921800056AFFFFFAA63041000800012013FDFDE5AEAB5060001FFCC000000001B7041BF53AA9FDFAF1D7FFF920000124911255553D801DEFBE3E000B92F1055E80008200ED05FFF82042FFCD29FAAAF6B0B80049AAFFFFEEB29223001C0005484BBA7DC90B798D40003FEE2400000023A478FD697BF1557D27E7FFA46008003821554AA47D015F5FCE484C1D8DF8319201000037FEC2F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "FFB0003FDAC02BDB5AD72B0081555FFFFFAA53E810012000AC283FF7F500E139834001FFEA000000001A9B7B14306AD55BCA7F7FFE020240289C5525528B0055B6B952B0C3F0D4570800222AA5DDA607FFC0002F5E0E2F6DB7B73BE200455FFFFEEA34A420425D00BFD2DFDB7D9D2625920001FDF28000000032BDA61A06AB55A9627FFFFD2C0AB23453AAAA951E016DEBF9E04503F556A024800B460B5ED007FFFE000FFB403F55BB769A9A015ABFFFFFAAE528200110482FFFB4BFB2F4035A058001FF48000000001A35418AB7DDB564D23EEFF90B6C9A4B3DAAA5551982B5BDFFE090075C3F01520012A8CD5DA103FFFC003FFF465F5A9D9F80BF03557FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "FFAB72640000FFC001FFB404ACF8848E854021FD0400000000125D06ACBD6A9554A60FCFFDB36AD951B6AA9555600DADEFBD634A0AC5AB802815526E36BA4807FFFD800FF7C25FED6FFF8017D8957FFFFEADC99060012B640417D8113D72100701C010FD1B000000003845DEA2D7B6D2AAD41F0FFDF76AB081DB5554557816ABF69E692000C6EFC827FD21B82BE90000FFFF403EABC5FF96A5DF150FE0557FFFFDBAD5086005000568553FC162F8821DC52010F7C4000000001034488F7AD55AAA912FEFF647B5D522ADB552AA7CABB5BBBD539400305742942CA070AA8800407FFFC01FDFCDFFF46E7D8CCFF2557FFFF6FB6910600C80010895B7FD55E00040";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "60C080FA3000000000382B68FBAFB5555569BF2FF647F5DA8246DAD5A8F95556E99C4F49004F122030B35100281400103FFFD01EDF7B7FAA359D914FE2AAFFFFD55ECA88000420002B5B1BDF1FAD3402F370087862000000001028334DF5FAEB55C51FFFFACE75B781FDAB5555615B6BE17F56A40417C68105C15040402800283FFFFC1DFBF07FDADF7D8AC7E0ABFFFF6ABB65904019000000F5FEDF03871110A8981874180000000030260D11BFD72A90D1070FEA5CFBDD07DFF556A8C5AAADB3FF9B91022F91140423A00080D4000C1FFFFE1FFDF0BFD6D7FD80EF815FFFFFB5D69210000000000A5FFF765F9FC0023870346850800000001800273F777433";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "04405B699EFF00044B57166DB7B5539600000282820205002508B8E5FFFDFFFDFBD7EEFF6AEB20002A3E1C3CF6000DE4000190A0026C803FFD415FBDA6D00DB71A1410000448020007FFFFFF9A0000106C207BE934FF6401122BDF76DED5145AC0000000082871000580E8EFEFBFFFF7FF67D3EDD5B0D800075F9894E0FE1F18000A06001C81AE73FDC5ECFAAFE9555413C92000120400000FFFFFEF7E00000828A03F892BFEEC0549565B5F7B5C576D0000000001424A8A07807AA7FFFFFEFFDFFDF776D74F2C000AFFD06F0EB4FEA00005FC403C65D51DFC3E994E9F6AAAB90234A80000A008003FFFFFBDFF00000400D01F1309FEDCA1A84ABBBFEDB57CDA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "008000000003F209472170E5FDFF7BFFFBBBE25B51F6700020B103E1F808F600000DB8820002A05E777D01E6FFED56D60042D800121000003FFFFFF73E80800418202F7E49FFFD802129A0ED76C7DBAC39A0104002C2DACF0581C9E7FFFFFFFFFFE6E6AAB75FD9000A5E865547FC7F300012FE900203ECEC0000957DBFB55568307E4C00008002007FFFFFFFFF80100205283F7FCBFFFFBEB055ACBBB97D546FFFCC05042307BF01239328A7FFEDFFDEFFD0F0B577E82800002B5A7B8FF807360003C38004002F2E8600137B5FDAAA8830FE34000000DC00FFFFFFF6FFC0110208500FFEF7FF7F7B8AAAACEEFFB7A8DAFFFFD2006A52908182C0C0E5F7FFDFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "FFF66A9498F720A0000486FE9FE0003C801FA8146A588AE710000ABE5FB555AF4BF8FF0000002801FFFFFFFFBEC008010A6807FFFFFF7F6EF2AD2677FB96F56AFFFFFFB2F604A23003834CA7DFFFFEFFFF5FDE2247AF79D0010985B93FE00002A03E724394EC0666F5242EE55FDAAA1A009E79D00000A807FFFFFFEF7FB0110101841BFBFFFF7BEF39AB545DF96F7FADFFFFFFFDE10250E0222180677FFFFFFFFBE728493ABDEF64044601623FE0000B29EE9C682B0C001A4EA919B95EFBAD3C067FDD900001400FFFFFFFFE7EF0044086DA1BF3FDFBFEF6E65CC137CCB5DEB5FFDFFFFFC584440003042025DBFFFFFFFF8EC9445CD42E88441688122FFE012D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "DA7C9A6AEC840054ABB556675FB55852057F5E6E0005E00FFFFFFF5EFFE80100822A15E27CDFEECD6B5AFC2FB7DED5DAFFFFFFF78E842CE003002065EFBFFFFFFED5151029EBBC2CD20FAA043AFE017FC2BEA000524600CB5EBD42BE5FF6B1D8037DBEFE801268FFFFFFFFFF7FFC0040432A0BFA57DFF67FDAA7EE8D7EDEB55AFFFFFFC18E80D80123003064B5FF7FFFEF7EADA067EBF092A06608003AF60FBF38B80000ABCC009ADFDF5F3EAFB5A061016DE6FF7064C0FFFFFFFFDF7FDD00A8434A4BDA479E95FD6F6EEE49FB77DEEAFFFFFFC1CEAD480107000465D77BFF7FFDABECA00E86EED5DA2F80001AD2FFF7E2EF80004F9001209F7B50D25FEAE789";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "DE9EBD6704BFFBFFFFD0EA82D000000000002CA02281F875F2ABFFE27CD4586000013ED797F7D401C003FF500BAE00E0301F0020800000C588139556E7FD7FDFEBF7824896AAD00E87C5800EF00281032EBB43EF02BFFFFFFFE0D09084000000040028A03299F4A3F53BFFE4B754B0F800005F77899BA9004003FFA0068E0098300E0080000830CE900B5AAAAD555FF379DFE1551AAA01CA1DCA000EE00014052E76B1E7714DFFFFFFE04800AC000000002008802109F823F7E0BDC1D6D5507900005F7FBAEFF4A03007FF00075C00A0300A08A04000105C2016BBD7FFFFFF5AD375305F4052C9840FE7000D0000000A1A5B21CB40C7FFFFFFF1508068000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "0000CD004115F923E7B3FFC1AB6ED17C0010FF6FB1BFEA4A08017EB00EAC0018200481200100C052C01F7F7EFFFFF812F0BF0ED7A74A68DCD387801600400006556F4A4B2187F7FFFFF2602042000000000151802019B263F4F1FB87A2BB51FC105BFF6F327DF5514403FF900D2C0018201480240819608880CFFFFBFFFFB800C95E13AEE2A55150AE264028C000003B6A4C76439057DBFFFFED880095000000000111801011FC6BFEDEBF93AAAEA3DC04043FAF20287E2A2981FF800E9C00E03008D004000460B5014FFFFFF5DE0400A4178787FAA5628AC40D08028004041ACEF72F53E8296FED7FF84800320000000001AC802009FCE39FE9FFAE86AD62F6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "240ABFEE42408A9555435F9007581008201481000000005B009FFFFFEAA80480CB7F97D5E545E08810400804001800FD7A2B3F43FD073BBD7FF502006100000000009240A009DFE7F5E17FC7F55A2A590B157F2C06005DC800187FE0073800202028A83002008010031F8FFFAAA88002269ADE83514A8B018001000A004001BBB2A56F57DA853FBEBFB644000B000001000002004211FFE3E5F6AF7ECB56E4FEEEAABF2E05554FEE98D2FF90039800102028C00000A242480000CFFC9FFC3A8C9777FBE5D942060D4198824000A8017E7C4B3F47ED628FEFFFB936001A80000400815A802119FFE7E3FDFDEFBD72E2EC365B7F28406DCE0002E5FF2001580800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "2029E030000F81100423C7E887F91E55CB5DFFC7CD3BD04208400502012306FE90A57197E020F9AFFFEAC800328A800202506480A105D7E3F73FDFCFF6BAC97ED56CFFC90567C10779A3FBA001D000252001E24A0000000808CB85C884F34F17215877C3468AC89CB950800C05044CFA40260A87F0AC51AFFF710480058240041145A400458CFFF3C3FFFFEFEED942FCF7487F8487FE7FFF0F03FFA001B801112001D04000000014312012A01CF5AC7FA9E01572C69544821284112802801EEF00A0F483FC7412DBFF755D000D24090424AB4A808288EFE1E1FFFFFBBD7BD56FC555FF880BB9E8FFF903FF20A1D00019A001A06180000010129531408A3AA5DF";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFEA156800746FBF7BFFE000002F01E03F1C2637FFFFFDD3DAE31978F4000729358ABD7DEDFFF6EC392DF55F7FFFFFF3FFF82811260054C5FFFEB5ABF80583415003982D4FD10000000000153A13F6FFFFA805F20081BEB5BFFFB600002C00C03B4E9C1B8077FEC56FE130BD60003F480A17F97FFFEFFF5D974BD4BFFFFFFFFFFFF104001B10040AFFEA8AAADD8040295400267FCF7A40000000403AE82AFAFFDFF410ED3642FEB7D5FFFF6000FC0184370A049DF0501F45FFD338F4A109BEA0481FF4FFB6FFFFFF93FF7AD77FFFFFF7FFE10801EDB070317FF74AAA9300000505008B8BCFD800004000041B210BF6D7FFF413F2CB6DD808B3AFFFC017F4020";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "C2282062A809928F7FFE1385A0444FFA92403E43FFBFFFFFFFFFFCB7FBFFFFFF6FFE48806009324495FF54A5569E40040400202610FF3A4880241003E884BFEFFBFE82ABB15AB6A201D1DFFC00AF80C0403800BEEFFFD1DE4FFD31C0C00055BFFD6815803FFFFFFFFFFFFFD5F7FFFFFF3FFEC20000805E224BFF3E56AC4E08000000800024FDB0001100892722927FBBBEFE02ED00022FF05060BFE8037F8100C0100AF7FFFFF5553FFE0A02D050104A57D402A0017FFFFFFFFFFFFFFBFFFFFF37772A0040280D00C4FFAE3ADB018480040042004D7EA5248892448C9452BFDEDA782F42022200A8100757E01FDF0008C04E429FFFFFFF5F1FFD10C542508000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "002FD054000BF7FFFFFFFFFFD7FFFFFF1DFE49002000960211FE971E9D61400000084000083AB09244492248554AFFFD684178091BC5001C2D00AC00FB6F00998060303FFFFFFFEB3FFE300A091B455448017FEB80000BDAAFFFFFFF77FFFFFF1BFE3568205A969125E7CDE3E2D4E444001401004047AA492224AAAAAAAB7FF7E089C057743ED407970014049DBE0311C030120FFFFFFFF6AFFD000821C3F4AB5528BFFEE800042B5DBBFFFFABFFFFFF8F7C029058008A002AFF5DA1A0C426000003A40001012CAAAAAAAAAAAAB6F7DF0887121110424741DEC002B875FC0753803D8A0BFFFFFFFBC7FE001080CAEB69AAA03F7DB8000000AAAAD7FF57FFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "4DF860103A0A2E9122FBE770F0611080800183E10000829AAAAAAAAADADB75F802BC0F44400029A1F9B00050BFFC1C22803F88F3FFFFFFF187FD0241F9A2ADAD6A81FEB5E00000000892ABABD3FFFFFF83FC0110258B001CA97FC3E0781047C820002800D2200F455B6ADBB76BAEF7E01B78AAA42498AA89D2E0000BEFC011A7003FF9FFFFFFFFFCDFFD0245D4CE51B5000FEA56000000D2004008AFCFFFFFFF6FFCA84050AA030FC13DE3A03808848A20000805567FC09B6D5D6D5ABEFB6B805FF82D558585D4074BC00127E800E1CB02FFFFFFFFFFFFFE53FE0286ABBEA4000168003000023F7F55555257C3FFFFFF21FE10035928204750FBF75C3C040B11";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N51
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  & \dut|vram_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & 
// ((\dut|vram_rtl_0|auto_generated|address_reg_b [3])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((\dut|vram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h00275527AA27FF27;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "031790FFEEC580FFFFFFFFDEFFFE150020CF2B4A01BF95FBFDAE81205DBF7EBAFFFFFFFF4EA4580006808066B5DDEFD576D50680283CB756A08F80000D1FBAFECBF63FFF1C60118017FF5E5F3FED8BD0030F7A7FFF8181FFFFFFFAFDFFFF805021954C945136FFE7B2B3A50A16F4EEA87F9FFFF96E2D310004002175AD6BBAFFDF692AC010FBFC6B6A2F80000036EFDF5BDDBF7E1E016240320FA65E9FF75B184055CAFFFDA525FFFFFFFFB7FFFFC01230FDAEB68107F39DA2299040857EF756F6D57FF16E59A4010600046F57AEDFED7BDC86D861E7684B4CA5800100AF747DBFFDF2809F11074062FF50AFEFBB85A52F0B03FFFFA981FFFFFFEF7BFFFFEA24";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "10768FA49212DBBE9B4F5C040ABFDBA5FFFF50316C308001210000E955FBFFEFFD6A4148600F428AEA0B0004005DBFECFEEBFFF2E42603C0321FDA0EB7EE55F538B78BFEFAF08FFFFFFFFFF85FFFE80A08CA7A5C82450B1AACB71210355FFDBEBFFFFFA86F4010020C000098C06EF7BDAFB222600F3E9AAA14AB9C012B45D5DFFEEBFFE4B30472A01206F0B7AFFC02FCAB1A23BBC3FE27FFFFFFFEF7DFFFFA9488B8DD7C90010772F14DB040D56FF67C06DFFFE26650840004000418201BBFF7FAC9006C39F8FA5550551800A25DFFFFFEEFFFF4617BBAA01400520BECB8C1708A20FE9FD7FEEBFFFFFFFFFBCBFFFA15403B506C9000084722FD4903255FFD76";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "FBD8BFD2A020900206000418A20DDD7D6D5500287083D52BA25918108053F6E77EFFFFF280CF32177000412DF679307002C9FBF7ABFFE7FFFFFFFFEFEBFFFE8A845350291490142FEB2E000F563E35FFFBF8B0C2AC88880204000019C00177D7B6A880B0000FA2A56923180015574011ADDFFFE10011E0C6C0000043DD90F8C74025FFFC0BFFFBFFFFFFFFE7F0FFFD2D407A1559A080202AD55B121D3BAFFBBEF9F7F936540BA21B40600867E010DB75D5240096059A895AC90118012254000AAFFFFFE200C2780050002212F743EA928045FFFF17FFFBFFFFFFFFFFE1FFFF4360046511A01042406B3AB0ABEAF7EDCD9FBFFF220504C83003009201F3006DBA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "AA9400523D36DD490901180014000222AFFFFFEA80C05B0DE000E498FDDB7E76002FFFF7EBFFF4FFFFFFFD5FA0BFFED3A21FAE1320108034D5FCE83EFAAF9D3AFFFFFEF2540F227008000807F4502B5554A0004028596A3349401802800008415FFFFFEA800008C7800408667F67DD7A007BFFF1F3FFDDFF7FFFF47FE01FFDA9603DAE3D2000882044FF804ADDFE77FAE7FFBBD2941549480082400A7A0152AA9200006B2144A1CF48501C08000001085FFFFFFA018001380004AF51BDA7FCD2007BFFB679FF9D03FFFFD83FC00BFDD5612A3E1B700114522BF4E0BF6AD80340FFFEFC4A0D4D423020030013BF0055525100000902D2A02B5010800200090045";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "12A5FFF3C7A520B099C88810084812E800931F15FEE30ABFFF3425441902E08882AF4900A2C4F7F3E13FFFFFDEB348237D33FF952DD7FFF80603FF8201B1011D2001A008C000000028429004AA5F477DF00006C8759A922231912420620431840339B1C2A7F1C29FFF2A816003BC03204256E2804BCCFA81E1FFFFFFFAEAD183EFF7FF801EFFA00000027EA041D000DDB000910400000004012060129BBF5DE6EFFFFBB50D8A4900AD8212474910E002056118D886F5616FFE1D204016A90849441C914027446E7B61BFFFFFFEF78AC6EBDFFF821B2FB0000003FFA21070827C1034002440000009C58500DA45ECBF99FEF56FF42BEAA4007F8D40038080C149";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "4724348A2FDA2017FE71072945E4A4028A4580A140E27DBFFCFFFFFFF76EA74F6F5F7F803DEFC8000A03FAA2407840D598820030280000020A086282DAAB7FF67BEFFEE8158972010D82888F08210E24441E8848976D382BFB3010F089D292355B5F301141E63AFBF95FFFFFE9FA945B4EFFF7803EAF60002403FF01201022DC862080C302000008010094565511FFD22FBFFBDBAFE92800B790100C00030400700448823BBE640A751D803A24D04040AA3D221A89E1201FBF3FFDFFFABEDB3D7E7FD70077FF90400C03FF209428A92EC001301428000003010A442AD0FBF50A1EFC5FD40124A801DA34A175000F38009002A314FED7A314954200DC3A6AA545";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "1416A9068F730017EFBFFFFFEFFABDF4D3DFF7001FDED00014037F024110747A2095300903600000400554A96BDFD57077B91FEC80E922011B0B266A0008501100844045FF7D5BC14F5280F9A5F09AA0A8FA47A10FE5048FDFBFFFFFF4FAF6BBE6FFA611E7FF20800A03FD40A010C2FF9000880D000000028300AAA50A7E41C83BEF2F91102448021BCA08C01432804406212501BFAEDE709531005CBC3C4556356883FC9FA282037BFFFDFFFFF55EF94F7F460015B7C0004A03FE4000082FFFE8004810A12300020805129053F52740997C13D108120001B58431686878105080009006FFD743502CAA000F527A95554CC482FC07CA9101AFEFFDF7A5F7FCF6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "EFFD0420D9FA20000903FE400208BFB7E80200911298201000114D073FC71D2010BE0FA62C1088003AFD010151FA0142000080282FFD48D60A8C001789FC52A49E9589FCC0054A087FFDFFEFBFFBBF5695F80C028AFF801005037E402838BFFFE0150604930C500C0004A0D1FF3535009877A74F5C8A0000D7AA1285A0C91E200008008D2BEF841104C20007C21F2AB2AA6D1DFD5C5A2800FBFEFEFFFFAFFDBB0FF02E43F83B80400203FD20001C5EBFE1170012E50608030000091FFCC55520179FCF87D94BA0015D9C44C6030382044008003972FD4402E110001BA1370492F992037D7BAA9440EF7EFF7BFFEAF5E837C11804B21BE0000003FF88002C7FEF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "004003000BFD6BD5DBEFBBF7DB6FEB8276FA010EEFC0012816000C0A800003CD047FFFFFFFFFFFFF33FD02C15570000117400220005FFFFFFFFEA889D7FFFFFF11FF50043C7049C009E104B01C12201424002080025F3EFD6DB6EEDDFFFDEE01D50BC0022A0005803801630027E03FEE08FFFFFFFFFFFFFFD7FA226000009555FF123B83FFFFFFFFFFFFEAAF87FFFFFFB33F6E081D44300190A081AB0A012209414480300017BB6FFFFFFFFFFFFF63802682DF2000AAAE04E80F880797DA3FAA01FFFFFFFFFFFFFFE7FE031000026BFFF80FBE8FEFFFFBFFFFFFFFBFC3FFFFFF08FE0902D858440349104550253184040542AA099DAF1FFFFFFFFFFFFFFFEE80";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "005003D505577C12E07F1B46B794FFDC0BFFFFFFFFFFFFFFF7FD1003544AFB7FA05E7D2FFFD56FFFFFFFFFFFD7FFFFFF0A7BC40228C32400001944698000000A42452AA9FFFF1DFFFFFFFFFFFFFFE3C0003A00F6CB7DDC5FE96FFFFF8FD7FF900FFFFFFFFFFFFFFFFFF601C06EAF80AA452DD6BFFF7FBFFFFFFFFFFFE7FFFFFFC0BF80055A0200201880630841404016913C52A9BFFF87FFFFFFFFFFFFFFC7FBFF5F48BF55F7F02E81FEFFFF2EBFFFD05FFFFFFFFFFFFFFFFBDA10001FD7405500BDFD1FEBBAFBFFFFFFFFFF97FFFFFF689F4001113140802A9494C48048200BC05F0220077F2FFFFFFFFFFFFFFFE3FFFEBF543FFEEEA8AF5BFFFFFF7EDFFE00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "7FFFFFFFFFFFFFFFFFFD182025FE801402BFE6AFFEEBFFFF7BBFFFFAD7FFFFFF184D8640089322008A9A859814C01816E01DF0610FFF1FFFFFFFFFFFFFFFE1F7BF4FAA0FF7DDE857C3FB7FFFFFEFFF15FFFFFFFFFFFFFFFFFEF6004C0BF7000812FFBABFBBAF7BFFEFFFFFFF57FFFFFF4467C1102E2880003A2C4B55A1321A016825EF80957EAFFFFFFFFFFFFFFFE5FEFF3FB427FBF7B05F55FDFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFA183405FA00004AFEA15FF5DDFFFFFDFFFFFFF7FFFFFF89E740580B024000001454A283580B01EC0FFEE0489E9FFFFFFFFFFFFFFFE2FF7F5FD42DFFFDD05D4BFFFFFFFBFFF87FFFFFFFFFFFFFFFFFFFF61A2D007C0000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "15FED4BEDF7FFB7FDF7FFFFEFFFFFFFF938D9880058400882817BEAF5DDD06C0D807FBDD8457DFFFFFFFFFFFFFFFF5FFFFAFB905FFD2505FA7FFFFFFBD3FFFFFFFFFFFFFFFFFFFFFFFF91D120568108157FAA2BFEEBFFFFF77DFFFF76FFFFFFF131D9E040BC508001CFBAC150FAA0DA05A03EF6F7E055FFFFFFFFFFFFFFFEBFFFFAFF415DF5DA0BE97FFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFEC0D0E80A0022057FF54FFBBFEDAFFFFFFFB5AFFFFFFFF2F1F874022E48000075BDFB92FB7FAF54F01FFFBFFFFBFFFFFFFFFFFFFFFEBFFFFAFF6057FF6A17F2BFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFF40B1681280892BFFFA57FFFFFFFFFFFFFFFF6BFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "B8650FFFF5BDDBFF077ED6B553E2EB6DEAFFBD608053E49D0282380A2A7480002FFFFF9FFFF81FFB727F0C6F015FFFFFD776A908C0004000016BFFF07BFFA8008E9C147471A000000030550DA554A00C75EB17FFF6F3DDDC05FB7B5546CB55B5BFFE7709300B40A5880880B501EFBE8007FFFFD7FFFC1FFAA9FE103002BFFFFFEBAB48D0C03120000ABFFFF7FFAF4000020E30149800000000112046200115551F8B1FAFF787DFFE1FFDDDAD5C1576D5EBFE44E10003A2204820086A03FFFBF243FFFFDEFFFD2FF774F80D38057FFFFFEDB4A4D0C002800082DBFFEDFEBFE142208A2A36B030000000101542295A9C0AFFF41FB7EEDDFFF70FFFF6D7AF0DAB6A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "FECAA0B8060B712004A8023845535F4583FFFFFFFEFE057FBBF4BF584AFFFFEFD5B241D040CA4000097F7F69FFFA9E08080712267D20000000383AB5DC1EFFFFFFCCCFA7DFD9FFFC0FFFBB759F376DBFF7B8630C00E0FE26000200A7022201FC41FFFFFAFFF707FDDDF23E5495FFFFBF7EC9104008310020093B55D7FFAC6E44000718337F8000000010023EC000FFFAFF408BABFBF7FFF437FFFDB6361BB6B5F6F700E54026BFB0E52800021FFFD5AFC2FFFFFFDFDF0BFEEFFB0E1A15FFDFFEAB64A9D0002C2AAAC02ABF92FFE434000101188A3E000000013A161103A05EC036168FA5FFF7FFFE1FFFFDDAFC7DDADDE1F92019240AEF42144FE0400DFFFA94";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "807FFFFFFFFFA1FFF7FA0E8E4BFFFEFD77B2440011F7ED540108FBA3FD2964C004001005F6400000001805F17BDF5B02083283C57E6FFFF91FFFFF6F4CDEF7F7E3FD5F04900357C025600281E6D6FE94403FFFFFFFFFC1FFBF3C0EBE97FFFFFDEEC9226180740001012FDB03BFA536B8000111127A0000000018606AFAAB0C0E1042079ADDBFFFF877FFFFF4FD7FAB5DB1FF3FEA89005D421240000A00FDFF41001FFFFFFFFFE0FFFFF54E8F57FFFBFFDB6495408317204A0FFF8197FE88AE8E28009B173E000000001A3F11EA55141F00870B9D7A54FFDC3FFFFFFDF0FEFDD761FFFFEAA4006E01498802BBD6800144141FFFFFFFFFE97FFFF7DB4EABFFFDB5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "2DB52920917800000D6DE0F1988255840002508677000000001B8798D103882A0305079D57CB7FF03BFFFFF7ADFFFF75AFDFFFB552002A002488315538000352580FFFFFFFFFD03FFFFF8747D7FFAFF5B6C9492006E17FC006A2BC00049155A900280403ED6000000019D381C009881403030D9327D506F077BFFFF269F6AD9AFD7FE7FA88200FC0B4A2DD4BC0021D494C07FFFFFBFFB83FFFFFC716FFFFFAAADB64202244C7FAB017D5FD400042AFE00000821276000000001DDBD8C02190D002098FC08BB5E7F86F7FFFF667FFFFEAF7FFF1EAA40EB58008001FF40001B544220BFFFFEF77FE1FFFFFF787FFEDAB6B6D9280020FC7AA00141476E00004D77A";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & (\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "8001022A5F800000001DEBC0C0008869062405B255F7AFE07F77FFC8CFFFFFD4DEEFDC7E501AA700026680110007F0BF0183FFFFFFFFF90FFFFFDFA37FFAFD55B64921814B8D48000DA66AE000135AED40002182F7000000001FEDCA400290A80009C75005B76DA17F7FFFA94FFFFFD0FB5BE59308049B41005C0800103A87C000C1FF7FFF7F7E07FFFFB989FFDF5555DB2513A107AF542811466AE0002AEBFD38000209EA000000001DF7C06009882C062481912DF55AF1FF77FF309FFFFFA0EFFF7E5AA0164790008B428240901E405FC0FDFFBFFBFF07FFFFF9EBBFABF5526A88001495CEA0AC11CA5B6801425FFE5490016A5F600002000FFBD900008450";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "462381EA43DD45C0FFFFFEAABFFFFD42BFFFEFC5500F00D0000802080000170EEBE1FFFEFEEFFB83FFFFFF817FFD55492501029449CE901A17DD6F0C008577FF44A688A2EA080000000FF7D0400188900409C16C19FBAAC0FFFFFE063FFFF509F7FFF5FE64AF0A300201A4210002DCA1FF40BAFB6BFDFFA5FFFFFF90FFAFAA92980000442A86A43E19CE239602055FFFE69448756A500004000FFBC850004814444541EC83F758E37FFFF8D67FFEA9255FFFC7EA22BF0121200200802012223FA9E04FDFB5AFFF92FFFFFFD0BFFAD52A610000C4B546D02F0FC4DAC9012CAEFFFFAA001E3AA4005A000EFFD222020CE04415424D23CF69417BFFFF10FFBD526C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "FFFF21FE84EF125080804212089440FEF3F406FD773AFBE0FFFFFFE1A756AA41008000425567481D09CDC48680337CFFFFF120493D00007C0007F790148184388C1505C88BFEB501F3FFF701F6D46480B7FF94D48485013060C000492000147FBFFE0FBBFADFDFF07FFFFFE9BDBB54800800058172A2A21F2A8E6168402A71FFFFDC003425C00260000FFF9405210A40C445C15059BED587C0FFEA67FFDFD680FFFFE47546B94408082004800040005F5BF405FFEBEFFFD0FFFFFFEA9CAAA4805400010AE033901E0ADE54F2A029E3FFFFD2501E086211C00006F7A802448A314825C0A1007FD486C07FE0E4FFF8A800CFFFE1A90081520E49E0022110004010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "ABCB0ADAFDBBBF7A4FFFFFF06EAAA9012008008A2011CA0F26165259502F3FFFFFFD08354F981E80000FFF28001984088C15CAD651FF550200FFADC3DFF7DC00EDFCF1D5090C4002047C0084400000050BAD856BFFEAEDFD2FFFFFF85AAA890080200709E008D01F24D6D0A2A036D7FFF0F60C1F1FF9B0080007FE5000A28E008846C65701FED30200FF13C5FF17040081F97EA54831640D80BA081001200B447BE7426FD77DB7FE8BFFEFE546955200004002814004681F257D5817505D67FFE1F78057FDAFA400000FFEA42038C310CC12C2B6407ED50E806E7103C0DC0001B1E23BA382444944804C21010081012E23D7E0A7FFEEFFFF05FFFEE432529200";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "5FFFFFE881800089BE0075A8FFC9CB9C0065F7BB9DFC3F2ADFFFFC7F600DFCF5104EA01F38480084A2F4A2F5B5A20001FFFFC42E809F54600418040C5F001249884C00250B1AA2A520029C0000140410AFFFEBEB01800039050000081FEC7A920161FE687B39FF9033FF3DFFA020DC6C901CE85E7100000B0D7A0572D6A0C000EF07C71810872E6010E000420FC0296630D5C03D8D6A949E9E018418000800A55FFFFFE900000055880000326FC3365B005FFDC207FFFFE046FBB5FFC0177A75409DAC8F6120281C957901B7521D1001FE123F1010172CD80500128887E00018C0FC1C0E415D48F690000038000000555FFFD6E54000002C2C00000858F95541";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "8181FD8AD7B3FFD011F6F77FA2A2987D409F421D0400020412A9C3AF62E28846A7FE7EAB0407158014000A2843F0006D6E767E0297B514A14440C463F80001015FFFBB84810000B5F3000000A8DA3CE1D21FF263CF7FFFDA05728AFFC549A1BF08271B0C1C5009513D7585FD0A5C4506214B4A169D139EE04420A00001FC00A3F3F1E4C682AA97794CC0A0F5FC0008295FFFEAE303000156D58000018A2F8872BC199FE63C1FFFEC4213ABFF4027D0FE8046F3313010042CF3B50FF529EAA85D6954950918814780201CB02800FE01599EBBB5C12A953DBF498064FBF80005695FFFD58103000289EA20000622A98A0C02C875F8F80E7F11048974FDC42568FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "A04E5016409801048D5397AFDEB5222DA64C8B14882115980008010010FF017EF4DFABA5E45CACCE979C25778000058D5FFFAAC2820003FFCA880001507AEF1E82EA067F3803BE6185227BFF40215D7F500FAF3FC0000466C9693EED655AA04F76409D0932809781002088CAC27F0564E6FE77251501D7D5D414656F00008E3ABFFEAA8AA00005D7D16000220066ED8F01BA00CE7003FC84213274FF42A3FEBFC023B530020A000A3AAA2FD0356A917A550843155E712C0A01800220003F851AB7FDB82A3556F6EF9480E55E600255557FFBAA84560006FDCADA00811687F0D842EE0017F00058054C3D75FDC552AFFFF023EE7D0900009221276FC252AAA8FA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "B50C8908BA1596020272C408305FA3A7DFF7D96ECAAB76DFE3E04DBF400151557FFEAAD286000EFF9B0AC0D40878C07D8DFA0019F001A0516172697F42A3EBEFE967F7F6C040003104F87F198AAAAA1D430675069A705E4808000120F82FF1D6CFBED3AC0A94BD9EACB06A7F000955EDFFFD551506001CFDDECD094045640417DBBE003C3800D242783275FDC550BDFBE80BB8FF0008C1380114FD6AA955503A3101E3138A25B74200000003E41FE97DEFDE5173695D55D3ABE46F7F0005555FFFFF555286001FFE8E708100109F6619D2EA007A3803EA0AE87A74FF42A1545FFA19EDFF9023010A0143F0254C2A52FCD90BD567A7D5002000400007060BF838";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "D01F8040022348022105C3BBE722A2001DFFFF0657EF0002593C31560B000082004000DD96FF8402A8940000D07B7FC72C2487FBAEE828A017FF7FFFFFCEFEB707845A0BBA5EF8000003FF8000BE5D7FE00F43A0281900024681F1FFBE12A880DF97FF06559B0011997CCB581C0E348138000333FAFF4800B9240003B16AE17FC14001FA8B64A9003DDF9FF7DFDF67DC8658360FEE37BC140022F7E1005C7FBDC42BA2508921A0026DD01BDCF44A92007FB3FF86543A00305FD5A96868070064100016AFFD0E980067590000DAC9003711D824F602B121801FBFCFFFFF8F86EC2C0A65D5D797EF020411FBE2002E3DBF84808B704478920008D72BE776844090";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "FF19FF0448A7C43543F92AA0D401EA4000000ABF6C3F440004DE80801CD4A074F35613FE1BD4A9480EFFEFF7FEBD1F792E806BF6F1E4BD8A400BBFE2002A3EB888A03AD18300DCF017D5DC7BD62108021694FF94C020BE7F63C2AD41C004010000003BFA404FB0000DBF8400E9A541BB463803E802B250C015DFA7FEF91E1FB41C02EEB5BAFD5FF95407F7E0000A1FBF0480AB6A19420E4D2D8227EFFC942510CE827F8A6860BFE1072756B1000820040100778001A78800004FF28054908A9A115488DA42DA103282B7F3FF9F1C7FF795B1F336B0DF115E04013FC002805BF99000FB5406A86DCBFEEBBD2FD6829044E309BF2003244E422A6C0A8A04000010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "1401634016A794000057FC18024017608CB846340154400141FFF9FFBD3F7FFFB7D1E6EAE037F30BDC0037C000800DDE84806FCB3061AC875AAFD7FFFCA84924D3845FC9625C03859DDF6AE04020080040023000055BB0000003FFC6090075E473644B6005E90008C555F9FF97FFFFFFBFF3C7794009FB5B3BF07FC80A8006F641407FF213F03BFFFFFEFFFFD6952492EC426F8B808818C07D3DA2C140A18001000F3200452B880000089FFFA400B20185B4228416A80000A3F7FCFFD4FFFFFFFF12ABFE80013F10021E8B8002A0033C4810FF3E2C089783F63F07FEFCA4A555D24C3783400864793A3096246286008048761002CB4FC40000022FFC12019044";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "5BDA18020AF4000AC1F7FC7F228FEFFFD16D967E00021BFCB8883F500B5001004082FDE5B0401ADF9FFFCF7FDEAAAAAA726601B44141021D9C6D4C3B8200200000E4A00B51E980000000A0FE480DF11D6EE41FB0015A001180DFFE3DBE7F3F76EA3CC95300031127FFDF398C0A8000940A02FFFFA98501FFEEFFEFFFFEAAB555A138C056420890408A9F3275A8014440000A0537B113A0000000017D482B401CDFD207FC3FEC2092C9BEFF3FF8E1BEEB94BCD4FAC001829D7FFF00448500009508097FFD753293F7BFFFE6DDDDAD56D5C41E9D866409EC2F80B6E7DEC024100019544C43E05B500000000327E83604A7F7090BF140F485E3819EFF18A4AAE22B";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "DEAB471529491820404D69BE776CEE4EF7F7FFFF4C80000025550A81C0436501E82000002493B1CFFC5EC80BF86D066418B80A2000000002009409DB8BF6F9F0A933F28AA82E800F50307C8D7FBE05F4072965F297549D20377B599FB5DBB5B7FFEBFFEE6B10000004A110A3E41BCEA1B48100000264F74FFC1BE15BFCF004000588090000300014854023C70DF83FD8A48A886564270037E004FD637FFB12E9FD4B1FEAAB6A43400C8D68C66FBF77FDFE9FFFFE2D0000000092A493C16FCE83A5400000092A6BDFF83F44FFFBF8003092D88000000245115144D9F53FFFFAFA524C9402103E005FE882F943FEFC856A2D5515D0AABB1D10065F5ADFF7BB6AB3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00801FFC2A400000000A910398BB9E80D004004000939CFFF83C0FEFED6102012540000040048042A13768E2EFFFFFBF290F4211083D002F9431FD4167FC06A4BD230FF42DEFA5400197A2F1D3482404CE04B3FE2A8080000000520326DEFA02A142010000284F7FF8630EBFD5C082100764200021006425515B82F7BDFFFFE192EC5118A2AE00BF4831F8FDFF56DFADED4B003AB5BDF7A0004B423B7FB800C0912F9878AA006000000148576573BE81803008000102C9FFF12E07FFB980000000AC8110828428A2AA080E3027FDEFAF55C2142404F7017E9241FD7AFFDF5F93CA2015FD4EF7E2800065A2BFBFF000800899F28C2A04080000002A3C35DC3686";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "2541000000A57F1B700007FFC38080884108A4044804072B55029EB686FFFEFFDF56824292A680F4D883FD7FFBD7BE0FF4AA17D7B7FFFAB0001BD01F9FD000000646BFB2A000100000002455DB76FA39100400000002802FF0240FFFA580008004221628245001155542FFAB5BB7FBFF0BB7FF5052A702FD150CF95EEEFBBF27E108CFFFDD7FF9C0000D6817DDF7FD50593FEED0751005000000922D51FA6E1D562020040010097BE12427FF9A0040841057210440A80029A1516F8EEDFFBFB06F0A401F4932CBFA728FF2FEFFFFDC5FBA8187FDEFFFFCD8000002FF39A2BFF020A8FFFCEE800C0000000429AF9EB6AB208402200002ADBF64A00FFFF4000050";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "082845672950101AA95487655EDFEFC3FA7E29751E36F7FB72D7FA0AFED5E1BF9840839FD7FFFCD000004C37F3BFFFF866BF2FB7002000A020004809F5E9EAB8902020000000076DE1500FFF581220000141F5D08280042D455557CDB77BDEFFFFFFFE9040777FCFF55FB30BFFFFF1FFE815C3FFFBFFFE78080000F41025FD56BBFF73DA000010000002AA66BE59D50AA9000008000110AB65083FFFB00A002011295BC1BA040856CD55ABF6DAFDFD5FF3FFFFF1CC8E3F55E1BBE1C0E377F8D7D81043B6BFFFFF30041FE1407327FFEB6AA6B4ED4010081494008843DFB75A94A00408804004EFFD92A07FFF10281006042B09DF524413957D5259B56FFA97BD";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N24
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout  & \dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) 
// ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout  & \dut|vram_rtl_0|auto_generated|address_reg_b [0])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .mem_init3 = "8FFFFFFFFFFF9FFFFE800726FFE1817EE179D54AFFD52E00046A9ABDFF7FFFCF4CA59C3F246AAAA00A8800F2228000B8335822104001000BFFFFFFF00000395E55F006F6F7FCDFFFEAB9F9FBBFFFFEF6E7FFFFFFFFFF9FFFFE8032CBDBDC8CFB41E1D555FFA4BE20442A555BFFFFFFE74E982D10803DD550001500E00300126C304008410400F0000FFFFFFFFFA88ABCD5E41B6F7F89FFFFFDBEDBF5FFFFEED04FF3FFFFFFFF07FF7DC006FF71702AED0D636AD7FEAADE82542A9577FFFFFFF01A68979C800F36A48000DABC878020B810D480082141C0018027FFF5500910BE57617777E82FFFFFFEE747EFFFFAA90467E5FFFFFFEFC7FFFA000000AF3E4322";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .mem_init2 = "98C36EB7FA55BE4801657ADFFFFFFFF49B8E90940017D555480219C04700607C087D910204007EB8C080000075FEB4BFAD026DFF9FB5FFFFFFE5361F7FEA901D8F63FFFFFFFFF35DE9D0290150CCC657C245B6FFED0FF000CA0B4D7FFFFFFFF32AD08280007EBAAAA4880090C600417D02560410902500C001041145CFBE39539809BFE3F6FF7FFFFFD5677FDE841A25BAE1FFFFEE88093AA4192083B0C2480BCD86DBFF63FB4620544D56BFFFFFFFF23400000000B5DFAAAAA9154184000079A65F4EC224813F000120401777F7E17B680DF8FB64D7FFFFFD39AFFFF5DB4150AAAFFFEDA9015D830000120000206A8022FB6FF97ED94E81004A9ABFFFFFFFE8";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .mem_init1 = "02004BC0079EFBF9E55512811C01A0BD037C4258226AC11A0900088A3E7F7023D2B93F6DB2BEAFFFFF97AFFFFFE54800B252F5B54106800202450000540005D0057FBED7D6E8AE101016AAFFFFFFFFFCD0012A806FCB5EBEB6D544510800831A043A605F801214DA08000000E33F41F1A1D7EDB6F25BF7FED72E77FFFF6A0000CEA5568200462F600910000002A401EC40FFADECB0425040A00AAD7FFFFFFFE8A0015122F7EFF7F9DA680E50180F9224601CD00D9028507A80C52A02ADD400B717976553DF6D5B7B73D9EFFB7AB32000A455904001253AA044480400002010374820BE2401692C0160054E7FFFFFFFE0C00949477FAFFD349E060BD120041E42";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a198 .mem_init0 = "623D14067E0030B96FAA5D03CD1F408A2E1F9A8D342ADBA5ADA5FFFFEEA89120920A41022033E8821125200040400387F2AEDA680492AC40800D63BFFFFFFFF100054A04FEF3FEF08C1835D600480A160010220685B181E4BD1040012AFC02C4BE76A8121AAA589DAAFEFFFFFDADA0084B47240A8140720044800000050000F1EAD4A3800554900080469F7FFFFFFF23001579626BBFFBFA09A36BF8006000442E56D500505A0C2718092031DBFC010A7D354058EA51455556E1FFEFFFFFFA90442E2210057E30001022000012FE47FFDAEC1A2012525500101D535FFFFFFB8A000607A916D9EFFC22403DD40260E2E81A0E51412021C187FA20018AF6FF028F";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a222 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .mem_init3 = "4A2C5081635624000000005DBFFFFB7BFFE7F607240201EA7FFFFE149F60F7FA0402EBBD3800284810010615F11E0FFFFFFFE1777D5429FBF43E7556AAAD8910952938000016F40FFFFF8147FD60702F4090001173166380000000D72FFFEC6DFFFF88120F177EADFFFFF88AFC00A2FC1217021CF00000403C0008F57B0AC1BFFFFFE11F133727E8601DB0AAAAF5B34A48AE2C020001BA07FFFF80BBFFC0A02F52300007CFA94CD400000015AFFFFFB6FFFF90A7D56FDB69FFFFFA57DA80F3F574CF8379341000D02C021639C5742837F7FF97E067284FBD57DF4D2A97E0F1849554040808006D03FFFE82EFFF00647FA5700004F6AD51EE000000057FFFFADB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .mem_init2 = "7D3E5E956FFDFBF7FFFFF48378C0E9FBEC2982A5D810800920080E7F62C3490BEFFFF4586B291250820EB4AA773F01A052A0800020001A85FFFF02D3F900123EAAE00077FFF6AA9C000000017FFFFF5FA16AE893B32FFDEFFFFFC047F400977F378CC752B610402A18021A6756FE222657FFC41439750800136962A55BF800020AC2041402200641FFFF0297EA00693F548000B7FFFFDA5800000000DFFFFF5ED57A94FAEE3C079FFFFFD50EA4000FFF8AA72EB551100028A0002C6FA955110AC7BED283AD6DE03F483EE292D6C00028A3401080A0800320FFFE8097E448A2BEAB00055FFFFFE3E0000000000FFFFEDCBFBB42013FF7EF4FFFFF800F128053F3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .mem_init1 = "8ABA2AADDB7500283004371D555488A190BF1454BB0D90FFF81F6655FB00000214004209040801704BFE814FDC00A5BF54000DFFFFFE3D000000000001FFFFFCFBAFCB0037CC3CC7FFFE04FF78000FFE8A5725A8AA58009040105EB5AA8A41B000C152092E5941F1F81E7292DC0000112800108411210074656D413F6C60AFBAAC017ED6DAE7DA0000000000D3FFFB98925BFD000DF2EA73FFFE11FC2D005FD7E75EBAA15588018840002FFEAA510338202AA9254A9BD264D85D214B700000203800A2114450402908EFE01EFF09D3BD58076FDAFA5C800000000002BFFFF6C3AF277C000BF04F6BFFFE41BAB00047E7615B5BAA95000100C008BFFAAA888618";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a222 .mem_init0 = "00A5448246B182000124F4AFC00000E2C50000800022081995DFF1586ED34FAAF00FB57870C00000000000057FFFFE24364DFC0026F411B8FFF90AE9F800FFA0A2F62A55760600E500215FEAAAA55238002CA22426918900007D16AAF80006081480AA8000A0800CE3DBEBDC7B2AB394E0EA74730000000000000003FFFFED367D611C001958079A1FFA8FE0F800BF47F3F848555D8B08A400017FDD555200480035495506A7E007F83E76BAB60036606FE0001404025004F493EC9AB9275D80CFEBB3000200000000000037FFFFE147FEC093000C3CB1FE24F62711F8028F8FA1E721A11F4080300043FFEB5552B2B000D68000A976D11FE47C95D57300BD42";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a206 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .mem_init3 = "006A80000D7EE9105E01482529D77B3FFFF58FE1017B3F577480800048171E13B1C0240DEECC5FB76FFEFFFFFFFDAD52FDADB579FDFE009D5ED7C053C0F3E0FB10A29879F77E1FCF44DFFFFFB552220000AA880022FFEC40EC404BAAAD5DDF5FFFDEEEE6A497FA7F60030000A07B2D82108080927BD1FDF9FBB7FFFFFFF2FEDBB37DFB31F73F166BEF7B421781CC5BFF161E3FFFFCFBFFF72C7EFEFFB552489000EA800025FD88087B08152A55376FF7FFF5EB6876FFFFE1421E0000509F2F41C3E408721EBF0FEFDEFDFFFFFFCFF65364F01B13BF7E01BD6BBD103F13BF39FF361FFFDEDFFFFFFF393FEBFED549400000B510000FFFC120BA23FAA929D5FAE1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .mem_init2 = "BFFF5D8EE43FFF9C080C2001F86E0F83898021014FEDFC7F6BDFFFFFFF3FFF6DEDF90B0C84F34DEFBBE460AC07677FFF4FFFFF7BF777FFFBEFFFCFFFB52A240000A940011AFBC009BB001B5556BFCFF8FFF35E749A209380403C0003485E44A1A64290001CFB5FE0FFB7FFFFFCFFFC0FF9380C77C3823F7FDF9021B82ECFFFFF87FFFDFF7DDFFFFED9DFFFFFAD52402080AA000067FF800075932D4A7BD3FFF23DF55E5E2E944E1201340001B15C264433C02210404FFAFFD0FEFFFFF3FFFFBF6C1C34FE7E11BFFAFE00F57099F4FFFFEFFFFFBDBB775FFF4B2FFFFFF54930B5A05520008EFBE824D544D565F4FF804C862579FAF7FFFF5004EBC003C05800C2";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .mem_init1 = "821400000825FF7BFFC1FFFFDFFFFEDDD41E4C7F0207FFEFFA00C260E9E61FFFFFFFFFEFEFDBEFFFE0257FFFED54F0EA90EA02009DEFC8002A12B3F7BFF2DF9113AAAF2BBF17FFC007CFF006B0A811C00F610200000087BD6FFF98067FFFFF9FB00F4AF5F03F7FBFE8A00187F3CE3BFFFFF5FFFDBEFEEFFFF802BD3FEBA44030F45A482237FD60225009DFF7FCDFFEA06520B9FEFFFA5001CB11F60EE11807E60A34083D005FCA3FFB7DFFFEFFFFFF7FA817228A07EFFBFF84004A9FA70586FFFFC3FFFFF7EFFBFFF40507FFFD53887F78EA61002FF77C886164F67E8F7FEF25F17CE3DFD5587D48DE828DDF900004E46800012269ABFE38FFFFFFFFFFFFFF7F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a206 .mem_init0 = "B20BE5803EFFFFF81D53CDDFEC473E5FFFC2FFFFFFBDBFEFFF046DCFBFA880EAD2701449B7FFE80004521FA6F5AFFFC76B8BFFD0FFFF5407E54A2088A2000F6060000008802FFFF1E3FFFFFFFFFFFF7F0501DC07F7F77FC9E2A4AB7CF7329475FFF2FFFFFFFFDFBFFD01470F776AD1A015DCD5275FAB60A102AA347AEEFFFFABA86CE7705E65F9FFD284043E00800CF4300084200002FFBFE6E4FFFFFFFFFBBF6A8AF05EBDDFFCAEB9517DFF7BF50219FFE5FFFFFFFFABFFFF42B90CEAF107FDB248D550FEFD4C04505AD76D776FFFCDD1A5774FDF9B44008181107E42801D745058100010800AFFFFC0EF5405771ABF553D2EDBDF7FCDFFDF58E9EEEFFC0001";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a214 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .mem_init3 = "3FE004C000080201E827B7D27A65A522AAA10002082008000000007BFFFFC0D5FFD92AB00616D730000A7F57D0061E8FF2FE5282B640803000007FBAD5292B2010368402A0CFE00E017D16AF59862AFD1FAE33A828428433850ACF57189F5F36F90008088484000000000AB7FFFF91D7FFFAC560020B5E852B94794D400CFDDFF3FE950010A20008000FFFED55449FC000D6B0080EACF08ADC1ECB5D5EC1447F61A1210AAA1040CF9F81B705776CBB6C7BF9C502A2508800021A1FEFFFFFC70C2FFE22980105B70C80B3E527C01D1ADCF3FF56008201C0740000FFFB6AAA4600002AA02023CCB22B599D6DA55732B37FB08708E5555001D7E7E01C8070AACA34";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .mem_init2 = "7687E3E86D00005877BA57DFFFFF2304F86FE42000A3DD0CC8579A95803153EFDBFEA210581000340015FFDEAA9911000035A40008663401B41F86ABDBAECDBFCE080BFD555A976400F27904D0BF7C3D3A009AD100F8765F2BFFFABFFFFF033FFFCDA4EC0036E61298A62A81006175B7E9F050001A0401FA0028FFFB554D4400002DA88006E37001D24A9F7AEA9342BFB2EB107FD555EC104050FA02E4BAAC68FF257FFD587F1887FA082B7FFFFF40EBFF76DFF000534D1E3338B54400C33BC7B616D41F008205DB8015FF9ED54620800035500000D9B020D80011DEADD88ABDAA3F88075559F400804FE605B4BDB05852607DCFE88FFFFA45556EFFFFFF932C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .mem_init1 = "7DF707E20070FE03D577DA8003807FFFEB095101000128FDB9CBFFFB556392000056A802837992016C2459FAB5696BF556DFC201107FC80B007F6F55E4AEF879D31087A7FFFB245AA955B5FFFFFE07DC05F88A7E00403E928B5AAB440786D7EFC8A49600000389EFE34BFFFEB4932000002B50002BDDF0037484440AD556B8565D6FE01FFFFCC02DF06E97FF18ABD8B7F983ABDEE055FFB69556DBFFFFFF9661403CFDEF00606C04356D6D240E04EF0A4C4A80040203E3FDFA03FFFFD6E9908000155000017DC9115804A2B5555E22ABF7F7FF6BDA21005CFFCF93FF04BDF9A9D8F4DFF3C115B75B6DB56FFFFFFE46470194FE1A04185920D5D5B9181C07E94B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a214 .mem_init0 = "8010001128039FB7FA63FFFFA93A420000AAA40003BCE8016C22146AAAAB8D5FB7BBFB867B20013A0F6720FE204FFC67FFD20FFE30957DF6B55B5FFFFFFDAD400E2BEF1F043F5407ADBEDC28380E5563A0000049A1C033FDFA9DDFFF6D5CA000005540002B7F2844BC804A5554D5D1DFFFEAFF9FFC0004FA6E1B40084957BB85DD91A4F7C72FDFADAED5BFFFFFFC9C490061EFF9FEEE598B56EB7208703E28FF1000892CE5FC8AFFFF8FFFFFB554488000D5200009BFA801DA0952D4AB35F29BFFFF7BA98E000FD4FC50800028DFDE83EC800136FFEAF6FDFB6DFFFFFFFEECDD07C1CD0D777F160DBBBDEF11E07A1F1AD0083278F97D6E7FF52FFFFED5254000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a198~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a222~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a206~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a214~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .mem_init3 = "20004257FFFEDBA4A597A9D027FFBD9FF80780188AF9BFF2F35C08AAC063617FFFFE0C04870C7D5002000000010000007750C5B5FAEE5FBFFF6945EE0001DFAFFFFFF8C02E20BFF7FAF0CE5EDF6EF80E80000855FFFB7A9516FFFD9607FFFF7DF84BCA0C00FA8BFFD205801200B901BFFF509C025F109C4050200000000000001D66251FC6B96FAFDFB5387F0003F9FAF7FFFC0809041FFFEFC70E54F73F2012510002157BFFFF49523FF82803FFFFEFF8830021047E8BFFE8003017805BB7FFFC500659070DBA7201E00000000000007599320C2B7DFFEFFFDA47F8000776AFBFFFFE4103C03FFFBE901E5FC97FE05B880120AABFFF54AAAABFF02E05DFFFBD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .mem_init2 = "F806C070235FFFFE061D801021407EFFFEF416BA0E1480004045000000000000AD649B0FF7AEBFBEFFEA9CFF0000E55DF7FFFE22020087FDFB22595DC4FFE04DE9080825DFFFEAA202FFF0EAC2FFFFF7FC02D00821FFFFC20429298000B95BFFFF14187B4A02229000778000000000056B16D07ADAF7FF7FFF51427F0001CAB7DFDFFE48400007FFDF6DBAB51DFFA6A6D440A5556F7FF5594AFFF40D007FFFFFFC05002209BFFD04D91E800E05056FFFFF9B0EF34B1682110031800000000005CCD2C1DFB7F6FFFCADCA04F78000E15D7FCFFB821820ABFF7EE834FE3BFE1403EA1210AD975FFEE4A97FF83A90BFFFFFFD028808013FD2B5C4011CB19760B7FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .mem_init1 = "FFD50A4B638D01501371E0000000000676B905F8BFFDFD77AAB2047F00002AE3BEFFFF10488003FFBD6BD56B5AFE510EE5488A96FD57FFEED5FFE83D439FFFFFFE12A22416BF6CB20108403BC3803FFFFFBD0ECAC80D8024438100005000004B12B20EBFFFF7F7FA4908435A00000027FBE7FF28100051FFFFF8456F1BFF4543B2AA52ED555DFFF1CAFFFA27540FFFBFFE14A18A04FDBC900080416032D06FFFFFB91A697844043202C80402C0000014DB562BCAFFFBD7D5248A033700000296DFF7FF16071002FFFAF015929CBF590BFCA55B6AEB6A3FFF9FFFAA2F4827FFFBFC0690B4813EE9440040004248811BFFFF1515292CC81E38376401021000026B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a150 .mem_init0 = "A4235DFFFFAF7F569211031E000000ABFEFAFF872540117FFCB802F39BDFC28CFE55555B6DB7033F7BFFF20FAE87FFFF6E0644B400732002004000CC9DD4CFFFF86F1B3F2E04005893E2CC0100000A48A800EF37FFEFEAC9490003470000005577FF7FC3A500457FFE7408E184FBC511FD96AD552ED9806FEFFF441FEDDFFFFF7C4AA0204871D200411084A39DFC040003B92A2A3D4050C603F9E300300001562106BFDFFFFBFFAD5484030A00002017DFFFBF70CA0808FFFDF8919E06397452FFD2355AB56A040FFFFFED87146AFFFF7C224051089620080405B58FB96491152BED11241640086403B8F48000002461BD3BFFFFFF6FFABF5244001F00002095";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .mem_init3 = "7FFF8FFCD520259FFEFD0742CFA6E194FFCB52EAD5A48013FFFF7D36ED5F7FFF684124C4059B012212B57D03783FB7C8109233683D2023C069E1B4100000132B5C2DFFFFFEFFFEFD5545028D0000204BFBFFE7FF7040019FFCDA70B2FE5DF6552EE0AD6F450400057FFEA187F6EBBFFFBC20A000C5610008AB7107FFF23AFC1FFFB83D708310C491F4C2B04000010CAD49F7F5FFFFDFFAFAA522808B00002016EFFFFFEF2C002AFFFF772CD800CEF02A0BB156AB20400012AFFD8F07BF769FFF6E21043404ED00029447FB7FF1BE07FFFFFA065A7C80D1003CF813000001529962BFFF7FDBFFFFF5555150878000300BDFFFFF7EE080016FFCB8E9AC42B83D55";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .mem_init2 = "7DE9559C05000052BED6DD1DFAB66FEFB616A040211000000026FFFE6140BFFFFF1A3DC89308A2924C160000004C2ACCDBFFF1BEEDFFFFF5552956970000300B7FFFFFFBF80024D7FD8E9ED4C9C4B0AAEE6C110004000045577AAE42D11ADFBF3A2840211940400007248204E583BFFFFF60250E0E4868EC08514000002A8B57FFFF3ABFA0FFFFD555555885000030155FFFFFFFB40010F3FF64797AF9FFBAAA97D040618228150D73D75C873FD525CF2C2C41D404B2204100401527C6BEFFFFFF763B9758E08A180E244000006464BFFFFECDCE6FFFFAF554AA548F8000D00B7FFFFFFEFE0041FBF01C677EEEFE7D556AB50018881442572E3354CAB656BDEB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .mem_init1 = "163423A020B08008A202BFFFAA7407FFFFE807C34BA6414AFE9FA0000015583FFFFFBABB9F9FFF555555548380015025FFFFFF7FEF0005FFF60F77C567FB1C955DDB800203577D3AA91D5089585A9ABB1A10101211B38B554D55FFFFDF5D403FFE6AB665CD44641176582020014254FFFFFFED5E9017F7AA92AAA88680016012BFFFFDF7BF8011FC78B2EADE7C0A7CD5596DC80001BBAFEA7B6EAA94AC516EEE1602802000B069DEEBFEBA3DC5FDF500026C0571B084C1421E2B800009AB67FFFFEDB5F610C86952555556898007400AFFFFF7FFFB8000EEA03C554FFE857BAAAFB6E10000CDFBBD8916A1C356A7827B2B00500100B0BE5F3BFFFB8B013E0082";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a142 .mem_init0 = "DE5436890B92D228BA1950882A9147FFFFFFEABAC08C800952AAAA8B8005A0257FFFFFDDEFC041FC11797C7DF1492E2ABD6B7010116EFBF5F6CAA4895318FDA5352006140A16FC55FFDF9CFF2BFF8A007FEA36DD02BDE2906D2A0001054C0FFFFFBF55EDE354D024AAAAA60B8005400AFFFFFF7FBBE001FF807126F9BD457E1543DD5AAA12BBF755591540D00B6355DD1534A4010883BA5AB7BDF3BBAF6ADD540F1E036A12970655B474983A6D6A3FFFDFDDDFB54AD4980005555B0F800B424AFFFEFDFBFFA041FE02F4FB4CFD8FFD2AEFD7AC454ADD7EA946AA08B840AAD56D2A2115000091C3D3F97FFFD31FC12A6A88D5B7528F938652A4956E35B5A2FFFE";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .mem_init3 = "00000382BF76AD1CFFFFFFFFFFFFFFFFBD4B412163DFF901029000424FF400007F85EC42C5FFC55FFED3D5DDE6C000005780079FFAFFD7CFFBFFFCFFA2EC4F94007EDFF7FBFFEEDF2E9C9C3BDFFF7FDF80006070AE9897FFE8FFFFFFFFFFFFFBD5580082A06FEA704050000427F000400007F4241DDE89B7FFA16AEF6DE000020F80018FE1FFFEFFBFFFFBFF0B574F10001BEDBABFFFDB7A724FA21FEF7FFFFB580081007FF7FD2FBF97FFFFFFFFFF7F6B490000BE6FF6000310000567C000800007A909EFEB2ADFFB68390DE2F400001FE000C7F0FFF7FFFFFFFF7E95B94F28000F7FFFFFFF7DED6F0F443FB7FFFEEFF002200016DD76EDED9E1FFFFFFFFDED";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .mem_init2 = "5A0050415CEEC04402300000A7000100000EE8432FFF297FFDFC2C8E5BBA00005FFA0063FA1FFDBFFFFFFF7C2A7E7D200001DBEFFFFDBFD5BEAE7A0BFB957F7FF03880024EBDB6AFFCFB2E8FBFFFF6B24800000045EBE861007000022380020000FF4403BD8C97FFFEFE1E05F2DE80017FFA0031F80FFBFFFFFFBFF92BBEF2A00001FFFDFFF7EB6F585FD0167FFFD3FFF81924150B6F5FFFFFFA8BFF14F2F5554001545256F1B92041700003500004000E69E084EAFD5B7F5DFF3E2162AB0009FFFC203C7C0FFDBFFFB7FC78AF3F0AA000023EFFFFFD7EBFA52FBA05EF7AEB5FF87A420016ABFFFFFFF87542BFFFE5400210000146FE7AA212700000D800000F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .mem_init1 = "C0AAC406FF756D7FDFFB1B01E05ED02FFFFE401C3E17FEFFFEFF79F55FC9A2A000001FFFFFEFBBF5D49FAD027DF3FF77FC4C008097C7FFFFFD811555D25F86C01A0535D24AA73780412000011000000811FD089FB56ABFFFF7FE3F8824000F3FFFFF04091C0FFEDFFFFDE3E97F72AAA0000043FFFFFDFBAFB24FE2C8FFEFEFFFFC2E02065B5FFFFFDFD04B556976C175DA4091A16B8D7690212000006A00000C5FF51212FEEAAEFFDBDB1D80612F61FFFFFF85070685FF7BF777D3E55C04D6A8000105FFFFB76B6E88BFC5857FFDBFFFFC75014403FFFF7E6FEF9557B74B7FD4B017E78DB527BF02082000002E00000E19B40455BD95FFF7EFFD44001855EABB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a158 .mem_init0 = "FFFFC701C205FFFFDFFEF5D53CBE1A44000020FFFEFDDB99441FD2A49FF79B77FE0E80200BFFFEFE0400156AC95B78290F009A8BE312BEA04060000010000002A2A40842FBAD77DFF7EECBE0212779FFFFFFE000E048FF56FD6FC7A5967BED200000027FFFDB7AAA12AFFB092FBF7FFFF80D40920DFFFF7BF21955AB6D5FDC63D02E7E13463ACE202080000005000007EF6E0DDFCF77EE7FBFBAAAB00007D5DFBFFF60004820FFFEFEFFDF9787FDD7B10001009FFFFF55E9493FE2A01DDDEFD7F817A45009FFFFD577F8556DA555FFFF0004AF12CD017F0A08100000030000005DD5A96FF55BDBEFFFEAA3F0000EF97BFFFFF1D05828BF7F3BBCCF5797EFF4B8";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .mem_init3 = "FEF75ABBE54B53002295560D800DC00BFFFFEF6FDEF013FF00F15FF35D13FF1551EAF72AAAAFD594A92140F214A96DB52A815824421810747CE9FD761788055E00BE0A9547E347D95095432DB647FFFFBFF6D7DFFAB2AAE004A5570F80168015FDFFF7FD77F8017F42E5377BF793D30B2F2E58AAAD4D6C4A445400D802D4AACAB34010210692D781978873F75F20127B83DFB75427A22BF746ED59B6DB17FFFFDBBB5A7EC2CAAA9822B5560F800D804FFFFB7D77FDEC01FE81E2DF43EFFFD68D76EB6725635752A5210264A0386A442A5820880024155ABAB94000FF6F80095D07BB969297E9A13E99B5A06B6E3FFFFDFEEED5BFF52665320552A90D80050091";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .mem_init2 = "FFDF9FDEEFBC02FC05E25EEFACAB7C858CA9355024D0A9288A208C604318A2422D002001189577EDB79401562FB812A07C5FBE4A245AC437E8EAAAB6DE7FFFFFD57F6EFF8D992A92904D5D0D000A005F7F7B6D5BBDF603FE03C1BA27DC9EFF04D32A92A91525A54E211450E1480E09082E00980484145DEEDAA20174AE80000BFFFBD75092D17405EDAD63D6E9FFFFFF7FFFFDFFCC0555552554EB85C00C0274DFDDB5B6D6FF02FC0BCBBDCDEFDFFE02EA6AAAA4AA9292408880016094CF002452837020002DEB6B6EB101E4DFD925FFFC76CF094A7D2C01B57750BEE5FFBFF5FFFFF7FF8280D5592516AB87F0000AA78DF6D54B7FBB127C27C17609FBB7E481";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .mem_init1 = "36890954004A050850000560029F40005A606402241EA4BFFB9803F6DFB4DF77FBEBCF5423B670C0BD556AEB077FE7F428FFFFFFEA8099AA9B42DD0FF800054F06D524AB7AEF82F917897159FFFFCC0153A549249520A021400BD7600233E000C50509A0827CD25B6ECA87EC5FD240002D54FE8108160A4837B5B2BED7FFFFD2BBFFFFFF3A805652CAD15607F8002B2C1FB6AA284BBB87FD2F83F9D6BEBF8142CA6824D240A2940003540731717EF000F48DA8042079516FFA7007ECFFC4455425EA68A82AAB53C417D6AFF475DFBED555FDFFFF2900012AB5355407F80041FA1568A845546FC3E25F05A254FDEC2C0833792159290040000280075BCA547C00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a134 .mem_init0 = "9504E4510227402DF6843FF9FDE025EA19CADE454919847307AB56FFD4FBD49557FFFFFF2D40004A4B496B03F80235C03D840120255D77F35F03D821FD7E0E004CF0130424010402404017F9755BFA0032A11034886F4097D9803EF9BFE815FA0FAADE8054A2080681F56A3F6AB6F7B6EFFFFFFF0B200002A5324C43F800DA082A1004022A97F6DD7E36A1C3EAEC419222B80AA8052000000400FBDAB5FF5F80CE930982202680176A18F98CAB7845FA33AA5F0545422281B0FB5239FDFFBADB5FD7FBFE694000005554B3C1F20AEFE02D41201044AEF5A57E1EE690F77E10011318844000000108080E91D5DA57EFE02E8044408A27005BF0207ECC9FD81574";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # (\dut|vram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # (\dut|vram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [0] & \dut|vram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [0] & \dut|vram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a150~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a142~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a158~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a134~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .mem_init3 = "FC00001285240380583000045B7FF8030002CFFD413FFE8ED302B6FDD9A0ABF0001CFE2FFF6F7FC1A2EDEFC0BE27FBFE6FFFFFFFFFFFFFFDD28775F1FFFFFFFB90154FFF6FFF1C3FFFFFFFFEFFFFFF1C08BF45FFE9FFFE102060021183FFFC0000051FFAA71FBE7373417F2765002AFF800C7F9FFFF7FEC419B5BFFAFC02D4E7CFFFFFFFFFFFFFFABEABFFBEDFFFFFF70951ADEB5FFF2CFFFFFFFFFE776FFFFF3C00EBFFFA5142C0562C020025FEF40000060E60804A7F9DA8C0A9DF1E80057640077F47FFF6FF770476EF057E0E9BC769FFFFFFFFFFFFFBFFC27E77FFFFFFAF9A07F5EF7FFF1FFFFFFFFFFFDADBBFFFFDB485594A7E92041444002227FFFC00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .mem_init2 = "0015461A96BFAF02E0880EEB028000BF00033F83FFDEFDD5D45DB5B1F73F2FEF1C3FFFFFFFFFFBED71456FDF9FFFFEBF96033A7FD9DF1FFFFFFDFFFEEBAAABFFF5FF76F7EB7FFF5008F402203DFFF0000005B7E911D95E2D7B502E7F7D40001F00039FC1FFFEFFF6AA36D726FED5F5CF21B3FFFFFFFFF636AA5D2FBDF7FFFB7F9B81DF27FFFFCBFFFDDFFFFBAE557FDB47FFFF5A7BDFFE482C90022037FEA040000E3FD4036A92A371402DB78AA00047E001CFE0FFFBFFFDEA3D7B13FF56D7DFD40B7FFFFFFFFBD77B213757F7FFEFFFCAC0050D7FFE2FFFDF7EFFEDB968017B5FFFFFFFFC4FFE0204C803A007FEE01E00C07FA8066B3E0AFBB80FB64C800029";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .mem_init1 = "F000C7F07FFAFFFFFD5FBFCBFDABA7D9FA83E3FFFFFFEAFBAB8A97FBFF7F4FFDCAA0429EAFFFE7FDF76BBFFE84F417FFFFFFFFFFFF9FFB402408032047FFC031FF07FF501AD27D4BF9F00FDD872010057000E3F89FFEFFFFCD9EE417F92D6AFEFB523F1FFFFFBBD6D4B36FDDFEBF7FFF64103045AB7FFFF775DD7FAFFF8FFFFFFFFFFFFFFF8FFF64020803215FFE40C00001FFA00FCFB827FDD4016F801000081C0073FC5FFFFFFFFFFF78ABFE95A7F8BD2A23D1FFF9F7FA56735BFB7FFDFFF73218E8636B7FFFFDAD203FFD1FFFFFFFFFFFFFFFFE1FFF30000803215FFFC0597C83B2841B55D117FC7A9FABBC400001100039FE27FDBFFFFFFFFCAFFC575771";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a166 .mem_init0 = "5EDA541E402D1DDF6FA6899DFFFFFFFF280B6A235ABFFFE227FFE7FFFFFFFFFFFFF7FFBDFE7FFF22004801204FF7805B0059AAA86927F255DEDC4E766208000150001CFF17FFB7FFFFFFE66FF8B54FDC476F7AC17FF8F77FAFE5AEFF7FFFFFFF400DC2007E8502FFFE9FFFFFFFFFFFFFFFDEEADAFF1FFF8080E0002657F80038BE01F502B4B7FB55FF0C2997CDA0000488000E7F83FFFBDFFFFF70DFE15B4FB503B75F624007DDB7AEBFE577FEFFFFFF40001D198DED6AAEAFFFFFFFFFFFFFFFF7BA9D28B99FFC0400B0004077AE0027483BD9086336E0BFFD56DBF5DB4000022480073FD5FF5FFFFFBFFEDFC95A8F6882DBED8C877FFFD75B3E54BEBFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .mem_init3 = "BDCA8161E9088555531DFFEFFFFFE8ED47D0084000E40000040000004292424FFD71ED882F75540102C6A9BFFFFFFFA6002803A2CD563FE8902405B8094384851938A920140246C654820CD7E2F80987FA540587A48553552D673FBFFFFFF02F81114349008C00004088008096A8090FFF3FF4801D5AAE42457B53EFFFFFFC8C0020009496D7FFC4001081A80E9F0EFF6278E5500301FFF7760066BF9B34040BFF900E2DB5454AA897E8FBFFFFFF849D0214084909A100000020012443480B7FFD840F20035D540153F954DFFFFFF82C0000005B175C5F5E020E34705A6A17710DF8D3540543FFFF490134FA6DFC0A07FD000902D5564A949F82DFBFDED4A00A";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .mem_init2 = "050302217C0100100804004921C800DFFAF7A039556A57850FFB2AAFFFFFEA580000006C4CABBEBF810A05E177B87F3D97E9152402D35480508DADE9CA68000FFF01712DBD7805446F2AFFFFFE2204882193A0015B850050000402A2402015E5FFF6C701DEA956023FFA5457FFFFF2B80000003204BA8FFFC40E8983FC652B247F88D535002FAAAC87256BD76D60041FF6124A5FD7CA54232F247F7FE080000115DA80005556110A3C000015047EDDB7ADFFFFCC19ECEF811FFC6AE7FFFFF27000000029428A3FFFE80CBFE6B3DAEEC91B4152C8A929ED4B01816F8FA5C0101FFB55A4A6FE28128518BDF904000855FF0BAA00001721150173DFFD407238537F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .mem_init1 = "9FFFFFFE21C2B704FFF4AC7DFFFFF57010000014800CF7FFF00FDB8A0AFAD484F90D692DA8ABF126C5AE7D7FFAE0001F9D5B287FF3AD4A3D14050055B777D540761004401459B277A40F1117E6F44DFEFFFEFFFFFDFD9F029DECB5A3FFFF4AF00000001680A6BFFFE0BEBD9669E2D43464E85DF3F6AB6D080645F5FFCA60003EC4F64ADADDA020E4B84102BA000000809B200004092951AEFFE6897FB12157FFFB53FFFFFFFBFC02B7F4AA1DFFFFE5600000000B0AB7BFFFF3FEBF3897FE69E56FE0431F2B557212953FF3FBC500003F8F2D274FEEA907F3F100023FFD0400004A40A11016C266FFE80A56901A305A7FEA95A55FFFED7C011FBDD49DFFFF97E0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a190 .mem_init0 = "0000000C8580DFFFF3B19670D6FCBEBFFD5C4E1AEBD6FF8063EF4BBF49C0A03FCEFAA7BB6554182AD0000003FEA2D0111100480421C8ABEAC38AE94A4A822FFF5556B54A7FFFA905BBFB6B5AFFFE95E00000000695C0DEFF6BEFC8DD8DBF23DF5CAC4E0B5F5B7FE4BEBE9FAD2800403F8FD52FFF9A81C6EE2000004000222BFEC20A200E95B4DBE8BF691520F00857FFF6AB55515522BC00EFBAF54F7FFF37C00000000505873F7AEB82C24AEE29DF5DBFAC65357FEED578DBDEFE10A101007E4B896FDB7406F224C0000057D800BEA7581DE0015FE93C5D9414889074405BFFFEBD680017DA95053DF39AABFFFF37C08000000485CAAFDFA7D618CF7BB5FEFC";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .mem_init3 = "92200307799A5BFF60001099E8FD91865CFFBFFFFFFFFFBFFFFDAD7680C007FFF7FFFFFFFFFFFFE7FCEBFFDFFFFFFFFFFB5B8F9FFFC7FFFFF5ABFDFFFFFFF200196FFFFFDA0D51410CD06004942DFF044881077EF9FD4AFF30020C8800E70413B4FEBFFFFFEFD5DFFFFF6AA20080077FF7FFFFFFFFFFFFFBD238FEFDFFFFFFFFEBDEC7BFFF8EFFFFAAFD56FFFFFFC001EFA8AA94A951010159F860052AAFFF02A21006EF69FE3CFE600234CB9C8BFD50A4FF9FFFFFFFFAAFFFFFADAF02000FFB9FFFFFFFFFFFFFFF9854DFEFFFFFFFFFBF15BBBFFFC7FFF75F777FFFFFE80EE8FA655AD55548960488B0E00A205DFF0D124070D5F9FA1E7F88023C86A0FE32F1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .mem_init2 = "CC7F9FFFFFFFEAA7FFFFF2B101000FD97FFFFFFFFFFFFFFF6A3E2FFDFFFFFFFF7F427F3FFFF3FFFFFFFFB7FFFFC002FF5114AAB55554430155DC70012777FF0AA9084D6BE8E3523FA00024A009E4804B8D7FDFFFFFFFDD67FFFFFD4804001EBBFFFFFFFFFFFFFFFF943327FFFFFFFFFF9FE92B3FFFF7FFFFFFFFFFFFFFBFFA409542955AD76A0300A271700648DFFF3545510BF7E9BF7E3FD40049BFF42D001F073F8FFFFFFF6EB3FFFFFF8107001E82BFFFFFFFFFFFFFFFEEAB83FFFFFFFFFF8EC0593FFFFFFFFFFFFFFFFFFFDF8000012852AD5ABA0B22B1D0F00106EFFF8AA9011C7BD2FB2F9FE6001CC2B5324040039FDFFFFFFFF501FFFFFFC614003A4D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .mem_init1 = "EFFCFFFFFFFFFFFF76A7C9FFFFFFFFFF5E292EFFFFFFFFFEFFFFFFFFFF36810400022AD56AB500009171C000ADFFFF2AA49803AFE9FD75AFE38022019DF91408035FC3FFFFFFFA48EFFFFE6C0C007407CD47FFFFFFFFFFFEB411A8FFFFFFFFFFBD005BFFFFFFEFFF7FFFFFFFFEDD00008800952B5BDA0080406CC002015FFF15522809FFA9CA3F47CDF7D60A6E458AA401CFE1FFFFFFDE2177FFFFE01600318B1FFFFFFFFFFFFFFF5F5DD47FFFFFDFFF580017FEFFFFFFFFFFDFFFFC28200000000044AD4D5501C16452000885FFF99AA8800BDEA4F7FFAB9C35550FA7EE6F6000E7F0FFFFEED1103EFFFFEA1E00BFA55FFFFFFFFFFFFFFC774BEEFFFFFFE801";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a174 .mem_init0 = "30004FFFFFFFFFFFFFFFFFFF87E0840000001252656A019030F200024ABFFF16A2006FFFA4FBDFCA714BC44BDDA599A40057F87FFF7AAAE417BFFFF02E102F7BBFFFFFFFFFFFFFFEB3AB75FFFFFFFF1740001BFFFFFFFFFFFFBFFFFFFEE2E8080000010992B50A00A8E200029BFFFF335C01E5F690EFFF9E040C02BEE6B55D7A0073F83FFEFFA3314D7BFFE05C01FEF3DFFFFFFFFFFFFFF95BE9FABDFFFFFFC2ADC02BFFFFFF7F7FFFDFFFFF7FEF20FC100000A42894039080A804011AFFFE052001FFFF48CFFFD5842CA5DB5B5527B00039FC1FFFF7520007AFF3ECBE08FEF31FFFFFFFFFFFFFFAB551BFDFFFFFFFEDA3E7AF7FF7FC3CBFFFFFFFFEFFFF1E00";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .mem_init3 = "DE280695FFFBF5FEED74E6C01301803E1355C6FDA43E904102011AD52037E3FF1019181477651FF6E8B46A4075316FFD03D500AFFFFFDC02F7BECB527FF75FC00000000503D287DE8AFD6E7885BFFFFBDEAA0EBFFFEEDFDDBB4DC5002002007C5FDFFFAECBF352AB4A97FF528021FFFF000F902504AA5E162955AAAF514ABFFFFFFFEF67FFFDE181DFE5DAABB7DE6F800000000207EFC31D1FFF59B8666FBF9FDFE71FBFFFFFFFFBBAA5D0005207007964B832F93DA52A856577FBFD30BFFFFF007081157DE2E55A255D555B42B5FFFFFFFFFFFFFFF655020FDEA6AB4EEFBF800000000503DBB9E74B781CE41E7EFF3D5F25CFFFFFFFFFFDC7E60014A00200F2";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .mem_init2 = "E47E9B6BE77AEF9FE89E9DF07FEFFFE0CA30B8FDC7F13F6B744AAB487555FFFFF5557755FFFD5589DFF995552DD86F80000000040397A05ADCB9FFF00FDFFFAFEFE00FFFFFFFFFBFBDDA81085C080041E0FA0CFF7FAF9FC66E7FE01FFFFFFC4A02A27001FFF0B93EE52B5D53AFEFFFFFFDDFFFFFFFFFAD0517988BAAFA63FF800200000413FEFC3D7BF85FF8061F7FCFDD2C6FFFFFFFFFF7FCA41070C00000A7F67C1796C07BF6DBCF103FFFFFFE1747079D3A2FFFE0A6FDD155556AFFFFFFFFFF7FFFFFFFFFF400FFBC82AABFC1BF801000000813BE825D2587E7C8069FFF73F5BF1FFFFFFFFFFDFFC00520781000DFF7E01E0C8007FAAEF41FFFFFFFE2F8FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .mem_init1 = "FC22017EBFE65FFF299577BB7FFFFFFFFAFFFFFFFFFFD5853B767BD537FEFF000100000853BB50E9BC40E154031FFC4B42301FFFFFFFFFF77FEC359820080117E56F1E3BFFFFFEC0A4FFFFFDBF049FFFB62202BDDFFFEAEFE75FBA2DFFFFFFFFEBFFFFFFFFFFF902BE5EF1B40EE5FF0008000000BCCA365BBB0035A203EF71BF78E8BFFFFFFFFFFED7AE4202601801FFE5067D5DF7FFFCFFB1FFF6BFFFFFFFFFD53C05FD7FFEABBE6BAFD577FFFFFFFFF5FFFFFFFFFFF98296EE6AAA9F57FF0022900016A9B8ABD9420037AD03FFF0735FC5BFFFFFFFDFFBFAED5A0BC040027FFDFB0AFFFC03FCF7B14FFFFFFFFFFFFFFF7A457FFFFAAAF412D72EBFFFFFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a182 .mem_init0 = "A4ABDFFFFFFFFD015BF0E054AA0AFF008800000FBBCEABBDC400195083CFA07FF03EFFFFFFFFF7FEFEBB769C402001BFFE8BFFC09FFFE7FF8067FFDFFFFFFFFFFF104BFFFFFD555E16AEF757FFFFFFFD92002BFFBFFFB9057E5CE055016FFF012420004BB1FB3F38A80048CE4FEF82440F7FBFFFFFFFDFFFB7B6AEFE406003FFF7B012FFFEC1D0EFA887FB7FFFFFFFFFFF881DFFFFCFBFFB32BFDD7FFFFFFFEA400CD54A65FFE900AEF8E11A6416FF008080003EF9CE76F9A00005EF9F1E6C88CDFFBFFFFFFFF4FFFFEB6B86010003FFF17FFFFFFFFFDFFFE8A7FFF7FFFFFFFFFFBC37FFFFCDFFEA1556D7DFFFFFFCA4007FFFFEAAD9210564DC401512DFFF02";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a166~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a190~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a174~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a182~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a246 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .mem_init3 = "DDAD482000F632FFF6280057EA00FFFFD83FFFF03FD5AD5BFF6DFFFFFFBFDFF2B6FEA37FFFFF5B5BE5488424078CE5FFFFEAFFFFFFFFFF6E85AA8210001BF55E84F926629A00EFF61C0000057FFE65A46B34C250000DE5FFE6000015FB007FFFFD1FFFEB9CD5A56EFFF7FFFFDABF9B752DFC57BFFFFFED6FC224522AA2599EBBFFFFFFFFFFFFFA3E3FAA81C00017AEBB650414702006A7FE3C08010FDFF5FE4C3D2C40FC00069AFFFF98000579401FFFFD2FFFFFE945355FFDB57F38E13F15B2EBE55FFFFFFFFFBFC290894AAA3F99D1FFFFFFFFFDFBF10D0FEA142800FFBAD4200BD23346001FF01E00201F3FFCF99789104FE100002BFFFFE90002BFD007FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .mem_init2 = "FF57FFFFF820CABBFED1FDBCDABF3EE7DFF27FFFFFFFFFFFC955445554A3653E1FEFFFFFFFED047FCF68801401FEEB9A210909CA010E6F801C008A3F7FFD3F4B78260940800001FFFFB180015FFA05FFFE13FFFFE9772ABFFF4E3A2BD5BE2DBFD7E1EFFFFFFFFFFFE555222AAAAA373F9FFFEFF7FFF503FF9785600A0FDB7F48080CA4CCA40997000E00004E1FD8BEBC1C1C09C0E00023FF7ED020005FFE017FFFA1FFFF7DFE75EFFBC341BFB5BCBB533E17BFFFFFFFFFFF8AAAA8AAAA95536965FD7FF7FFFE1FFB4FC550043FBDFB530BA002A0E818CE002D89208EBFFB0CDF682F4FB2080041FFFF88320017FF405FFFD5FFFFFFFFE07FFEE1BF66AA356D6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .mem_init1 = "AF4F7FFFFFFFFFFFDAAA821555556D376E7FFFFFFFFBFFFF0FF5AB06FFFFFD0A112E7281416A66001504C0CA4FE0CDE33A7C77233402507FFF4574002BFFD017FFC03FFFFFEFFCBFC6B7DAE2CAACB35428BDFFFFFFFFFFEEAAAA48A2AAB3AA930DD7FFF7FFFD7FCFAEC56A01F77F9F8F825B3CF02C872C00132100061FF7BAA43C56FDEB5C03007FFDA06B0005FFEA03F9E82FFFFFFFFF19DEFEE7CD54094DAF357FFFFFFFFFFC4455552214AADD574910FEF2BFFFF5FE1FAE16AC8BFDDF7F1E0585654E8C107C00083E00173FEF611A274C7FE98407000FFE90AEA002FFFD02FE698FFFFFFFFFFD97FD63F6A2992F75D0AFFFFFFFFFB952AAAAA8A2AA555B44";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a246 .mem_init0 = "808F1AD6FFEF7CFFAF8B69CFFDE7EFFDFFD0F2DDC4001C0000200181FFADC551FE1AFE4DF0C482F7FF4F3B40215FFFC05AF62FFFFFFFFD36BFBF9FDA942175D697FFFFFFFFFAA92AAAAA841552AADD524017F2ABFFFFF97FEE3BAEFFFFA4EFFA7B09D52740484800004004D1FFEDE2746BDDCA0F0EC4C203FE90D5C0115FFFD0051102FFFFFFE5577ED6E0EAA4215FFB9D7FFFFFFFC0854AAAAAA525555576CA00247B5FFFFFE1FF8F6D6FFFFE04EFF5FFFF5B72A300980000800AA3FFEAA11881EEA007A6768084FA5719C0002FFFFA0340A49FFFFCF7D7BBFF2754880563FDB7FBFFFFFDB5A92AAAAAA894955B6B5086A6AB7FFFFF7FFF9FEBBFFFFE00FFEB";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a230 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .mem_init3 = "F4EAC0417FFFFFADAA60FFC137FFFDF63E1304F21600003365D40840D2FFBF8D2E4334B4F99FFE7DEFFFC7FC3000000000029B7017FFFFF90C0137490814612A9C0294A92A452D68CFFF57C8AFFFFEFE57E1FB7FFFFFFEEACFF709D057EFDBFE634855E83E02807A1882830083FFFFEC4B742D9A2FFFB5217B7FDFFC68000B560008561205FFFFFF344406A420000BAAB808AB6DAAA95694FFCD7F02C0A3FFFFAB009007D7FFFC73EFF3B53113CFF7FB648E14E57E49032912C02F0072FFDFFE2F5008A03FB5ADACADFFEFFFA87000990019057482FFFFFFF69210E0108385AFE004AD56DA94B60FF92FC002FEF7FEBAB40000057FFFF987DFFFBEE143DFEBFE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .mem_init2 = "8B4253C7AF5202231AA0AE0003FFD7F06BCE6D7A3FAFB57DFF7F977DE58C0A564036815120BFFFFFFF40A83804005B32D012AB6D6AA55DBFF5FF0010FFFFFB7EA8000000057FF47FBFFFF7642DBFC7EF88A4818A1F2C01B83A82380003EFBFFFFFF22A567FF6D789021F8177D996294960F1812FB00FFFFFFFE8408831114C43D0455D47B5515EBF1FF8004FFDEFED5D5800000000000127BFFFFF829AF783FCBC9150DB4F4004320A41180003FFDF9CFFDA6506F35B5B4580203EFB5E733548B0CCC057DA03FFFFFFFD140B0A416A1FA1295FFDDA96F1C73FF4001FFFFFBEBAA8188D242800431F3FFFFFF044FF07FEF7C4400B3F4811C8139EA40023FBFF7F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .mem_init1 = "FFFCC5A47EF55D800BA46F5EAFFA892558C0000ACD40FFFFFFFF0201548D2917C004A4775B78D02182F0017FFFFFEB66D8436DAEA96881B3FFFFFF8A19DE27F77D29443C2E480708BBF0A0000A7FE77FFFBE79D0FAD6CC0004F475EB7562649224EC0002E1903FFFFFFFF80135249217A04A77BFFFDD0004694B007FFFFFFDB6A81DBCDBF8AF9FC04FFFFFC523FEE7EEFFA0009FDC4803513F60A8000D1FC3DFEFFA28B8773A33FFE07D3DBD56DAF14A4BD000005EE80FFFFFFFE80055222017C02103FFFB400000004660BFFFFF3EA6AAEEF7FFE8BF9C4827FFFF028FD8C3FD73B080FE57B006083CC014011E5FFAFFFFF441AD1BC4AFF8003D5ED5DAB33420";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a230 .mem_init0 = "A2F00000050005FFFFFFF100FB48602F40008EFFC3000000000A6EFFEFFFFABDB6BFEFF82FD6CBFA5FFFFF924EE8C7F7EB7AA05EC81003B8BC8034003E37E56FFFFE373F92089F9007BFBD56AD5415491578000006C282FFFFFFF100DD55E017A0001FE01AB200000000CBFF7FFFFE9ADBFF073B48658C21FFFFFE553FD0E66F8140BA2D861000203D8032076E0EFFFFDFFE66FB629719200A08F6BB55AB88284AA600000179417FFFFFE041F6A6E02F90041A594A14C00000001A656FFFF16EDFFDFE231455DC3F7FFFFEA0FF80ABDE4463ACFFFC500C90BF00120F75045FDFBFFFC02DAEA2311110F9F2AAAABBC6452959C0000017A05FFFFFC089DBBAB07F";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a238 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .mem_init3 = "FFFD6ECAB61E390003410251FFD5514907FFFE0B93FA28A1BB5EB080002BFFFE8140112FFF9EFFFEFFECDDAAA2851FFE6F57FFFFEDE81552AAAAAAAAB5ADBD40EDDCB5FFFFFFFFAF7EDBDFFFC600F7E7FFFAB6BE1623F28007F00424FFC750498FF5FE4EBA3EE821B62F56C000057AFF80343AA8F33F557BDF7F55AA48B05BFA35FFFFFFFB9D15545556AAB55D56D41EA7F0B3F5FFFFFFFC5EAFFFF77900F7AFFFFFEEFE1D0454C007CFF057EFC5AB1B7FE0BC744D82EC061EDD93C00029557FD030A25209FFFFE75BF3EAA922CA7DB9D56FFFF7DA4A1A52AADAAAD56B5601D5791FD93FFFFFDFFF2F45FFFC15847BBFFFFFF5FE6205490020BD88017FD28AB3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .mem_init2 = "BBE56403EC77CDF03487F0200009555FF415C14A5C3FBB58EA30B6AA50055AA7EFFFFFF6C921488AD6AD6A95B4D03EAFB3FEF57A8FFFFFFFEFBFFFC69CC77FBD7FFFFFFF321811500AEE081BBFD0A2DDFEEF603C26085BDF8017E19800A35057FA80AD3A54A70BF57FCD55550910206BBB6DFEB624968B442B6D55555553D5F67FFFFAC7243FFFFFFF7FFCE7158777F8FFFFFFFE05E4183027F731657FE2A031E59F8020B74CC2FAB08584F80000002AFF620AE4E2EB8A3D9C37EA88A20044BEDDFFFE1111000CA2D5B75AAA927EBE4FFFFAD23AF023FFFFFFFFC1C4BC474DFA3FFF7FFFCDCC171AE7EA0D27DF276463715E7087000FFFAD7001541800062002";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .mem_init1 = "BFA4C4D38E282AB8D7DD5A5202815A3B6AB7A4004000475556D5D7D44FD7FCFCFFEE5C1B7F557FFFF7FD1F4056307BE73FFF4B9F4D8015049E7F4D357D5FC920743C9D2D073FD80BFFC11240000000015FFB52203924A0000EF5694A88EFF4CDABDFA0000000A4555DBABAD4FAFEDFF07F7DC245BFE14FFFEFFC43E4CF98FFEC7FF9EDFE8E0C1940D714591682CF9E040A368DFEB04155A8DFF068300000C0004FFDB1624000002C0BEF555020FEF0D555778000000003D55AD7EE9BDF99FFFF51FF735ADFF8FFFFF89D697022327FD1FFD5355A4E189F02341FC46A07FEBF00051C877F17DCFFF4EFFC1370000040002AFFD46A15690000002FAA890260F7AA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a238 .mem_init0 = "AAFC0800000010AA6B7EB1FFFF3FFE27E00837FD7FE6AA7F96FE9F6C08CCFFB33F48FB7CE4106B05000E0224043E8F6C241EBDD86E0FD8D77CFD0CFE000040000ABFEF51AA95C883C01575244B007252AB70212004448EA5B56FBFFDB3FFFDD3FF00EC17BEBDFFE65BE5F910A659FF793F689DF950045101D09D18A424FF8FFD8F56B361064C8BFB83FF8FFD000000000157A1B402FFD38002418A920410214AAB2488949111599555F3FFB67FFFFEF7FBB80000A9FFFFE9751D6EA43B79DED73EE48ABAF0012002203234102EFE3FD7CF8F61FFC005FFFBDAFED5FC4000004000556CB85FFFFF990324F840145444573220254A48882C6EBE7FF2A3AFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a254 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .mem_init3 = "7DFFFFFFABFFEFFFF2016FFFFAF80004AAA96D5B401021FFFFEDF9FFFFFFFFFFFFFFFFFFFFFFFC4211FFD02FFFFFFFF6B7F90018825B5000800030004F16F8204C1CE8401DB82240E00BFE8707BD4A013AFFFFFFFDAFFFFFBFFFFFFFDFF0008D5555B6EF7040C7FFFFFF200FFFFFFFFFFFFFFFFFFFEFFA3089FF400EA78B82046FE0037FA8796800000020009D96D08A8F2B93645BC111610002FE839FFF4304397FFFFFFEFFBDFFFFFFFFFEFFE00365556ADADEA2007FFFEFDFA0017FFFFFFFFFFFFFFFFEFFFD10A3FE4000067E3BEA7A800602549B680180003000AFFFD006CBDA80663F7F7B6980057EB1BFFFD08A0CFFFFFFFFFFFFDFDD7FFFFF77C00715";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .mem_init2 = "54AAA37E8F17FFFFDF3AE0001FFFFFFFFFFFFFFFFBFBFE4878FF2000043D40015B0008B01C4D282100001801BDD73481127A5A2CCFBFBE3DC802BEA867FFE8000FFFFFFFFFFFAB2FBFD5EFFDFFD00D4555B6EDB1347FFFFF5F354E100BFFFFFFFFFFFFFFFFBF7F043F3FA00007BF72298D0090036C8F6F53000018015F3CD242784810450C7FA95EE3005DF40FFFF4881FFFFFFFFFFDB217FEBB7FFFFFE01E94A556BBF4825FFFFB5E0DAB901DAB7FFFFFFFFFFFFFF7FF967FCF2000035F0525CA00820E8C356B4BA0000C013F74AC545B24B0E197FFC8BCBB0029F803FFFE8817FFFFF07FFF0D057DCBDFFBFFD03ED2955BD7B30F7FFFED7E61A67843EC9FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .mem_init1 = "FFFFFFFFFEFDBFC31FCF200001BF709D1802622BD9154FE300000C013F3DB63A5F7050C091BEE07894002BFC01FFFEA41BEFFFF13FF722017EFEFFFB7FC0FC094D6EFB8C2FFFFFB57E061C2387B7A95FFFFFFFFFFFDFFFF35F64D000017F8C56F80ECE6D6A216F7320000001EE7F42B17564BB005E99433FC80005FE817FFFEA45F9FFED9F71400B7BDFFFFFFF81FF1235B7E854B7FFFFEADCE0634C78FFFEABFFFFFFFFFFFEF7E99FC340000096AEDF0819F7B5B0C44BEB200000203EFB4380BF506632101B2CFF100002FE80BFFFE000FF18719C01994DAEFBFFF5FFE3B204D2DF7E42DFFFFF55F84A06298E1DFFF55FFFFFFFFFFBDFF58E7D680000BBBF7F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a254 .mem_init0 = "079122DC2AE05FEC300000003E7BAA91B1D90ED0163857FFFD00017FC01FFFFED07FF3911215F335FFFEBFF7FFC5F6124D1DD5297FFFF5AB7894406533D7BFFDABFFFFFFFFEEFFF48EFC7800000FFFF5D96854A0732C7F75200000007FFF5B8E736D2A00022ECDFFF00000BFD00FFFFF407FFE7C3B8ADEFEFFDFFFFFFFCFFE012C7F9215FFFFBD57F1228826633A1FFFF6FFFFFFFFFFEFFAB7FE1D00005DFFEFAE8554260C2DBFFD1000000037FD30990F50B10001F5FFFFF48000AFF403FFFFB4BFFFC8DF954B57FFF3BFEFFFDFCE1155BE0ADFFFFFEAAEE091294066E7CEFFFFAFFFFFFFFFBFFA45E982C0001EBAB7759144904D102FFE1E0004225FFBC11C";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a246~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a230~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a238~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a254~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3 .lut_mask = 64'h0A225F220A775F77;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N18
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout  & ( 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [3] & (((\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout  & !\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout  & ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout ))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~2_combout ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~0_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~1_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N51
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4_combout ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [4])))) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1_combout ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [4] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & \dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4_combout ))) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~1_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n0_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w6_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2 .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "57183D44F7FFEDA9001E0000700000000004F0B1CD76030170E10A0B2E899595CCBADD2B2077D409801C5F7000037C04C0047E87AE98CF95D7F2FFF9B80382B2EBF79A5916AAF65987C5800EF0017B57ED2043C6FEFFF6A4900E010038000000060238A1CD6209433830A8173D80B70FFE750ECB2CFBA901400C7E680221DC1CC0117E17D7AD9F9FE7EBEFFFF7FFF04479DFEFD24AAA63E81DCA800EE801E55C4A6031C30DFFED52400720803800000004313841DEF606D3DA74A03EB720628C6EFF06C354BFF4A030085F5010037C3A40257627D67ADF7FDFC7EEFC04000210D775B05F5B52EFAF8FE7400D1000E56EB14020C5BEFFFAA20006200838000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00417DE1BEE286C0633828BE3A94CA83C0C00E965CEFEA4A0A0CBF781807BC40D01BBF17E7DF9F779FFB91C38A100000F43FCED7AB4A78DF3707801615001DA6960042445EBFBE4A200BD00018000000002171E1CFE40C8358B0017160414E03EFDFC796C6D7F551478C3FB022117C04D043BEA3E3FFBE2C3FAD092E55489000C95EB38EE2A571433E764028A2C0FEFAA142204C2FD7FE900001F080DC0000000000F961CFE6838B72AA104CAC03C423FBFFCF765478FE2A29CC3F581822BC14C016EE0BF97EBF7E7F4AA548A5540400A517F787FAA5A28E7B6D0002F2B77B9B2A40204C1FDFFD5BC005A4B0180000000002FC61CFE4030132D01170041D5501";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "D5F7DE15AC0D3A95556C0F5008867E54904ABF03F8AE3E7FFEDA32AAAAA80480CB7F97F5E545A08BED6AC0042A8DEFFDDFF0244C0EF3EE67800270085E0004000000D3A24FE4200579630039520B1420E0F8DFD758E89FC8001E9F780C423E5B9046B623FF4B7EFDFE168AAAAAA88002269ADE83494A8B11BED4100E0395BFFBE2206048237D72E1C04072080E80000180078363BDE60002B8BA04204C179A0009FF17D169FB89FE9D8F3FB008243E2A1016FE43FFE07E73FA00CAA89FFC3A8F9777FBE1C162060959DAB650082ADBF681602058139DF95800442D100E80000600C5FA63CEE600167EDAC5312A328D105C80BED7AA7EB602031A4FF086A435BE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "90957E03FFFFFF47F262C54887F91F5ECB5DFFC7CD3BD05AADEA256E06AB6FFE0E8069081FDF9E7000043F802D0BC0030679A7615EF20801A12E4235586E34803C002F36F4E32F1888445B70422C3E58103DFE09FFFFFFCFE1CB854884F34F996158F7C34EAAC82ABD558FAC05152FFB3EA048980FD3BE78008C5E40075240063368E6E19A738002FCB72812A0141D029CA8FFFB56000180038C2F7244402E6EC059CEC1FFFFFFBBEBA012A01CF5AC64FFFFF572E6B544149AD40488402953EAB600F49C03BBF7A600882B2207268D9636B0CD437D7340113F58C501104E2A404C216FF5B7F84080798C6FF1022C1E6650A9BE00FFFFFFEFDF9531409A3AA580";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3043w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "BEFFFAE895F79E2FBDF7BFFE34183F56D5FFFFFFDC17F5FB7B230CFFF54290000000001FBEFFE9FAFA407AF7BEB9F83F63FFFC000322000002C4FFD50000ABBFE0AEC0003A81FF7DAF0000000000E5007B73DA00A6EC76EEFFAB6AAAAD401FAB6FFFFFFBFD2FE7DFA8D32CFFD5A900000000001FFF7F30DBED0037DB7C46C0564CFAFE000400020000E47F3000AEFFBB6CD2C0800282FEDF0F40000000094800DEFBF3C004B92FBFFFEBEB6AAA200FD5B7FFFFDF6D1FEFFEAF0B0EFFA90400000000003FFFFF3D9FAB802BA3D878F8353F5BFE0043C0004002C448202BFEEA4001BFC1C00405FE5D0F0000002006D000F5FEE4E4E5D8DFFF3C7FD55AAB6007F6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "BBDFFFDDFE8FCFFFFED70E7FD6A800000000007FBF7EDFF3D3FA3FF7B6BF6A7F2AD77E002A00000001648484FF950000047780800005F41A1E0000000001C000B63B5AB0D3F11457D3BDFAAAA62003FEEBFFFFDFFE1BDFFFFFB72E7F53A000000000003FFFFDA2FEFA2F9FDB7B63FA5EF3FAFE009181000000CC825FB4500002070F8040020AF0001E000200000B8000EBFBD24507F5D6AD496FEB56F4A003FD5BC3FFFEEF87DFFFFF738E1EAA800000000000BFFFFFFFB7DBA054BFB88FFEFD30DD7E000A00000001644AEC90000008106FC020040400001600000100058000BDFFFD9017DC3FAFC5BFD2FF32A001FAFFF9FFDBB5D1BFFFBFDF8E3F44A00000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "0000007FFFFEFFFFFE2A4B84AF0F7FAD517E8E000200000000ECA7B24100002000FEE00002AC00003E00000000360000EFBD674A0AC5ABB7E1550091A1400AFEEFFF7FFEDDEFFFFFFFFF871FD50000000000003FFFFCAB76FBE827E4128FFFF9D1777E00150000000144BD8908000004416BE080026800003C000000000C0000F69E6F2011E6EFC8F9DD20444014037CBFFFBFDFEE941FFFEFFF070FE80000000000007FFFF8000557AFCB7EA51FFFFE773AAF0140000000008CC6D220000000010DC00009B800003800000000280200BB9D57940274577FB9AFA000005001BF7FEFFFFDB54E7EFEFEFD860FF00000000000007FFFFE00010A6ADD1FEA5FFFBC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "8DDAB7003C0000000165DB410000000000F7408009B800007800000080A80000E99CEF49094F125FAABFD281012807FFFFFFFFFF75FF9FFF7FBD930FE00000000000007FFFFC00002004ADF3D95BCFFF4FFF6F9863000000016CCD5400000000000BE060043180007800000001300000E57F56A412BFC6EDB9D55A420640177FFFFFF3FFAD5FFBFFFFFD8387E00000000000007FFFDC4000000A0B7DDE7F0FFFF393F31818000000008DD69024000000023FF08000A300007000000001600000B3FF9B91026F911740AFA80408810F4FDFDFFFFD575FBFFFFFFD81CF800000000000007FFFF11000080021AEAB6FBFFFFDFF9BD04A80000000C4FA4480000088";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFE80095D78B9042104BD2241C5F8806BC119BCDD0436A0BD1061005035FE04012088D7DAC00003C3AD200000FFFFFFBFFB7981DFFFFDFEFFFFEB5ABFAAA7C189FF8E7D2B000C00000000001325C0907FFA8000CFF7E4040010749507C0D21AABA282BC46FC1B5256F063042157F80C14004597FF410000784B4000007FFFFFFFDF77C977FDFE7DFFFEACAAADDD5DFC241FF69803001C0000000402AE02C050FDFA00712C9BD01400020FF93FA7E0748B956033FFFFBA6ADFD0630090AF654040242A4FF86000000EA00000007FFFFFFFFFF78612FF7E7B7FFFF5AAAB7575BF8607F12743001C00040000423011C0917FFA6040D349222D748052F8EE9F4061";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "10B2B662A80985789FC063825ABBB00529096A43ED9000000000000000BFFFFF67F67A8BE1FF7A7EFFFF56A556BF1FF579F8DFADEF000E4880241001E085C010BBFE00544EA54B55016B0BC27DAF8189151140BEFFFFD4212EA061672FFFAA600297FE803C5FA0000000000000DFFFFFBFDEF207E02E745EFFFFFED6AD5EA9BFBFFEBFF11B000A00110089218292C040BEE8AD12EFF5D007E04354B5FE7F80409E856CF7FFFFF5AAFFC062852BAFEFBDAABBFFE80157FFED000000000077FFFF37762A67D805035DBFFFAF3ADB97EEBDD5FF3DFEDA001D248892448C9453C0209A6A10BDFDDDFF57E802250029DF800B9D01111FFFFFFFA08FC060A2ADAF7FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFF7FFFA80BF7FFEFD40000005FFFFF1DEEA937FE0FD9BF3FFEFF5E996B56B77FA55EFFEE000C9244492248554BC001681A87F6E43AFFFFFB80A801C36E0100FF20E0DFFFFFFFA4DF806135F6E4BAABB7FFD7FFF5800BDAAFFFAA00807DFFFF5BFFB42BFB4A1A1F7FF7FFEBEED5B35D5FDD7EFEBDF616492224AAAAAAABC003E0777FA88B412BFAFFD4173E6DBF00551F34601FFFFFFFF97F8060F7DE340B54AADFEA7BFEFDA6BB5DBBFF8C40AFFFFF8F7AB2D7FE2E9E0EDFFF5FFDAB6577A3557CD4BFFED370AAAAAAAAAAAAB780970FFFEDEAADADA8BF6FEA82BEB5FE0441FF3D02C3FFFFFFFC270063FF6B351496555FD5BFFFD55D55BEEAD7FF80777FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "EDDE3427FFFFD617BFFFFFFEF6D56295AAADDFA955FF0E9AAAAABAAADADB82E82FCFF0AB16B5565EBFFF5570BEA8280EBF7F82F7FFFFFFF77F0063FE04155252957EAD7FF77B5554DDBBEBABC0BDDFFF9FF91F1FE9F9670FEFFFFBEF7F5D5BCAB5557CAFF48A00C55B6ADBB76BAFC3A0BFBF555151455576AFFDE90343B020053E3FF9FFFFFFFFFDBF0063BA2A10AE4AFFFB75FFFFD449F712EA5DEF206F7FFF7DFF6FEFF0EA068DCFFFEFE7B3E5AD6ABAAAD6CD567FC1DB6D5D6D5ABEFB8783FFEFD2AA3A2A2BFDFFB69580A60CC1C33C7FFFFFFFFFFFFEBB006B7954415BFFFFF7FFF500023F7F5DF7FB7FC0B7FFFFA3EE0317FC1021C67FFFFFFEFB70D995";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3083w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "FC241B699EFF02200202210001000112248A944455208554DA3E02E4FD6B22072FF808FFFEBEFFBD74FF144C158E5DE40001CFDFFF6FAA1ABDFFDF12F92FF24AE5FBEFFFFBF7FFFFF80000007EBF6FFFF4001BE934FF644000017DC00400000812525129229A7D50F2BF1E23FDEAA89C97E8217FFD5B8EEDAC1BB9231BBF5F490009F63FFC02AA01F5E5FF454016AAAAFC37FFFFEFFBFAFFF000000008BFFFFFE2001F892BFEEC81000352021009822455490A94A808D2DAFE7F5AA7FFAD6722FFFD08FFF5DA51B55BC35450BE0BFEA800075B3FFC002A95DC16BAB1C0955542FFDB53FFFF7FFDFF80000000BFFEBBFFFE011F1309FEDC808A00E20840002852";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "002AF4A21289FA59BA7C3AA5FFD5AD553FBC127BDCA9AE6AB4FB836D3801080004053DFDF8005FB1F57C4A998012A92AFFFFEFFFEFEFFBFFC000000057FB7FFFF2082F7E49EFFD802800A00000128908C601E5155428DBDBF9FCADAFFEF7D6B5EFF692FFEA8486A55B59D19247FC1C760012F76FF0001311FFFFBEA2404AAA9105047BFFFF7FE5FF80000000DEDDBFFBF8000B7FCBFFFFBFF8F1E70002100025FEB390508019BF6FD07A6AA7FFFF7AFBDFDF08FFDAB7D780006B0D808FF8040E8003F1BFE00000D87DFFDA94A025556C20DE09BFFFFFC3FE000000009A6BEFFFFF0007FEE77F7F7FAFFEE0001202038AB7FFBD0511599DAE78FFD5A1F7FFF7DF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "FFF7177FEB1A5F400204BC029FE00003A01F8813E000010CB7FFEDC1A04AAA7B44506C7FFFFF97FC000000004F9DD7FFFC04077FFFEF7F7FFBBD450051405020DBEDDF482859AEBF77F8AD27DFFFFFDFFF7BAC3F6D40862000893DB03FE00004601E2002C020009D0ADBCD38A025551007C183C1FFFA47FC0000000063E6EAFFFE1083FBFFFF7BEF7FFB478006122A88FC3F6EF828295BFBD878EACFFFFFFFFFFBF5D07DD44A1092002638483FE000005A6E1800030C00253156E6C4A104520001602109FFFAAFFC00000000AFDBBBBFFC3003F3FCFBFEF6F778CFC123000425EC0BFBDDBAB04E6DB87FB5A5DBFFFFFFFFAFB637EBABD166841638003FFE0002";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "027EAEC00CA00012744AA5B8A04AA64C0240A0163FD21FF000000000BD7EEFFFFD8025627CDFFECDEFFAB7F440000090BF0FBF77CEA82FFEF475ABC3FFFFFFFFFEF7A83F961443D1000F38003FFE00002DBE000003500040B142B1C1A0094C06086241801BDD973000004001B789BBFFFE1085FA53CF767FFFF7C2F200040008F7EEEDC89EECDB9FDD797FE1F7FF7FFFEFFAC41FDA140F24000638003FFE0040816C0000278800141020AAE8504A581E02721CC0179B3F00000000001AF7EF57FE8001DA479E95FDFFFECBFE00800842BDBB7FD8CEAE4BFDB15FBFE7FFFBFF7FFFAAB39EF9791028400F38001FF00000087780400F80005FE084A3AD20151436";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2998w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "000008061DF99A8FD10C8D7FF961D000807EBFE53DFD91100018B9D0043D6418124DFC1C14422AFBFFF13E7E7F8FFB5A2EFE3D11CBD8080E003A282008106BEB4A142FBFFFB7FFEDF90000030000000000001613BEB8D497D323DE672FA74401E8075BAEE5FD40100018B3D00017A108040FFE0C2C0421F3EFF8FDFFFFFFB7CBCCFD575511D7B2C2C20C7C124080003939163F8FFEFFFFFABD800003E000000000001504F5FEC28BB08E6B7DFE4EC0287025ADA78F65104000193148006AF02810B6FE1C1A8021F4CBF9F8FFFFFFFAE9D77FAAA2C387D802A00458000001090EED185FDFFBFFFFBE9FC00007200000000000100D68BF459FED85EBF37C9FA078";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "03E99DCEEF10A8000018B3A000D250880457BE0E2C0001F5FFE3F7FFFFFFBF952FFEFF64C84F90C830000F0844041000BC0C02EFFFBFFFFA4F0000118000000000001201DB6F4487D891B14F783A20FC085DC58FC20000000018F1D0010BC0084407BE0E1C0043E317C3E6FFFFFFF6D41FAFFD51953AF09880805A80008062003A040371FFFFFF6D57000001C000000000001829D5BE4DCA68524835447A07FBBB95A1D77F4100200018BAE00460380480183E0E1C0003EAFBC1DFF5FFFD5B7455FFFFFF7BF84048900171C110051E00260043FBFFFFFFF527800001D000000000002239DAFE64CBE95D107C70F897FEFA666DFB89068060001830F02912C802";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "08143F0E1C0003CBD6E7CFEF7FFFED52CFEFFFFF8BA90976440011E00001DFFF6610207DBFFFFFBA93800001C000000000002C14FEF8404BF955440869F85FFFC137154BC83F40200018BCB01088DC22C002BE0F1C000FF3558F9EDBEF7F5488FEBFFF5FC689B034440803F084501ED05790807DFFFFFFEA49F80000E000000000023C1C3EF0802D9C4EB03FD1F8F9DEC06FB43303EF8000001C3CB007C08C82C020BE079E0007C40A3F3E75BFDFBAA0AB7EFFEA67C79304242820F8001003710B08105F7FFFFFB514F40000C8000000000228521EF18022FD581011D7B179FF003E4BA3EFF7400000087AB004013C218004BF0F0A0017D0847E7FFBDF7EA000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "FDD7AFECFE9212280850103C002008A9C5CC084FAFFFFFDA41F00001E000000000034C6F8D630106D23D601FD7E273DF173D17EBBC6FA008001C7F7001043C0A8000BE071D002FD110FFEB7A97FA8700AF7B8FDE8E6962101178E01F4412C01156A82037DFFFFEE9107C0000700000000004503BCEF700137AAC8433AF40CBDFBCFEDADABFFBA02600089AB00400FC208000BE0F0D802FCAA9FDFEFEB4BB9000FB5B575E5DA4E76303E1481F010DC0AE5698B85BEFFFFB6A483C000070000000000690998D6200C359A9002D9DC283AB5A77DD8B25FFD01A00085E700400FC150000B60793804F9A23FB375DCFAAA8085AAF41DC79AA700527C1203EC003F9AA";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3053w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "020311CF3FFFFF00000D3A03FFAAAA000000001FFEFFC0FDB01A5B757AD637056CE8FF84D93BEB8003CC4AFDA5200810127E0263400442A420C62B55B2A5244AB69FC337AB429692DDAD47D7FFFCEDC28204441FBFFFFD2004041A03FFF6A8000000001FFFFFCCF73022ABDFD2FE20DFBDE5FF01BC7790C861C40DBFB55080221DFE00820C0501008140D56CEC92D4DB4C67CF1749E29555FFF5575FFFFCD761492054478FFFFA000006980FFF5A94000000003FFEFFA1FCA062A57594011013A6D2FF07D82C484085CC16FEDCA80548097A00159000033206CD52B322492F74ADF7A12BD06B0DB7DDADAF7FFFFE7DB4C8B1544F9DFFFE04080F985FFDD55000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "0000003FFFFFF6FEA0220F5220104F1A1BFBFE02F5416EC201C4677BF6B4406E07EA6148D000435853D52A4D494241AC725FA1B2CD6E393CB77546FFFFFF7F6FFFD82ECBD7FFFE40000399FFFAD508000000003FFDEFF3FF7061E53A0330503BBFFB7E00DBB83E1A0AAC3EBFBD5B09A215FF0101218001EAADB24955AA9C9142DD53A7278D7E9C2FDED6FFFFFF3FFFB6FFD127CFDFFFFD0A00039DFFFF5AA0000000007FEDFF7EFC902054D199803476BFFDFE00DE9A5AE801CCCEBEFD6A22EB1BFF0108400802C415EAA52688413BD499CF502788F0DA6E5BBBFFFFFC9FDEEDFFFB6F0BE8EFFC900001DDFFFAE720000000007FFFFFE6FF706020F44BFD0836";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "FFFF7C0058457BE002C42D7FEF7E92EB84BE000240111F8009C3155125244B8A4307E82CCF7A97B9EDDFFFFFC04FEBF6FFFFFF5EECFFFCC800011DFFFF52A0000000003FFD7FEFFAE1E00779FBFCDBA74FFF7C017881622001CCDE3FFFBE01F5C33F010470401C8B43C4429488010F28F4D3D37913795EAFFF7FFFFF4407F7DB7FFFFFEFED7FFF640001DDFFFBD540000000001FFBFF987610404EFFADFF95D3DFFE7C00D022C00005C43EBFFEFF83F445AD818040010E5F3BC3124880008A1686DBD44982783F7B6DA83FF90093FBAEBFFFFFCFF5FFF9B314039DFFF5AA88000000003FFF7F5CDE4140077D76FECA5DAFF7FC00820CAC0000EC5E5DEF7E85EA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "C02D8040290215F783CC112200001AA4BEF768C1A1386EAFFF6EDFE00641FCF6DFFFFFDFF67FFAC948011DFFFD53A0000000001FDDFF78FA7AA09FFF5BFEF6276FFFFC0000E6500002C57F3FDF6D002062FF80008000DFEFF78088800001AD201EEFFAC889F2FF7FFBF77EC0A280FFDB77FFFFDFFADFF3BD14831FFFF56A50000000003FFD7F36DCA5400FCD5E7FE9D1E7F7FC000067400001C45EBFFEA800011B4F81007010FFFED7A2002000023A80FFADD560C6EDFF91EF5DEBEE05207FADBBFFFFDFFB1FF5FED0815CFFF52900000000001FFBFFF1F4F5011B3FF77EF037BFFDFC0011A3000000E4FD7D7400082AE0F7808008403FFDA780200000013200";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2958w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "2AA0029C07F20001C0034BECCA7F472EF52A5ED7760A8200A140100001F6B55D657DF5D6FFFFAEFF9B5E7964ADEB9DDEA6AD58400BF80C00000000326FA210A3F7FA0403000BC0F57CE8AD2400000000111004862A38000000066BD03D7F468BD4A96BBB7D0151802080100002EBAEF7E93FF086FCB0FFFB15F7B39FDCB9EF7DD552A16003A008000000003AEFCA42ECFFF60003A9237072BDA83320400000008AE00503FB5000000138E768A6FFA7277225B7EDFCD6A9805000100001FDF755E2BFD226DF77FEF85FBEFECCB6406690B6B2E4A003401C0000000006DEA00B19EFFA00048A9CA17172851DC90000000055980201653FA8000054C7FC2FFDA712";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "29545BD6FBE434402000300001FEDBFF7852FFB77FF577577957A9D7FA2B09711B480040038008000000000016244A76FFEA0301E56A906964294B6422000002074C004000802E00012867B457F7C60260B4BD5FEF50ED205804300000FFFFFFC4ADF5FFFDDDCEFF7015FAADFBACFFFFA9EF451001001C000000000017860CD0EFFC8003563BD032BC0825990000005071E9221000016FC108B44FF357BBA701C1D206EBFDA40A9429302000017FFFFFF555ED87FFF7F935FBE6960B7A2B0357FFE00FF8038008000000000000A8B301FFD20003EAFED84994D112B8100000447EDF8000000009A02278E7B15FFEA90B968F55ABF5D1854D3D54A00000FFFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "F8CF75F7FEF2FF93FFBB5FFBC291F95FFDFFDFC643001C000000000001016D52FFF900C1ABFFFE100BF882F8810005B0773C40000008818209484FB073F7DF4F0101557AFF49E0920CB55000017FFFFFFE2A3AFF3DFEE7CBFFD2557BFD16C300BFFFFFFEBE40080000000000008AF800FFF50043EB79EE845EBD08E2242017723BCD2005FDB80809457862C853B7FD5E200355BB7FB07C442A50600000DFFFFFFFF7BCDEBFBAFFF7FFFB936F7D4A2EDC10FBF7DDE0AC1C0000000000034BF0A0FFFD0011AFBEB7227D410218920019E272A11006A53F280C57706F983D1CFF7C80234AD5EB50075244A93000017FFFFFFFDFFC1BBEDDF0EDFFEFEB9EFEAAAFC7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "F83EFFFF6FC9080000000000140E8120FFEA80E3EA9757E078014A5A504037D479F5883FF0E2A00455686340241A7EF200030255FF1002CA5B10300000BFFFFFFFD7F37AFA7FFF7FFFFF6FF7DDAC6E0551FFFFFDFF291C0000000000605A40917FFE8060D7BAAFA0E84420A10A0826647A6468C09006DA882BF06B90304DBFE304041155FD50001548A81000017FFFFFFF76ADCD7FBFF27BFFF9B5F5AAB5BE1AFFFFFFFE506C0A00000000004128C0517FEE0003FBDEAF44C0008614A0C15B686AE0293F96CAFE4F6B906382102BFF8008280525F5D1001E2F082000007FFFFF7DFF774FFFBFFE76FFFCDD56F65A59FFD7FFFFA3F3001800000000008290C090";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3093w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "DB7F7DE61178180E1987F040062049ACCBFB7805F842B2F000C8C36A24AC20225485AA8AFFFBFFFFFFFFFFE9222114DFFDFF5FFFFFEDA903BAEF80003FE77FF70240FFFFFFD98400507FFC4000000A07FFDBEF7F5D554014AE07F0540085455122DD7917EF105AF40207CE83E6BE000B52546CA37FFBFFFEFFFFFFD91480952DFFFFBFFFFFFFFFFCDBBF00001FF3F3F902127FFFFFB1000422BEBE4000009080DDFF7FAE96AAF878351FE0640010A524B46E7481FD8D55EC0ACFF11D825C37702A93AB0DFFFC8FFFFFFFFFD4434AAA6BFFFFDF7FFFFFFFFBAA3F00000FC97FFCC0097FFFFF13000036A2F644000A2889F76DF6F68D6512AE5D8FF07402420AAA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "55757957FEA5BDBBA1FF480F5802CD2AC148B49EFFFF7A503BFFFF531180555FFFFFBBFFFFFFFFFD2F7E00001F07FBF5C1117FFFFC6200004023F88000A10424FFFFDF79C6B4D43A4E1ED0E48000A2A406457AAABFF2D5EEEFFB9D0B15864000010FFF6BFFFFFFFAC8BFFF654B92AA5FFFF7FFFFFFFFFFF2F6F800001C735FFE224AFFFFFDC80003C002FA0000200001008B6FAFD2D66754B59BB4642812090A4A2AB2D55F9D75BC0FA078822FFA1D007ECFFD57FFFFFFDB00C7FEE16704B51DFFFFFFFFFFFFFFFFBBF000007F89FFFBE001BDFFFFC8000180084D800000108096E002BB5B175AD27A4FE3C68980209114ED20DDFFC6AED7CFC7F00903398A07";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "1E62616C7FFFFF750230FE5091625AAFFFFFBFF7FFFFFFEBFFF000003AA77FFF00083FF7FF810002080448100804821190096400AB71A351A47FEB64980002004511276EFFEAAB7F06BFE81480D29430637015B33FFFFFDB81FE3ECC5E496D0EFFFFFFFFFFFFFFFFFFE000006D5DDFFDC8843DF7FFF8000420084880001008024AA4E8C4559EC7AADC3FE1A2A40120220AECA1FB7FFD55BF8FFF901820E92080F280045FFFFFFEEF2AFF9E425C24FA9B7FFFEFFFFFFFFFEFFFC0000064AF7F7F8010BFEFFBF00020E420590028000010AA557D4098CAE6190C1FC6E4B90C00000AC261EBFFABFDEDA7FE282000D52207C02000837FFFFFE9FBFFE1B6BC51FD5B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "FFFFCFFEFFFFFFBFFF8000000D5B6FFFB8413FFEFFF00408D0013B004010104420A0423F2BE764D8FA1F27A2F47001001BE4307EFDFD7FFFFF9C90E043CA8BBC0E000003FFFFFD56DFFFFDCC5913FE97BFFFFFFFFFFFFFDFFD800000256DBFBF88043FFC9FFE0910004519022000449295152544923F86A8BDBF4CA577D10C00EBE013FFFFBF7FFFEBFF5C0004A900FA620001AFFF7FFFEA07FFED92F24BFE8FFFFFFFFFFFFFFFAFFC0000002D57DFFFE0009FEC9FFE00200080701080048240495052524908C551F47F8E2ABE58500027F130FFFFACDFEBF4FEA50502212F6920001DFFFFF55BDE0B5F7D58F027FCA32FFFE7FFFFFEFFFFF80000004EBA7FFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N39
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] 
// & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [3]) # (\dut|vram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [3] & \dut|vram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & (\dut|vram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3103w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "3154882BFEF6EFC04F329232DEBFFFFFFF7FFEF67FFFFFFFFFFFF07F7FBD12953FFFFFFFFFEC4CF003A13CA000D6FDA3FAA7E5DFFFFFFFFFFF63F6147409060FA93032BA2BE7815F42402819853C040078D6A92D68ABEE801784A23EB5F7FFFFFDBFFF7BFFFFFFFFFFFFF81EBFF420045FFFFFFEFFD983D003E45F10135FFFC355BFF6FFFFEFFFFFF89FDF08F207C007A490881561CF843F03C0C821100D1201E2B4E815DDD5EE800C52921B6BDFFFFFFFFFFBBBFFFFFFFFFFFFFE7F7FD22027FFFFFFFFD7FE1EE01FE03A80295FFFD176DFBFFFFFFDFFFFFE39063AC01005095254945211E6007E0800E81000A80501D2AAFA3F7554F3C00270A52797BFFFFE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "81D0FFDEFFFFFFFFFFFFFF7D774840D3FFFFFFBFFF6E57C007C1680037FFFFE4555FFFFFFFFF7FFFFC800784000000402915425109E700BE0380AC118214008163FCE80BDA9257C000005E10307E0008FFFCC7EAFFFFFFFFFFFFFFF6DD6105ED7FFFFEFFFBF7AFC007B4F8000ABF7FE0D76BFFFFFFFF9FFFFF803E080000001E92B45158A18701BC0B40A82908ABC40372BCF855DB6A93600054B78B9FA387FF7FD47A7EFFFFFFFFFFFFFFF5BB9C01EFFFDFF7FFFCFD36001FD1E0003F7FFFF4F2ABFFFFFFEF47FFFFD2F26DF820001054CA1404045F21F30F81A87304AA8001B5DF7A00B5092BE00036577FFDCFFF7FFFF28E8EFFFFFFFFFFFFFFF5DA4349FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "FFFFBFFFFF7EC8EDBFFFF0001D7F7F70192FFFFFFFAEF07FFFED2A2078008002DF428262928F80E31F81A8120129800CBBF7F83D49088350000827FFDDEFFFFFFFFD0072FFFFFFFFFFFFFFFBAD29052FFFFFFFFFFFFFFFD82FDBA0001B7FFEF82CA5FDFEFFFFB47FFFF8243000000014038DFF70520B43ED030168361106A00A9EF7F8252A8429F000041FF697EFFFD6FFE00028FFFFFFFFFFFFFFF4EE0491F6FBDFDFFFFFCFF6D49FDBF0002FFFBFF82455F7FEEEFD598FFFFC20000004010D4B0A497F4998DFEE350350110025703B6DFEF817514297A80000372B79AABFF03EAA8000ECFFFFFFFFFFFFF672E14957FFFFBFFFFFEFFB6ADF5FC0002FFFDF64";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "002BEFFFFFFABD81FBFFFC300801041CF83C2BFDEE987F363903F03B00AAA05AAFFFF429681083F800001BFDFEE000079BAA8008FFBFFFFFFFFFFFEB1A141557FFFFDFFFFFFFFDD69EAFE0001FF9DFFE0D46EFFFBBCBB0847FFFFE400020800AB06FFA82FDF83E5B3587B8220011243917FBF40FA484A86000000754513A02A94400A825FFCFFFFFFFFFFFEDC9222ABDF7FFFFFFFFFFEF569AF780003FF7FFBE052AFBFFFF66A30207FFFC800010100AD07DEF61CFD00A124E87F06004849A4527EFF01BF01405700E0AE1E6B6B8001495594A12BFC7FFFFFFFFFFF64448A53FFFFFFFFFBFFB10077D5FC0000FFEE7F300AA9BFFF76E460057FBF80001202209";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3008w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "EAAD7DDB9C00000000736BF2AA8B0197053578740008702F0000000780000000DEEFDC7E501EA756ADEEB81102200AFFFFFFFFDDB5B6D5CEAFB5903880000000000000FFFC22EAAFF9A944E077ECA5129296AF4F7400000000A12DFAFA5541D50788F8300048B20E0000001F00000000FB5BE51308269B6BB7BDAC0010257FFFFFFFFFF6DBDADEFD5FEA903800000000000000FFF801B41F596945205FD51400EA53556668000100004337F8DDA2C0D60CB4FC50000AAD5F0000001E00000000EFFF7C5A805E57BAABEF52824092DFBF0A7EFFFDE5AF6BFF57D4A0384040000000000073F4336A6FA9C445602EBDA001AF595AA5DC3000000071BBF97EAF01AA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "0123FC380022BA1E00000036000000009FFFEFC5112F24DD76FD020804125ECFE83FFFDBDBFDBF7DABAA005C00000000000000F3F435F51ACFD240A01F7A880177FD4B1968180004003037F8FFFEC0EC07497C3A0104571E0000007D00000000F7FFE5FE34FFBA301E03A4210042DAE8AB4FBFFFFF77DDBCAB6B105C00000000000001C7E133752F45C00CB00DFAA00007FFF581EA10000400B1BBBA7FFFC0E403557C3A0008A7BE80000062000000005FFFFFEA7AFF955182020080201719DAF1D7DFFFFFFEEF5FAB5110190000000000000587E0919AAF47C6853806D35100017FFEC1DA0C00520031DFFABDFDC09402957C1A0030973C840005F600000001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "FFFF7DFEA5FFCF488080421209CFBEF4F3AFDFFFDFFFB7EFAB22400C08000000000004C7CA19EA96A5D08B4C03CC8100001FFF86C42800180038B7783D7EC04C0A157C3A00014A3C0C0001EC0000003FB7FFB2D494A5ED0001C00049200013FFBF01EFFFBFFFFDBF54A9000E0000000000000503C119F69EBE840E1E05D58C00000F7FD7FB00025400311FF40DDEC0680AD5BC3800412A7C3F0003B80000007FFFFFF9F556B95608182004800248005B5B0BF7FFFF7DF7FFD480800E020000000000050F83CD3557A6D2012701D67000003FEF5DF7AA13880039B77807FB405C0E253D1800802A7D3F80375B000207FFCFFFFDA91E85700C7900022110004010";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "AA37FFFFDBDFFDFBDA0A000C8000000000000087DBCC6A8FAE9808AF80D0D0000017FFD4F66128280010BEE801AEC278021DBC1C0000A979FF0046BC200807DFFDFCF5D517ED54070464408440410001AB52FDFFEEFFFFFDEAC0000F0000000000000B0F87E67697E292951DC08458001B0AFFEF7D8049000058BD7400FD60380E46B83C080128F9FF009DBA00E87FBDC9FB7EA57171660F80FE281005240007EA18FEFF7FEFFFFEFE02000700000000000009870FF33A9BB36C123BF09678000EB579A72B7652080030B9F408676038001ABC1C040128FB7F913FFC3F23FFD5ADEABB83B43E0B4B806C710110811FFE2B287FFFFB7FFFFFF700000640000000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2968w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "059DF7A00223FFFD01C603C7A68776803DFFFF27D5FF8020D03DB156F8F77734BD7FF81D01000C0257DFFCE9F6AE0FF50C277C845007D63FA200AD54C0B28118DC7AB5B30777CC04402C7FFFBF4120000B87FCE02819FFFF1005FEAFBB9FFC80DFB7FF27D1930097FDFDCBD9D1C1437BEBFFFE93D0600C0186F3FDE5E9BFDD794147FC04741B46EEC15235621930122371A569A641FCE215003477FDFFA380421359F7F08921FFFDEDFFEE1CE2EBD6007FB3FFC7772C80BD6ED7AB6BC7E8EFC9B7FFED2FCEF00C00E8E8FCD4B6FFFFCD10DDD8097C0696ABE4029AAA1D727813D3D5AA0500153002841A4BFD7FD1C04039FCFAE040586FFFF72DFF27C1965090";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FF59FF27597BEE3DD5FB2AA79FB80096FFFF8E3E7D400C00376B9EEAF7FFFF88D358EC01E42B54D5F02912C21A41FC46D1759596801552CA50084FFDBDD5C1466747FF9183007C77A3D5C47D016948025756FF95C0E1FF676BC2AD4E5FF3FE7BFFBF2DE096B01C0006D5C2B5DF7FBE6B462F7C12FD0D8C28E040ABB481C5E00BB3FD5735A2216059540277FD7FF5C0406F33FFEA19427E4A920037F003952510CEBB7FBB38D5FFF5572F56B4EDFADDDBF97C3985FB180C0001BEB27BFFFF350A117BB725BC056E1DBC1246EA84E3C0086A4E83349E8876960401CFDC7D7FA4162F337E140628694AB6AEBD1001CA9044F3ABBF33074AEFF08C8C0AB2A5D7FF6F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "94FAFB7FFC080C00006BB607BFFFE86084EDB9C3FE09BE8CFE00344A8081A000482E248AF5A11EE0F800B7FA755FE2512F03FF6F3021A48D50AFE00003A84924DBDDDF7AC35EDADD599F6AEAD7ADF7FCEBEA43BFA0041C000012FAD4FFFF84A473F2840BFA16FFFE58578A9A80000000400D85691EF846CC85F07FF5743FF9012F86B7F717D029FFFFF5C00001D52492ECD76D82A5D5D43E7DA9A23D66965E6F57DF01FE38040C0000047FCFFFFF120185FEEC29E903D5E5BC5610F40000000000AA2A862BBB88DFED05BBF8E85FF8C3A5FF773CAC0893BC0DA0F80003A4A555F66DB7ABE95BEEFF7B3397FD6A29DAB55F208FF614001C000000D6F7FFFE9044";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "5FED67FCF401E0ACBE006B65800000002A9412602EA8A902BBBF3B68F42EBE7DBD7DDDF7B04010006000300001AAAAAAFB66D9BCC3FBF3F4E64D4BBBA0B769D37FE8AFD82E060C00000077B7FFF251157FF4304F5405A01CFF0116BB000000001558097177F80E0800505BB0F03F8F2BF5566BFFA98500001000100001EAB555F539D47F72FBCC01F7953775A2D94AEDFBD7D5680E44080000000AABFFD1401CDFFB1003C001D03ABF446C84000000004A3014B23AA802BAA0851DD8785EC700D2556BBC7D3292004280180002AD56D5E81EBF2EFFFDFF2EA7E2B8DED50D4777DCD5603817A41C00000007BD5FCE04A7B7DC280EAA02602ABE601B5D00000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3063w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "0000000FFFFFFF7DFE0A303F0072A18C0E91000883B2209BC000051F654E031AFFB108193040009481021D0A4A5B43E2DAA9CB2E87DB45F6FBBDF5BBDBFFFFFF7FFBFFF4E0400035AF7F333FFFFFAA200000000FFFFFFFC4E415680EE8405E931D83108D21014005B801B76FAA8727992FF380127000000A0B8C3A8D2925EA927A54C71100EB2F7AEDF7B55FEFBFFFBDEF2A3FD0F08004D2BFFF31E7FFFEB8400000000FFDBFFFA87C028003F0744A511FCA3015E15600355607B8BFC541878EBFF2040E4100201419D83E4AADFF5455E9331F9004BB2DDF7FDF4AAFE5DFFFE7BF13E3E3F60801F2BBFF3387FFFF848A0000001FFFDFFFD4FE1DF001BF769C10";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "8E02605E3186001A933E87BFA540EF97AFF03A150400020606E434509CF39AD0A7AF7F2A00EB1DDBEF73AAAFF37FFFB2998981E87A0036E3E1FEB70C07FEFAA00000001FFFFFFFC90C19E800D71FF741D0100AAA6146003CD5F24B5FCA807F4AB7D8F408181009110F58FA00F65C454426AB40979C779EF5BDBAAD57FFBBFFDC4C8E1B2038003F63E1FF360803FB55540000003FFFBFFE807A82540175CCFC80F479A180F210003452F1AAFF4542BF085FF94420201004249BF0F002D9EAE9540D1482891CE757DAF6DDBAABFFDDFEAE63444A20FC407DF76FFE320007EDEA100000001FFF7FFF317DEAAA0BDD410D4A837E7E19C40980E93C1475BDCA801F06";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "D7F806044018010427D868505EB52AA659C45194CED315CBBB6DB55EFFEEFEA31B205445FF09EDDEDFFEB8007FF6AA300000001FFFFFFC35B57E7F3AAFD864BFC11DFA0A800041CE910E5AFF52801E81EEF8502E800004236DF1C103655AA24C88263589356297DFEFA7EAFFFF77FA9B190188CCDFD7F7C787F73A00FFFB51C00000000FFF7FFEA27E9D9EFDFBC46476B856FF60802A239BA14C57BF49415F40AFFC6220020200096FA1D02E356A917DFF9749955DE32D6EDD9BAAFFFFFDFAE5480247CADFFFFFEF03FFBA019FDDAAA00000000FFFFFFB18BB256B7EA9671AD83158FFFC10D1A67A13C456FDCA800301ABFC022E0000009571B0903BDEAAAAB9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "DFB69588B8C29EB9D77ED7FF9FD75C582008260EFFFFFE9F00FE3A00BFEEAE800000001FFFFFF1EA52554D6BF7E522FB72A6FFE31382D7AE918C4DBF45414194B7BC03A7004000244C4180DFBAAAAA32BFC6718698E256E6DFD557FE0FEB6E2930412C4CEFDEFD9C007D3A00FFD6AA000000001FFEFFE0F4B722CDBEBAEF28D52152FFC3CA07A1BC93CC56FDCAA014C43FF4024A0000C1352981016AED555166DFC9C79389A1B7EDD65D5FF837FBF6821021AE976FFFF78000053A00FFFAAA800000001FFEFFF6FA313B6EEFEF6648374D15FFC5C417C3F1028417FF5541003021F6032A8003011080600EED4CAA52656FAFDDC7A5C60CB73BEB7FFAFFFBBFC7";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & ((\dut|vram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  & 
// \dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  & ((\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3073w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00082840047A6F00000000008F47AFFFFF06000A013F95FBFFFF87EF82022410EFFFDBDF1F745DBCF2EEFFF5FDDFFFFFFFFF7C1FD7C34000000F34010F0045002009EADB1D40017FF000ADF08012612F00B08E00025A3E00000080016DEAEFEFFF0819145136FFE7FBEF0FFFE90304007B0DFF7DFFA637FE7336BFEBFF7FFFFFFFFFFE07EF040191800F300010011000000000065C80007F95F053A9400880E7802A30C21092DB000000000236B6F6EDFF0800368107F39FA7B787FFFA818A07D6556FF1F7DAAAFFF3DFFFFDF7FFFFEDFFFFFD579E180720400F320600108A80000000178C000B3F8200A7F24044147A3D7117C00A166E00000000014ADB5D9B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "FF0038248202DBBEBF7107F7F5420106FFBF5031FDB2F7FD56EAFFFF5AFFFFFFFFFF7F0F9FF0B920001E30284480400200000007F400357FFA202FF9401020C82BB6B6E13A0070000000000BD755BEE5FFA0E00C82050B3ABDC93EFFCAA0903BBBFFBDB87B4BAB7EFBBDFFFDBABFFFFFFFFFFF27F0D04000003E306240922A2000000007F101BE6E1B4107EA70013A04D5258A4447855C0000000007E8B521EB7FC7805C90010772FBC33FFF2A902129E39FFFE636D42BFEB7DBF57DDDDFFFFFFFFFDFA3C6071480817F3910188000000000001FFDF3B0C6E420A7FC1E465C4D0D5F28234AE010000000000FFA6C9FAEBFC6004C9000084777805DFCDAA00033";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "FFF5BFD2B21C4B7EBEF7D7FFE4BFFFFFFFFFFF878F7C800102FB308B3F8409080000001FFFDD2AE8C90817F69F0466130116E3B5881C9C000000000FED32487D7FE000011090142FEFD2AFF0A9C1C1AA5F5AEAE2ACAA25DAFB6FABFDF5DFFFFFFFFFFF83FFF20801457F3B4460002B400000000FFFF2FF7FB5C00FFE2782A93341C80495B1E2A6000000002FF7480673BFC0CC69A080202FFFA7DBE2C450012FA8F4ABB7142D957FBFFFAFFFF8FFFFFFFFFFFF05F84030090DFF357EC88274100000000FFFFE5E1D9BC0BFFD8BEADEE4822200C122105E000000008FEBC41AF49FF3CC11A01042446EC1CF541508289A976AD3A3096AE5B6DDBDDFFFEE8EFFFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "FFFFFF87C0C008002DFF323A00D4D1400000000FFFFF7FC04002DBEF2BEDEABB0309000C9E60040000000047B4D0020E5FE1000220100014FE071FC10550286DBAAB57621DAB36FD77BAAF9BFBFC7FFFFFFFFF99C78220226BFF39E01FFDC4000000000FFFDFFFC50005F7DB81F49B180787001C11084180000001EFEB780AFF9FE0022100008028ED061DB52200A55545551FD694DF706DBDEF7FBDEDFFFFFFFFFFFFAADE1208856BFF33A1FFFFA4800000001FFFFFFF185003503ED2F28FD80B8D004F41428258000006AFC58C067F9FF4E01370011450AA062F4095227DFAD557AECF0D6B6EBADF6B7D7DBFFFFFFFFFFFFFC3FC280C09437F36CDFFFFA168";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2931w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "5D49572D4BFA1FD5DBEFBBF7DB6E87AFFFBFFEF1103FFFF7FDD00E9541C143C4107FFFFFFFFFFFFFDB0067BEAA8FFFFEE8BFFFE0005FFFFFFFFFBDDD605D7FFFD3FFF28BFD348883D77FF2F9FDA36DF4ADAAADE5535E87FD6DB6EEDDFFFF823DFFF6FFFDD5FFFB7FD4016300CE0B3FEF81FFFFFFFFFFFFFFBE0003DFFFFF7EBA80D55483FFFFFFFFFFFFEBFFE057FFFFDB2D7A1EFE7F2D8116BFFFF9DEFD48FF5744A57AA816076FFFFFFFFFFFFFA7D77FFD22DFFF55517BC80F000653827FA813FFFFFFFFFFFFFFE70063FFFFFD94020515128FEFFDDA05AFFF7FBEE05B7FFF917EFD15F8781E03EFCFFB7F55CFB93EC63AAA4F9DAFC3FFFFFFFFFFFFFE82AA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "806ED42AFAA88133407DFC86F36CFFC84FFFFFFFFFFFFFFFFF0075FCABB5001204F45D2DFFD56800094AFFFF002DFFFFB37BF40B7DFFA4C1ABAFFEFDDC7F57CB6AD12AABEEFF87FFFFFFFFFFFFFB07C00020400924822086E94B4000D623BE991FFFFFFFFFF5FFFF7F0021FF9150520803B9D6BF5D7AA00000001FFE40B6FFFFFABF8C0F7A280020E3AFBC5FED77BD673BBBD2AAFBFF8AFFFFFFFFFFFFFF01FBFF502408AA08053A81FEA5A0F1087D445BFFFFFFFFFFFFFDF20070B6A028140010EDFD1FAB0A8400000002BF405AFFFF969D678BFE24408077B3FFDAD553EFEB9DDB5EA37628C3FFFFFFFFFFFFFD03F7FEB840001110406B5BDB500100017800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "F7FFFF6DFFFFAAAFEE0030328A00210008EFE6AFFEAA000084400015012BFFFFF1ADB7F7FF1282009BBFCE1F41F57BE2B4FD14A9831683FFFFFFFFFFFFFA06F7BF4B2810082200DDC3FB4A000000B415DBFFFFFFFDFEFFFFB90070512C0828408096BABEAB0804001000000000ABFFFF67BFECFBFFAA4000035FCFC7EBBFB3BD53411096954102FFFFFFFFFFFFFF835EF73C000804080437557DA0000001520F6FB6DB6DB7FFDFF6EC00383C9000840203AEA15EF1D000000200000000AFFFFFAE573FCBFFE2600016C8F7EB17A55EEF6BDA0107AA3103FFFFFFFFFFFFFE2101575E5000000002454BAE9000000169F956DB6DB6DB7576DB680028274B909220";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "845ED4BEDD4004802080000000BFFFFFBCBD86C7FFF4008819CDDBEBE7E356F599FD0421B3E801FFFFFFFFFFFFFE02004FAE9004000D80F7A7B6A0000000AF96DBB6DB6DB6DFDB6DBA00681720023588197AA2BFEAA000008820000000BFFFFF415D7B9FFFFD180000C472B7DDDF5FEFF9FC10908D5A03FFFFFFFFFFFFFF00002FAF4004002004169753200000115A6AAADB6DB6DB6AAAAAA8003C0BCA091281557F54FDAA8125000000000000FFFFFFF2FFF6F5FFF0800006A4F7D99BB7FCFFCEF80004008007FFFFFFFFFFFFFF800013AF80014054000F294B40000008FFFFFFFFFFFFFFFFFFFFEC003812100042000BFFA57AD4000000000000000AFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode2978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "12A5FFF3F7E520D8D9EA22C8090A95EADD0CE50A010CFFE000C986071662F0ACC3B64CE35F3308035C1DA6845020361C7831FFEAD7F7FF78030C0F31444C1E625017BE08FFFFFFFFCC429015AA5F4619F00006C8759A926633D7090A6CA0C3ED6BD6D1CD580E3EE801D003D082BE4FA063626573B4334061FEAE10121008AA9DAF04F7F7A7FFA090020CAFF2A22C0E22487FEF207FFFFFFF4BA0701ADFBF7865E7DFEBB71D8A4B11AFD1C0FB524E9DAB545F1B1718059F7001C009F81BD9486DC6BC9A3F98BB31007E27455020A034DBF61FF7F56FBFB028020C3EB1A38C0C8365DFFE643FFFFFF72F8782DF67FCE316FE756FF42BEAA40867E40ABFAD2B3D69";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "48D82FC0A001DFEC018E21F568C6B492CF6C8F5EBE191200071AA12401029B73A307677F4FEFC800000C2B70A884002A277BFF042FFFFFFE2F1CE7D7DBEB8FE37BEFFEE835C9760519DE237755D6F38443F4D34DE000C7EC05CE40B28DFBD23F7F953FEE3B198009030DA0112588E246FF67EF7FEFEF60280C0C7FB2D8EC002311F5FFC10BFFFFF45110D6F7751C2B8F2FBFFBDBAFE9181487F647ECB6ECF7524CEC2BAE80004BF18EE2436B258AC2E9BF2D1DE1701CC7A4A09680A42E04A20EA3ADEEFFBFFF9040240C2EE1605400D11FB59F3029FFFFF8838FF4BFD8E0D437DEFC5FD581A4E801FB8DA3B57FB8A2AA0FDBA835800014ED7ABC417CBBF2EFC5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "BE32B6F9700CFEBA400AA8D22328CD9FBF6F8EFFBAFED0240E0CBEA1BC2E0385C2DFBF01025FFFF8D217FFFFEF0758DD77BB3FE888E926087F4B33EBEDE4C6D37F8E55F50000193F319C6C2CF6F5FFF0ACAA385EF0187A51098A505118009ABC1ABB5FEA4F7F24A0000C5EE1542C1D0061BFEFCD801FFFFDC783FFFFDC1E723C3BEF2F92F6644802D7C254C517E55B49F575A3DC40000A8FCACCEC1E7F68CFFF79E8BC83605C691C10772012091012A7F3BEBDFE67FFD00802147EE0B476500000BFF790A12EFFFCA80FBFFD41F1E8E4B97D7B52695200077E74496EEF44A6273FAAA2410000032FEB55EE663A78FF7D63C47703F83568580800AC61188028E9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "1BBEFFD4D7FF6824000C1F61507600001177F781128FDFF0AD5BFFA418C6A3F016BE2FA72ED18820BAFD691B5F0B5EBCEDD9D5A7D0000C49F173D72B2F55FBF6D31535433FF0A47CA45ED04480252267EBFFFBECECFF88100104FDF802C740001BB5F3C08307EFF8256FFBE28F36CB909A73EF5FDDAB0094DDCBE2B5BF20A11BBBEB6A80D4000C36FE7DBF5757FA7FFB8A6DE31283A151C70A0E5672500557C4B2AFD9BB1BFF6252000C7EF405E2200012D7DDF2A503FFFC15AAEC1A6C86AFA0179FCF87D95FA003791F54D638105CF99F6BDEB00D000C011F3FF8B1EBADAFF6299378420005433B8155DB514210A19FC5BEF7F80E9FB00800444F6FA7D30000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3032w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "108BF06000C60000F000000000A04000EAFFBD646157E49D703698141B800BF7EFFFFD76AA53E7BFF6FF0B0F000000000000007FFFF4800000240497CDB5FFFFF75AF9806D000000004C859040892AA6DFEDE040004C0000F000000005C00000BFFE7729F8AB40A5D362B08040100177E7FFFF7EA957DEEFFBFE1380000000000000007FFFF240000280025BDE5FFFFFFF5DD98888300000016DDEED5EF7FFFFFEF5702000280004F000000026800000EBFFCCF5062BAE20498DAB118954A40DFFFEFFBBA557EFFFFDF801A0000000000000007FFFE80000A00408B2695ABFFFFF470DC2B410000000ECE11C820077F55503F06000020005E000000012800000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "FEDA63FA868B73BFF00EA8B247FFFBFBFDFFFFD555B4FFFBFFF4A9C0000000000000007FFFD000000100A2C7B777FFBBFFF6F4E0586000000044C500000112000026B02000260001E000000005000000F7BC5B9F01E9FEF74B6B6A0715DDFFFFFDFFFFFFA55DFFFFFFF223C0000000000000007FFFE0002122C4AB732F5A3FEFFFFEF8ED590000000064F541155400050033F06000080001E00000000A000000FEF11BCD4026BFBAF40D2AACB10002AFBEFBFFF57575FBFFFFFB00C0000020000000007FFFC42AAADFD56DDFFCDFCEBBFFFCFF671E0000000144E94456CB001F8167F0600018000BE00000002C000000E9FAA199240AEF4F5C6FEA116E010054";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "BE6FFFFB5556BFFF7FFA04E0000000000000003FFF97EFFFFEFF5FFF77D69FAFEDFEB7C6F440000000642A0404208035C089F86000980002C000000074000000E7FDDF84900357C5B76002CBEC0120047FFFFFFAA5555FFFFFBC08E0000000000000007FFFFFFFFEFED0BF1D57DAC9FDF7FF5E71BA000000016660000F0080718133F86000580003C000000028000000B3FF3FEA89015D43DAC0012CD5449021CFFFFFF4AAAADEEFF7F548C0000000000000007FFFE8DFB5DFFA749E97F750FFABFFADF2BC00001000A63F24000280E1836F787001AB0007C00000059400000061FFFFEAA4046EAEEDA80280A0842C0417DFFFF6AD6AAF6FFFF7507000000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "0000007FFE87ED7F9A2A01BB165DAABABFFECF21B6000040006607AD440000D586C6F8700035800780000002E8000000AFDFFFB55200AB77F6EC388898002C125BCFFFDAAAAB77FBFFF3847000000000000000FFFF1AAB47357F3CA5FB4EAA5D52AB6B922E200000006653B5348200AB80A2F070002BF80700000003A0000000FD7FE7FA88300FEB7B7BD226C02382096FE7FFF66EAD7FF6FFFAC07100000000000000FFFF38A5EF7FEBFB40DBBD5017955BB9C33700001000A21BE9B40201AF85C97820004B382F80000003C0000000F7FFF3EAA44EF5DDFFEB6A5400090046B7FFFFFB7DEDBBDABFEF603000120000000000FFF8345ABFEC2B73615FFB2881";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((\dut|vram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & !\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] 
// & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & 
// ((\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & !\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & 
// ((\dut|vram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N48
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout  
// & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout )))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ))) ) 
// ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a295 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3355w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .mem_init3 = "7E0FAA480695FD2BFDFFFFFC2FFE71AB1F91FFFFFFDB6696A640232804FF01BFB8508400FFFFF5F066C10011D901A060FF9C050000ED4FF8FEA97F772355DBB6C5D19F1F2ADCFE8BEAFC60B8B54E61BFFA38A4001DEFE4A7F5FFFFFBB7FA1A5DBFC3DFFFFFFC24F5596014A828FD009DD8504A81FFDBDB87850C90AEE00B4834FFA809A000DD5FF8FF25FFB20B70E78332DAF7D79523FE03C83CCEC4B700D1FD3B464FE0293F2ABBFDFFFFE6BE30B787FEFEFFFDFFFB803A84801248127C00FDA8805540FFFFEFC3618400864888B827FF80068003B7AFF27CA9DEDC7C73B74D6623210F03205E81FA1F753AED561FCFBE30400039C0A4EFFEFFFF89DE1548AF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .mem_init2 = "FFFFFFFFFFF2A03D526010A4091000AED8D05780FFDFBF029C000061719A04EFFF24030045EFFFF8FD2BCEFA9ABE58AA5FDBDD56E777A4C0C8BBFBF1514F58277C00082BCA92133FBEFF7CE0034862DFFFFFFFFFFF03D0054900151D2A40004D68D03F81FF6FF962D1F010808C966199FCC009100FDFF9F3FCAFFFBDF7D264E52F5C0F6104F5DAC0EA9AA2F7E4B135126B8350968001A8E914FFC3FEEA427FFFFFFFFFFBFE42D020452010464180012F68B05F81FDFBEE800D4000C5C00B0DE5FE002E04BFFFF7EFFEAFFEFF45F3E7E946A9230B54447C411CE3FBFB905908B9FE6F0214BF02B85D5730EEFB0436FFFFFFFFFFFFFD82488018A02A10A4E0014B";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .mem_init1 = "B4D17D81FFDF92BDB578213CB9110DE1F08036CBFFBFF7FFFF6FD9DB1C053FDC3FA2C806CA94C6E03823F296A0589A501A1008D00500021E8B7CFAA16677FFFFEFFFFFEFE201E0000620088292F8004EEF58F001FFFEAC01AA75017460215F0003404387E17FE5FFFFBFD967A326FFDAC7432481D8D4A0202A6FDB1D7A007280C0860045D0840EADC417FE754F7FFFFBBBFFEFBFDD51540100A00A4848F0001D6E69C001FFFAADC0A9A800A2879C3500C028900007FFF37FFE1F80C535CBFEDA2BF6A399216028F9E8CCF0A83378100142301E382A8012B0C11BEFC6EFFFFFDEDFFFF6FFB6D0520000E0052222FC0007B777C201FFEB4FE175651250AED20201";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a295 .mem_init0 = "66513840867FFDBFFF1FA1BA58B25EBD0DF0740FDD48C6333FB3FE0E010A20E9B1F01420AA01496380EF7847FFFFFFF7FFFFFFECDB14690000100088897C001DDF7AC001FFA87F41EA0A8A2A1560060281483200F63FF01FF75F7FFF720C7F1BC16AC079FDCDD09CBA5FFC10000DA61A816007D22924AFF18FFD98FFFFFFFFFFFFFFFFF1F4406C20002400A4447E001AD73D0403FF23EBC1B5B20970DF802812840032052EFFC01FEA4E7F5E0106647FFC851FE89E551AC4903FF6A000173449C8E78944A5405700405D3EFFFFEFFFFF7BDFBFC70001528200010082213E080F69320203FF1EDF40D74BC66EFC00680520001C3F0FFF801FAC387FBF69D51DBD";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a303~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a295~PORTBDATAOUT0  ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a303~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a295~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a303~PORTBDATAOUT0  & ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a295~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a303~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a295~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a271 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3325w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .mem_init3 = "557BBFFFFFFFFFFFB543F3BDFE000000FFFFFC882ABABDA81FFFF705286100685901F3B79969A6837047FF000012AFFF6DB1AB6DADFFFAC307000905455200215FFF8FFFFFE7FD7D6FF7F21F7AFEF5BFFFFFFFFFEEFFFDF7FE8294C47FE00000FFFFFD00215D5F803FFFFF50857010684907EFA317BD9503AF37E0800003FFEDB6DEDDAAABEFA82060000934B6A88002AFFE3FFFBEFFFBD7B7EB7F72FFC7FFFA7F4FFFFFFD1FFFDFBFCE64A860BFAA00FFFFFFA007ED7DA89BFFEF155558186C591FFDDE5E9D16417538B00080047EB6DB1A62F56FEA870F0000420BDAAA2008BBB8FFFEFFFFDD7AABEFFFFFFDFFEB6A00000000001F3FFDFDFA92A90980FDFC";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .mem_init2 = "FFFFFF00012BB723EFFFBF4AAA8020301C7FFFE45D5CFF867A9AA4020001FFDB5B6DAF439EB841F04800A81515A94002AFF5FFFFFFFFD6AEEFBFF96DFFF960000024100000003FFFB7F6E601000607F7FFFFFD500F1AA7827BFFFF76ED94205839FF8DD0793AA4A71F2F42004223FFA5D576159DFB840F024921903FFEA880112FF1FFFFEEFFDFF77FFFD707F648000000004300000000DFFEDFF3A4086860BFFFFFFEDA003DC687DFFF5F3B7FD0105C1FFFC8A4BE39AA5AEFBFB2C50883F7D96344F5BFF1E0F549249290D2204A80085FA7FFFFFFFFF8EBFB7D51FEC40080100000ECE00000004EFFFFA330F0000000FFFFFABE82CEBA0F7FFFFC2FDB60003D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .mem_init1 = "3FFDA798FABFF1092AFE9FD04010F5C2AC427FFF086F7EA9492F250001488002BF6FFFFFBFF8EDDDDFEBEFACA0706100000027000000007FA00000000000000CFFFFFABF92FA6836F7FFFE3FFFE280647FFFC40DA57DC325D7BA5332050129636D817DE7C4FFFFEAAAAA6BFFFE00105D7BDFFFFFF7E7BB7FFFAF9E8C03058841002BCBE400000790000000000000003E7FFFFAB5C9FFF07FBFFEFC1FFFE66013BFFFF00CC97D0549D83D95EA50404349908FEE508FFFFFFAAAA83BA0415F600815BFFFFFFFFDDD7FFEE06E80EDB25556ADFFEAF9300001E000000000000000009FFFF54124B170EBDFFF784F9D8764BBB7FA412BB679CC5E600F75ADE800C206";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a271 .mem_init0 = "15FFE394BFFFFFFD554813CAAA262C80007FFFFFFF1EABFFEB1F780032AAD57A76E2A2F8FBC0002E00000000000000000EFFE95F52DFE15F777D7C0FDF44A438FFFC0485C8D604FDC875ACBB44C2F10147FE20F0F7FFFFFEAAA46FAA6961D200057FFFFFFCFAED6F19FB8021557A80112A83D96E80280007FC000000000000002FFFEDE9C93F475C3FFF780FFF023C326FDBE5907161905FF169FA8AB9135A017FC721415FFFFFFD552416AB5496126004FFFFFFFEEAABB9E7D8009EBC3077D6A8F9A01744000009D05FF0000000000077FFF7D8257EE3B93BF57427FF416531FF9F5CE0A501A0ACB97CF7A95787E01FFC704AA5B7FFFFFEAA92026DAAD1A00C";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a263 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3314w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out [5],\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .mem_init3 = "1DFFFFFFE3AADDEE9E88415C135C22000033B9BBE8000005E1120000000000003CFFDFED90FEDBFEEDEC1EB7F6106D787FFA10C19240D07FE6E813D0655206FFCC0EBEE2ADFFFFFEAA924102515480FB3FFFFFFFFFABD7167D081582A903800280070885998000018004000000100FFED5FFEB6C8A2FBFFFF7FFF55FFE412CB1C55E105DED011069FDE83EF3322FC6F8E081C668B6FFFF2F55249053AC51001657FFFFFFFF557C73F4018E25044057FFDFD41209C100000139A0000000020EACD5FFFF6AB54B1FFFF2FAFFF76C082C77C92200612A545A1C354A1F7AC281F9480002FFC4AB7FFD25AA904808A8A18002AFFFFFFFFAAAA98F8000704440910000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .mem_init2 = "400890602A9000007F0C0000000000003DFFFC6AD2DBD7FFDBD7FFFEFC2222E7961CC94556330EC4291A3FBFDC7950841095F7E12B7FFC2355481024D0020000BFFFFFFFEA57CFFFC000F2A00000000000000005C4E900004F40C0000000000017FFFD94CDA13FFFFAFFFFFF3CC43CF0384440927E3A074445011BFFEFC9984B0002DB60ADBFFEFDAAA4481256860000FFFFFFF6FD5E74F8000D600004949048909221102E15200017C00E40000000000FFE6E4CE187EFFFEF7FFFF9FAB064F69FF2C3C71D739C23C80A82FF795024C500B5EDE02B77FC7DAAA4920948030000FFFFFFFBD4B8D3C800AE00082AAB4955524A94AA028F84000FE0003D80000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .mem_init1 = "8FF979030B074FFFCCFFFFFBF880F6D450F2F6F919BE8A03812401FEFF177B2909FFAAC095BFFCF9EA49224420020001FFFFFFDB52A3CFC00710B02BFFFEAB4D5B6B77FBA00B508013F0009E0000000038E5FEF7B3D6FFFFA6FFFFFB7045F1FF84F96FDA74AA4E038534003E047FEFB805FFF5602ADFFEB3D4924A4280040003FFFFFF56ABDFBD005089C8BFBFFFFEFBEEDFFFFFFE84DB3023E614000000000066BAB8B7FDFEDFFFFAFFFFFFF464A3A0DC280BC092E17AD6016C0036E26FF5F007FFD5B016BDBF27E924921100080003FFFFEBD5576DF400CCAA22FAAAEFFFFEBBFFFDD557E916600000000000000000C8EE8B7996FDF7FF77FFFFFBF8CAA372";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a263 .mem_init0 = "39DCBE274125EB00C0F8002AA387BEF6B6FFD2E02AB7EFF2E492490480080007FFFFFF5A5FFFA00E42A460EAAAB7FEABF7FFF6A8007A18000000000000000000BAF9E76FA3F8DAFFCFFFFFFFE805F6EAC0D58F3E2107642170000026404C9FFF03FF48D802DEFBFF00092542C02C000BFFFFFAAA9DDF80125A84E3D4155BFFFF7FFFDAA000075E3EC0002000000000002FA537401CD5FDFF2FFFBEDDE005EE652409D0FA00C5F77B7000001148321FFE19FF0574155BBFFA000159480010003FFFFFF749357A01100158E1F5556FFFFDDFFFF54000008F228358000000000000BA8BAF9E6B9DBD7957FDEFFEC008845F2594170F8084BC7D4000000706F517EF";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a287 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3345w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .mem_init3 = "2A7C17BF5EB13A86640E28A02845D824A4D2DA90BA1FC4280366BFFDBFFFFFFDEF7EFFC40009394800A04094943788377D1A0403F8F77BC16D5510091100E815929BC8FE0FFF041FB4B17F7FA7F027FAA5308F1EA03F71661AE504800134580390060A01007EA16184DFFDFFF7FEFFFFFFFBFF000111D400480010C1C89259BBBF0E1007F7FFEAC3EDA8A6211501501E61FC7BFE1FFF023FBE8FFF7DFF9706FE9B43C41FAA15BBE70D5B320261E2F03E1E140C257FFD58C5FBFFFFF77FBBFFFFFFFEAA40139F2A82000000224000F88FEB0A4407FEF72AC1EE95400145414173DFFDBFF9FFFC017FDC8FFF624D7FE8D762678D8CA81B7647C0C848018803400C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .mem_init2 = "BDC46554F7003C5B7FFDF7DDDEFFFFFF7DEB9902296DC9200009002004803B013E9E100FFFFDDDC13CE68803B4EDE8B876FD5FE3FFFA05FF3AFFFEF2DBFFF35381AA278512D6FF24F8203800F394103C7FE092A840002EBFFFF77EFAB7F7FFFDEEA8E00016B78AA4840000000803FC0002BA081FFFF6AB40EB929002B40012C27BFD178BFFE00FFE5F8FFCBFFFBFEDEE5781E3586C605BB7FEB01008300AE8202FE42431A806BFF7F6FFDBEFDBDFFFFFEB8E8223695ACA920100001040003C00003F000FFFFB6DC1AF18200C4F00003CDFFD2CF4FFC9FFF8AD77FCFDFFFFEBE8694C00701C5C5BE7FF5003FC780B28C0E9E5C0AE040CDFBF7FB6FEB6F77FFFFB";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .mem_init1 = "7AD5262D5AEF55556E00000000003C000023001FFFB7B542F1894055743000008FF81D57FFE1FFFBEF5FFBFFFFFFF7F01FE57C326C6870FFFFFE4AD45800A94000E220A0C1BD7FEFDDFFDBFFBDDEF7D53AF861294A55C9522000000000403C000003001FFFFD57C158AA8157ED490000BFFABF3DFF89FBFBD42FFAFF7DFFEA900B7E6CD2F228DBC3FFFF3B649E0C05A1FE0000028F84BFFBF77B7FDBFEEBDDB1AE8636D5B4BE84928000000060407A000001C00FFF6EEDC1A55505F7DA1F0000BE19FAEFFF00D97BF8DFF7F7F7FFDDB00941BC70104FE127FFEFFDE0030AA183D700000AF782BFFDBDDFDD7FAB7D777D7366C52492C3C54A0000000C00007800";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a287 .mem_init0 = "0000081FFFD7BE70AAAA135E08000000DF5A84B5FF68C9F1D88FE6DD7EBFE690187B789ACC2CCCE9FFFBFE60051C610DFF80013F5DA97FFFF6F6F7DAFDABD7DF8475594D693D42A90000002021002E000000801FFDF5E387AD5654E82C8800007B0A427BFFE7D54C00D9DBFFBBEF9BB008092250BBB9A0FDFFFAF9D5DCBC003BF30007FEF9B57FFFDFBFDF7FB6DFF943DEEBAD3314CAE5140000001014003E000000087F6FFE5542ABF78B81A0288000BC3BAD0FFF1FDE3FD762DDF4F37F2F100859CF6763886DB2B6AFA99F5A29B23AA20255FFD570BFFEFBFF77F6F55F2C78AF9C66C8A72774A10000000014402E000000804FFFE30ABB7E98C83EA8810000";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a279 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3335w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out[2]~DUPLICATE_q ,\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .mem_init3 = "BEE0131FFEFF8970ED6EB79B71FE97100170B4C1E34A3A18B775F0BDEDC00803100AFFFFF882BFFFFFD5DB5B4FF1C182FB6FB92D9092C2580000000006000A0000008005FF1D4AADF15E07D5A85011207FBB42BFFDFF851770BFBFDD61FF101C0019DF9BDF7B9C48B5D7FCE76B4C000325BFFFFFE2417FFBEF7FBDD4AF1C38337FEB65C46A6D434400400010004016000000C000F096AAB7D4D0DFFE35040512DF2EAA1DFFFFB47D0F7FDF698BACAC3C1C3EA7D9E2E2A560BFFFFE3DA8B2200017EDFFFFF024BFFFFFFEEE9EF5C298DBFB7D96BB1115A0A0288000000200040000000800F9F5555714117FFB54800027FFBB5537F75FB6E2A004FF467AA92A1C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .mem_init2 = "0D170773BBC4A1F9FFF0FF06AD2000153E5FE7FFF04AFFF7BFB7B48F2C3046ADBFFEFB556D56A218A502002000802C000000000F0EAA54BDC1156FEDEA100000FFAEAAA7FEAF97D20A0DFF49B8D2281C080007B23F3D25C6FFE17FC7F300214CEBFFDFFFFF357FFFFEFAAFF183231AAEEFFBBBADAAAAA128252000200220150000002DE40357568014A956FE94440000FFFB549BDFE4EBFEA093FF20020EB41809000F7FE3C527F6FFFE7FE6300115633FFF85FFF9FBFFDEEF55FF58720442AB7FFFED6AAAAAB4D85280104800204B00643D57AAAA5168007F22AAB7DA000000FBDDB2857A8E6BF28835FF04483D54380D0007D6133405E2FFCD7FF70028955C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .mem_init1 = "BFF7C75FFFFDFDF7BAADEB0521A010ABBBFEAEAAA2DB64001540400221081082FFFFFFFFF0A62C001E8797FEE9500000ED6AA92DA0B477DE406FFF11010C50584D000EFA7655A5E03F79FF50AFCF44FAFFBF95EEFDFFFFDBB3DEB0537520050ADFFBF5B661BDF2A01C8000000123C9FE002BFFFFFFBEA6000D5026ED54480000FFABAAC34E8C3BB540FFFF40205858481D0015B6176BB9DCEFF9B55C5CB0CB4BFBFBDF7BFFFFFD6AB9E70C1D00A000A56FFFBB9F75FFF000259000000007FC010BFF7FFEDEFD7BC8EE99EA037B240000FFD56A542E583FEA237FFF02600668784D001FEC186351C083FFEAD7041B9AB7ADAEE7AEFFFFFB55BEB0E3E550200055";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a279 .mem_init0 = "5BFED3FF0000F17A40028040053F0000FEFBF7FFFFEFD7FD93497FFE80000010FDEAAD38A599EFEA13FFFF000030A0700D003FC21BD9F3CE90FFDFBD5F03B55FFAFBBF7BBFFFA97BD2083C15214400295FFFF015DFFBF7AA39202011D7C0403EEF7FBFFFFFEFFFDC22F53734400000E5FFFEBCF05233FCD843FFFF02103A60734D003780035C3F1E843FFBEFF06DD97F5B6EEDADFEFFFFFAC1C7824885280004AFFFF4FBFBFFFDD77F0E0893795417DFFFFFFFFFFFFFBBBD800FA9EBE0000000FFFFFD2245EBAFA50FDFEF48420980287D02F8230D1CCB12C1DFEF7800172BB5EDBB76DB7BB5E7AC107011264AA4000ABBDFE77FEFFFFEAFDDFE71D7EEABFF6B";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N3
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a287~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a279~PORTBDATAOUT0  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a271~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a287~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a279~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 ) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a271~PORTBDATAOUT0  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a287~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a279~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a271~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a287~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a279~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a271~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|ram_block1a271~PORTBDATAOUT0 ),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a263~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a287~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a279~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N27
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0_combout  & ( 
// (\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout  & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|address_reg_b [2] & \dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~0_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l2_w7_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1 .lut_mask = 64'h000002020C0C0E0E;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a223 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3251w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .mem_init3 = "4A24500560A9CC00000003180017C164EB63EBFBBA02D40675B40CEB76B0B700A2009BBEA7D2DA87B5FFF7EFE81FF8000049200007469A72093EC2A955520EFFEFFC39480000000FFFFF8009E8D0707F408001D10C361D80000000A4001710525F2F296D10E80117FF500B7733C482013019C65A0DAA7F8FBBFFF63EE5FFFF40010420012CF66B066FDCDF555508A2FDFFF0545080000007FFFF8001F960B07F520000040FA9431C000000050017F048A2574FC82A00009EF6A839A9FDD0D207740D00745C756F16F7FFE93FFFDFFFE80821523798ACD72A57DC02D56810A17FFFFB48A140000003FFFE800BFB90747FA5100010F6AD5010000000010017F528";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .mem_init2 = "82BAD66A9000041FFDADA37BFF90C8066C0940A25C93DF17F7F7F679FFEFFFF85800A6A6B4B74B3476DE3B5588E9047FEF7C3AA504000005FFFF0008E408127EAA2000C7FFF6AA86000000001017F0808768C96C48C0026FFFDC8FB55B9094031E080153B4393F0FE7FFF1F3FFEFFFFF40085BC3C6A96E57E1780D5AA7C421FFFD28D14150000001FFFF001FD9448D7F5500043FFFFFDA34000000008017F8A1957FDA450183FBBFFB655AEFFBA00C081A00C6B55873FF33EFFFD7F7FFFFFFFF584EA87C5298E940B23DC56D3041009FFCA5442A08000000FFFE8001CD2052FEA80011FFFFFFF0C0000000003817FE65B7BBEE02C00BEA1FEEAA9FFB6D205001";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .mem_init1 = "0E1292ADC2ADFF85CFFFC65FFFFFFFFFFC80232B448D333D475E81AA4B0800FDFA0118A2514000004BFE8017D52855FF50008FFFFFFE82C0000000000917FC037FBFE6AA483D474FFFD4BFB4C70008280A07E5A8A686FF2BFFFFFFDFFFFFFFFFDF1509E6D1C94EEC109C556D0400004FDD014469C4080000636D403F7B0557FAA4036BFFFFF00A0000000000901BF86FA07FFE1582161567FF6FFE53D28058014F0A2AA55491FE5DBFFF8F7FFFFFFFFFFFC5849AB572C5BFA8FC06B49080007FF00008C4110400001CEFE02FD8A02FFD481F3F7FFA0DC00000000002542FD12FAA937AC4800E50B8FDBFFEEFDE004006121BCA4A8557FE9E3FFFFFFFFFFFFD3F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a223 .mem_init0 = "FF0AAA6DB9699FA8FFEC0B50060001EF40012B3FFF88200015DFF17A5A28B7EA907A9FF873C0000000000000602FD1780653FF202909DB566FFAF39F8C0090000AA6DA550679FF10FFFE9FFFFFFFF91FFFD3D99BD941A981A175195510080C1F0000007FFE0A00036BDBEA486B854BD4237FF4370000000000000015000FA2C5FE1EFFE01225F73F3DD3773F0000D000D0BAB9554DF2FF5BFFFF7FFFFFFFF17FFFC7A4A2F96F6158063D794541004C6300062AE3FBF80407E493E88C6F50A3C149BFF70002000000000000140016DABFFEFF3BC48181E9D6E195D5FF0400C0089B4FD5A117BC7FEFFFFE7FFFFFFFFB7FFF0DDADF569AD060197C9A2A88825055";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a215 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3241w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .mem_init3 = "0000033FFFE3900FE827B4F06A8A53C1BBFF80020820080000000048002DAF27FFDFCBB525E8B9BD503D9DAC60000005F07EA28A9E7EFFFFFFFD7FFFFFFFFF7FDFDB536D5F19B5CA827C4950A566A27F80004457D7B8713BC00AC3C012E0EB80FFD0080884840000000009A0002E8BAFFFFA37C502F4716F633BE6B7B000A040EBDE6120141CFFF7FFF67FFFFFFFFFFFFF39CB73F1527A13724C54A2A0E6807F400002F555EE9AFF900106007BF34BC21FFFC1C6AA54A8000321F880005D39C83DFEFBBD50321CFDAA4C9ADC8001C229A1FFBA0403FE3FDBFFF37FFFFFFFFFFFFFDD559FDC109357FE70325AA895117FB000011AAAAD7FAF2000DE005AA52B89";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .mem_init2 = "860000396F40005C0D400200002A562FFFEFFB62A0180AEE5DAEF5EA40010861D3FE0081A3FFFFDBFFFEFFFFFFFFFFFFFFEE516FF79D21FFFBE699542461043FEE080002AAA56C7E0002FC0079B09DC144009E23A1FC8182C0FD800000AC3DDFFFFDB91CA0491DFAD35FF5FC00014000E3F4D77FE5FBFF3BFFEBFFFFFFFFFFFFFFD2553BF91D1FFF7FB608851546B03FBBEB00002AAA2BFD4000F00058BD5D9100257FC223E4E000E00000000055359FFFF2D912A04E92EB64C7CBEC00020004828515E0FF73F898FFFEFFFFFFFFFFFFFFEAAFEFFF26AFDFFFFF2C21522B5234AAFF8000AAA7CFFAC007E40009B25D81A00003851002FD0000000000015E2DFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .mem_init1 = "FDF79403525E01FBDBAD353000002018C1168AFEFFFF357D4CA0FFFFFFF1FFFFFFB955B97C840DFFFFDC3F054A96946D57FFC200EF9A07F5C83F60003CB13F08206FE53C380000000000000002A8E83C67D8D78EA86FC16DB4ADDDE4000400CFB35B61FFF7FE156FF4B5FFFFFFF5FFFFFFD4AAEFD4208FFCFFFD3FF52AA90E9659DFE01FB582BFE0BD46D00024A43F80043F8B9A0000000000000000057E4DAA1EBE81D7904F03FACEB6D7640003AC9529B57FF6FF7E90FDF8F1FFFFFFF7FFFFFFBAAFBBFE8366EEFFFB7FEAAAA00EABE5F7F281209AFFAF559B90005CA23F40281FDF99000000000000000002AB2DA59EF5206351BFA2DD2AAB7748000096B4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a215 .mem_init0 = "65EFFFFFA3FB21B7F99BFFFFFFF7FFFFFFD55ADFFC43AFFFFFDD5FD555546D5D3FFBFD8678FFFE15F0FF200068507FA00B3A6FFF0000000000000000055456D371C82046FBDF2B06FB7BBCE800022A936ABFFF4995025FFDFF59DFFFFFFFFFFFFFBABDEFD480FFBBF7FFFFAAAB2A3BD37FFDFF5FFFFFF8659CEE400031483F1028BBBEF7E0000000000000000555453DFFD7E28E93FF4484AD9EDEC0002ED480E3FFE97C4C4377FFFC67FFFFFFFFFFFFFFAAD77FF6405FFEFFF7FF2B54CA0007FFFF3BABAFFFFCAB41BEC000F0E05E00222267B6F8000000000000001533197BDE790E3FED8FAF32D7FF45900076801AEAAABF2483324EFFFABFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a207 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3231w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .mem_init3 = "FFB57FEFF28116EFFBFFFFDAD628076FFFFFEFE01503E2AB0B79AA00B8293F1008D94F7DEE00000000000000054C57BD87CE0286B6DED57EBF7EE89000A0008048BF90C01382405F9F6FFFFFFFFFFFFFFFDD65BFDD001BBFBFFFFC555220015FFFFEF7E4A00015B4BFF59501F005BE80C7D210A77BC8E00000000000053505D34FC3058EABFE37FD7FFF59C001E04800674860000451010DEF1EFEFFFFFFFFFFFF9557FFDA025FF7EFF67AD5A2C000B3FFFDB77843ABEE97BDEBD503E8C02F8024B9425FDEBF85000000000008900B049C06809D6A7D9E6ED7F71320128B0100F8380061210800A17E7FEBFFFFFFFFFFFFEAEFFFF0001EDF7FDF0556D608001E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .mem_init2 = "BFFE62D7C03FC033F7C74A8AE8101F200255544BCFEDF03E000000001440064A28DA70FFFFF9F3777F9827A006A0121F6800018408970176E47FFFFFFFFFFFFFFFD69FFEE5041FF66FFFE4AAA8400008BFFBA0BE661B023FBFEBB52888004F2011350544BD7B5FD03C000000094003F03BD374EC3EAFCEBBEDE827802D43BAEB200002008220001FDCFFFFFFFFFFFFFFFF95FFFF98007FFFBFECD2B5840000583DC3F13ECE848FEDFF5BF59701022F54EC3AF4410FF7FAFF206C000026000095FFEC947BFFFE6D6D5FA04E409830077B700000424488A00BDB9FFFFFFFFFFFFAFFAADFFF710437DBFFBB2A9A010018F20C81C55AF9FFFFFFF8743EBE910007F4";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .mem_init1 = "0D2BE5AAA2B6FF7BFF207F304D0088CE23E6409F5FFB55B7EC80BF00F00989AB0008001010243C05F103FFFFFFFFFF956F95FDFF621007FFFFED4C080000DE2A92A915CBBF77FFFFF0B00FEB400411F4003EFDD654BFF7BD6FFE6000302464745FF57671DDD5D6D576A05D87F891C27F003E000241013402FA227FFFFFFFFFCD0FA5B7DDC8029FDDFFF72000000FFE57031A1029FFFF560057E609F4C10805F8404BF7C2FFA07F7FFB7DFFF9CA9396F8C7EA986DD8BAAEBFDC033E1FF33A781F01130000083004017C8F0F9FFFFF8A809F951EFFD0088777BFDB800135FFEE880AB4A10AD55800183D583233F08806F8127FFEDD965421F6FFFFFFEFB5D3BD4C";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a207 .mem_init0 = "EDF52BE5D7AAAB7EDD52FC5F44B8C19703930000004240303F4CECBFFFFF87152F8BEBB6480017FFFFFDC04055AFFFF81EBBD480F17E0007F820897512000BFCB62BBBF77FD0000FD3FFFFFBDF5484F6DAFFE27A995DD4FFF286FA7D804D6B800AB30000000020416F8B575BFFFF0A554BA22AD8A0549F5FFFF5C8B2EEFFFF501D9BF22057088050701141D6629008F1488EEF5DFFFD02401FD2FFFFAD6FF5EAD5764FA5D6B50DDFB95CFCFD800AFDE007FE0000000054043F57F9413FFEB00249952AAF0102B7FBFFE50A6D776FFFD05F5F32055B30116B3E4043A542A015780807B7F7663FF521003F7EABFA8B5FF6AADE31B672D29EFFDF4BEDEC0003FFFE";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3220w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .mem_init3 = "EBECA80000006000BEC0072667FE5E8114842AB5002AD7FFFFB53AB5FF7FFFE0E7FF38153862F00AD074294C62A000F20105FEDF9FFEFFF42204420FFFFF77792AED7B4D9D09EFEFEAA9F9E600000109F3F2A802224070007FA4320104FD31048E1E2AAA005B47DFFF75955BFFFFFFE173E7E400F23B000D6FA205B027400AE80017BBFB77FF0FFFF90000000E577FF12B13EDB5D04347FFFD9EDFD60000112ACFF6AD290924D802BFD2EEFE01C05512AC8895280155237FFDF57557FFFFFFEDC59737178A565D8F2ADA034C878040A62002EEDFFC1E3FFE7FFC871FEFF6E617AC1ADCD81B5F393FFEAF47B000014669E7FDF6EDF694580AFFFFA000004004D5";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .mem_init2 = "3B34914805AA07B7F6FA8ADFFFFFFFF5EC715DEC4141D0F13F74A100C7805275D82D3B7B6FFF81473F7FFFFF8A014E1E5BF9B707A825B1CFFEAD376080046D22474FFBFFFFDC7FFAF7D016EC00880228193A490012E00BFF7574DD7FFFFFFFFFF52F76E0247032BF09D3DDA0CE00014DC00207DFFDC87F3FFEFBEEBA2041FC0063FE40ED55D10233FF056680207B409AFAE9FFFFFD78037DF406DF780036D0141259240098043BDFFDB2E6BFFFFFFFFFDFFFFB00018A0760384461A18401009E002648F6CF3EC0FFFEDFBFE888001ADEFFF3F12F6BF0A82EFD79AE800A002A87AAAFFFEFD91AA38EC3FFEDF8003D7900C904900601054F7EF7DD7ABFFFFFFFE6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .mem_init1 = "BDFFFDC80BA181F70F44CB019E02A17E2D00429FB8C03EE5F6FFF775C180BA84ACD2B5ED8EC0A0033C17AC000008956D9252F5BFC2E991463DBAFFFBABD556202A00410021A8AFEFEF5B5AFFFFFFFFEF2FFFFF60CFD4B10EA47A5ED39C0092D93A1E6813FFEDEB25F7FFFFFF1CC0940E1C256DB4058A10165B8E7C0000956BB5CAA556FE19116BF0F6EFFFFFD7FBFD8205004011F04257BF755D757FFFFFFFFD5FFFFFB8F6E00A050A8B7951380BFDB11C20DC041F838E45FF3AD5FD512B6A0AFBD50D525D010941F0D9C00485049D56A45591B1EED9BFA7BBB73BF77D3955F2815C005C01692BFEDB7ABE7FFFFFFFDF3FFFFFEB7F2802A0B678FDF130151B4F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a199 .mem_init0 = "2D077E0063FFCFA691271FF3FF7BEA1195E1BAA369000297E8E5A00011554A95920A438D5FC7BF9DEEDB2FBFF736EFBF480104280492ABBF6BAA9FBFFFFFFFBBFFFFFFF6FAF00100DDDDF9D3604C16061D23FF04001E7E63E91040012D14A87951F6A289C2000216B3BF800002525552494526757E9DFE6FBB7F9DEBFF0BAAF7E5210280055497FF5EDB6B7FFFFFFFFCFFFFFFFFEAA804036802F7F2C030300423477FC02041F3C0E00820311A775436827514274800112FA4E7001000000545422EB1EFFA01F1BFEFDD977F7AEEEE7FF9F20820125252FFEFFAA95FFFFFFB7DFFFFDEFED6DA1041016847D68260832F87497FE110018E762200018CF0CDA874";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N6
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0  & (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// \dut|vram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # (\dut|vram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a223~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a215~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a207~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a199~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3197w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .mem_init3 = "42E8209EA922243BC79600100000161243B107BFFE163DFFFBFFFFDDF9D6341FFC20A508177553FEFFF1D3BFFFFFFEF9FEFBFFFF6556C21F20956F8E0DC34707E0827FF0160000BA04020CE7826AA07105C1227AA49050AF5748C04000000B5005517CB6FF1D5EBFBF777FF7FCA7EE7FEF2810801D5AA9BDEFFCADEFFFFFFFFBFFFFFFFFCED509308052094C079C8DFF10BCBFFC0F8157014608673F1D6AAEF901C0B5D5B5456055CD57840000006A42001E37B6F621AFFFFFDFEFFFFEEABFFFFBAF8020035D53FEFFFEBDDFFFFFFBF3FFFFFFFFFFD58431A8A615984A64115C81157FFC03C16AED412138F8647EA3E202CAB6E0D556806F957F3040212B5B65";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .mem_init2 = "0400FDDE8302B5EFF7FFFBFFFF71D5FF0BFFBE21556A527AFFF5D7AFFFFFEFF7FFFFFFFFEE268AC0547A83313F84633200B5FFFF01F15480108DCDE1DAF2A5F003A50EF9BD7D30BB44F580000155AA3500B05FFEA486FFAFFFFBFFFFFF077FE37E5241311EA953FDFFFFAB57FFFFFFCFFFFFFFFFF5FEA4003BFE26337E130A1B32BF9FFF80FCAA2497266BF7653E93E00B92B5EFD66A81DD80DB80801F7EDBDA045D7FFFAA9BAEF5C7FFFFFFFBBFDFEF94B6ABC011ECA87EBFFF9567FFFFFDAFFFFFFFFFFF4A000017E68066F462283431A47FFFC07B6D4B01816F4FA64AABE01D5E5B84F2A9406FA74206FBEDB3B8960A95FFFFE8C0EAFE8CBFFFFFE7E0EFD7";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .mem_init1 = "DBFAD5DE2182B1FB7FF7D3FDFFFFE7AFBEFFFFFFFFB4F8000FDEC5CF55C9496698EEDFFFE03F9126CDCE7D7FE8DD37E0475ED63A87B401BBEBFAFFAE1DBC8215546FFFFFEBB84D885BF7443F1DAFBF5DDBFEDD7FFDF484FD1D6D4F63FFFF551FDFFFFFFFFF5FB8001F7FA296538CAB20EA07EF7EB81FF5082445F1FFE03E9FC178FDB553DDAA9BF747BEFD45F6AFBF6F9ADFFFFFF6D6AE5100192BFEC5E3FF2EFB535FBFFFF5EBFD77F75FBDFFFFFEFFEDFFFFFFFF09FC000CFF61386F02938012047DFBFC1FFA12993FD3FBD0D56FC15F3ADA5FFEEA448C0EFFFDC002F6FEF561BFBFFFE93D950017FFFF6FEB3AFFB7EA95855FFFEDAFFEDFB7ABDDFFFFF9BF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a191 .mem_init0 = "FFFFFFFFFC16DE0007F9F8731702A49C002BF5FFFE4FFE8043EF0FBF616EDFC23CE55EEFFF5539552FFFFFFC015FFBEE26FD5FBFDE3752153F9FD6B5FFB2FD5F5556B54A7FFFAEFA7BD496EAFFFEEE7EDBFFFFFFFC499F00BFEBDED03225E0F4A14563FFF517FF243EBFBFFF86A91FC47DAAD457BBA9F911DFFFFFBFFEB77EC0CDFE6BE16A4B24177F96EADFFFFBFAEFF6AB55515522BBFF6FAD6BEF7FFFA8BFFFFFFFFFF805FF86F803E0E460492D404048DFFFD54BFFEADBDAFF54E054BF89B056BD7FFDD28DDB3FFFFFA827FDDD4047E487FEA010C3A4ABEB776F7BF9FE3DFEBD6800008A92FAFDF7357BFFFF5BFFB7FFFFF7F84F6F8F87D71930708561AB";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .mem_init3 = "40000012850401FFA8700041AEDFFF68DFFC37FEBEE038EA3CBF4900245F530A4000FECFFFD26D3A5FFFFF2AF788E5084AC56881840C164B522B116196A02BF12715AFFF4FFF0C3FFFFFFFFE3FFFFF0858100000000009EFF8300140767F9FB47FFADFFD58DC43A39C5E809812FFD5CC50007F77BFDA6FEFE7FFFDFFDAB55B19C33EC14600F1552EAAB0A0A6C1001738D08A2FEB9FFF67FFFFFFFFFE776FFEFB0800E0001011427FA8D00160D37F78ADBFFD8FDFFFD0036EE75EE420217FFA6DA8007F31FF9D1BFCFFFFFF31FCA1E532629FF380C78AA8D2AA1982755001543779EA75EF7FFFEFFFFFFFFFFFDADBBFFDEC1085494A60127BE9700061F57FFB55";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .mem_init2 = "7FE3783F38400FFF6F3F2110547FFD1064003FB8FFF383FF3FFFF5BBBA80D211E5376C86002AA89D5148C05E48043C667675C57FD9DDEFFFFFFDFE7EEBAAABFFE40576F7FA7BF76FF8800060FFFFC956FFE9B7FFE4001DD7DC8F618002BFFFC8E4001FDCFFFAA4BF5FFDF6CFD92E0800DEA4EB5151AAA216AA08882D2402C1B9FBDAF497FFFDC3FFFDDFFC7BAE557FDB4000015A021EFE77D4E00071CEFFF551DBF0FFFFFC601F5DF6AB5248745FFF3292800FEE7FE50917BDFFFB46DC392A326BBA744882A91D154924C25688012DFFBAEF46C57FFC2FFFDF7EFE6DB968017B5FFC00001C2FFEFDF8600070FFFF745FAFF2FFFFFD803BF7B85D4040A35FFFD3";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .mem_init1 = "494007F73FBFB0ABEFAFFD1F6E745820257DE2755554E71AAA84203B4A0117FFFA9BB46EAFFC27FDF76BBC7E840017FB078000003F85FB3FDC400038ADE7F14FAB8FFFFFF102EABEFB093022305FFFDAA54003FBCFFD0A557FFBF6BDB7DA99632CADDE03D44BBC56D486648D6A819FDEC42FC1B5AB7EBFF775DD7C05F40FD54D580000001F76AFFBFC200030F7DF8834FC5FFFFFFC01FFFAF9A6A49009AFFFF76AA003FDDFF9515557FD7BCED97A584E02F5DDE047B0A83A5204100B5B097F774C8754F16B7FFFFDAD200C011FFDEB64000000000FD55FAFFC200033E7FFA00F83FFBEE3E007FEFDFF80185028B7FFFCAD5001FFE7FEA216FBFEDD3D67B8A83E";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a167 .mem_init0 = "8127FFEF801DE5D54AA30015B6F7DDFB37F5E869BABFFFE2012406FFFFFEAD2000080042187D563DFC600021FFEB524CFFA9FFFF2027EDAFBEAB19890F57FFF6866800FFEFFF554AADDBF63BBFEAB8019091DF3C87F7176EAA20108AAB5EFAEFFFF6BE1F277555FFFC9FFFFFFFFF5680002115252F9F4C5F7C200021BFFF84307F07FEFF4097B6FFFF3700281F1DFFFB6DA8007FF7FE2D2AD6BF65757EE4B02A78D9EF9DBFF815B5AA8208241AAAE7BF8F7FE8B78005400EAFFFFFFFFFBAB40008456295D2FFF9DBFC200021BFD4151700BFF7FFA03FDF56BFA806080E17DFFD96F4003FCAFFAA156BFDFEF5B7A560F7286CBFF378802DD5490118054AAB96B7";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .mem_init3 = "2142F9FF12ABFFF0ED7DF7F79453FFD1F8EAB95FFECDEFBEFDAAA52ADFC800836FEE0FFB8894E009D74B95BFDBFFF80D03D5008A06D023FD679616B67FF6237EFFFFFFFFFC5C1BFF06FFF605409803682007C1E4A97BFFFF3B5FCFFE26A97FC3BD2AABFFFE68AD54B56800AD7FC180B5FFF9CDFAFB5AE1EE56AA555CAEFFD528FFFFEF67FFFD867E5FDE1D5BB7DEB1FFEFFFFFFFB87009DD17FF39E0684011B8015392629555FFFF9AAFFFFF5F58FFA681552D7FC33AD56A9A880002C084144EFFEFFAFAAD8E1AE61AA2AAA3BFDF4AA7DBEFFFFFFFF64AFDCB5209754EEF74EDBFFFFFF7FC644EB2D0919FEBC1E0406020FD6094495EFFFFD7BFFFFFA549FF4D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .mem_init2 = "21D48FFD70851020376002005E400380DD9F29FD443FC0940BB574B98BBE555AF5557755FFFD53764FBE02AE2DD994FFDFFFFFFF7C205B5BE8FD7FF0F14024211179D0052AABFFBFFB7FFFF74EA5FF3B82B20B95FC504011318000D925402000121D6A29A03647C11AF4A2E250355AD77DDFFFFFFFFFAAFAC7AE05DD8A6773FFFDFFFFFDBC0101BD43FE7F78F18000002023D02244AF7FF7FE67EFFEDA97FF501AD4029C8F8400002CE0E002FE0800030625BBAFF81EDD823EAAEB9D0421575DFF7FFFFFFFFFF3FF5DDE0155252E49FBAFFFFFFFFC4100DFD3FFE7FA5940030006AAD091252BFFFFFFFBFBFE555BFE341AA00CEF77F80001330C0000F0800070";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .mem_init1 = "F217155EBC17B000D67F8C4580955AFFFAFFFFFFFFFFD27ACA18013A488BA6FFBEFFFFFFFC44806D4440E1DC78C00D883413800892ADFFFFFFFBCEFFFAA7FE4001924AC000000000AB57800D1C000C4A5C1A02B5DE401F90186045F6000AAF7FEBFFFFFFFFFFFEFD5ABE03CBA91E95EFF7FFFFFF6035813B0300398E6C301237573F00924957FFFFFFFE3FFFEA87FE500110C00000002C0B152EB6816BD295557FAE377D7E017E405C707F9C006575FFF5FFFFFFFFFFFF7D443400F514B9CEFD5D6FFFDFFC4303EDE201FA1FB48003C8608780009555FFFFFFFFC7FFBAEFFD20163400400003B804A4E2009C012042AF1F686F8A6F2DFF8C1DBCF3C0A59B5FFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a183 .mem_init0 = "A4ABDFFFFFFFFBFFCB5C00AB6A1755FF77FFFFDFE43109ACB4017CD7FC30446420DE80294AAFFFFFFFFFFBFF5E9FFFC0380900001CAAC10A96D30020140025777F129F056A83FFE029F199FC10ABFFFD92002BFFBFFFBFFAB7F0006ED17056FEDBDFFFB7EC043FFC8801B7FBD0B03F81E07F80092AB5FFFFFFFFFE94BE1FFB005C0000C16A000026B3A004800000155FFFEDBF15AACDE5053FC167D28A5DFFEA4019AEFD65FFEFFF4B6C0065F469EFED7F7FFFFFDC3137FFC003FE87A19161F78DFF8955AADFFFFFFFFFFFB3BBBFFC000065BA490040402A3A4C000808100AEFFF9E5C0AB8C6A8B70EFCFD74A95BFCA4007FFFFEBFD927FAA534003BF2F29BFD";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3177w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .mem_init3 = "6DDFFC3FF46513FD9000AECF2014607EDCFFC2124B6FFFFFFFFFFFD2FA3FF8000B6856A4A42503C1B9668020042812BFFB51BE36DCC0AEA85BFF57AAA957F2000B6FFFFFDA2D57BEE56C003B64F65FBBB77EF8FFDC0257FF1002D3BBDFE80838B0FE9156AB77FFFFFFFFFFE2EA7FF881456FFDB1551017F09562C10201000AEDEBAEDE9B778F0B54BF8BBBB5555FC000AFA8AA94A95106FEA17C001ACAD8B7F55DEFF97FF40187FF5002B9E114891C4460FFA08D95DFFFFFFFFFFFF36F7FF0084B6AE7D5550A040296350010000002BFBD75A7CDDAB5001DF5CCEB5555E80808FA655AD5554893FB61DC0017C1E77FF2EDBF8EEFBE059FFFB80375B15E7C8AE1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .mem_init2 = "407FCA94E577FFFFFFFFFFE0547FF0E735FFFEAAAA8148086AB0B002004012DF768279D77FF121400B51FCAEDFC002FF5114AAB5555447FEA1BC001EDFDD6FE556F791B6FD1EF4FF98016A83F1EFD04A807FE43ADDDFFFFFFFFFFFE5D9FFF14EA3FB9A0028200008528840000002057D922929DDFF52DA9305EADFFFFFBFFA409542955AD76A13FF61DC0009B328FFEABAAE75FFD746A6FFFC03BB1803D2FC55803FC24B6F7FFFCFFFFFFFC7EEFFC43D63EFA000A04024092A00210000400B7E884058AFFFEB7D6DB57FFFF7771F8000012852AD5ABA09DDF13C000EF5337ED556FEEBFFED06A77FFE03EC344887FFED001FD0ABBDFFFFFFFFFFFFC5E0FFEDB6";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .mem_init1 = "8EE80000120081D9211834C00000017A50292E3FFFFFCFFEDFB776DBDF76810400022AD56AB503FF70BC0007580DFFD55B63F75BB602D0BFF382B32E4207FBE1001FD0DDEFFFFFB7FFFFFF8FD8FFDB7A700000504D1800E8B488967800147EFAB5005BFFFFFD87DE6EFDDBFFFEDD00208800952B5BDA03FFB0BC0003F3B7FFAAADC7FFFFDE7CA54FDBFD541510BAF74D000FFA2FBFF9FFDEFFFFFFC144DF87FFB0046A2104608014548C413940804081580017FEFFFFDB7BBBDFFFDC00200000000044AD4D55003E90B80003725BFFE5577FF7FFDC4900AFB9F5DCA0581118AC0007F59FDFF73EEFFFFFFF4F4EFFE7F7C0591480419381A15422229FB5586000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a175 .mem_init0 = "30004FFFFFFF9FFFFFFEDB7F8000840000001252656A00EFD0A80001BD5FFFE95DFF85FF5F4154A6E4EFECB42252376A0007FEDDFFDFD73BFFFFFEC167EF7F8C82D5403180380054A240015C7E421C0140001BFFEFFFEBFFFF9BFFFFFE62A0080000010992B500FF58380001642FFF6CA1FE9FFDEF4C40057BED5540110AAF848003FB6FF7A474CEFFFFFE92FFD75D4C80152A221600074258A642E4B088570002C02BFFFFFF2D7FFFDFFFFF7FE310A0100000A4289403EF78780003E53FFFDAD7FE45FEB76901CB3A234A2484AA92468001FFA7FFD8AB77FFFFFEDE2D533F8C7BA1140880CE22AAA46500D8A22817A0E3F8AF7FF1FC403FFFFFFFFEFFFF0A50";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N30
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0 ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0 ))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\dut|vram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1])))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a191~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a167~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a183~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a175~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a247 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .mem_init3 = "B23267DFFE07B2FFF0C000000400FFFFDFF8000B0300295BF00075AD3E3FBEAD4901501DFF80A4A422B77BDBF87F997D20002B7FA800004380AAFC00980E000087C3784F50D7EF7FEFFDBDB7296F0841346B8D83FFB325FFEFE0000002007FFFFEDA00101300046AF0006F93E53FDFAAD203C23FFD00129005DBADD55CA7F23BC80025BBE8000803BFAA9E800A0000005C57FD256322FFFFC7D7F6ED9EBC0EB160B4A801FFFEBAFFF7D8000000001FFFFCE5000017C42557F000383F1EBFDFED141A01F7FE0000402D6F76B555C07E61FB800AEFD5F04000D3EA0368207000003F7FFF1D55BA3FFFF7F75FFF296E3F40B4FBF81E7FFC20FFFFFC0000000007FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .mem_init2 = "FFA0800005A08AABF0004C43653FFFBCA00C07BFE940000036AABBAAAB5C9BEE0A0C02574000001C316817C40180006009957F5181AE3FF7DFFF75FF8DBF16B44AB63EBF7FFF44FFFFBE0000000005FFFE7A900010052AAFF0060D5C2A3EBFE428184F9FFD2000001AAADDD55555487CEFD00320100002BB6F800FEA0E0001801EC39BEE6297DFFFFFFBEEFF96FC2F415503263F07FF6FFF7EDF00000000017FFFDB4800020045AFE0C79E624A3CBFFEC1E03F7FD480000055555755556A889791F0504288800C0537400BF4380003806BD03AD1275FFFFFD7369DFB5B74D7020910254CD7FB2EFFFF85B0000000005FFFE8A4000000007FE03E409955B46FF9";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .mem_init1 = "50807FFEFA400000A5557DEAAAAA8000F2B6ABF65200100477A006FFE0001DC260D3DEC1503FFFFFEFEB77EB2DB157CD8C810C5D2BFAB8FFFF43F40000000017FFDF6A000000009C4E48A59D3528B7FFD789FFFFD50000325555BF1D554C50601E0BF009AA40404C5E80163D80000F8839361C9129977FFFEDF7FB824AF395B8062902EA43FD7C7FFD81600000000003FBF641100000009861011A32AB8F5FFAFE07FFEFB4000EC0AAAAFFEB552220143BE50D4025045016160043F80003FF18501F652C214FB5FFF7ECDFAF977F7FA0DCFF000D78F9BE1FFE81B20000000002FDE664A00000007E68069C495D196FFF6E0FFFFED000F4A355555F7DD5A2A031";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a247 .mem_init0 = "25FEA529114B640E9F8003E0A009FF90F990B21F8C7EBFFFFFC357FF4DFDEA8006FF01353BB03FFFFF00F340000000005B3BD189200005C8004061256BAF75FFFC3FFFFFA00D4055555579E2AD550018156FD5541D2858241E1010414805EFC01B4ED5676BBFBFFFFFF6F96A8F7AF431973E37FFFC3CBD97FE8444C00000000005EABC640080FA8081699F155BA95FFF607FFFFE808FCEFD55557ADEAAAA802140BFF2A188A2201837408014A1B0E7C07FC25873CCFF5FFFFE6D57DD0DA55B0C7FF13FF25F5D7FF9FA0138C03000000002BA9B3AA81F08284602D8AB779D6FFE517FFFFB0008DFD555555FF96AA4800497FFF48EE290038E2740000A8080F7C3";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a255 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .mem_init3 = "0DFE015E02ADEFFC000000B7129000DFFFFFDAA49FE000C0003578FEAABFFFEF77FFB54000006BAFD5FFF08000000000AFAC3F3DBA5BDBADFFFF7EB68069EFDE9BC2553972E139BAF0000003013D4BFE96FC08B300AFFFF00017FB57001001FFFFFF6D10EF804200000C200FF7FFFFBBDDFFD540001011CA2DFF6F0BA0C00004BD5FFFC4F8D9FD66BFFD7BFFD009DE73F0F1BC78FA2163FC10000001A7FF437BC77804B5A00025692AA92554A440031FFFDDB524DC005A00101CC0017FFBF6ED777FF540030008EE4DFF401FD2FE840AD07FFC1071DDBAABBFFFB6B72001EFC90BBBDF85104179FC98000000BFFFD0F1E2E8025F15D52400152554AA04900F3F";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .mem_init2 = "FFFFDC837604680020FFB9000AFEBB575DBFFAA0040405B74BFF408A053F800093FFE8AB3FCFFF5BFFFFF7FC2009064D9BA5F5B0209466156000000027FFE81FF8A800B77EB500000091255552A01FFFFF6D5246D020B000A14BFE300157DDBAEB7BF6A00040807B487F014081FF00003DFFADF33F89BDDBFFFDBDEF1083AC3C26E0FFE83880453D540000000FFFF48FFC5409403B94B00000A852A90AA03EFFFFFB541B000BC004A0F27F44000155555DDFFB500008012985BF2040627F4000C3FEBFFA903BEFEEFFFFFBBE300AC14F7C657F307C80299BE400010003FFFE8FEC0A954A9EEA8C00044A9550AAD07FFFFFED282D063F8012831E5FFA420004AA";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .mem_init1 = "556EFD50010240DCC7F70000717FE008CFFE43CEF135FEFFFFFEFDEA20815B578D9EEF60ACB3A17B8400000001FFFEA7E2916A820B52600002A4AAA25540DBFFFBB544F4097D004A80F1E3FDC0A0000556BBFEA8002000ACA279C000503780206FFAE73FDF17FFFFFFFFB7BE8181BF77DFDED6523301CFBFE0000000017FFFEBBF023FDA2B51600000152B5156A17BFFEF5915A025F60015235F9CBFB01A0000A8ADFF540003084623CD400050BEB080F9E913F9C423BFBFFFFDFED72184A927F9BE18E5FE9C103F6000000000BFFFE07DA0604128001C000021AAA55707F7FBBDA485C09FF800AA07B5E1D7F205A40005577FAA000420427215600050FFAE00";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a255 .mem_init0 = "FFE067F92EC7FFFEF7F7EBDF31847BCADB6BF80FE03050FFD8000000001FFFFEEF000618A000023577D42AA55BEFEFEFF6E23A003FD00A54816BBE1AFE4530800095DFEA801100337E4970005A4FF000FFE87D5F8BADFFFFDBDF7DF6910CB355D0DFCCBFF6A68CFFE6000000000FFFFF5F420039800040AEE00756D55F4F75FED3902C00FFE042A80ADD77C19FEC1F50002AB7F5400030317223AD00697DE0007D0BF9FBFAE9FFFF7DFFEFDD20140559703DE6FFFD4D47FFFB0000000403FFFFBBA0000CE0000A577000AB6AEBCFDBEEAA41F803FF401551036ED6BF997CCAAA8002AFFD50004039410136003A8F8000FF8B96B3E1B5FFF7EFFB7ADA483E8DF7";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a231 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3261w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .mem_init3 = "D49570416F1512A02DDF5296CFF0FDF0FC3FDB754DFEFF788DFDB23F5A8048C273437DBDD5BFFED3D52AA883E00000400000005017FFFFFEF3FED0B6F0145A9586000000000002833F5858000001F6A9A8A1995DBFF44D40C99CFE77AFE1FBF0424D2A76E3FB3FFCCB3F0CFF3A0000103533AFFEFFFFAFFE94CB7AA1900006E00000001005FFFFFF4BBBFC5BC854B556F80000000000022BFB04A4000001DB4855000002D7FF7822FDD16FD6E7D3F7F06481AAF9A5F5FCD5BD3C91FF8700010251C028B97FBEDA57522EB9033D000F63000C000002FFFFFFFD6DEFBFE02A2B58E40000000000007EE09900003A436AA1480000057FFFFA81D57B915EBBC56BF0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .mem_init2 = "8DF4AC3EB18BFF9D659E13FFF000140810A625DF7F7A4ABFF4A264621B0C1DE9803F000000BFFFFFFF3F57D7F155ACE3D00000000000010F17A80000881FFB4150000000057FF4091ADFF53BDD9FA7E0252B543BB9D3FA4A47DE0FFFFC1840535480093D7DED2BFBEDE1508822EE17B6A0738000000FFFFFFFF7BFFBD04CF7CFD000011000000041B25000060D8FED5AA0000000000000271757FFBD6FBE43E0A58EAA7AB5DD770D7F18D7FFFC002041228C601D7EB6ADFFE8134104A0CF0ABFD0EC40000003FFFFFFFCEBF4C12BB6FBA2000700000001BF32A000080007B6AD50008000000003006AFBDFCFBC7B87E09672AACB90FB79186BE5BBFFC20400E1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .mem_init1 = "1026801F799AAB8FEBC0D0A15057B6FBAA7430000000FFFFFFFFFDFF0056DA3FC8000F000000F023442000600005EB41200249240900084077557F75ECFD07C0F87EAB6BD795FB77FB9FDFFFF40018E0054BD10B77692C0486F84A148A9DFBFFFCDC000000003FFFFFFFEFFE129B6E2FA0003400001F80059150000003C0F9A15010248AA0E8044B3DADFF9AD1E8C7C01CEEFC1F8202F6F9FFBF77FFEA400000802E4801AAD5B0381D7E4242A9264EB7F4D0000000000FFFFFFFEFFEC055C87FD0004C0003C0000003A40000443B3EA1520AB7F02841ECD85EF6EEFD63748380DCF3F97F15BAB93BFE7FEBFEAF40110004007001DDBAB01EADBC412A254C7BFF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a231 .mem_init0 = "DDD00000000005FFFFFFF1FE3096007744009000030000000008081080290AA250AAA8081FCB7AC7FB5AB7ADA7FCC7804B24FE5F4735E5CBFF7FDBFF7D580A90009086126DE2E123BEFE22A952ABDFBFFEB30000000002FFFFFFF07DD0A8607FA08120005AB200000000A100002FF6950A54000B5FFA52B9CDAB1DAACB48E600B10378ED786F5F63FC7FE9FBFE8F0000224BC4451DE7A5901F6E1944AA547FF7FDDE40040000017FFFFFE01C6018F03F9002405B4A05C000000013000017F14152D43D3BBB392347FF6D8A5F9D20EB00C42388FD2AFD45E7FDFFE1F77F172020401140004872D26EE4F90D55554435BFF7FDCC904000005FFFFFC00DF056B06F";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a239 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3271w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .mem_init3 = "FFF16CCB5CEFFE7FF5DCAFA802CAA81EF87FFF910779EF7B7B01018000000000013DEEC607C10001081322555D057FFDC7FF7FFC0663EEEF55555FC542500001FFE64AFC35440002568000001721FF82FFFAB1BE4FD5FF7FFAF297DB0768A8187009FC05FA16EBD72E01A08000000000000BD453FCC0AA8420C8AA55B757DFFF8BFAFFE32392EA8BAAA9540080A8001FFE68008A0D510000068080004901FF06FFFFE8FD48FBFAFFFBDEEFB41AE6D4E2801FFDE04E9A77FF7D82DB4000C00000002F198F46000018A40C1556DD3AFFE68AEBFF101A4CE7BF5525710204A2F1FFCD00D117434800041F400005AF05F20C7FFFE1FCCFF29F5FE7FD83D6817957CF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .mem_init2 = "C41FDC00F429744FEA824EA000600000001A3E35934044A715CF4955AFEFFFDC6F83FCC8C920F77DB952942803297FF1A1EED47807A200491BA8001C7BC5FC18FFFFDFFD85FFFA6FFBEEAFCC4167C9E4FF0FDC0C000DFE207FC48D9800500000000F52C1A30FDC0A9032AAAAF677FF912A0DE646249572FBD4928A802AAFFF1C3FF75007241000025F0001D96E85F0787FFFBFFDFB25ED7BDD7737EA80EE7D5E1FBF88218D1EC8ED4F352B78000E00000005F41B1C1075E263C815775D5FFFEA16179311114173DFBA48A01128FFF105F7DA902AB061000AD40019C9D7C5E0F03FFF7FFD367FF97D6BAAA7C820FA82BF8EDE7803FFFDFFAD73F9319800000000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .mem_init1 = "00033B6C71C7C0052822A5ADFCFFFEE8041088004408382EE92A28098FFE30783FEA400B71FF201044009F7F8D71E1E0FFFFF45FF269F9FBF5FF6FDA82741355777C9D8FFEDFFD7FFD3C4E20000060000001ADFFC6DB1FFFD10A96B576FF7F4010004000122059FBB2450017FFD60FD01F590045BC19C40A101643CB7611C3C83FF2121BF1F3A37E73B4FBE97DD02B88990E8D7F9601FF7FEE4E06700000200000004E9DBFFFFFC3F610AAAFDDFEBE400812000000804C82E528023FF941F831006802AADF0689A5201D296FF7B787983FFADABDF3D76CFD549FC7B5F903A1EA2EBE87FD016BE818D0179EF80000800000000B89EA96FFFFFFE45576FE600AD1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a239 .mem_init0 = "5140000000000E79848057FBAC1E54040808340D7FFB543FAECB9A8BBAA11F707F8784BB5AF7BCF8FEDE859BFA81896A8ACF41F074057F7DFC8B692800000000000008B1FB7A377C3FEA8ADBB3001088054000000000105E0A997DF08081500000801417BFE20226DBFA59077F9A3E78FFBB6A3FABFFAFFCA3FDD91BD8423840DFE6CFEE005F69FFBFCDF95F000000000000025402FFDC7FFDBF356DF810202550A00000000002688AAFC6900002B871BA4C7000A9002BE64AF7D4A3DF6E7CD07CB1553DCFFC1FF8FB32736F9209222E055B9FFA7755FFFD37F5602580000000000000505FFFFFE6FCDB47BFE4544AA26080000000000B1043FA02C0000AFE91";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N48
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0  & 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [1]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1]) # (\dut|vram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 )))) ) ) ) # ( 
// \dut|vram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\dut|vram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [1] & \dut|vram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0  & ( (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|vram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & ((\dut|vram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dut|vram_rtl_0|auto_generated|ram_block1a247~PORTBDATAOUT0 ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a255~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a231~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a239~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3 .lut_mask = 64'h0207A2A75257F2F7;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3126w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .mem_init3 = "011DFFFEFFFFFF88000000FF3FFB3FF400011892A51FED7B3F0FA004279D14FFF7EAF72AAAAFFFFFFFFFFEA7FFFFFFFFAACD4E8C49C81000000102840A00000003D1F56AB866F42697AAA8DAFDE6A910484BFEFB7FFFFFE2000000FDFFEDFFEA02042A92AC27FFDE753E8865B29E58FF7FFCDAAAAD6FFFFFFFFFFF27FFBFFFFF333C1289185ED780000003060200000002A9E8ABDC6C2808BB52A7FDE78DD5492555FFEDBFFFFFFC000002FEBFF67FB00025AACA52B3FEF67E9DE13700826D7FFFFB6FA56B57FFFFFFFFBAD7D7DFFFFFC01C88E830C55AB800000016724000000145E96D6A3FFC41624A5DB7BFAEAAAA9555BFEEBFFFFFFF000000FF7FFBFF68";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .mem_init2 = "012AEA299547FFBEFA5DA0021FACC17FDF63775AB5F5FFFFFFFFFAD7FEF7FFFFA16A20E906D57FEC800000061160000007A9E1B5FBB7FFE0169553FDA8F76AAAAAAADBF69FFFFFFFE0000277FFFDFFBD00AD92F45359FEEDFC7E430005B522FDF74FBBED5577FFFBFFFFAE87BFFBFFFFAE7E89FC8BC57FEEC000000C282000000525A8AFED37FFF812529AFF7BDBAF6AAAAAAF5AFFFFFFFFF800027F5FF3FDBDA0B76F592922FFBDFC3E4684003248FFFBFFFFF6EFBBFFFFFFFFFE0F6B71EFFFD2D501D80BC5FFFB20000008614000002389D0F6BC873FFF4A88ADFD47FEFB6FAAAAFFF73FFFFFFFFE000075DFFFF53516AD7EF49554EDEBD8BC8740030B3A7D";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .mem_init1 = "BEFFBDFD6ADF5FFFEFFFFBDFFD68BFEFDA1A656A23D6F6FFE800001C242000000E15D0AFFCCDAE3F02AA97FFAFFFFDBFFFB76D6AFFFFFFFFFF000076DFFFFA9A5DFFFBFD85557FBAE8F484890069727FF7F01FFFBF7DFFFEBFF42907FFEC5FFFC51B09488595DB7F600280CC6180000002AAB57FFF0FFE6FE84A4FFE0BFFFFFFEED5BFBDFFFFFFFFFFC000F56FFFF478A6EFFFDFB656FAD2D07C094F0164FE3CDABF4FBFF5F7FFFFFCABF90E8E812FFF9493A86C2791F5FFE0000038C45004100E151777F797FEC7E02952FA0BFFFFFFFF5BFDD6FFFFFFFFFFF000FDAFFFBD54BBBFFFFEFBDB3F75A0FA525100D7DBB3774F9CAFFFF7FFFFFD7FF90435AB83FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a135 .mem_init0 = "852884A905CFC17FF0043C28928000000E3591BFB6F6FE937C54ABC04DFFFFFFFEDFFEFD7FFFFFFFFFFC00FAD7FFC9510F7FFFFFFAAA8D64A0FC291C00D3F91FDDDBBDFBDFEFFFFDBFBFE9968AA405FF029D50D48FC7C19FC0600818414814001854D57FBFD7FF063E0A92820A7FFFFFFBFFDB5A7FFFFFFFFFFF00FEBFFF61C2F7FFFFFFF76A9BEA81C97A22005BBE4CEAB7F157FBFFFFFFFBFF04054A00A07FCE0D096221CEAABF42C87038C4B804003C5580FAFBBFFF818F04AC0939FFFFFFFFFFFFED7FFFFFFFFFFFC07DAFFD10C2FBFFFFEFFFF5A8EA81F13BB005AFEF86574E7BBFFFFFFFFFF7F04D1A25A8101F2A8C443089CF807FC0E0280892401500";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3157w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .mem_init3 = "EFF6FF7C10000018FFFFFFFFFEEA900042B4BADEF7DFF63EFC000001B778006A7FD7F3FC40FF7AF7BFDD80020F6DFFFEACF4001FE4FFD4AAAEB7DDEAFF73B06BED037FB804002ED52C80481025AA7E7B5FFFDBAA333225FFA8FFFFFF776A40042AA5AD75F4CFEECFBC000001FFE00014955FFFFF03F7F6DAFFFFC5000787B7EDE0EA800FEF7FEB0155BEFFABFEA8F16EB5AF7FBD40005B6A5240000492AAB3EF4BFF7EFF9FF7FD2A5717F5EDDAB5008094B6FFBFD59FEB7FFE000000B7E000154A6FD7FC07FFD56EBFE782F00DE9FF7F8A250007FF3FAAA4AADBFF75EE4286D3DAA1B7FE081375AD4902AC1248AACBBFFFD5DFAED6DD76EDEA881FFEEA800212";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .mem_init2 = "A4DFFBBFE7E6C22BFE000000F7C00081555FDFFD0F7ADFDAFFD7E37185EEDDFE4028A803FD9FF65255B76F19F5995F5F56EE7FEE44AC9ED4A6A08000552AAD5DEFBBFBFFBEBDB6AFFCF42FF05570094DB7FBFFFFE0D3FD9EFE000000D700030150DEBFFA7FFB6AB57FFBF5F00DF4BFF9F5054001FBFFEA49255DFDC6FD6F8D5EFB562BFD5556EB4B584104048852AB77F7989C6EBB435FFFFEA0002ED70D0AAABFFFFFEFF3D5A29FBE000000B60002000FFAFFE4FFEAADEDFFDDD1DA093E1FCC2AA3C8007FFFFAE1156F6DB7F481C85F56B8D7FFD29D76AAA5016600549555957BFACA7F4EBFFFFFFF80000002BD1ABFFDFFDD7FE39EC71DEE00000078000C87";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .mem_init1 = "D33F1FD1EFAAB7D5FF7EFEEC0EA44E30AA11A2003FFFFD8455ADBC9FF21CD81FFDD7C6FFEA6BBB555480E1004A44AA575E8C789E07CFFFFFA21F00000000813FE5FFFFBFF7C78C3FBF0000007C00082119FFF72BFFD555DBFFFF5A768BBBFDA8A940E8001DFBEEA108AAFD37A49EE85FAEFABD7FFBACDAADB24248002B113567B9AE7A180F5FFFF5D42200000000000001FFFBFFF7E50F2FDF0000003A00001B9FFFECAFDB5557ABFFFF7B3F1CD80D5555107A000679FF548AAB7C9EB3FF4017F75E7ABFFDB76B66888263001A825519DBB5384A07FFFD4010100040000000002AFFEE5FE3D7CED5F7000000170000050FBFFB7FEB6AAADF7EFD3FFD87F817EE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a159 .mem_init0 = "AA48BEC0027BFE982155673ECF47409BFDEB8F3FFEFD4A994402E9A00B482455B9CE182787FFF8398000012000000000F0FFFFF094EFCF1FBF0000000E0000000FFDF5FFAD52DB75FFFFBE9FDFD804AAA9001F000037FFD9121578DB0A8581BFFF7DFD8FFFDB6AAA1285E0080D4085555EED0C8407FFD4048C0000000000001C2FFEAFA02FF215B7D380000001000006FFDB76AABA8A3D57FBFE9DEFBB6C0B76EA90BFE8001F7FCA8093586AE0F8CF7AFFDE7D67FF6D55694802E8A006A210AAFFE5061023FC3B8010000000000001FE0000F8A0AEF8FC6DFA000000038000103F6BDFB55AA56EBEFFFADE9FFFF407DEAA401E8400373FF5C22BB0EA8831FF7D";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3147w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .mem_init3 = "5FFBBDA9BFF6DAA4A411AC500350422AF7E43302A2F006012080000000000017EAF2F67849FF0EDFFB000000010000003FBF4ACF7513FAEBB7EB4EB5FFEA02FAA9200794003F7FDB888851AB2B1527EF5FFFF7AAFFFB5A941003B8D203A80082EAB2D40151C0000010000000000000AFF801EB3D9ADFFB9FAF600000000000007EDDFEE5794FBAFBFFBD6FAAFF7E062FAC9003E2003BFFF9302DB3AB63415FF3AEFFFDEA9BFED5494025F16803B80010FF7B2786654C14000E000802002000AFF801F967DDFA749DFD20000000000000BF77DDF7D486D552FBFB4EAFFFFE0DFAEA4805BC403FC7F6E05BC5AB1C00DFFB56FEDF5107FF54AA8897F92A01E90042";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .mem_init2 = "FFBE17C7D9DE000106026000000002AFF805FF4724F87E0FBDA00000000000037ADF76FD4873EACBEFFA934A7FEF1FF75D220358803F67FFCEB727AAF200DF3D86F7F7CA01FD6AA20257F82A40F84008F9FAD70FD97F003003F6007801C000AFFC05F767A5EFCD87FD3000000000000AF6F86F8F251F5555BFD547AA7FFF25DD74A887B7007FFFFE7D38255E680058A6E1AF5AA88075B5110A57FE6D006D0004FFFD4F21F0BA12003F60778001A0002FFA05E4BF93FFFC06FF50000000000003BBADBE21484BAA97FFDB21DD7FFF17F7D135057DF57F5FFFE8DE0F508200781BE4ECED52205FDA84291FF83A9035A010FCFA878BBFBC200FFFFF600E17000017";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .mem_init1 = "FA0FF633F4FCDF87E03000080000005FDB4BFA0F412F569AFFF607D57FFFD7BEEB80406FBA7FF9FFFDD9EEB7A6003F56F013552005556508556FF89D429E8920FEF28525C8FA03FFDFEFBFC007C0000BFD0FF396EFEE83D3BD500001A0000036FFEDF144049D58AFFF9950EFFFFFFFDC966D1157E97FAF7FD473EAB8E101BF4FB801240001557EC142BFFF67500DD2D6FDE0AE0A6C1DFDFB6FFFFE9E4BC00005FE07F7D5F7FA7BCDF5281001380000FBFFCBD435015E7EBBFF8A41FD7FFFF97B692C8169FAFFFE6FFD77EAEF6781BF8FFE088001084A2FD0177FFA4F4026CAAEFCC2932039377FFFFBFDFFBC0E800003681FFF37031060EFD5962000E80001DE";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a151 .mem_init0 = "5FFCA21012F5C1DDFF8B00FBFFFFFF5E49470038DABFEE7FED23FD7F14C1BFC3FE000000802103FE5AFFFF4FAA83EB556DCA43C4B467FB5FBEAFFF001C800004001DFD1161FC7F3F7C5AFC00300007F7FFFF10C8057D3F7FFF8220BDFFFFFB2BAD21C0BC5BFFBBFBFDEDF7D571F9FFE7FF0000052290807FAFFFFC2FED55FDADFC92AB003C7BFFF79AA7FC0038C00000001FFF36928F2F75F009FF0000000FBBF3F9402052BEAAF7FFC080FF7FFFDFCC7091D497B5F7F736FFE6FF8110589FFCFF9201022448000FFFFFFD1F502AFF7BFDE448D1A25FF6D579FA800079000000003FCF0B31BF771FF44EEB8000003FDFE2C400000BFD17EDFFC021EDFFFFFF6B";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \dut|vram_rtl_0|auto_generated|ram_block1a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\dut|vram_rtl_0|auto_generated|rden_decode_b|w_anode3137w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\dut|Add8~45_sumout ,\dut|Add8~41_sumout ,\dut|Add8~37_sumout ,\dut|Add8~33_sumout ,\dut|Add8~29_sumout ,\dut|Add8~25_sumout ,\dut|x_out [7],\dut|x_out [6],\dut|x_out[5]~DUPLICATE_q ,\dut|x_out [4],\dut|x_out [3],\dut|x_out [2],\dut|x_out [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|vram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(\dut|vram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .operation_mode = "bidir_dual_port";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_data_in_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 307200;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .port_b_write_enable_clock = "clock1";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .mem_init3 = "8424F009EADFDB0D5EA309CCE81A9FFFFFC8000891200011FFFFF607ED553FEFEB0528A4409FBA55C54542FCF0800000003DED6F3AC75C8F4E2FAF4000007EDFABD200014BF5ABB7FFC000FF7FFFEFBC96091800AFFFFEF25570393D7F8C2FFF7FE00002450400057FFFFE0FF6CA3FFF3DE8A860C237DAA25484783FF0100002F8DFEA3F12EA3B1E0F4CDFC00000FBF636080A002B7AAFAFFFE000F1FFFFFFE918800099D3FFD5AD4A7428FF8F4B9FFFFBF0122120400012AFFFFC5FFF545FFF8FE50254504FEEA821181B28E180000FF875F9458B77EEADC7239B000003EF65DD4001817F5EAABFFFD001FB7FFFFFF4602400811FFFFEE8263C000F430C47FF";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .mem_init2 = "BDF9440805000012BFFFF797FA266FEF5758A250423D75AA888902BE8180005FF875EA477EF79D77F18900000003FDF324000EE5BF6AD55FFF6800ED7FFFFFF4848000444FFFDB610F1E0C2726775FFFDE7C000000000045577FFA0FF11AD7BFFBA2421163EBFED5453488FAA180005FF93FFAA1EDB3173FF64C6000001FF7C80000C5D2FFB5557FFFD401FFFFFFFFEAE01000004BFFEFA022BAA403328107FFFFDC40008228010D7BD7F717BFF52DEFEC424174723AF7FA6915404BC4C2005FF9A9EC68A71FA5FBF11BC000003BDF8000013773B7AAAFBFFDA801F6FFFF5FF48240000101FFBEDC93FC8A013C80CBFFFEB70000081442572F7BFF8FFF566FFD";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .mem_init1 = "D642260000AFFFF75DFD42A380340057E8F7FA34B699DEAB01C0E00002FFBEC000004DEEF0EAA5FFFF5401F6FFFEBFDA0000008010FFFB7C0FEF08BB3DC2B3FFEFDB800002537D3AE93FFFAFFC5ABAFBDA7C172A292C74AAB2AA01A18E400004A035E99B36F9C3E78A77B1D00BFDEB00000037F5FFAC9AFFF6A801FFFFFEDFED40000208427FEF54CF4ADC1103C607FFF76DC80001BBAFEB7FFFFF17FEF3EFBFD6A28500296F9621140145C782C0000000D3FA8E4D19DEBFE04461F00F7EC00000125F1FDFF9DFFFFD5003F4FFFAB7F500000801057FFFFCCFE3EF20816C94FFF7B6E10000CDFFFDAD5FFF07FFAFAAFFEB6A512131EF41A0C402847204400000";
defparam \dut|vram_rtl_0|auto_generated|ram_block1a143 .mem_init0 = "01EBE977970DC1D6C55610001FEFDA0000009FEF9FFF9FFFF6A000FEFFFB6FDA800000E2383FBEB67F8EBBCA02EA73FFFF6B7000116EFBFFFFEFFF2FFFBDFFF774C2052C3149002A002180F70281800001D5E9227642C16F6355F001FEFF70400052FF3F7FFFF3EFFAA003F9FFFEBFF508000780549FFFDF1F9FD98E67E989FFEFDD5AA012BBFFFFFBBFFF2FFFF7FFFFD5A0A6213444440550420001294AD40000E1FC956D648DAA14AB300FD7BCCA08242370FFFFFFFC60054000FEFFF4FFB50001031440DFBEEFFD2B445B22E342FFFFF7AC454ADF7FFFFFFFFF47FFFFF7FF2A45122814D80400004000C71880000001ABE8AD706441AD25EA8FFBEAFD5241";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N12
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout  = ( \dut|vram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\dut|vram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0  & ( \dut|vram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (((\dut|vram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 )) # (\dut|vram_rtl_0|auto_generated|address_reg_b [0]))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 )))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & ((!\dut|vram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 )))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0  & ( !\dut|vram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b 
// [1] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [0] & (\dut|vram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [1] & (\dut|vram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|vram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dut|vram_rtl_0|auto_generated|ram_block1a135~PORTBDATAOUT0 ),
	.datad(!\dut|vram_rtl_0|auto_generated|ram_block1a159~PORTBDATAOUT0 ),
	.datae(!\dut|vram_rtl_0|auto_generated|ram_block1a151~PORTBDATAOUT0 ),
	.dataf(!\dut|vram_rtl_0|auto_generated|ram_block1a143~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N42
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout  & ( \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout  & ( 
// (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout ))) ) ) ) # ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout  & ( 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((!\dut|vram_rtl_0|auto_generated|address_reg_b [2]) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout )))) # 
// (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout  
// & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2] & \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout )))) 
// # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2])) # (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout ))) ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout  & ( !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout  & ( (!\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (((\dut|vram_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout )))) # (\dut|vram_rtl_0|auto_generated|address_reg_b [3] & (\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout  & (!\dut|vram_rtl_0|auto_generated|address_reg_b [2]))) ) ) 
// )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~2_combout ),
	.datac(!\dut|vram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~1_combout ),
	.datae(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~3_combout ),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N48
cyclonev_lcell_comb \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2 (
// Equation(s):
// \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2_combout  = ( \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & 
// ((\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4_combout ) # (\dut|vram_rtl_0|auto_generated|address_reg_b [4])))) # (\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1_combout ) ) ) # ( 
// !\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4_combout  & ( ((!\dut|vram_rtl_0|auto_generated|address_reg_b [4] & (!\dut|vram_rtl_0|auto_generated|address_reg_b [5] & \dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4_combout ))) # 
// (\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1_combout ) ) )

	.dataa(!\dut|vram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\dut|vram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n0_mux_dataout~4_combout ),
	.datad(!\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\dut|vram_rtl_0|auto_generated|mux5|l4_w7_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2 .lut_mask = 64'h08FF08FF4CFF4CFF;
defparam \dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \dut|palette_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portbaddr({\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2_combout ,
\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2_combout ,
\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|palette_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\dut|palette_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:palette_rtl_0|altsyncram_aa62:auto_generated|ALTSYNCRAM";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000C582318B1E5B5E2A628C7854F9D6AFD9BA1661525654F28EC70512FDD1DA2879FA97805825D5583C0725F7657D06800E7F1704E1EF5D62ECFB222F2FF4C27B35782E8FADD2B0173A5B432FC79BB29E7D0633DD57499907A1EEB8D906D382144492FE321E44C3BFB72D47E172F0ED0613C05E0247B9B0487511F61E4779F";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "E1F9189B11D2B805E2067383D924F46F01D6E861740BBC4E5465A67BE6363D397544EE5740C6E6984E3CFA01E47C632A3C9A9933D4C39651AD2CFCA158275504E1B33334E62C717ED534E1574BE5E4AF8D378CC63D394F48F61678721464044731B7855D549D63A988B183EF6FAAB021CAF2D6594E2ADDA00801483006577031534E3D2CE593EE4F34BA3B81A7C70886B05C20A4D63BA5A0E7C520303CDE3F35CAF637733025127E7E576E42131779832B594C026161E4B2405D2BC59705DA866622944D3B63850FE3B6E5F52CC335C3149D434F2C3BD72D61D737BE4A248E6FD7A46356E725ABD69CAB0A8CB0B582E48C9CAB3D6C274EB764328D08F3919B82";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00A3F22B9EC12B0B945C4D32337446238EBFD4614C74622F2A2656061695B565127C935E26188AA7B1B79010B3BCC54661538CDB6CCE4C9D2A81F6562EC8F139A5BBF960313D8E976A24CAE23DAF6AA88117E29EC6E517F71F4F309DEF957D0FD3E5F873029705194B25D8BB7332215140C97803F31A7D7F77C62061C3E15E3D996272863989850EB4E3A176834184F4DCD7AB5A2A5349753645764637E8407C020863BA2B193442CC3F6004E285C3A5AD8F0962234D8CADA9CACAB6EBA85AB5A799897EDC587C7C00C5726A4533B9D35CFDFE9801A2622ECE4DC49B601DCF869CB56BCCC18BAF03E31A789D43B2262E8C43A2BB1B77F8C82E9632AE5FA4449C";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \dut|palette_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc}),
	.portbaddr({\dut|vram_rtl_0|auto_generated|mux5|l6_w7_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w6_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w5_n0_mux_dataout~2_combout ,
\dut|vram_rtl_0|auto_generated|mux5|l6_w4_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w3_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w2_n0_mux_dataout~2_combout ,
\dut|vram_rtl_0|auto_generated|mux5|l6_w1_n0_mux_dataout~2_combout ,\dut|vram_rtl_0|auto_generated|mux5|l6_w0_n0_mux_dataout~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dut|palette_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\dut|palette_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .init_file = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "IP_VGA_Main:dut|altsyncram:palette_rtl_0|altsyncram_aa62:auto_generated|ALTSYNCRAM";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 20;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 20;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 255;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 256;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000060000A0000000003000090000D00008000050000700001000060000C000070000700009000060000700005000070000800004000040000D0000200005000030000C0000C0000200002000010000A0000800003000040000F00009000080000300001000030000B000060000F0000500006000060000400002000010";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "000A000060000E00007000060000900007000050000700007000020000C00003000050000300005000030000700007000060000A00003000050000D0000600004000090000400004000040000400006000090000D00002000070000500004000050000400001000030000B0000E000080000800004000040000000008000040000100002000050000300002000080000900006000030000A00008000030000B0000000007000030000E00005000020000900007000060000500007000040000E0000800005000030000D000040000C00002000030000C0000200005000050000B0000A00005000060000D0000600006000080000700002000050000900004000";
defparam \dut|palette_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "0800006000070000B0000600002000020000C0000200005000020000500007000060000900005000080000700009000040000200008000040000800006000070000400009000040000400003000090000A000090000500003000030000A000070000200007000030000500004000030000100007000020000500006000090000E0000500002000070000200007000010000E0000B000030000400007000070000800007000010000500003000060000C0000A000070000E000010000B0000B00003000070000C000070000600002000070000F00009000050000E0000A0000A000060000B0000200005000050000300002000020000100008000080000B00004";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N0
cyclonev_lcell_comb \dut|VGA_IF.VGA_SYNC_N~feeder (
// Equation(s):
// \dut|VGA_IF.VGA_SYNC_N~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|VGA_IF.VGA_SYNC_N~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|VGA_IF.VGA_SYNC_N~feeder .extended_lut = "off";
defparam \dut|VGA_IF.VGA_SYNC_N~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dut|VGA_IF.VGA_SYNC_N~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y80_N1
dffeas \dut|VGA_IF.VGA_SYNC_N (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|VGA_IF.VGA_SYNC_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA_IF.VGA_SYNC_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA_IF.VGA_SYNC_N .is_wysiwyg = "true";
defparam \dut|VGA_IF.VGA_SYNC_N .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N33
cyclonev_lcell_comb \dut|blank_1~0 (
// Equation(s):
// \dut|blank_1~0_combout  = ( \dut|xState.ACTIVE~q  & ( !\dut|yState.ACTIVE~q  ) ) # ( !\dut|xState.ACTIVE~q  )

	.dataa(!\dut|yState.ACTIVE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|xState.ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|blank_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|blank_1~0 .extended_lut = "off";
defparam \dut|blank_1~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \dut|blank_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N34
dffeas \dut|blank_1 (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|blank_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|blank_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|blank_1 .is_wysiwyg = "true";
defparam \dut|blank_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N30
cyclonev_lcell_comb \dut|VGA_IF.VGA_BLANK_N~0 (
// Equation(s):
// \dut|VGA_IF.VGA_BLANK_N~0_combout  = ( !\dut|blank_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|blank_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|VGA_IF.VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|VGA_IF.VGA_BLANK_N~0 .extended_lut = "off";
defparam \dut|VGA_IF.VGA_BLANK_N~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|VGA_IF.VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N32
dffeas \dut|VGA_IF.VGA_BLANK_N (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|VGA_IF.VGA_BLANK_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA_IF.VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA_IF.VGA_BLANK_N .is_wysiwyg = "true";
defparam \dut|VGA_IF.VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N39
cyclonev_lcell_comb \dut|hsync_1~0 (
// Equation(s):
// \dut|hsync_1~0_combout  = ( !\dut|xState.SYNC~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|xState.SYNC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|hsync_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|hsync_1~0 .extended_lut = "off";
defparam \dut|hsync_1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|hsync_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N40
dffeas \dut|hsync_1 (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|hsync_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|hsync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|hsync_1 .is_wysiwyg = "true";
defparam \dut|hsync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N33
cyclonev_lcell_comb \dut|VGA_IF.VGA_HS~0 (
// Equation(s):
// \dut|VGA_IF.VGA_HS~0_combout  = ( !\dut|hsync_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|hsync_1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|VGA_IF.VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|VGA_IF.VGA_HS~0 .extended_lut = "off";
defparam \dut|VGA_IF.VGA_HS~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dut|VGA_IF.VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N35
dffeas \dut|VGA_IF.VGA_HS (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|VGA_IF.VGA_HS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA_IF.VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA_IF.VGA_HS .is_wysiwyg = "true";
defparam \dut|VGA_IF.VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N33
cyclonev_lcell_comb \dut|vsync_1~0 (
// Equation(s):
// \dut|vsync_1~0_combout  = !\dut|yState.SYNC~q 

	.dataa(!\dut|yState.SYNC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|vsync_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|vsync_1~0 .extended_lut = "off";
defparam \dut|vsync_1~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dut|vsync_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N35
dffeas \dut|vsync_1 (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dut|vsync_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vsync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vsync_1 .is_wysiwyg = "true";
defparam \dut|vsync_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N32
dffeas \dut|VGA_IF.VGA_VS (
	.clk(\dut|pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|vsync_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA_IF.VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA_IF.VGA_VS .is_wysiwyg = "true";
defparam \dut|VGA_IF.VGA_VS .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
