

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 11 14:17:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTS_LOOP  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add10"   --->   Operation 9 'read' 'add10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%icmp_ln50_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln50"   --->   Operation 10 'read' 'icmp_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln26_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln26_1"   --->   Operation 11 'read' 'trunc_ln26_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln30_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln30_1"   --->   Operation 12 'read' 'trunc_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp14"   --->   Operation 13 'read' 'cmp14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NEURONS_MEM_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %NEURONS_MEM_load"   --->   Operation 14 'read' 'NEURONS_MEM_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln30_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln30_1"   --->   Operation 15 'read' 'sext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln30_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30_2"   --->   Operation 16 'read' 'sext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %j_1"   --->   Operation 17 'read' 'j_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln30"   --->   Operation 18 'read' 'sext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln30_1_cast = sext i32 %sext_ln30_1_read"   --->   Operation 19 'sext' 'sext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln30_2_cast = sext i62 %sext_ln30_2_read"   --->   Operation 20 'sext' 'sext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1_read"   --->   Operation 21 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln30_cast = sext i32 %sext_ln30_read"   --->   Operation 22 'sext' 'sext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 512, void @empty_7, void @empty_11, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln30_cast, i64 %k"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 26 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_1_cast" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 27 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.52ns)   --->   "%icmp_ln30 = icmp_slt  i64 %k_1, i64 %sext_ln30_1_cast" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 28 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.end.loopexit.exitStub, void %for.body13.split" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 29 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 30 'trunc' 'empty' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 31 'specloopname' 'specloopname_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %cmp14_read, void %if.else, void %if.then" [B_RNI_HLS/apc/src/RNI.c:33]   --->   Operation 32 'br' 'br_ln33' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %trunc_ln30_1_read, i4 15" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 33 'add' 'add_ln47' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47_1 = add i4 %add_ln47, i4 %trunc_ln26_1_read" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 34 'add' 'add_ln47_1' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%sub_ln47 = sub i4 %add_ln47_1, i4 %empty" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 35 'sub' 'sub_ln47' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 37 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%WEIGHTS_load = load i6 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 38 'load' 'WEIGHTS_load' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln30_2_cast" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %sub_ln47" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 42 'zext' 'zext_ln47' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln47" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 43 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 44 'load' 'NEURONS_STATE_load' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%WEIGHTS_load = load i6 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 45 'load' 'WEIGHTS_load' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_3 : Operation 46 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 46 'read' 'gmem_addr_read' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %k_1, i64 1" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln30 = store i64 %add_ln30, i64 %k" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 48 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body13" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 49 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 50 [1/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 50 'load' 'NEURONS_STATE_load' <Predicate = (!cmp14_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %NEURONS_STATE_load, void %if.end55, void %if.then28" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 51 'br' 'br_ln47' <Predicate = (!cmp14_read)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_read, void %if.end, void %land.lhs.true" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 52 'br' 'br_ln50' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 53 'trunc' 'trunc_ln50' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.55ns)   --->   "%icmp_ln50_1 = icmp_eq  i32 %trunc_ln50, i32 %add10_read" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 54 'icmp' 'icmp_ln50_1' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_1, void %if.end, void %if.then49" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 55 'br' 'br_ln50' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln51 = store i1 0, i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:51]   --->   Operation 56 'store' 'store_ln51' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read & icmp_ln50_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.end" [B_RNI_HLS/apc/src/RNI.c:52]   --->   Operation 57 'br' 'br_ln52' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read & icmp_ln50_1)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln53 = br void %if.end55" [B_RNI_HLS/apc/src/RNI.c:53]   --->   Operation 58 'br' 'br_ln53' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i8 %WEIGHTS_load" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 59 'sext' 'sext_ln39' <Predicate = (cmp14_read)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 60 'mul' 'mul_ln39' <Predicate = (cmp14_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_1 = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 61 'getelementptr' 'WEIGHTS_addr_1' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (2.32ns)   --->   "%WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 62 'load' 'WEIGHTS_load_1' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 63 'mul' 'mul_ln39' <Predicate = (cmp14_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 64 [1/2] (2.32ns)   --->   "%WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 64 'load' 'WEIGHTS_load_1' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i8 %WEIGHTS_load_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 65 'sext' 'sext_ln49' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %NEURONS_MEM_load_read, i32 %sext_ln49" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 66 'add' 'add_ln49' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln49 = store i32 %add_ln49, i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 67 'store' 'store_ln49' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %NEURONS_MEM_load_read, i32 %mul_ln39" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 68 'add' 'add_ln39' <Predicate = (cmp14_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln39 = store i32 %add_ln39, i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = (cmp14_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [B_RNI_HLS/apc/src/RNI.c:40]   --->   Operation 70 'br' 'br_ln40' <Predicate = (cmp14_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ j_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln30_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_MEM_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln26_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca       ) [ 0111000]
add10_read            (read         ) [ 0111100]
icmp_ln50_read        (read         ) [ 0111100]
trunc_ln26_1_read     (read         ) [ 0010000]
trunc_ln30_1_read     (read         ) [ 0010000]
cmp14_read            (read         ) [ 0111111]
NEURONS_MEM_load_read (read         ) [ 0111111]
sext_ln30_1_read      (read         ) [ 0000000]
sext_ln30_2_read      (read         ) [ 0000000]
j_1_read              (read         ) [ 0000000]
sext_ln30_read        (read         ) [ 0000000]
sext_ln30_1_cast      (sext         ) [ 0010000]
sext_ln30_2_cast      (sext         ) [ 0111000]
j_1_cast              (zext         ) [ 0010000]
sext_ln30_cast        (sext         ) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
store_ln0             (store        ) [ 0000000]
br_ln0                (br           ) [ 0000000]
k_1                   (load         ) [ 0111110]
NEURONS_MEM_addr      (getelementptr) [ 0111111]
icmp_ln30             (icmp         ) [ 0111100]
br_ln30               (br           ) [ 0000000]
empty                 (trunc        ) [ 0000000]
specloopname_ln30     (specloopname ) [ 0000000]
br_ln33               (br           ) [ 0000000]
add_ln47              (add          ) [ 0000000]
add_ln47_1            (add          ) [ 0000000]
sub_ln47              (sub          ) [ 0101000]
br_ln0                (br           ) [ 0000000]
WEIGHTS_addr          (getelementptr) [ 0101000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
gmem_addr             (getelementptr) [ 0000000]
specpipeline_ln0      (specpipeline ) [ 0000000]
zext_ln47             (zext         ) [ 0000000]
NEURONS_STATE_addr    (getelementptr) [ 0010100]
WEIGHTS_load          (load         ) [ 0010100]
gmem_addr_read        (read         ) [ 0110110]
add_ln30              (add          ) [ 0000000]
store_ln30            (store        ) [ 0000000]
br_ln30               (br           ) [ 0000000]
NEURONS_STATE_load    (load         ) [ 0110111]
br_ln47               (br           ) [ 0000000]
br_ln50               (br           ) [ 0000000]
trunc_ln50            (trunc        ) [ 0000000]
icmp_ln50_1           (icmp         ) [ 0010100]
br_ln50               (br           ) [ 0000000]
store_ln51            (store        ) [ 0000000]
br_ln52               (br           ) [ 0000000]
br_ln53               (br           ) [ 0000000]
sext_ln39             (sext         ) [ 0100010]
WEIGHTS_addr_1        (getelementptr) [ 0010001]
mul_ln39              (mul          ) [ 0010001]
WEIGHTS_load_1        (load         ) [ 0000000]
sext_ln49             (sext         ) [ 0000000]
add_ln49              (add          ) [ 0000000]
store_ln49            (store        ) [ 0000000]
add_ln39              (add          ) [ 0000000]
store_ln39            (store        ) [ 0000000]
br_ln40               (br           ) [ 0000000]
ret_ln0               (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln30">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln30_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln30_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS_MEM_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trunc_ln30_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trunc_ln26_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="icmp_ln50">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="WEIGHTS">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="NEURONS_MEM">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="k_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add10_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add10_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln50_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln50_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln26_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln26_1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln30_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cmp14_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp14_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="NEURONS_MEM_load_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NEURONS_MEM_load_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln30_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln30_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="62" slack="0"/>
<pin id="124" dir="0" index="1" bw="62" slack="0"/>
<pin id="125" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln30_2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln30_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln30_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="gmem_addr_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="NEURONS_MEM_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="1"/>
<pin id="149" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEM_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="WEIGHTS_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 WEIGHTS_load_1/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="NEURONS_STATE_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_STATE_load/3 store_ln51/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="WEIGHTS_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="64" slack="3"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_1/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="4"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/6 store_ln39/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln30_1_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln30_2_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="62" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_2_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_1_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln30_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="k_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln30_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln47_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln47_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sub_ln47_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="gmem_addr_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="62" slack="2"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln47_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln30_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln30_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="2"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln50_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="2"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln50_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="3"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln39_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln49_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln49_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="5"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln39_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="5"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="k_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="300" class="1005" name="add10_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="3"/>
<pin id="302" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add10_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln50_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="3"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="trunc_ln26_1_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_1_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="trunc_ln30_1_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_1_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="cmp14_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp14_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="NEURONS_MEM_load_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="5"/>
<pin id="325" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_load_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="sext_ln30_1_cast_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30_1_cast "/>
</bind>
</comp>

<comp id="334" class="1005" name="sext_ln30_2_cast_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="2"/>
<pin id="336" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln30_2_cast "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_1_cast_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_1_cast "/>
</bind>
</comp>

<comp id="344" class="1005" name="k_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="NEURONS_MEM_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="4"/>
<pin id="353" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln30_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="360" class="1005" name="sub_ln47_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln47 "/>
</bind>
</comp>

<comp id="365" class="1005" name="WEIGHTS_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="1"/>
<pin id="367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="NEURONS_STATE_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="WEIGHTS_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="gmem_addr_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="NEURONS_STATE_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_load "/>
</bind>
</comp>

<comp id="392" class="1005" name="sext_ln39_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39 "/>
</bind>
</comp>

<comp id="397" class="1005" name="WEIGHTS_addr_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="mul_ln39_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="199"><net_src comp="116" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="122" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="128" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="134" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="226" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="246" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="281"><net_src comp="159" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="287"><net_src comp="282" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="292"><net_src comp="288" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="296"><net_src comp="76" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="303"><net_src comp="80" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="308"><net_src comp="86" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="92" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="317"><net_src comp="98" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="322"><net_src comp="104" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="110" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="332"><net_src comp="196" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="337"><net_src comp="200" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="342"><net_src comp="204" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="347"><net_src comp="217" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="354"><net_src comp="145" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="359"><net_src comp="221" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="240" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="368"><net_src comp="152" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="373"><net_src comp="165" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="378"><net_src comp="159" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="383"><net_src comp="140" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="388"><net_src comp="172" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="274" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="400"><net_src comp="179" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="405"><net_src comp="192" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="288" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEM | {6 }
	Port: NEURONS_STATE | {4 }
 - Input state : 
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln30 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : gmem | {3 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : j_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln30_2 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln30_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_MEM_load | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : cmp14 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : trunc_ln30_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : trunc_ln26_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : icmp_ln50 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : add10 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : WEIGHTS | {2 3 5 6 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_STATE | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
		empty : 1
		add_ln47_1 : 1
		sub_ln47 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
	State 3
		NEURONS_STATE_addr : 1
		NEURONS_STATE_load : 2
		gmem_addr_read : 1
		store_ln30 : 1
	State 4
		br_ln47 : 1
		icmp_ln50_1 : 1
		br_ln50 : 2
		mul_ln39 : 1
	State 5
		WEIGHTS_load_1 : 1
	State 6
		sext_ln49 : 1
		add_ln49 : 2
		store_ln49 : 3
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_192            |    2    |   165   |    50   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln47_fu_230          |    0    |    0    |    13   |
|          |         add_ln47_1_fu_235         |    0    |    0    |    7    |
|    add   |          add_ln30_fu_256          |    0    |    0    |    71   |
|          |          add_ln49_fu_282          |    0    |    0    |    39   |
|          |          add_ln39_fu_288          |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln30_fu_221         |    0    |    0    |    71   |
|          |         icmp_ln50_1_fu_269        |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          sub_ln47_fu_240          |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|          |       add10_read_read_fu_80       |    0    |    0    |    0    |
|          |     icmp_ln50_read_read_fu_86     |    0    |    0    |    0    |
|          |    trunc_ln26_1_read_read_fu_92   |    0    |    0    |    0    |
|          |    trunc_ln30_1_read_read_fu_98   |    0    |    0    |    0    |
|          |       cmp14_read_read_fu_104      |    0    |    0    |    0    |
|   read   | NEURONS_MEM_load_read_read_fu_110 |    0    |    0    |    0    |
|          |    sext_ln30_1_read_read_fu_116   |    0    |    0    |    0    |
|          |    sext_ln30_2_read_read_fu_122   |    0    |    0    |    0    |
|          |        j_1_read_read_fu_128       |    0    |    0    |    0    |
|          |     sext_ln30_read_read_fu_134    |    0    |    0    |    0    |
|          |     gmem_addr_read_read_fu_140    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      sext_ln30_1_cast_fu_196      |    0    |    0    |    0    |
|          |      sext_ln30_2_cast_fu_200      |    0    |    0    |    0    |
|   sext   |       sext_ln30_cast_fu_208       |    0    |    0    |    0    |
|          |          sext_ln39_fu_274         |    0    |    0    |    0    |
|          |          sext_ln49_fu_278         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |          j_1_cast_fu_204          |    0    |    0    |    0    |
|          |          zext_ln47_fu_252         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |            empty_fu_226           |    0    |    0    |    0    |
|          |         trunc_ln50_fu_266         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |   165   |   336   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   NEURONS_MEM_addr_reg_351  |    4   |
|NEURONS_MEM_load_read_reg_323|   32   |
|  NEURONS_STATE_addr_reg_370 |    4   |
|  NEURONS_STATE_load_reg_385 |    1   |
|    WEIGHTS_addr_1_reg_397   |    6   |
|     WEIGHTS_addr_reg_365    |    6   |
|     WEIGHTS_load_reg_375    |    8   |
|      add10_read_reg_300     |   32   |
|      cmp14_read_reg_319     |    1   |
|    gmem_addr_read_reg_380   |   32   |
|      icmp_ln30_reg_356      |    1   |
|    icmp_ln50_read_reg_305   |    1   |
|       j_1_cast_reg_339      |   64   |
|         k_1_reg_344         |   64   |
|          k_reg_293          |   64   |
|       mul_ln39_reg_402      |   32   |
|   sext_ln30_1_cast_reg_329  |   64   |
|   sext_ln30_2_cast_reg_334  |   64   |
|      sext_ln39_reg_392      |   32   |
|       sub_ln47_reg_360      |    4   |
|  trunc_ln26_1_read_reg_309  |    4   |
|  trunc_ln30_1_read_reg_314  |    4   |
+-----------------------------+--------+
|            Total            |   524  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_172 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_192    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  6.5906 ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   336  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   47   |
|  Register |    -   |    -   |   524  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   689  |   383  |
+-----------+--------+--------+--------+--------+
