# #
# # HDL files
# 
# hdl:
#   - 
# sim:
# ip_files:
  #  - shared/ip_repo/main_DAC/component.xml
#
# IP repositories for the design 
#
ip_repo:
  - shared/ip_repo
bd:
  - designs/main_design/bd/cb_block_design_2.bd
#
# project specific XDC files below 
#
xdc:
  - designs/main_design/xdc/translator_board.xdc
# Vivado target xdc file
# 
# xdcTarget: shared/ip_repo/main_DAC/xdc/vivado_target.xdc

#
# Top level module name 
#
topMod: cb_block_design_2_wrapper
# topSim: 
