0.7
2020.2
Nov  8 2024
22:36:57
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/acc_reg_tb.v,1745336926,verilog,,,,acc_reg_tb,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/controller_tb.v,1745340244,verilog,,,,controller_tb,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/cpu_tb.v,1746388580,verilog,,,,cpu_tb,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/memory_tb.v,1746377049,verilog,,,,memory_tb,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/mux_tb.v,1745343477,verilog,,,,mux_tb,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/acc_register.v,1745338206,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/address_mux.v,,acc_register,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/address_mux.v,1745338234,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/alu.v,,address_mux,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/alu.v,1746376963,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/controller.v,,alu,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/controller.v,1745341537,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/instruction_register.v,,controller,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/instruction_register.v,1745340474,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v,,ins_register,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v,1746429191,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/program_counter.v,,memory,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/program_counter.v,1745341086,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/top_cpu.v,,program_counter,,,,,,,,
D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/top_cpu.v,1746388111,verilog,,D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/cpu_tb.v,,risc_cpu,,,,,,,,
