#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec  2 11:58:21 2017
# Process ID: 6564
# Current directory: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17108 C:\Users\jarodr30\Desktop\CSE320-Project-Files-master\teamproject\teamproject.xpr
# Log file: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/vivado.log
# Journal file: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.xpr
INFO: [Project 1-313] Project file moved from 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 857.043 ; gain = 141.945
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 11:58:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.715 ; gain = 336.672
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:05:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:10:16 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/Deserializer.sv:49]
[Sat Dec  2 12:25:27 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:26:10 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:29:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:31:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:33:18 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:44:59 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:47:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 12:59:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jarodr30/Desktop/CSE320-Project-Files-master/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
Finished Parsing XDC File [C:/Users/jarodr30/Desktop/CSE320-Project-Files-master/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

