-- -------------------------------------------------------------
--
--  Entity Declaration for inst_b_e
--
-- Generated
--  by:  wig
--  on:  Tue Apr  4 05:28:09 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../hier.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_b_e-e.vhd,v 1.1 2006/04/11 13:36:52 wig Exp $
-- $Date: 2006/04/11 13:36:52 $
-- $Log: inst_b_e-e.vhd,v $
-- Revision 1.1  2006/04/11 13:36:52  wig
-- Updated testcases: left constant/* and verilog/uamn open.
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.44 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity inst_b_e
--
entity inst_b_e is

	-- Generics:
		-- No Generated Generics for Entity inst_b_e

	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_b_e
			port_a	: in	std_logic;	-- auto_a from a to b
			port_b	: in	std_ulogic_vector(7 downto 0);	-- auto_b from c to a and b
			port_e	: in	std_ulogic_vector(23 downto 0)	-- auto_e is O bus with internal in to other module
		-- End of Generated Port for Entity inst_b_e
		);
end inst_b_e;
--
-- End of Generated Entity inst_b_e
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
