{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709866631855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709866631866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 18:57:11 2024 " "Processing started: Thu Mar 07 18:57:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709866631866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866631866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866631866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709866632513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709866632513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tridraw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tridraw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triDraw-logic " "Found design unit 1: triDraw-logic" {  } { { "triDraw.vhd" "" { Text "U:/ENSC350/Lab3/triDraw.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639304 ""} { "Info" "ISGN_ENTITY_NAME" "1 triDraw " "Found entity 1: triDraw" {  } { { "triDraw.vhd" "" { Text "U:/ENSC350/Lab3/triDraw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangle-logic " "Found design unit 1: triangle-logic" {  } { { "triangle.vhd" "" { Text "U:/ENSC350/Lab3/triangle.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639374 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangle " "Found entity 1: triangle" {  } { { "triangle.vhd" "" { Text "U:/ENSC350/Lab3/triangle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointdrawtb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pointdrawtb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pointDrawTb-testBench " "Found design unit 1: pointDrawTb-testBench" {  } { { "pointDrawTb.vhd" "" { Text "U:/ENSC350/Lab3/pointDrawTb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639439 ""} { "Info" "ISGN_ENTITY_NAME" "1 pointDrawTb " "Found entity 1: pointDrawTb" {  } { { "pointDrawTb.vhd" "" { Text "U:/ENSC350/Lab3/pointDrawTb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "U:/ENSC350/Lab3/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639521 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "U:/ENSC350/Lab3/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacore/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacore/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VGAcore/vga_pll.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacore/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacore/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGAcore/vga_controller.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacore/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacore/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "VGAcore/vga_address_translator.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacore/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacore/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "VGAcore/vga_adapter.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-rtl " "Found design unit 1: lab3-rtl" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639855 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointdraw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pointdraw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pointDraw-logic " "Found design unit 1: pointDraw-logic" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639914 ""} { "Info" "ISGN_ENTITY_NAME" "1 pointDraw " "Found entity 1: pointDraw" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866639914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866639914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linedraw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file linedraw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lineDraw-logic " "Found design unit 1: lineDraw-logic" {  } { { "lineDraw.vhd" "" { Text "U:/ENSC350/Lab3/lineDraw.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866640003 ""} { "Info" "ISGN_ENTITY_NAME" "1 lineDraw " "Found entity 1: lineDraw" {  } { { "lineDraw.vhd" "" { Text "U:/ENSC350/Lab3/lineDraw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866640003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866640003 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lineDrawV2.vhd " "Can't analyze file -- file lineDrawV2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1709866640011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moo-logic " "Found design unit 1: moo-logic" {  } { { "moo.vhd" "" { Text "U:/ENSC350/Lab3/moo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866640072 ""} { "Info" "ISGN_ENTITY_NAME" "1 moo " "Found entity 1: moo" {  } { { "moo.vhd" "" { Text "U:/ENSC350/Lab3/moo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866640072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866640072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709866640278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enterBut lab3.vhd(120) " "Verilog HDL or VHDL warning at lab3.vhd(120): object \"enterBut\" assigned a value but never read" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709866640279 "|lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finishSig lab3.vhd(121) " "Verilog HDL or VHDL warning at lab3.vhd(121): object \"finishSig\" assigned a value but never read" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709866640279 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "centerX lab3.vhd(122) " "VHDL Signal Declaration warning at lab3.vhd(122): used explicit default value for signal \"centerX\" because signal was never assigned a value" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 122 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1709866640279 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "centerY lab3.vhd(123) " "VHDL Signal Declaration warning at lab3.vhd(123): used explicit default value for signal \"centerY\" because signal was never assigned a value" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1709866640279 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "placeHolder lab3.vhd(124) " "VHDL Signal Declaration warning at lab3.vhd(124): used implicit default value for signal \"placeHolder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709866640280 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "triXout lab3.vhd(126) " "VHDL Signal Declaration warning at lab3.vhd(126): used implicit default value for signal \"triXout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709866640280 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "triYout lab3.vhd(127) " "VHDL Signal Declaration warning at lab3.vhd(127): used implicit default value for signal \"triYout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709866640280 "|lab3"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "endX 1 9 lab3.vhd(164) " "VHDL Incomplete Partial Association warning at lab3.vhd(164): port or argument \"endX\" has 1/9 unassociated elements" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 164 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1709866640281 "|lab3"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "endY 2 9 lab3.vhd(164) " "VHDL Incomplete Partial Association warning at lab3.vhd(164): port or argument \"endY\" has 2/9 unassociated elements" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 164 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1709866640281 "|lab3"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "endX 1 9 lab3.vhd(170) " "VHDL Incomplete Partial Association warning at lab3.vhd(170): port or argument \"endX\" has 1/9 unassociated elements" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 170 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1709866640281 "|lab3"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "endY 2 9 lab3.vhd(170) " "VHDL Incomplete Partial Association warning at lab3.vhd(170): port or argument \"endY\" has 2/9 unassociated elements" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 170 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1709866640281 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lab3.vhd(185) " "VHDL Process Statement warning at lab3.vhd(185): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640284 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointXout lab3.vhd(187) " "VHDL Process Statement warning at lab3.vhd(187): signal \"pointXout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640284 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointYout lab3.vhd(188) " "VHDL Process Statement warning at lab3.vhd(188): signal \"pointYout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640284 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointPlot lab3.vhd(189) " "VHDL Process Statement warning at lab3.vhd(189): signal \"pointPlot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640284 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lineXout lab3.vhd(191) " "VHDL Process Statement warning at lab3.vhd(191): signal \"lineXout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640284 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lineYout lab3.vhd(192) " "VHDL Process Statement warning at lab3.vhd(192): signal \"lineYout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640284 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "linePlot lab3.vhd(193) " "VHDL Process Statement warning at lab3.vhd(193): signal \"linePlot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640284 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triXout lab3.vhd(195) " "VHDL Process Statement warning at lab3.vhd(195): signal \"triXout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640285 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triYout lab3.vhd(196) " "VHDL Process Statement warning at lab3.vhd(196): signal \"triYout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640285 "|lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triPlot lab3.vhd(197) " "VHDL Process Statement warning at lab3.vhd(197): signal \"triPlot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866640285 "|lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state lab3.vhd(175) " "VHDL Process Statement warning at lab3.vhd(175): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709866640286 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.triState lab3.vhd(175) " "Inferred latch for \"state.triState\" at lab3.vhd(175)" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866640286 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.lineState lab3.vhd(175) " "Inferred latch for \"state.lineState\" at lab3.vhd(175)" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866640286 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.pointState lab3.vhd(175) " "Inferred latch for \"state.pointState\" at lab3.vhd(175)" {  } { { "lab3.vhd" "" { Text "U:/ENSC350/Lab3/lab3.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866640286 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_u0 " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_u0\"" {  } { { "lab3.vhd" "vga_u0" { Text "U:/ENSC350/Lab3/lab3.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866640399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:vga_u0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:vga_u0\|vga_address_translator:user_input_translator\"" {  } { { "VGAcore/vga_adapter.v" "user_input_translator" { Text "U:/ENSC350/Lab3/VGAcore/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866640439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "VGAcore/vga_adapter.v" "VideoMemory" { Text "U:/ENSC350/Lab3/VGAcore/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866640527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "VGAcore/vga_adapter.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866640543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:vga_u0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866640543 ""}  } { { "VGAcore/vga_adapter.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709866640543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866640650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866640650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866640655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "U:/ENSC350/Lab3/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866640846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866640846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9hg1.tdf" "decode2" { Text "U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866640849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "U:/ENSC350/Lab3/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866641039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9hg1.tdf" "rden_decode_b" { Text "U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "U:/ENSC350/Lab3/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709866641226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9hg1.tdf" "mux3" { Text "U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:vga_u0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\"" {  } { { "VGAcore/vga_adapter.v" "mypll" { Text "U:/ENSC350/Lab3/VGAcore/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGAcore/vga_pll.v" "altpll_component" { Text "U:/ENSC350/Lab3/VGAcore/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGAcore/vga_pll.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709866641475 ""}  } { { "VGAcore/vga_pll.v" "" { Text "U:/ENSC350/Lab3/VGAcore/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709866641475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:vga_u0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:vga_u0\|vga_controller:controller\"" {  } { { "VGAcore/vga_adapter.v" "controller" { Text "U:/ENSC350/Lab3/VGAcore/vga_adapter.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:enter " "Elaborating entity \"debounce\" for hierarchy \"debounce:enter\"" {  } { { "lab3.vhd" "enter" { Text "U:/ENSC350/Lab3/lab3.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointDraw pointDraw:point " "Elaborating entity \"pointDraw\" for hierarchy \"pointDraw:point\"" {  } { { "lab3.vhd" "point" { Text "U:/ENSC350/Lab3/lab3.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641642 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_X pointDraw.vhd(25) " "VHDL Process Statement warning at pointDraw.vhd(25): signal \"SW_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866641642 "|lab3|pointDraw:point"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_Y pointDraw.vhd(26) " "VHDL Process Statement warning at pointDraw.vhd(26): signal \"SW_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709866641642 "|lab3|pointDraw:point"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x pointDraw.vhd(22) " "VHDL Process Statement warning at pointDraw.vhd(22): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709866641643 "|lab3|pointDraw:point"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y pointDraw.vhd(22) " "VHDL Process Statement warning at pointDraw.vhd(22): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709866641643 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] pointDraw.vhd(22) " "Inferred latch for \"y\[0\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641643 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] pointDraw.vhd(22) " "Inferred latch for \"y\[1\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641643 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] pointDraw.vhd(22) " "Inferred latch for \"y\[2\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641643 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] pointDraw.vhd(22) " "Inferred latch for \"y\[3\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] pointDraw.vhd(22) " "Inferred latch for \"y\[4\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] pointDraw.vhd(22) " "Inferred latch for \"y\[5\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] pointDraw.vhd(22) " "Inferred latch for \"y\[6\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] pointDraw.vhd(22) " "Inferred latch for \"x\[0\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] pointDraw.vhd(22) " "Inferred latch for \"x\[1\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] pointDraw.vhd(22) " "Inferred latch for \"x\[2\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] pointDraw.vhd(22) " "Inferred latch for \"x\[3\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] pointDraw.vhd(22) " "Inferred latch for \"x\[4\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] pointDraw.vhd(22) " "Inferred latch for \"x\[5\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] pointDraw.vhd(22) " "Inferred latch for \"x\[6\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] pointDraw.vhd(22) " "Inferred latch for \"x\[7\]\" at pointDraw.vhd(22)" {  } { { "pointDraw.vhd" "" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866641646 "|lab3|pointDraw:point"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineDraw lineDraw:centerLine " "Elaborating entity \"lineDraw\" for hierarchy \"lineDraw:centerLine\"" {  } { { "lab3.vhd" "centerLine" { Text "U:/ENSC350/Lab3/lab3.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moo moo:mooo " "Elaborating entity \"moo\" for hierarchy \"moo:mooo\"" {  } { { "lab3.vhd" "mooo" { Text "U:/ENSC350/Lab3/lab3.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709866641772 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[7\] Selector0 " "Net \"pointXout\[7\]\", which fans out to \"Selector0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[7\] " "Net is fed by \"pointDraw:point\|x\[7\]\"" {  } { { "pointDraw.vhd" "x\[7\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[7\] " "Net is fed by \"moo:mooo\|x\[7\]\"" {  } { { "moo.vhd" "x\[7\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""}  } { { "lab3.vhd" "pointXout\[7\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector0" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642109 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[6\] Selector1 " "Net \"pointXout\[6\]\", which fans out to \"Selector1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[6\] " "Net is fed by \"pointDraw:point\|x\[6\]\"" {  } { { "pointDraw.vhd" "x\[6\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[6\] " "Net is fed by \"moo:mooo\|x\[6\]\"" {  } { { "moo.vhd" "x\[6\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""}  } { { "lab3.vhd" "pointXout\[6\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector1" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642109 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[5\] Selector2 " "Net \"pointXout\[5\]\", which fans out to \"Selector2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[5\] " "Net is fed by \"pointDraw:point\|x\[5\]\"" {  } { { "pointDraw.vhd" "x\[5\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[5\] " "Net is fed by \"moo:mooo\|x\[5\]\"" {  } { { "moo.vhd" "x\[5\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""}  } { { "lab3.vhd" "pointXout\[5\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector2" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642109 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[4\] Selector3 " "Net \"pointXout\[4\]\", which fans out to \"Selector3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[4\] " "Net is fed by \"pointDraw:point\|x\[4\]\"" {  } { { "pointDraw.vhd" "x\[4\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[4\] " "Net is fed by \"moo:mooo\|x\[4\]\"" {  } { { "moo.vhd" "x\[4\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642109 ""}  } { { "lab3.vhd" "pointXout\[4\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector3" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642109 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[3\] Selector4 " "Net \"pointXout\[3\]\", which fans out to \"Selector4\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[3\] " "Net is fed by \"pointDraw:point\|x\[3\]\"" {  } { { "pointDraw.vhd" "x\[3\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642110 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[3\] " "Net is fed by \"moo:mooo\|x\[3\]\"" {  } { { "moo.vhd" "x\[3\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642110 ""}  } { { "lab3.vhd" "pointXout\[3\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector4" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642110 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[2\] Selector5 " "Net \"pointXout\[2\]\", which fans out to \"Selector5\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[2\] " "Net is fed by \"pointDraw:point\|x\[2\]\"" {  } { { "pointDraw.vhd" "x\[2\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642111 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[2\] " "Net is fed by \"moo:mooo\|x\[2\]\"" {  } { { "moo.vhd" "x\[2\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642111 ""}  } { { "lab3.vhd" "pointXout\[2\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector5" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642111 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[1\] Selector6 " "Net \"pointXout\[1\]\", which fans out to \"Selector6\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[1\] " "Net is fed by \"pointDraw:point\|x\[1\]\"" {  } { { "pointDraw.vhd" "x\[1\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642111 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[1\] " "Net is fed by \"moo:mooo\|x\[1\]\"" {  } { { "moo.vhd" "x\[1\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642111 ""}  } { { "lab3.vhd" "pointXout\[1\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector6" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642111 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointXout\[0\] Selector7 " "Net \"pointXout\[0\]\", which fans out to \"Selector7\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|x\[0\] " "Net is fed by \"pointDraw:point\|x\[0\]\"" {  } { { "pointDraw.vhd" "x\[0\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642111 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|x\[0\] " "Net is fed by \"moo:mooo\|x\[0\]\"" {  } { { "moo.vhd" "x\[0\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642111 ""}  } { { "lab3.vhd" "pointXout\[0\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 126 -1 0 } } { "lab3.vhd" "Selector7" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642111 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointYout\[6\] Selector8 " "Net \"pointYout\[6\]\", which fans out to \"Selector8\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|y\[6\] " "Net is fed by \"pointDraw:point\|y\[6\]\"" {  } { { "pointDraw.vhd" "y\[6\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|y\[6\] " "Net is fed by \"moo:mooo\|y\[6\]\"" {  } { { "moo.vhd" "y\[6\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""}  } { { "lab3.vhd" "pointYout\[6\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 -1 0 } } { "lab3.vhd" "Selector8" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642114 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointYout\[5\] Selector9 " "Net \"pointYout\[5\]\", which fans out to \"Selector9\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|y\[5\] " "Net is fed by \"pointDraw:point\|y\[5\]\"" {  } { { "pointDraw.vhd" "y\[5\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|y\[5\] " "Net is fed by \"moo:mooo\|y\[5\]\"" {  } { { "moo.vhd" "y\[5\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""}  } { { "lab3.vhd" "pointYout\[5\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 -1 0 } } { "lab3.vhd" "Selector9" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642114 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointYout\[4\] Selector10 " "Net \"pointYout\[4\]\", which fans out to \"Selector10\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|y\[4\] " "Net is fed by \"pointDraw:point\|y\[4\]\"" {  } { { "pointDraw.vhd" "y\[4\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|y\[4\] " "Net is fed by \"moo:mooo\|y\[4\]\"" {  } { { "moo.vhd" "y\[4\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""}  } { { "lab3.vhd" "pointYout\[4\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 -1 0 } } { "lab3.vhd" "Selector10" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642114 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointYout\[3\] Selector11 " "Net \"pointYout\[3\]\", which fans out to \"Selector11\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|y\[3\] " "Net is fed by \"pointDraw:point\|y\[3\]\"" {  } { { "pointDraw.vhd" "y\[3\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|y\[3\] " "Net is fed by \"moo:mooo\|y\[3\]\"" {  } { { "moo.vhd" "y\[3\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642114 ""}  } { { "lab3.vhd" "pointYout\[3\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 -1 0 } } { "lab3.vhd" "Selector11" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642114 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointYout\[2\] Selector12 " "Net \"pointYout\[2\]\", which fans out to \"Selector12\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|y\[2\] " "Net is fed by \"pointDraw:point\|y\[2\]\"" {  } { { "pointDraw.vhd" "y\[2\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642115 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|y\[2\] " "Net is fed by \"moo:mooo\|y\[2\]\"" {  } { { "moo.vhd" "y\[2\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642115 ""}  } { { "lab3.vhd" "pointYout\[2\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 -1 0 } } { "lab3.vhd" "Selector12" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642115 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointYout\[1\] Selector13 " "Net \"pointYout\[1\]\", which fans out to \"Selector13\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|y\[1\] " "Net is fed by \"pointDraw:point\|y\[1\]\"" {  } { { "pointDraw.vhd" "y\[1\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642115 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|y\[1\] " "Net is fed by \"moo:mooo\|y\[1\]\"" {  } { { "moo.vhd" "y\[1\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642115 ""}  } { { "lab3.vhd" "pointYout\[1\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 -1 0 } } { "lab3.vhd" "Selector13" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642115 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pointYout\[0\] Selector14 " "Net \"pointYout\[0\]\", which fans out to \"Selector14\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pointDraw:point\|y\[0\] " "Net is fed by \"pointDraw:point\|y\[0\]\"" {  } { { "pointDraw.vhd" "y\[0\]" { Text "U:/ENSC350/Lab3/pointDraw.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642115 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "moo:mooo\|y\[0\] " "Net is fed by \"moo:mooo\|y\[0\]\"" {  } { { "moo.vhd" "y\[0\]" { Text "U:/ENSC350/Lab3/moo.vhd" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1709866642115 ""}  } { { "lab3.vhd" "pointYout\[0\]" { Text "U:/ENSC350/Lab3/lab3.vhd" 127 -1 0 } } { "lab3.vhd" "Selector14" { Text "U:/ENSC350/Lab3/lab3.vhd" 185 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1709866642115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 45 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 45 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709866642472 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 07 18:57:22 2024 " "Processing ended: Thu Mar 07 18:57:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709866642472 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709866642472 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709866642472 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866642472 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 47 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 47 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709866643870 ""}
