// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bitreverse (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        prod_IN_M_imag_address0,
        prod_IN_M_imag_ce0,
        prod_IN_M_imag_q0,
        prod_IN_M_imag_address1,
        prod_IN_M_imag_ce1,
        prod_IN_M_imag_q1,
        prod_IN_M_real_address0,
        prod_IN_M_real_ce0,
        prod_IN_M_real_q0,
        prod_IN_M_real_address1,
        prod_IN_M_real_ce1,
        prod_IN_M_real_q1,
        data_OUT0_M_real_address0,
        data_OUT0_M_real_ce0,
        data_OUT0_M_real_we0,
        data_OUT0_M_real_d0,
        data_OUT0_M_real_address1,
        data_OUT0_M_real_ce1,
        data_OUT0_M_real_we1,
        data_OUT0_M_real_d1,
        data_OUT0_M_imag_address0,
        data_OUT0_M_imag_ce0,
        data_OUT0_M_imag_we0,
        data_OUT0_M_imag_d0,
        data_OUT0_M_imag_address1,
        data_OUT0_M_imag_ce1,
        data_OUT0_M_imag_we1,
        data_OUT0_M_imag_d1
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [4:0] prod_IN_M_imag_address0;
output   prod_IN_M_imag_ce0;
input  [31:0] prod_IN_M_imag_q0;
output  [4:0] prod_IN_M_imag_address1;
output   prod_IN_M_imag_ce1;
input  [31:0] prod_IN_M_imag_q1;
output  [4:0] prod_IN_M_real_address0;
output   prod_IN_M_real_ce0;
input  [31:0] prod_IN_M_real_q0;
output  [4:0] prod_IN_M_real_address1;
output   prod_IN_M_real_ce1;
input  [31:0] prod_IN_M_real_q1;
output  [4:0] data_OUT0_M_real_address0;
output   data_OUT0_M_real_ce0;
output   data_OUT0_M_real_we0;
output  [31:0] data_OUT0_M_real_d0;
output  [4:0] data_OUT0_M_real_address1;
output   data_OUT0_M_real_ce1;
output   data_OUT0_M_real_we1;
output  [31:0] data_OUT0_M_real_d1;
output  [4:0] data_OUT0_M_imag_address0;
output   data_OUT0_M_imag_ce0;
output   data_OUT0_M_imag_we0;
output  [31:0] data_OUT0_M_imag_d0;
output  [4:0] data_OUT0_M_imag_address1;
output   data_OUT0_M_imag_ce1;
output   data_OUT0_M_imag_we1;
output  [31:0] data_OUT0_M_imag_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] prod_IN_M_imag_address0;
reg prod_IN_M_imag_ce0;
reg[4:0] prod_IN_M_imag_address1;
reg prod_IN_M_imag_ce1;
reg[4:0] prod_IN_M_real_address0;
reg prod_IN_M_real_ce0;
reg[4:0] prod_IN_M_real_address1;
reg prod_IN_M_real_ce1;
reg[4:0] data_OUT0_M_real_address0;
reg data_OUT0_M_real_ce0;
reg data_OUT0_M_real_we0;
reg[4:0] data_OUT0_M_real_address1;
reg data_OUT0_M_real_ce1;
reg data_OUT0_M_real_we1;
reg[4:0] data_OUT0_M_imag_address0;
reg data_OUT0_M_imag_ce0;
reg data_OUT0_M_imag_we0;
reg[4:0] data_OUT0_M_imag_address1;
reg data_OUT0_M_imag_ce1;
reg data_OUT0_M_imag_we1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg   [16:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 17'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        data_OUT0_M_imag_address0 = 5'd30;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_OUT0_M_imag_address0 = 5'd28;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_OUT0_M_imag_address0 = 5'd26;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_OUT0_M_imag_address0 = 5'd24;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_OUT0_M_imag_address0 = 5'd22;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_OUT0_M_imag_address0 = 5'd20;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_OUT0_M_imag_address0 = 5'd18;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_OUT0_M_imag_address0 = 5'd16;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_OUT0_M_imag_address0 = 5'd14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_OUT0_M_imag_address0 = 5'd12;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_OUT0_M_imag_address0 = 5'd10;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_OUT0_M_imag_address0 = 5'd8;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_OUT0_M_imag_address0 = 5'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_OUT0_M_imag_address0 = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_OUT0_M_imag_address0 = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_OUT0_M_imag_address0 = 5'd0;
    end else begin
        data_OUT0_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        data_OUT0_M_imag_address1 = 5'd31;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_OUT0_M_imag_address1 = 5'd29;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_OUT0_M_imag_address1 = 5'd27;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_OUT0_M_imag_address1 = 5'd25;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_OUT0_M_imag_address1 = 5'd23;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_OUT0_M_imag_address1 = 5'd21;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_OUT0_M_imag_address1 = 5'd19;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_OUT0_M_imag_address1 = 5'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_OUT0_M_imag_address1 = 5'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_OUT0_M_imag_address1 = 5'd13;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_OUT0_M_imag_address1 = 5'd11;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_OUT0_M_imag_address1 = 5'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_OUT0_M_imag_address1 = 5'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_OUT0_M_imag_address1 = 5'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_OUT0_M_imag_address1 = 5'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_OUT0_M_imag_address1 = 5'd1;
    end else begin
        data_OUT0_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_imag_ce0 = 1'b1;
    end else begin
        data_OUT0_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_imag_ce1 = 1'b1;
    end else begin
        data_OUT0_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_imag_we0 = 1'b1;
    end else begin
        data_OUT0_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_imag_we1 = 1'b1;
    end else begin
        data_OUT0_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        data_OUT0_M_real_address0 = 5'd30;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_OUT0_M_real_address0 = 5'd28;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_OUT0_M_real_address0 = 5'd26;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_OUT0_M_real_address0 = 5'd24;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_OUT0_M_real_address0 = 5'd22;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_OUT0_M_real_address0 = 5'd20;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_OUT0_M_real_address0 = 5'd18;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_OUT0_M_real_address0 = 5'd16;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_OUT0_M_real_address0 = 5'd14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_OUT0_M_real_address0 = 5'd12;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_OUT0_M_real_address0 = 5'd10;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_OUT0_M_real_address0 = 5'd8;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_OUT0_M_real_address0 = 5'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_OUT0_M_real_address0 = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_OUT0_M_real_address0 = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_OUT0_M_real_address0 = 5'd0;
    end else begin
        data_OUT0_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        data_OUT0_M_real_address1 = 5'd31;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_OUT0_M_real_address1 = 5'd29;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_OUT0_M_real_address1 = 5'd27;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_OUT0_M_real_address1 = 5'd25;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_OUT0_M_real_address1 = 5'd23;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_OUT0_M_real_address1 = 5'd21;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_OUT0_M_real_address1 = 5'd19;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_OUT0_M_real_address1 = 5'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_OUT0_M_real_address1 = 5'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_OUT0_M_real_address1 = 5'd13;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_OUT0_M_real_address1 = 5'd11;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_OUT0_M_real_address1 = 5'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_OUT0_M_real_address1 = 5'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_OUT0_M_real_address1 = 5'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_OUT0_M_real_address1 = 5'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_OUT0_M_real_address1 = 5'd1;
    end else begin
        data_OUT0_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_real_ce0 = 1'b1;
    end else begin
        data_OUT0_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_real_ce1 = 1'b1;
    end else begin
        data_OUT0_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_real_we0 = 1'b1;
    end else begin
        data_OUT0_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        data_OUT0_M_real_we1 = 1'b1;
    end else begin
        data_OUT0_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        prod_IN_M_imag_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        prod_IN_M_imag_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        prod_IN_M_imag_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        prod_IN_M_imag_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        prod_IN_M_imag_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        prod_IN_M_imag_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        prod_IN_M_imag_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        prod_IN_M_imag_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        prod_IN_M_imag_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        prod_IN_M_imag_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prod_IN_M_imag_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        prod_IN_M_imag_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        prod_IN_M_imag_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        prod_IN_M_imag_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        prod_IN_M_imag_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        prod_IN_M_imag_address0 = 64'd0;
    end else begin
        prod_IN_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        prod_IN_M_imag_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        prod_IN_M_imag_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        prod_IN_M_imag_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        prod_IN_M_imag_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        prod_IN_M_imag_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        prod_IN_M_imag_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        prod_IN_M_imag_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        prod_IN_M_imag_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        prod_IN_M_imag_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        prod_IN_M_imag_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prod_IN_M_imag_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        prod_IN_M_imag_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        prod_IN_M_imag_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        prod_IN_M_imag_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        prod_IN_M_imag_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        prod_IN_M_imag_address1 = 64'd16;
    end else begin
        prod_IN_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        prod_IN_M_imag_ce0 = 1'b1;
    end else begin
        prod_IN_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        prod_IN_M_imag_ce1 = 1'b1;
    end else begin
        prod_IN_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        prod_IN_M_real_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        prod_IN_M_real_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        prod_IN_M_real_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        prod_IN_M_real_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        prod_IN_M_real_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        prod_IN_M_real_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        prod_IN_M_real_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        prod_IN_M_real_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        prod_IN_M_real_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        prod_IN_M_real_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prod_IN_M_real_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        prod_IN_M_real_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        prod_IN_M_real_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        prod_IN_M_real_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        prod_IN_M_real_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        prod_IN_M_real_address0 = 64'd0;
    end else begin
        prod_IN_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        prod_IN_M_real_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        prod_IN_M_real_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        prod_IN_M_real_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        prod_IN_M_real_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        prod_IN_M_real_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        prod_IN_M_real_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        prod_IN_M_real_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        prod_IN_M_real_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        prod_IN_M_real_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        prod_IN_M_real_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prod_IN_M_real_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        prod_IN_M_real_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        prod_IN_M_real_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        prod_IN_M_real_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        prod_IN_M_real_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        prod_IN_M_real_address1 = 64'd16;
    end else begin
        prod_IN_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        prod_IN_M_real_ce0 = 1'b1;
    end else begin
        prod_IN_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        prod_IN_M_real_ce1 = 1'b1;
    end else begin
        prod_IN_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign data_OUT0_M_imag_d0 = prod_IN_M_imag_q0;

assign data_OUT0_M_imag_d1 = prod_IN_M_imag_q1;

assign data_OUT0_M_real_d0 = prod_IN_M_real_q0;

assign data_OUT0_M_real_d1 = prod_IN_M_real_q1;

endmodule //bitreverse
