// Seed: 2537098211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_5;
  uwire id_6;
  wire  id_7;
  assign id_2 = 1'b0 + 1;
  wire id_8;
  wor  id_9 = 1;
  assign module_1.id_5 = 0;
  wire id_10;
  id_11(
      1, id_6
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
  wire id_7;
endmodule
