$date
	Sun Oct 23 00:36:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#46644
b1 !
1"
#46646
b1 &
b1 %
1$
#46647
0"
#46650
1#
#46654
b0 &
0#
b0 %
0$
#1139318
b11100 &
b11100 %
1$
b11100 !
1"
#1139319
0"
#1139322
b1110 &
b1110 %
#1139326
b111 &
b111 %
#1139330
b10110 &
b10110 %
#1139334
b1011 &
b1011 %
#1139338
b100010 &
b100010 %
#1139342
b10001 &
b10001 %
#1139346
b110100 &
b110100 %
#1139350
b11010 &
b11010 %
#1139354
b1101 &
b1101 %
#1139358
b101000 &
b101000 %
#1139362
b10100 &
b10100 %
#1139366
b1010 &
b1010 %
#1139370
b101 &
b101 %
#1139374
b10000 &
b10000 %
#1139378
b1000 &
b1000 %
#1139382
b100 &
b100 %
#1139386
b10 &
b10 %
#1139390
b1 &
1#
b1 %
#1139394
b0 &
b0 %
0#
0$
#2139309
b110 !
1"
#2139310
b110 &
b110 %
1$
#2139311
0"
#2139314
b11 &
b11 %
#2139318
b1010 &
b1010 %
#2139322
b101 &
b101 %
#2139326
b10000 &
b10000 %
#2139330
b1000 &
b1000 %
#2139334
b100 &
b100 %
#2139338
b10 &
b10 %
#2139342
b1 &
1#
b1 %
#2139346
b0 &
b0 %
0#
0$
#4500012
