Analysis & Synthesis report for Gato
Sat Sep 28 12:33:03 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: vgaController:vgaCont
 15. Port Connectivity Checks: "Debounce:comb_4"
 16. Port Connectivity Checks: "videoGen:vgagen"
 17. Port Connectivity Checks: "TopCounter:counter_inst"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Sep 28 12:33:03 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Gato                                        ;
; Top-level Entity Name           ; MEF                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 113                                         ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 37                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MEF                ; Gato               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; TopCounter.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv         ;         ;
; HexTo7Segment.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/HexTo7Segment.sv      ;         ;
; DisplayController.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv  ;         ;
; Counter.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv            ;         ;
; BinaryToBCD.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv        ;         ;
; Debounce.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv           ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vgaController.sv      ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/pll.sv                ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv           ;         ;
; MEF.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv                ;         ;
; Pantalla_Inicial.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Inicial.sv   ;         ;
; matrixRegister.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixRegister.sv     ;         ;
; matrixControl.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv      ;         ;
; Pantalla_Jugadores.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 614                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1078                     ;
;     -- 7 input functions                    ; 3                        ;
;     -- 6 input functions                    ; 145                      ;
;     -- 5 input functions                    ; 97                       ;
;     -- 4 input functions                    ; 142                      ;
;     -- <=3 input functions                  ; 691                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 113                      ;
;                                             ;                          ;
; I/O pins                                    ; 68                       ;
;                                             ;                          ;
; Total DSP Blocks                            ; 37                       ;
;                                             ;                          ;
; Maximum fan-out node                        ; videoGen:vgagen|Mult18~8 ;
; Maximum fan-out                             ; 223                      ;
; Total fan-out                               ; 4675                     ;
; Average fan-out                             ; 3.43                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                        ; Entity Name        ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------+--------------------+--------------+
; |MEF                                  ; 1078 (29)           ; 113 (6)                   ; 0                 ; 37         ; 68   ; 0            ; |MEF                                                       ; MEF                ; work         ;
;    |Debounce:comb_5|                  ; 38 (1)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MEF|Debounce:comb_5                                       ; Debounce           ; work         ;
;       |clock_enable:u1|               ; 37 (37)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |MEF|Debounce:comb_5|clock_enable:u1                       ; clock_enable       ; work         ;
;       |my_dff_en:d0|                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|Debounce:comb_5|my_dff_en:d0                          ; my_dff_en          ; work         ;
;       |my_dff_en:d1|                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|Debounce:comb_5|my_dff_en:d1                          ; my_dff_en          ; work         ;
;       |my_dff_en:d2|                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|Debounce:comb_5|my_dff_en:d2                          ; my_dff_en          ; work         ;
;    |DisplayController:display_inst|   ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|DisplayController:display_inst                        ; DisplayController  ; work         ;
;       |BinaryToBCD:bcd_conv|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|DisplayController:display_inst|BinaryToBCD:bcd_conv   ; BinaryToBCD        ; work         ;
;       |HexTo7Segment:display2|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|DisplayController:display_inst|HexTo7Segment:display2 ; HexTo7Segment      ; work         ;
;    |Pantalla_Inicial:pantallaInicial| ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|Pantalla_Inicial:pantallaInicial                      ; Pantalla_Inicial   ; work         ;
;    |Pantalla_Jugadores:pantalla|      ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|Pantalla_Jugadores:pantalla                           ; Pantalla_Jugadores ; work         ;
;    |TopCounter:counter_inst|          ; 45 (12)             ; 33 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |MEF|TopCounter:counter_inst                               ; TopCounter         ; work         ;
;       |Counter:counter_chain[0].u|    ; 33 (33)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |MEF|TopCounter:counter_inst|Counter:counter_chain[0].u    ; Counter            ; work         ;
;    |matrixControl:u_matrixControl|    ; 39 (39)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |MEF|matrixControl:u_matrixControl                         ; matrixControl      ; work         ;
;    |matrixRegister:u_matrixRegister|  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|matrixRegister:u_matrixRegister                       ; matrixRegister     ; work         ;
;    |pll:vgapll|                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MEF|pll:vgapll                                            ; pll                ; work         ;
;    |vgaController:vgaCont|            ; 29 (29)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |MEF|vgaController:vgaCont                                 ; vgaController      ; work         ;
;    |videoGen:vgagen|                  ; 724 (724)           ; 0 (0)                     ; 0                 ; 37         ; 0    ; 0            ; |MEF|videoGen:vgagen                                       ; videoGen           ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 19          ;
; Sum of two 18x18                ; 18          ;
; Total number of DSP blocks      ; 37          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 55          ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                        ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; current_state[3]                                               ; Stuck at GND due to stuck port data_in                                    ;
; estado[3]~reg0                                                 ; Stuck at GND due to stuck port data_in                                    ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; Total Number of Removed Registers = 422                        ;                                                                           ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+------------------+---------------------------+----------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------+---------------------------+----------------------------------------+
; current_state[3] ; Stuck at GND              ; estado[3]~reg0                         ;
;                  ; due to stuck port data_in ;                                        ;
+------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 39    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; matrixControl:u_matrixControl|index[3] ; 5       ;
; TopCounter:counter_inst|reset_all      ; 28      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MEF|TopCounter:counter_inst|counter15[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:comb_4"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pb_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:vgagen"                                                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rst_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "TopCounter:counter_inst" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; next_state[3] ; Input ; Info     ; Stuck at GND     ;
+---------------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 113                         ;
;     CLR               ; 9                           ;
;     CLR SCLR          ; 27                          ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 26                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 37                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 1083                        ;
;     arith             ; 461                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 155                         ;
;         2 data inputs ; 292                         ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 493                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 142                         ;
;         5 data inputs ; 97                          ;
;         6 data inputs ; 145                         ;
;     shared            ; 126                         ;
;         3 data inputs ; 126                         ;
; arriav_mac            ; 37                          ;
; boundary_port         ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 7.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Sep 28 12:32:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file topcounter.sv
    Info (12023): Found entity 1: TopCounter File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexto7segment.sv
    Info (12023): Found entity 1: HexTo7Segment File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/HexTo7Segment.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaycontroller.sv
    Info (12023): Found entity 1: DisplayController File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: Counter File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binarytobcd.sv
    Info (12023): Found entity 1: BinaryToBCD File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file debounce.sv
    Info (12023): Found entity 1: Debounce File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 1
    Info (12023): Found entity 2: clock_enable File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 22
    Info (12023): Found entity 3: my_dff_en File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spimaster.sv
    Info (12023): Found entity 1: spiMaster File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/spiMaster.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vgaController.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mef.sv
    Info (12023): Found entity 1: MEF File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file pantalla_inicial.sv
    Info (12023): Found entity 1: Pantalla_Inicial File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Inicial.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrixregister.sv
    Info (12023): Found entity 1: matrixRegister File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixRegister.sv Line: 1
Warning (10229): Verilog HDL Expression warning at matrixControl.sv(51): truncated literal to match 4 bits File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file matrixcontrol.sv
    Info (12023): Found entity 1: matrixControl File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mef_testbench.sv
    Info (12023): Found entity 1: MEF_testbench File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF_testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pantalla_jugadores.sv
    Info (12023): Found entity 1: Pantalla_Jugadores File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at MEF.sv(250): created implicit net for "Idebounced" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 250
Warning (10236): Verilog HDL Implicit Net warning at MEF.sv(255): created implicit net for "Wdebounced" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 255
Critical Warning (10846): Verilog HDL Instantiation warning at MEF.sv(251): instance has no name File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 251
Critical Warning (10846): Verilog HDL Instantiation warning at MEF.sv(256): instance has no name File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 256
Info (12127): Elaborating entity "MEF" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MEF.sv(175): object "r_black" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 175
Warning (10036): Verilog HDL or VHDL warning at MEF.sv(175): object "g_black" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 175
Warning (10036): Verilog HDL or VHDL warning at MEF.sv(175): object "b_black" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 175
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 181
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 184
Info (12128): Elaborating entity "Pantalla_Inicial" for hierarchy "Pantalla_Inicial:pantallaInicial" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 193
Info (12128): Elaborating entity "TopCounter" for hierarchy "TopCounter:counter_inst" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 203
Warning (10230): Verilog HDL assignment warning at TopCounter.sv(38): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 38
Warning (10230): Verilog HDL assignment warning at TopCounter.sv(48): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 48
Warning (10230): Verilog HDL assignment warning at TopCounter.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 53
Info (12128): Elaborating entity "Counter" for hierarchy "TopCounter:counter_inst|Counter:counter_chain[0].u" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (27) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv Line: 18
Info (12128): Elaborating entity "DisplayController" for hierarchy "DisplayController:display_inst" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 210
Info (12128): Elaborating entity "BinaryToBCD" for hierarchy "DisplayController:display_inst|BinaryToBCD:bcd_conv" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv Line: 14
Warning (10230): Verilog HDL assignment warning at BinaryToBCD.sv(14): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv Line: 14
Info (12128): Elaborating entity "HexTo7Segment" for hierarchy "DisplayController:display_inst|HexTo7Segment:display1" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv Line: 20
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:vgagen" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 221
Info (12128): Elaborating entity "Pantalla_Jugadores" for hierarchy "Pantalla_Jugadores:pantalla" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 229
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(29): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 29
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(31): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 31
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(32): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 32
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(33): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 33
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:comb_4" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 251
Info (12128): Elaborating entity "clock_enable" for hierarchy "Debounce:comb_4|clock_enable:u1" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 9
Warning (10230): Verilog HDL assignment warning at Debounce.sv(33): truncated value with size 32 to match size of target (27) File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 33
Info (12128): Elaborating entity "my_dff_en" for hierarchy "Debounce:comb_4|my_dff_en:d0" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 12
Info (12128): Elaborating entity "matrixControl" for hierarchy "matrixControl:u_matrixControl" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 268
Info (12128): Elaborating entity "matrixRegister" for hierarchy "matrixRegister:u_matrixRegister" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 277
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[0]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[0]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[0]~1" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[1]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[1]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[1]~5" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[2]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[2]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[2]~9" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[3]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[3]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[3]~13" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[4]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[4]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[4]~17" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[5]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[5]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[5]~21" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[6]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[6]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[6]~25" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[7]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[7]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[7]~29" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[8]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[8]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[8]~33" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 34
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "estado[3]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 399
    Warning (13410): Pin "g[0]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "g[1]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "g[2]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "g[3]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "g[4]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "g[5]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "g[6]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "g[7]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 159
    Warning (13410): Pin "seg2[1]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 166
    Warning (13410): Pin "seg2[2]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 166
    Warning (13410): Pin "seg2[6]" is stuck at VCC File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 166
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Z" File: C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 153
Info (21057): Implemented 1213 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 1108 logic cells
    Info (21062): Implemented 37 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Sat Sep 28 12:33:03 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg.


