
*** Running vivado
    with args -log udp_stack_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source udp_stack_top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 23 15:33:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source udp_stack_top.tcl -notrace
Command: link_design -top udp_stack_top -part xcvu5p-flvb2104-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu5p-flvb2104-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1659.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.srcs/constrs_1/new/timing.xdc]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2427.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 298 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 18 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2427.859 ; gain = 1807.805
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.893 . Memory (MB): peak = 2427.859 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17f005286

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2427.859 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 17f005286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2803.039 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 17f005286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2803.039 ; gain = 0.000
Phase 1 Initialization | Checksum: 17f005286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2803.039 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 17f005286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2803.039 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 17f005286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2803.039 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 17f005286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2803.039 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 9 inverter(s) to 2171 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1168ff6be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 2803.039 ; gain = 0.000
Retarget | Checksum: 1168ff6be
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fd550d91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 2803.039 ; gain = 0.000
Constant propagation | Checksum: 1fd550d91
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2803.039 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2803.039 ; gain = 0.000
Phase 5 Sweep | Checksum: 11fa55ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.377 . Memory (MB): peak = 2803.039 ; gain = 0.000
Sweep | Checksum: 11fa55ffe
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 1 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 11fa55ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 2803.039 ; gain = 0.000
BUFG optimization | Checksum: 11fa55ffe
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11fa55ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 2803.039 ; gain = 0.000
Shift Register Optimization | Checksum: 11fa55ffe
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1649fbced

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.461 . Memory (MB): peak = 2803.039 ; gain = 0.000
Post Processing Netlist | Checksum: 1649fbced
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 179370172

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.600 . Memory (MB): peak = 2803.039 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2803.039 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 179370172

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 2803.039 ; gain = 0.000
Phase 9 Finalization | Checksum: 179370172

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 2803.039 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 179370172

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.611 . Memory (MB): peak = 2803.039 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 21 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 22 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 1ce4a6074

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2996.949 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ce4a6074

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2996.949 ; gain = 193.910

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ce4a6074

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.949 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2996.949 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c0c66a4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2996.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2996.949 ; gain = 569.090
INFO: [Vivado 12-24828] Executing command : report_drc -file udp_stack_top_drc_opted.rpt -pb udp_stack_top_drc_opted.pb -rpx udp_stack_top_drc_opted.rpx
Command: report_drc -file udp_stack_top_drc_opted.rpt -pb udp_stack_top_drc_opted.pb -rpx udp_stack_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/xilinx2024.2/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/impl_1/udp_stack_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2996.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/impl_1/udp_stack_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu5p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2996.949 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: daeb2302

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2996.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2996.949 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 132cd0e94

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3781.672 ; gain = 784.723

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e8debc28

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3781.672 ; gain = 784.723

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e8debc28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3781.672 ; gain = 784.723
Phase 1 Placer Initialization | Checksum: 1e8debc28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3781.672 ; gain = 784.723

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b49bca23

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3781.672 ; gain = 784.723

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1911f01f1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3781.672 ; gain = 784.723

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1911f01f1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4048.047 ; gain = 1051.098

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 212cfd6f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4048.629 ; gain = 1051.680

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 212cfd6f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4048.629 ; gain = 1051.680
Phase 2.1.1 Partition Driven Placement | Checksum: 212cfd6f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4048.629 ; gain = 1051.680
Phase 2.1 Floorplanning | Checksum: 1be3357c9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4048.629 ; gain = 1051.680

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4070.309 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1be3357c9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4070.309 ; gain = 1073.359

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1be3357c9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4070.309 ; gain = 1073.359

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1be3357c9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4070.309 ; gain = 1073.359

Phase 2.5 Global Place Phase1
Phase 2.5 Global Place Phase1 | Checksum: 19745713b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 2.6 Global Place Phase2

Phase 2.6.1 UpdateTiming Before Physical Synthesis
Phase 2.6.1 UpdateTiming Before Physical Synthesis | Checksum: 19745713b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 2.6.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 80 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 35 nets or LUTs. Breaked 0 LUT, combined 35 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 13 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 13 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4412.504 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4412.504 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             35  |                    35  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             35  |                    37  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.6.2 Physical Synthesis In Placer | Checksum: 16324f511

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 4412.504 ; gain = 1415.555
Phase 2.6 Global Place Phase2 | Checksum: 1cca9ca2b

Time (s): cpu = 00:01:35 ; elapsed = 00:00:58 . Memory (MB): peak = 4412.504 ; gain = 1415.555
Phase 2 Global Placement | Checksum: 1cca9ca2b

Time (s): cpu = 00:01:35 ; elapsed = 00:00:58 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce8c3484

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10b1ed295

Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 14d883fb6

Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1e07b192d

Time (s): cpu = 00:02:18 ; elapsed = 00:01:21 . Memory (MB): peak = 4412.504 ; gain = 1415.555
Phase 3.3.2 Slice Area Swap | Checksum: 1cc9d158f

Time (s): cpu = 00:02:18 ; elapsed = 00:01:22 . Memory (MB): peak = 4412.504 ; gain = 1415.555
Phase 3.3 Small Shape DP | Checksum: 18cc14671

Time (s): cpu = 00:02:40 ; elapsed = 00:01:33 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 172f76e65

Time (s): cpu = 00:02:40 ; elapsed = 00:01:33 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1617af0cf

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 4412.504 ; gain = 1415.555
Phase 3 Detail Placement | Checksum: 1617af0cf

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 4412.504 ; gain = 1415.555

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dfbada3a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.959 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d0e6e964

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 4426.852 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bcd92250

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 4426.852 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dfbada3a

Time (s): cpu = 00:02:56 ; elapsed = 00:01:43 . Memory (MB): peak = 4426.852 ; gain = 1429.902

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1dfbada3a

Time (s): cpu = 00:02:56 ; elapsed = 00:01:43 . Memory (MB): peak = 4426.852 ; gain = 1429.902

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.959. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1d7a4082d

Time (s): cpu = 00:02:56 ; elapsed = 00:01:43 . Memory (MB): peak = 4426.852 ; gain = 1429.902

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=1.959. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1d7a4082d

Time (s): cpu = 00:02:56 ; elapsed = 00:01:43 . Memory (MB): peak = 4426.852 ; gain = 1429.902

Time (s): cpu = 00:02:57 ; elapsed = 00:01:43 . Memory (MB): peak = 4426.852 ; gain = 1429.902
Phase 4.1 Post Commit Optimization | Checksum: 1d7a4082d

Time (s): cpu = 00:02:57 ; elapsed = 00:01:43 . Memory (MB): peak = 4426.852 ; gain = 1429.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4427.883 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 252d9b55b

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 4427.926 ; gain = 1430.977

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 252d9b55b

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 4427.926 ; gain = 1430.977
Phase 4.3 Placer Reporting | Checksum: 252d9b55b

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 4427.926 ; gain = 1430.977

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4427.926 ; gain = 0.000

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 4427.926 ; gain = 1430.977
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26437072e

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 4427.926 ; gain = 1430.977
Ending Placer Task | Checksum: 2366816e0

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 4427.926 ; gain = 1430.977
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:19 ; elapsed = 00:02:00 . Memory (MB): peak = 4427.926 ; gain = 1430.977
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file udp_stack_top_utilization_placed.rpt -pb udp_stack_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file udp_stack_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4427.926 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file udp_stack_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 4427.926 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4427.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4427.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.370 . Memory (MB): peak = 4427.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/impl_1/udp_stack_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu5p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4427.926 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.013 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4427.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4427.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4427.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 4427.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/impl_1/udp_stack_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu5p'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c80c6bac ConstDB: 0 ShapeSum: 995a6e6b RouteDB: d5013cc9
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4427.926 ; gain = 0.000
Post Restoration Checksum: NetGraph: 74d98ea7 | NumContArr: 1399816e | Constraints: c0451cdf | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20b612791

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4427.926 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20b612791

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4427.926 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20b612791

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4427.926 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 264620d4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4644.867 ; gain = 216.941

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 214816957

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4644.867 ; gain = 216.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.104  | TNS=0.000  | WHS=-0.037 | THS=-2.238 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9136
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8414
  Number of Partially Routed Nets     = 722
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ef2503de

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ef2503de

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c3f0dfc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4699.586 ; gain = 271.660
Phase 4 Initial Routing | Checksum: 239d96df8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1407
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.812  | TNS=0.000  | WHS=-0.002 | THS=-0.002 |

Phase 5.1 Global Iteration 0 | Checksum: 12a6c2e04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.812  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 203a67f42

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.586 ; gain = 271.660
Phase 5 Rip-up And Reroute | Checksum: 203a67f42

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1f48a8176

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f48a8176

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.586 ; gain = 271.660
Phase 6 Delay and Skew Optimization | Checksum: 1f48a8176

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.812  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21e9d33ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4699.586 ; gain = 271.660
Phase 7 Post Hold Fix | Checksum: 21e9d33ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.359947 %
  Global Horizontal Routing Utilization  = 0.251127 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21e9d33ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21e9d33ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21e9d33ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 21e9d33ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 21e9d33ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.812  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 21e9d33ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660
Total Elapsed time in route_design: 21.329 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 182d6ddcb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 182d6ddcb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.586 ; gain = 271.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 4699.586 ; gain = 271.660
INFO: [Vivado 12-24828] Executing command : report_drc -file udp_stack_top_drc_routed.rpt -pb udp_stack_top_drc_routed.pb -rpx udp_stack_top_drc_routed.rpx
Command: report_drc -file udp_stack_top_drc_routed.rpt -pb udp_stack_top_drc_routed.pb -rpx udp_stack_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/impl_1/udp_stack_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file udp_stack_top_methodology_drc_routed.rpt -pb udp_stack_top_methodology_drc_routed.pb -rpx udp_stack_top_methodology_drc_routed.rpx
Command: report_methodology -file udp_stack_top_methodology_drc_routed.rpt -pb udp_stack_top_methodology_drc_routed.pb -rpx udp_stack_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/impl_1/udp_stack_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file udp_stack_top_timing_summary_routed.rpt -pb udp_stack_top_timing_summary_routed.pb -rpx udp_stack_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file udp_stack_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file udp_stack_top_route_status.rpt -pb udp_stack_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file udp_stack_top_power_routed.rpt -pb udp_stack_top_power_summary_routed.pb -rpx udp_stack_top_power_routed.rpx
Command: report_power -file udp_stack_top_power_routed.rpt -pb udp_stack_top_power_summary_routed.pb -rpx udp_stack_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4699.586 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file udp_stack_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4699.586 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file udp_stack_top_bus_skew_routed.rpt -pb udp_stack_top_bus_skew_routed.pb -rpx udp_stack_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4699.586 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.370 . Memory (MB): peak = 4699.586 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4699.586 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 4699.586 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4699.586 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4699.586 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.477 . Memory (MB): peak = 4699.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/impl_1/udp_stack_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 23 15:36:44 2025...
