{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:33:30 2014 " "Info: Processing started: Wed Mar 19 15:33:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_lab4_2 -c g31_lab4_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g31_lab4_2 -c g31_lab4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_basic_timer-a " "Info: Found design unit 1: g31_basic_timer-a" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_basic_timer " "Info: Found entity 1: g31_basic_timer" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_BCD-a " "Info: Found design unit 1: g31_binary_to_BCD-a" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_BCD " "Info: Found entity 1: g31_binary_to_BCD" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_binary_to_seven_segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_binary_to_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_seven_segment-a " "Info: Found design unit 1: g31_binary_to_seven_segment-a" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_seven_segment " "Info: Found entity 1: g31_binary_to_seven_segment" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_day_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_day_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Day_Block-behaviour " "Info: Found design unit 1: g31_Day_Block-behaviour" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Day_Block " "Info: Found entity 1: g31_Day_Block" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_month_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_month_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Month_Block-behaviour " "Info: Found design unit 1: g31_Month_Block-behaviour" {  } { { "../Lab4.1/g31_Month_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Month_Block.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Month_Block " "Info: Found entity 1: g31_Month_Block" {  } { { "../Lab4.1/g31_Month_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Month_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_seven_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_seven_segment_decoder-a " "Info: Found design unit 1: g31_seven_segment_decoder-a" {  } { { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_seven_segment_decoder " "Info: Found entity 1: g31_seven_segment_decoder" {  } { { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_year_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_year_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Year_Block-behaviour " "Info: Found design unit 1: g31_Year_Block-behaviour" {  } { { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Year_Block " "Info: Found entity 1: g31_Year_Block" {  } { { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_YMD_Counter-behaviour " "Info: Found design unit 1: g31_YMD_Counter-behaviour" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_Counter " "Info: Found entity 1: g31_YMD_Counter" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/g31/lab4.1/g31_ymd_counter_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/g31/lab4.1/g31_ymd_counter_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_YMD_Counter_Testbed-behavior " "Info: Found design unit 1: g31_YMD_Counter_Testbed-behavior" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_Counter_Testbed " "Info: Found entity 1: g31_YMD_Counter_Testbed" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_YMD_Counter_Testbed " "Info: Elaborating entity \"g31_YMD_Counter_Testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Initial_Set g31_YMD_Counter_Testbed.vhd(79) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(79): signal \"Initial_Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_set g31_YMD_Counter_Testbed.vhd(80) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(80): signal \"year_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Initial_Set g31_YMD_Counter_Testbed.vhd(83) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(83): signal \"Initial_Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "month_set g31_YMD_Counter_Testbed.vhd(84) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(84): signal \"month_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Initial_Set g31_YMD_Counter_Testbed.vhd(87) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(87): signal \"Initial_Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_set g31_YMD_Counter_Testbed.vhd(88) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(88): signal \"day_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "year_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"year_set\", which holds its previous value in one or more paths through the process" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "month_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"month_set\", which holds its previous value in one or more paths through the process" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "day_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"day_set\", which holds its previous value in one or more paths through the process" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[0\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[0\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[1\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[1\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[2\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[2\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[3\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[3\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[4\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"day_set\[4\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[0\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[0\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[1\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[1\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[2\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[2\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[3\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"month_set\[3\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[0\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[0\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[1\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[1\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[2\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[2\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[3\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[3\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[4\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[4\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[5\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[5\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[6\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[6\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[7\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[7\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[8\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[8\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[9\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[9\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[10\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[10\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[11\] g31_YMD_Counter_Testbed.vhd(77) " "Info (10041): Inferred latch for \"year_set\[11\]\" at g31_YMD_Counter_Testbed.vhd(77)" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_basic_timer g31_basic_timer:timer " "Info: Elaborating entity \"g31_basic_timer\" for hierarchy \"g31_basic_timer:timer\"" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "timer" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g31_basic_timer:timer\|LPM_CONSTANT:const\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "const" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_CONSTANT:const\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_CONSTANT:const\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 499999 " "Info: Parameter \"LPM_CVALUE\" = \"499999\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g31_basic_timer:timer\|LPM_COUNTER:counter\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "counter" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_COUNTER:counter\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cfl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cfl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cfl " "Info: Found entity 1: cntr_cfl" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cfl g31_basic_timer:timer\|LPM_COUNTER:counter\|cntr_cfl:auto_generated " "Info: Elaborating entity \"cntr_cfl\" for hierarchy \"g31_basic_timer:timer\|LPM_COUNTER:counter\|cntr_cfl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g31_basic_timer:timer\|LPM_CONSTANT:const2\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "const2" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_CONSTANT:const2\"" {  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_CONSTANT:const2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 51374562 " "Info: Parameter \"LPM_CVALUE\" = \"51374562\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_YMD_Counter g31_YMD_Counter:counter " "Info: Elaborating entity \"g31_YMD_Counter\" for hierarchy \"g31_YMD_Counter:counter\"" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "counter" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Day_Block g31_YMD_Counter:counter\|g31_Day_Block:day_block " "Info: Elaborating entity \"g31_Day_Block\" for hierarchy \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\"" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "day_block" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Month_Block g31_YMD_Counter:counter\|g31_Month_Block:month_block " "Info: Elaborating entity \"g31_Month_Block\" for hierarchy \"g31_YMD_Counter:counter\|g31_Month_Block:month_block\"" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "month_block" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Year_Block g31_YMD_Counter:counter\|g31_Year_Block:year_block " "Info: Elaborating entity \"g31_Year_Block\" for hierarchy \"g31_YMD_Counter:counter\|g31_Year_Block:year_block\"" {  } { { "../Lab4.1/g31_YMD_Counter.vhd" "year_block" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_binary_to_seven_segment g31_binary_to_seven_segment:displayer " "Info: Elaborating entity \"g31_binary_to_seven_segment\" for hierarchy \"g31_binary_to_seven_segment:displayer\"" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "displayer" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb1 g31_binary_to_seven_segment.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at g31_binary_to_seven_segment.vhd(26): object \"rb1\" assigned a value but never read" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb2 g31_binary_to_seven_segment.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at g31_binary_to_seven_segment.vhd(27): object \"rb2\" assigned a value but never read" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_binary_to_BCD g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1 " "Info: Elaborating entity \"g31_binary_to_BCD\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\"" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "bin_BCD_1" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "crc_rom" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborated megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Instantiated megafunction \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 64 " "Info: Parameter \"LPM_NUMWORDS\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE crc_rom.mif " "Info: Parameter \"LPM_FILE\" = \"crc_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborated megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\", which is child of megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom " "Info: Elaborated megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "../Lab4.1/g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 18 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e501.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e501 " "Info: Found entity 1: altsyncram_e501" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e501 g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated " "Info: Elaborating entity \"altsyncram_e501\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|LPM_ROM:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_seven_segment_decoder g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg1 " "Info: Elaborating entity \"g31_seven_segment_decoder\" for hierarchy \"g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg1\"" {  } { { "../Lab4.1/g31_binary_to_seven_segment.vhd" "sevenseg1" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[7\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[6\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[5\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[4\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[3\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[2\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[1\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[7\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[6\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[5\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[4\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[3\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[2\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[1\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 26 " "Info: 26 registers lost all their fanouts during netlist optimizations. The first 26 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[25\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[24\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[22\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[21\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[20\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[18\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[17\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[16\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[15\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[14\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[13\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[12\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[11\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[10\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[9\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[8\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[7\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[6\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[5\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[4\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[3\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[2\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[1\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[0\] " "Info: Register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "g31_lab4_2 " "Warning: Ignored assignments for entity \"g31_lab4_2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity g31_lab4_2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity g31_lab4_2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g31_lab4_2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g31_lab4_2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Info: Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Info: Implemented 178 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Info: Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:33:32 2014 " "Info: Processing ended: Wed Mar 19 15:33:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:33:35 2014 " "Info: Processing started: Wed Mar 19 15:33:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g31_lab4_2 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g31_lab4_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/g31/Lab4.2/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/g31/Lab4.2/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/g31/Lab4.2/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/g31/Lab4.2/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.783 ns register register " "Info: Estimated most critical path is register to register delay of 5.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[15\] 1 REG LAB_X14_Y21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y21; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.322 ns) 1.322 ns g31_basic_timer:timer\|Equal0~2 2 COMB LAB_X15_Y22 1 " "Info: 2: + IC(1.000 ns) + CELL(0.322 ns) = 1.322 ns; Loc. = LAB_X15_Y22; Fanout = 1; COMB Node = 'g31_basic_timer:timer\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.322 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[15] g31_basic_timer:timer|Equal0~2 } "NODE_NAME" } } { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 1.998 ns g31_basic_timer:timer\|Equal0~4 3 COMB LAB_X15_Y22 4 " "Info: 3: + IC(0.354 ns) + CELL(0.322 ns) = 1.998 ns; Loc. = LAB_X15_Y22; Fanout = 4; COMB Node = 'g31_basic_timer:timer\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g31_basic_timer:timer|Equal0~2 g31_basic_timer:timer|Equal0~4 } "NODE_NAME" } } { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.521 ns) 4.731 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~12 4 COMB LAB_X46_Y14 2 " "Info: 4: + IC(2.212 ns) + CELL(0.521 ns) = 4.731 ns; Loc. = LAB_X46_Y14; Fanout = 2; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.733 ns" { g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.758 ns) 5.783 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\] 5 REG LAB_X46_Y14 6 " "Info: 5: + IC(0.294 ns) + CELL(0.758 ns) = 5.783 ns; Loc. = LAB_X46_Y14; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.052 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.923 ns ( 33.25 % ) " "Info: Total cell delay = 1.923 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 66.75 % ) " "Info: Total interconnect delay = 3.860 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.783 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[15] g31_basic_timer:timer|Equal0~2 g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[0\] 0 " "Info: Pin \"segments1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[1\] 0 " "Info: Pin \"segments1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[2\] 0 " "Info: Pin \"segments1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[3\] 0 " "Info: Pin \"segments1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[4\] 0 " "Info: Pin \"segments1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[5\] 0 " "Info: Pin \"segments1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[6\] 0 " "Info: Pin \"segments1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[0\] 0 " "Info: Pin \"segments2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[1\] 0 " "Info: Pin \"segments2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[2\] 0 " "Info: Pin \"segments2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[3\] 0 " "Info: Pin \"segments2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[4\] 0 " "Info: Pin \"segments2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[5\] 0 " "Info: Pin \"segments2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[6\] 0 " "Info: Pin \"segments2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[0\] 0 " "Info: Pin \"segments3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[1\] 0 " "Info: Pin \"segments3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[2\] 0 " "Info: Pin \"segments3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[3\] 0 " "Info: Pin \"segments3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[4\] 0 " "Info: Pin \"segments3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[5\] 0 " "Info: Pin \"segments3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[6\] 0 " "Info: Pin \"segments3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[0\] 0 " "Info: Pin \"segments4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[1\] 0 " "Info: Pin \"segments4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[2\] 0 " "Info: Pin \"segments4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[3\] 0 " "Info: Pin \"segments4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[4\] 0 " "Info: Pin \"segments4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[5\] 0 " "Info: Pin \"segments4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[6\] 0 " "Info: Pin \"segments4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/g31/Lab4.2/g31_lab4_2.fit.smsg " "Info: Generated suppressed messages file C:/altera/g31/Lab4.2/g31_lab4_2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:33:39 2014 " "Info: Processing ended: Wed Mar 19 15:33:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:33:42 2014 " "Info: Processing started: Wed Mar 19 15:33:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:33:43 2014 " "Info: Processing ended: Wed Mar 19 15:33:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:33:46 2014 " "Info: Processing started: Wed Mar 19 15:33:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[0\] " "Warning: Node \"day_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[1\] " "Warning: Node \"day_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[4\] " "Warning: Node \"year_set\[4\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[0\] " "Warning: Node \"year_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[1\] " "Warning: Node \"year_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[2\] " "Warning: Node \"day_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[2\] " "Warning: Node \"year_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[3\] " "Warning: Node \"day_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[3\] " "Warning: Node \"year_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[4\] " "Warning: Node \"day_set\[4\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[0\] " "Warning: Node \"month_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[1\] " "Warning: Node \"month_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[2\] " "Warning: Node \"month_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[3\] " "Warning: Node \"month_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_d " "Info: Assuming node \"load_d\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_y " "Info: Assuming node \"load_y\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_m " "Info: Assuming node \"load_m\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] register g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\] 156.89 MHz 6.374 ns Internal " "Info: Clock \"clock\" has Internal fmax of 156.89 MHz between source register \"g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]\" and destination register \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\]\" (period= 6.374 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.151 ns + Longest register register " "Info: + Longest register to register delay is 6.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] 1 REG LCFF_X14_Y21_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y21_N17; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.450 ns) 1.685 ns g31_basic_timer:timer\|Equal0~1 2 COMB LCCOMB_X15_Y22_N18 1 " "Info: 2: + IC(1.235 ns) + CELL(0.450 ns) = 1.685 ns; Loc. = LCCOMB_X15_Y22_N18; Fanout = 1; COMB Node = 'g31_basic_timer:timer\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.685 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 } "NODE_NAME" } } { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.491 ns) 2.478 ns g31_basic_timer:timer\|Equal0~4 3 COMB LCCOMB_X15_Y22_N24 4 " "Info: 3: + IC(0.302 ns) + CELL(0.491 ns) = 2.478 ns; Loc. = LCCOMB_X15_Y22_N24; Fanout = 4; COMB Node = 'g31_basic_timer:timer\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.793 ns" { g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 } "NODE_NAME" } } { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.178 ns) 5.102 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~12 4 COMB LCCOMB_X46_Y14_N22 2 " "Info: 4: + IC(2.446 ns) + CELL(0.178 ns) = 5.102 ns; Loc. = LCCOMB_X46_Y14_N22; Fanout = 2; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.758 ns) 6.151 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\] 5 REG LCFF_X46_Y14_N25 6 " "Info: 5: + IC(0.291 ns) + CELL(0.758 ns) = 6.151 ns; Loc. = LCFF_X46_Y14_N25; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.049 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 30.52 % ) " "Info: Total cell delay = 1.877 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.274 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.274 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} g31_basic_timer:timer|Equal0~1 {} g31_basic_timer:timer|Equal0~4 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 1.235ns 0.302ns 2.446ns 0.291ns } { 0.000ns 0.450ns 0.491ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.870 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.602 ns) 2.870 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\] 3 REG LCFF_X46_Y14_N25 6 " "Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 2.870 ns; Loc. = LCFF_X46_Y14_N25; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.72 % ) " "Info: Total cell delay = 1.628 ns ( 56.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 43.28 % ) " "Info: Total interconnect delay = 1.242 ns ( 43.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] 3 REG LCFF_X14_Y21_N17 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N17; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} g31_basic_timer:timer|Equal0~1 {} g31_basic_timer:timer|Equal0~4 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 1.235ns 0.302ns 2.446ns 0.291ns } { 0.000ns 0.450ns 0.491ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\] reset clock 6.910 ns register " "Info: tsu for register \"g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.910 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.802 ns + Longest pin register " "Info: + Longest pin to register delay is 9.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.823 ns) + CELL(0.491 ns) 8.178 ns g31_basic_timer:timer\|comb~0 2 COMB LCCOMB_X15_Y22_N0 26 " "Info: 2: + IC(6.823 ns) + CELL(0.491 ns) = 8.178 ns; Loc. = LCCOMB_X15_Y22_N0; Fanout = 26; COMB Node = 'g31_basic_timer:timer\|comb~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.314 ns" { reset g31_basic_timer:timer|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.740 ns) 9.802 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\] 3 REG LCFF_X14_Y21_N1 3 " "Info: 3: + IC(0.884 ns) + CELL(0.740 ns) = 9.802 ns; Loc. = LCFF_X14_Y21_N1; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.624 ns" { g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.095 ns ( 21.37 % ) " "Info: Total cell delay = 2.095 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.707 ns ( 78.63 % ) " "Info: Total interconnect delay = 7.707 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.802 ns" { reset g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.802 ns" { reset {} reset~combout {} g31_basic_timer:timer|comb~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 6.823ns 0.884ns } { 0.000ns 0.864ns 0.491ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\] 3 REG LCFF_X14_Y21_N1 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N1; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.802 ns" { reset g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.802 ns" { reset {} reset~combout {} g31_basic_timer:timer|comb~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 6.823ns 0.884ns } { 0.000ns 0.864ns 0.491ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock segments2\[5\] g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 15.874 ns memory " "Info: tco from clock \"clock\" to destination pin \"segments2\[5\]\" through memory \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0\" is 15.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.922 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.747 ns) 2.922 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y21 8 " "Info: 3: + IC(0.911 ns) + CELL(0.747 ns) = 2.922 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.658 ns" { clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.68 % ) " "Info: Total cell delay = 1.773 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 39.32 % ) " "Info: Total interconnect delay = 1.149 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.922 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.922 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.718 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[1\] 2 MEM M4K_X17_Y21 10 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y21; Fanout = 10; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.457 ns) 5.902 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~0 3 COMB LCCOMB_X1_Y24_N0 2 " "Info: 3: + IC(2.068 ns) + CELL(0.457 ns) = 5.902 ns; Loc. = LCCOMB_X1_Y24_N0; Fanout = 2; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.525 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.477 ns) 6.731 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1 4 COMB LCCOMB_X1_Y24_N18 6 " "Info: 4: + IC(0.352 ns) + CELL(0.477 ns) = 6.731 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 6; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.829 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.521 ns) 8.187 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~0 5 COMB LCCOMB_X1_Y21_N0 1 " "Info: 5: + IC(0.935 ns) + CELL(0.521 ns) = 8.187 ns; Loc. = LCCOMB_X1_Y21_N0; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.456 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 8.997 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~1 6 COMB LCCOMB_X1_Y21_N2 1 " "Info: 6: + IC(0.289 ns) + CELL(0.521 ns) = 8.997 ns; Loc. = LCCOMB_X1_Y21_N2; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.810 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(2.860 ns) 12.718 ns segments2\[5\] 7 PIN PIN_D2 0 " "Info: 7: + IC(0.861 ns) + CELL(2.860 ns) = 12.718 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'segments2\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.721 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 segments2[5] } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.213 ns ( 64.58 % ) " "Info: Total cell delay = 8.213 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.505 ns ( 35.42 % ) " "Info: Total interconnect delay = 4.505 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 segments2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 {} segments2[5] {} } { 0.000ns 0.000ns 2.068ns 0.352ns 0.935ns 0.289ns 0.861ns } { 0.000ns 3.377ns 0.457ns 0.477ns 0.521ns 0.521ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.922 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.922 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 segments2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 {} segments2[5] {} } { 0.000ns 0.000ns 2.068ns 0.352ns 0.935ns 0.289ns 0.861ns } { 0.000ns 3.377ns 0.457ns 0.477ns 0.521ns 0.521ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\] load_enable clock -0.261 ns register " "Info: th for register \"g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\]\" (data pin = \"load_enable\", clock pin = \"clock\") is -0.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.859 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\] 3 REG LCFF_X47_Y9_N23 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X47_Y9_N23; Fanout = 3; REG Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.595 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.406 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns load_enable 1 PIN PIN_U11 16 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 16; PIN Node = 'load_enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_enable } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.491 ns) 3.310 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out~13 2 COMB LCCOMB_X47_Y9_N22 1 " "Info: 2: + IC(1.813 ns) + CELL(0.491 ns) = 3.310 ns; Loc. = LCCOMB_X47_Y9_N22; Fanout = 1; COMB Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.304 ns" { load_enable g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 } "NODE_NAME" } } { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.406 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\] 3 REG LCFF_X47_Y9_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.406 ns; Loc. = LCFF_X47_Y9_N23; Fanout = 3; REG Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.593 ns ( 46.77 % ) " "Info: Total cell delay = 1.593 ns ( 46.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.813 ns ( 53.23 % ) " "Info: Total interconnect delay = 1.813 ns ( 53.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.406 ns" { load_enable g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.406 ns" { load_enable {} load_enable~combout {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 1.813ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.406 ns" { load_enable g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.406 ns" { load_enable {} load_enable~combout {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 1.813ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:33:46 2014 " "Info: Processing ended: Wed Mar 19 15:33:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Info: Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
