
test-st7735.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ea4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a08  08005f60  08005f60  00015f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008968  08008968  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08008968  08008968  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008968  08008968  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008968  08008968  00018968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800896c  0800896c  0001896c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08008970  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  2000002c  0800899c  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  0800899c  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000085b7  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019d4  00000000  00000000  0002860b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  00029fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000750  00000000  00000000  0002a820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001120f  00000000  00000000  0002af70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a873  00000000  00000000  0003c17f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00064d59  00000000  00000000  000469f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ab74b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f30  00000000  00000000  000ab79c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000002c 	.word	0x2000002c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005f48 	.word	0x08005f48

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000030 	.word	0x20000030
 8000100:	08005f48 	.word	0x08005f48

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cfrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	0008      	movs	r0, r1
 80003f4:	4661      	mov	r1, ip
 80003f6:	e7ff      	b.n	80003f8 <__aeabi_cfcmpeq>

080003f8 <__aeabi_cfcmpeq>:
 80003f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fa:	f000 fb6d 	bl	8000ad8 <__lesf2>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d401      	bmi.n	8000406 <__aeabi_cfcmpeq+0xe>
 8000402:	2100      	movs	r1, #0
 8000404:	42c8      	cmn	r0, r1
 8000406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000408 <__aeabi_fcmpeq>:
 8000408:	b510      	push	{r4, lr}
 800040a:	f000 faf9 	bl	8000a00 <__eqsf2>
 800040e:	4240      	negs	r0, r0
 8000410:	3001      	adds	r0, #1
 8000412:	bd10      	pop	{r4, pc}

08000414 <__aeabi_fcmplt>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fb5f 	bl	8000ad8 <__lesf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	db01      	blt.n	8000422 <__aeabi_fcmplt+0xe>
 800041e:	2000      	movs	r0, #0
 8000420:	bd10      	pop	{r4, pc}
 8000422:	2001      	movs	r0, #1
 8000424:	bd10      	pop	{r4, pc}
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_fcmple>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fb55 	bl	8000ad8 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	dd01      	ble.n	8000436 <__aeabi_fcmple+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_fcmpgt>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fb05 	bl	8000a4c <__gesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dc01      	bgt.n	800044a <__aeabi_fcmpgt+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fcmpge>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 fafb 	bl	8000a4c <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	da01      	bge.n	800045e <__aeabi_fcmpge+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_f2uiz>:
 8000464:	219e      	movs	r1, #158	; 0x9e
 8000466:	b510      	push	{r4, lr}
 8000468:	05c9      	lsls	r1, r1, #23
 800046a:	1c04      	adds	r4, r0, #0
 800046c:	f7ff fff0 	bl	8000450 <__aeabi_fcmpge>
 8000470:	2800      	cmp	r0, #0
 8000472:	d103      	bne.n	800047c <__aeabi_f2uiz+0x18>
 8000474:	1c20      	adds	r0, r4, #0
 8000476:	f000 fe47 	bl	8001108 <__aeabi_f2iz>
 800047a:	bd10      	pop	{r4, pc}
 800047c:	219e      	movs	r1, #158	; 0x9e
 800047e:	1c20      	adds	r0, r4, #0
 8000480:	05c9      	lsls	r1, r1, #23
 8000482:	f000 fc93 	bl	8000dac <__aeabi_fsub>
 8000486:	f000 fe3f 	bl	8001108 <__aeabi_f2iz>
 800048a:	2380      	movs	r3, #128	; 0x80
 800048c:	061b      	lsls	r3, r3, #24
 800048e:	469c      	mov	ip, r3
 8000490:	4460      	add	r0, ip
 8000492:	e7f2      	b.n	800047a <__aeabi_f2uiz+0x16>

08000494 <__aeabi_fadd>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	46c6      	mov	lr, r8
 8000498:	0243      	lsls	r3, r0, #9
 800049a:	0a5b      	lsrs	r3, r3, #9
 800049c:	024e      	lsls	r6, r1, #9
 800049e:	0045      	lsls	r5, r0, #1
 80004a0:	004f      	lsls	r7, r1, #1
 80004a2:	00da      	lsls	r2, r3, #3
 80004a4:	0fc4      	lsrs	r4, r0, #31
 80004a6:	469c      	mov	ip, r3
 80004a8:	0a70      	lsrs	r0, r6, #9
 80004aa:	4690      	mov	r8, r2
 80004ac:	b500      	push	{lr}
 80004ae:	0e2d      	lsrs	r5, r5, #24
 80004b0:	0e3f      	lsrs	r7, r7, #24
 80004b2:	0fc9      	lsrs	r1, r1, #31
 80004b4:	09b6      	lsrs	r6, r6, #6
 80004b6:	428c      	cmp	r4, r1
 80004b8:	d04b      	beq.n	8000552 <__aeabi_fadd+0xbe>
 80004ba:	1bea      	subs	r2, r5, r7
 80004bc:	2a00      	cmp	r2, #0
 80004be:	dd36      	ble.n	800052e <__aeabi_fadd+0x9a>
 80004c0:	2f00      	cmp	r7, #0
 80004c2:	d061      	beq.n	8000588 <__aeabi_fadd+0xf4>
 80004c4:	2dff      	cmp	r5, #255	; 0xff
 80004c6:	d100      	bne.n	80004ca <__aeabi_fadd+0x36>
 80004c8:	e0ad      	b.n	8000626 <__aeabi_fadd+0x192>
 80004ca:	2380      	movs	r3, #128	; 0x80
 80004cc:	04db      	lsls	r3, r3, #19
 80004ce:	431e      	orrs	r6, r3
 80004d0:	2a1b      	cmp	r2, #27
 80004d2:	dc00      	bgt.n	80004d6 <__aeabi_fadd+0x42>
 80004d4:	e0d3      	b.n	800067e <__aeabi_fadd+0x1ea>
 80004d6:	2001      	movs	r0, #1
 80004d8:	4643      	mov	r3, r8
 80004da:	1a18      	subs	r0, r3, r0
 80004dc:	0143      	lsls	r3, r0, #5
 80004de:	d400      	bmi.n	80004e2 <__aeabi_fadd+0x4e>
 80004e0:	e08c      	b.n	80005fc <__aeabi_fadd+0x168>
 80004e2:	0180      	lsls	r0, r0, #6
 80004e4:	0987      	lsrs	r7, r0, #6
 80004e6:	0038      	movs	r0, r7
 80004e8:	f002 f85e 	bl	80025a8 <__clzsi2>
 80004ec:	3805      	subs	r0, #5
 80004ee:	4087      	lsls	r7, r0
 80004f0:	4285      	cmp	r5, r0
 80004f2:	dc00      	bgt.n	80004f6 <__aeabi_fadd+0x62>
 80004f4:	e0b6      	b.n	8000664 <__aeabi_fadd+0x1d0>
 80004f6:	1a2d      	subs	r5, r5, r0
 80004f8:	48b3      	ldr	r0, [pc, #716]	; (80007c8 <__aeabi_fadd+0x334>)
 80004fa:	4038      	ands	r0, r7
 80004fc:	0743      	lsls	r3, r0, #29
 80004fe:	d004      	beq.n	800050a <__aeabi_fadd+0x76>
 8000500:	230f      	movs	r3, #15
 8000502:	4003      	ands	r3, r0
 8000504:	2b04      	cmp	r3, #4
 8000506:	d000      	beq.n	800050a <__aeabi_fadd+0x76>
 8000508:	3004      	adds	r0, #4
 800050a:	0143      	lsls	r3, r0, #5
 800050c:	d400      	bmi.n	8000510 <__aeabi_fadd+0x7c>
 800050e:	e078      	b.n	8000602 <__aeabi_fadd+0x16e>
 8000510:	1c6a      	adds	r2, r5, #1
 8000512:	2dfe      	cmp	r5, #254	; 0xfe
 8000514:	d065      	beq.n	80005e2 <__aeabi_fadd+0x14e>
 8000516:	0180      	lsls	r0, r0, #6
 8000518:	0a43      	lsrs	r3, r0, #9
 800051a:	469c      	mov	ip, r3
 800051c:	b2d2      	uxtb	r2, r2
 800051e:	4663      	mov	r3, ip
 8000520:	05d0      	lsls	r0, r2, #23
 8000522:	4318      	orrs	r0, r3
 8000524:	07e4      	lsls	r4, r4, #31
 8000526:	4320      	orrs	r0, r4
 8000528:	bc80      	pop	{r7}
 800052a:	46b8      	mov	r8, r7
 800052c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800052e:	2a00      	cmp	r2, #0
 8000530:	d035      	beq.n	800059e <__aeabi_fadd+0x10a>
 8000532:	1b7a      	subs	r2, r7, r5
 8000534:	2d00      	cmp	r5, #0
 8000536:	d000      	beq.n	800053a <__aeabi_fadd+0xa6>
 8000538:	e0af      	b.n	800069a <__aeabi_fadd+0x206>
 800053a:	4643      	mov	r3, r8
 800053c:	2b00      	cmp	r3, #0
 800053e:	d100      	bne.n	8000542 <__aeabi_fadd+0xae>
 8000540:	e0a7      	b.n	8000692 <__aeabi_fadd+0x1fe>
 8000542:	1e53      	subs	r3, r2, #1
 8000544:	2a01      	cmp	r2, #1
 8000546:	d100      	bne.n	800054a <__aeabi_fadd+0xb6>
 8000548:	e12f      	b.n	80007aa <__aeabi_fadd+0x316>
 800054a:	2aff      	cmp	r2, #255	; 0xff
 800054c:	d069      	beq.n	8000622 <__aeabi_fadd+0x18e>
 800054e:	001a      	movs	r2, r3
 8000550:	e0aa      	b.n	80006a8 <__aeabi_fadd+0x214>
 8000552:	1be9      	subs	r1, r5, r7
 8000554:	2900      	cmp	r1, #0
 8000556:	dd70      	ble.n	800063a <__aeabi_fadd+0x1a6>
 8000558:	2f00      	cmp	r7, #0
 800055a:	d037      	beq.n	80005cc <__aeabi_fadd+0x138>
 800055c:	2dff      	cmp	r5, #255	; 0xff
 800055e:	d062      	beq.n	8000626 <__aeabi_fadd+0x192>
 8000560:	2380      	movs	r3, #128	; 0x80
 8000562:	04db      	lsls	r3, r3, #19
 8000564:	431e      	orrs	r6, r3
 8000566:	291b      	cmp	r1, #27
 8000568:	dc00      	bgt.n	800056c <__aeabi_fadd+0xd8>
 800056a:	e0b0      	b.n	80006ce <__aeabi_fadd+0x23a>
 800056c:	2001      	movs	r0, #1
 800056e:	4440      	add	r0, r8
 8000570:	0143      	lsls	r3, r0, #5
 8000572:	d543      	bpl.n	80005fc <__aeabi_fadd+0x168>
 8000574:	3501      	adds	r5, #1
 8000576:	2dff      	cmp	r5, #255	; 0xff
 8000578:	d033      	beq.n	80005e2 <__aeabi_fadd+0x14e>
 800057a:	2301      	movs	r3, #1
 800057c:	4a93      	ldr	r2, [pc, #588]	; (80007cc <__aeabi_fadd+0x338>)
 800057e:	4003      	ands	r3, r0
 8000580:	0840      	lsrs	r0, r0, #1
 8000582:	4010      	ands	r0, r2
 8000584:	4318      	orrs	r0, r3
 8000586:	e7b9      	b.n	80004fc <__aeabi_fadd+0x68>
 8000588:	2e00      	cmp	r6, #0
 800058a:	d100      	bne.n	800058e <__aeabi_fadd+0xfa>
 800058c:	e083      	b.n	8000696 <__aeabi_fadd+0x202>
 800058e:	1e51      	subs	r1, r2, #1
 8000590:	2a01      	cmp	r2, #1
 8000592:	d100      	bne.n	8000596 <__aeabi_fadd+0x102>
 8000594:	e0d8      	b.n	8000748 <__aeabi_fadd+0x2b4>
 8000596:	2aff      	cmp	r2, #255	; 0xff
 8000598:	d045      	beq.n	8000626 <__aeabi_fadd+0x192>
 800059a:	000a      	movs	r2, r1
 800059c:	e798      	b.n	80004d0 <__aeabi_fadd+0x3c>
 800059e:	27fe      	movs	r7, #254	; 0xfe
 80005a0:	1c6a      	adds	r2, r5, #1
 80005a2:	4217      	tst	r7, r2
 80005a4:	d000      	beq.n	80005a8 <__aeabi_fadd+0x114>
 80005a6:	e086      	b.n	80006b6 <__aeabi_fadd+0x222>
 80005a8:	2d00      	cmp	r5, #0
 80005aa:	d000      	beq.n	80005ae <__aeabi_fadd+0x11a>
 80005ac:	e0b7      	b.n	800071e <__aeabi_fadd+0x28a>
 80005ae:	4643      	mov	r3, r8
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d100      	bne.n	80005b6 <__aeabi_fadd+0x122>
 80005b4:	e0f3      	b.n	800079e <__aeabi_fadd+0x30a>
 80005b6:	2200      	movs	r2, #0
 80005b8:	2e00      	cmp	r6, #0
 80005ba:	d0b0      	beq.n	800051e <__aeabi_fadd+0x8a>
 80005bc:	1b98      	subs	r0, r3, r6
 80005be:	0143      	lsls	r3, r0, #5
 80005c0:	d400      	bmi.n	80005c4 <__aeabi_fadd+0x130>
 80005c2:	e0fa      	b.n	80007ba <__aeabi_fadd+0x326>
 80005c4:	4643      	mov	r3, r8
 80005c6:	000c      	movs	r4, r1
 80005c8:	1af0      	subs	r0, r6, r3
 80005ca:	e797      	b.n	80004fc <__aeabi_fadd+0x68>
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d100      	bne.n	80005d2 <__aeabi_fadd+0x13e>
 80005d0:	e0c8      	b.n	8000764 <__aeabi_fadd+0x2d0>
 80005d2:	1e4a      	subs	r2, r1, #1
 80005d4:	2901      	cmp	r1, #1
 80005d6:	d100      	bne.n	80005da <__aeabi_fadd+0x146>
 80005d8:	e0ae      	b.n	8000738 <__aeabi_fadd+0x2a4>
 80005da:	29ff      	cmp	r1, #255	; 0xff
 80005dc:	d023      	beq.n	8000626 <__aeabi_fadd+0x192>
 80005de:	0011      	movs	r1, r2
 80005e0:	e7c1      	b.n	8000566 <__aeabi_fadd+0xd2>
 80005e2:	2300      	movs	r3, #0
 80005e4:	22ff      	movs	r2, #255	; 0xff
 80005e6:	469c      	mov	ip, r3
 80005e8:	e799      	b.n	800051e <__aeabi_fadd+0x8a>
 80005ea:	21fe      	movs	r1, #254	; 0xfe
 80005ec:	1c6a      	adds	r2, r5, #1
 80005ee:	4211      	tst	r1, r2
 80005f0:	d077      	beq.n	80006e2 <__aeabi_fadd+0x24e>
 80005f2:	2aff      	cmp	r2, #255	; 0xff
 80005f4:	d0f5      	beq.n	80005e2 <__aeabi_fadd+0x14e>
 80005f6:	0015      	movs	r5, r2
 80005f8:	4446      	add	r6, r8
 80005fa:	0870      	lsrs	r0, r6, #1
 80005fc:	0743      	lsls	r3, r0, #29
 80005fe:	d000      	beq.n	8000602 <__aeabi_fadd+0x16e>
 8000600:	e77e      	b.n	8000500 <__aeabi_fadd+0x6c>
 8000602:	08c3      	lsrs	r3, r0, #3
 8000604:	2dff      	cmp	r5, #255	; 0xff
 8000606:	d00e      	beq.n	8000626 <__aeabi_fadd+0x192>
 8000608:	025b      	lsls	r3, r3, #9
 800060a:	0a5b      	lsrs	r3, r3, #9
 800060c:	469c      	mov	ip, r3
 800060e:	b2ea      	uxtb	r2, r5
 8000610:	e785      	b.n	800051e <__aeabi_fadd+0x8a>
 8000612:	2e00      	cmp	r6, #0
 8000614:	d007      	beq.n	8000626 <__aeabi_fadd+0x192>
 8000616:	2280      	movs	r2, #128	; 0x80
 8000618:	03d2      	lsls	r2, r2, #15
 800061a:	4213      	tst	r3, r2
 800061c:	d003      	beq.n	8000626 <__aeabi_fadd+0x192>
 800061e:	4210      	tst	r0, r2
 8000620:	d101      	bne.n	8000626 <__aeabi_fadd+0x192>
 8000622:	000c      	movs	r4, r1
 8000624:	0003      	movs	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d0db      	beq.n	80005e2 <__aeabi_fadd+0x14e>
 800062a:	2080      	movs	r0, #128	; 0x80
 800062c:	03c0      	lsls	r0, r0, #15
 800062e:	4318      	orrs	r0, r3
 8000630:	0240      	lsls	r0, r0, #9
 8000632:	0a43      	lsrs	r3, r0, #9
 8000634:	469c      	mov	ip, r3
 8000636:	22ff      	movs	r2, #255	; 0xff
 8000638:	e771      	b.n	800051e <__aeabi_fadd+0x8a>
 800063a:	2900      	cmp	r1, #0
 800063c:	d0d5      	beq.n	80005ea <__aeabi_fadd+0x156>
 800063e:	1b7a      	subs	r2, r7, r5
 8000640:	2d00      	cmp	r5, #0
 8000642:	d160      	bne.n	8000706 <__aeabi_fadd+0x272>
 8000644:	4643      	mov	r3, r8
 8000646:	2b00      	cmp	r3, #0
 8000648:	d024      	beq.n	8000694 <__aeabi_fadd+0x200>
 800064a:	1e53      	subs	r3, r2, #1
 800064c:	2a01      	cmp	r2, #1
 800064e:	d073      	beq.n	8000738 <__aeabi_fadd+0x2a4>
 8000650:	2aff      	cmp	r2, #255	; 0xff
 8000652:	d0e7      	beq.n	8000624 <__aeabi_fadd+0x190>
 8000654:	001a      	movs	r2, r3
 8000656:	2a1b      	cmp	r2, #27
 8000658:	dc00      	bgt.n	800065c <__aeabi_fadd+0x1c8>
 800065a:	e085      	b.n	8000768 <__aeabi_fadd+0x2d4>
 800065c:	2001      	movs	r0, #1
 800065e:	003d      	movs	r5, r7
 8000660:	1980      	adds	r0, r0, r6
 8000662:	e785      	b.n	8000570 <__aeabi_fadd+0xdc>
 8000664:	2320      	movs	r3, #32
 8000666:	003a      	movs	r2, r7
 8000668:	1b45      	subs	r5, r0, r5
 800066a:	0038      	movs	r0, r7
 800066c:	3501      	adds	r5, #1
 800066e:	40ea      	lsrs	r2, r5
 8000670:	1b5d      	subs	r5, r3, r5
 8000672:	40a8      	lsls	r0, r5
 8000674:	1e43      	subs	r3, r0, #1
 8000676:	4198      	sbcs	r0, r3
 8000678:	2500      	movs	r5, #0
 800067a:	4310      	orrs	r0, r2
 800067c:	e73e      	b.n	80004fc <__aeabi_fadd+0x68>
 800067e:	2320      	movs	r3, #32
 8000680:	0030      	movs	r0, r6
 8000682:	1a9b      	subs	r3, r3, r2
 8000684:	0031      	movs	r1, r6
 8000686:	4098      	lsls	r0, r3
 8000688:	40d1      	lsrs	r1, r2
 800068a:	1e43      	subs	r3, r0, #1
 800068c:	4198      	sbcs	r0, r3
 800068e:	4308      	orrs	r0, r1
 8000690:	e722      	b.n	80004d8 <__aeabi_fadd+0x44>
 8000692:	000c      	movs	r4, r1
 8000694:	0003      	movs	r3, r0
 8000696:	0015      	movs	r5, r2
 8000698:	e7b4      	b.n	8000604 <__aeabi_fadd+0x170>
 800069a:	2fff      	cmp	r7, #255	; 0xff
 800069c:	d0c1      	beq.n	8000622 <__aeabi_fadd+0x18e>
 800069e:	2380      	movs	r3, #128	; 0x80
 80006a0:	4640      	mov	r0, r8
 80006a2:	04db      	lsls	r3, r3, #19
 80006a4:	4318      	orrs	r0, r3
 80006a6:	4680      	mov	r8, r0
 80006a8:	2a1b      	cmp	r2, #27
 80006aa:	dd51      	ble.n	8000750 <__aeabi_fadd+0x2bc>
 80006ac:	2001      	movs	r0, #1
 80006ae:	000c      	movs	r4, r1
 80006b0:	003d      	movs	r5, r7
 80006b2:	1a30      	subs	r0, r6, r0
 80006b4:	e712      	b.n	80004dc <__aeabi_fadd+0x48>
 80006b6:	4643      	mov	r3, r8
 80006b8:	1b9f      	subs	r7, r3, r6
 80006ba:	017b      	lsls	r3, r7, #5
 80006bc:	d42b      	bmi.n	8000716 <__aeabi_fadd+0x282>
 80006be:	2f00      	cmp	r7, #0
 80006c0:	d000      	beq.n	80006c4 <__aeabi_fadd+0x230>
 80006c2:	e710      	b.n	80004e6 <__aeabi_fadd+0x52>
 80006c4:	2300      	movs	r3, #0
 80006c6:	2400      	movs	r4, #0
 80006c8:	2200      	movs	r2, #0
 80006ca:	469c      	mov	ip, r3
 80006cc:	e727      	b.n	800051e <__aeabi_fadd+0x8a>
 80006ce:	2320      	movs	r3, #32
 80006d0:	0032      	movs	r2, r6
 80006d2:	0030      	movs	r0, r6
 80006d4:	40ca      	lsrs	r2, r1
 80006d6:	1a59      	subs	r1, r3, r1
 80006d8:	4088      	lsls	r0, r1
 80006da:	1e43      	subs	r3, r0, #1
 80006dc:	4198      	sbcs	r0, r3
 80006de:	4310      	orrs	r0, r2
 80006e0:	e745      	b.n	800056e <__aeabi_fadd+0xda>
 80006e2:	2d00      	cmp	r5, #0
 80006e4:	d14a      	bne.n	800077c <__aeabi_fadd+0x2e8>
 80006e6:	4643      	mov	r3, r8
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d063      	beq.n	80007b4 <__aeabi_fadd+0x320>
 80006ec:	2200      	movs	r2, #0
 80006ee:	2e00      	cmp	r6, #0
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fadd+0x260>
 80006f2:	e714      	b.n	800051e <__aeabi_fadd+0x8a>
 80006f4:	0030      	movs	r0, r6
 80006f6:	4440      	add	r0, r8
 80006f8:	0143      	lsls	r3, r0, #5
 80006fa:	d400      	bmi.n	80006fe <__aeabi_fadd+0x26a>
 80006fc:	e77e      	b.n	80005fc <__aeabi_fadd+0x168>
 80006fe:	4b32      	ldr	r3, [pc, #200]	; (80007c8 <__aeabi_fadd+0x334>)
 8000700:	3501      	adds	r5, #1
 8000702:	4018      	ands	r0, r3
 8000704:	e77a      	b.n	80005fc <__aeabi_fadd+0x168>
 8000706:	2fff      	cmp	r7, #255	; 0xff
 8000708:	d08c      	beq.n	8000624 <__aeabi_fadd+0x190>
 800070a:	2380      	movs	r3, #128	; 0x80
 800070c:	4641      	mov	r1, r8
 800070e:	04db      	lsls	r3, r3, #19
 8000710:	4319      	orrs	r1, r3
 8000712:	4688      	mov	r8, r1
 8000714:	e79f      	b.n	8000656 <__aeabi_fadd+0x1c2>
 8000716:	4643      	mov	r3, r8
 8000718:	000c      	movs	r4, r1
 800071a:	1af7      	subs	r7, r6, r3
 800071c:	e6e3      	b.n	80004e6 <__aeabi_fadd+0x52>
 800071e:	4642      	mov	r2, r8
 8000720:	2a00      	cmp	r2, #0
 8000722:	d000      	beq.n	8000726 <__aeabi_fadd+0x292>
 8000724:	e775      	b.n	8000612 <__aeabi_fadd+0x17e>
 8000726:	2e00      	cmp	r6, #0
 8000728:	d000      	beq.n	800072c <__aeabi_fadd+0x298>
 800072a:	e77a      	b.n	8000622 <__aeabi_fadd+0x18e>
 800072c:	2380      	movs	r3, #128	; 0x80
 800072e:	03db      	lsls	r3, r3, #15
 8000730:	2400      	movs	r4, #0
 8000732:	469c      	mov	ip, r3
 8000734:	22ff      	movs	r2, #255	; 0xff
 8000736:	e6f2      	b.n	800051e <__aeabi_fadd+0x8a>
 8000738:	0030      	movs	r0, r6
 800073a:	4440      	add	r0, r8
 800073c:	2501      	movs	r5, #1
 800073e:	0143      	lsls	r3, r0, #5
 8000740:	d400      	bmi.n	8000744 <__aeabi_fadd+0x2b0>
 8000742:	e75b      	b.n	80005fc <__aeabi_fadd+0x168>
 8000744:	2502      	movs	r5, #2
 8000746:	e718      	b.n	800057a <__aeabi_fadd+0xe6>
 8000748:	4643      	mov	r3, r8
 800074a:	2501      	movs	r5, #1
 800074c:	1b98      	subs	r0, r3, r6
 800074e:	e6c5      	b.n	80004dc <__aeabi_fadd+0x48>
 8000750:	2320      	movs	r3, #32
 8000752:	4644      	mov	r4, r8
 8000754:	4640      	mov	r0, r8
 8000756:	40d4      	lsrs	r4, r2
 8000758:	1a9a      	subs	r2, r3, r2
 800075a:	4090      	lsls	r0, r2
 800075c:	1e43      	subs	r3, r0, #1
 800075e:	4198      	sbcs	r0, r3
 8000760:	4320      	orrs	r0, r4
 8000762:	e7a4      	b.n	80006ae <__aeabi_fadd+0x21a>
 8000764:	000d      	movs	r5, r1
 8000766:	e74d      	b.n	8000604 <__aeabi_fadd+0x170>
 8000768:	2320      	movs	r3, #32
 800076a:	4641      	mov	r1, r8
 800076c:	4640      	mov	r0, r8
 800076e:	40d1      	lsrs	r1, r2
 8000770:	1a9a      	subs	r2, r3, r2
 8000772:	4090      	lsls	r0, r2
 8000774:	1e43      	subs	r3, r0, #1
 8000776:	4198      	sbcs	r0, r3
 8000778:	4308      	orrs	r0, r1
 800077a:	e770      	b.n	800065e <__aeabi_fadd+0x1ca>
 800077c:	4642      	mov	r2, r8
 800077e:	2a00      	cmp	r2, #0
 8000780:	d100      	bne.n	8000784 <__aeabi_fadd+0x2f0>
 8000782:	e74f      	b.n	8000624 <__aeabi_fadd+0x190>
 8000784:	2e00      	cmp	r6, #0
 8000786:	d100      	bne.n	800078a <__aeabi_fadd+0x2f6>
 8000788:	e74d      	b.n	8000626 <__aeabi_fadd+0x192>
 800078a:	2280      	movs	r2, #128	; 0x80
 800078c:	03d2      	lsls	r2, r2, #15
 800078e:	4213      	tst	r3, r2
 8000790:	d100      	bne.n	8000794 <__aeabi_fadd+0x300>
 8000792:	e748      	b.n	8000626 <__aeabi_fadd+0x192>
 8000794:	4210      	tst	r0, r2
 8000796:	d000      	beq.n	800079a <__aeabi_fadd+0x306>
 8000798:	e745      	b.n	8000626 <__aeabi_fadd+0x192>
 800079a:	0003      	movs	r3, r0
 800079c:	e743      	b.n	8000626 <__aeabi_fadd+0x192>
 800079e:	2e00      	cmp	r6, #0
 80007a0:	d090      	beq.n	80006c4 <__aeabi_fadd+0x230>
 80007a2:	000c      	movs	r4, r1
 80007a4:	4684      	mov	ip, r0
 80007a6:	2200      	movs	r2, #0
 80007a8:	e6b9      	b.n	800051e <__aeabi_fadd+0x8a>
 80007aa:	4643      	mov	r3, r8
 80007ac:	000c      	movs	r4, r1
 80007ae:	1af0      	subs	r0, r6, r3
 80007b0:	3501      	adds	r5, #1
 80007b2:	e693      	b.n	80004dc <__aeabi_fadd+0x48>
 80007b4:	4684      	mov	ip, r0
 80007b6:	2200      	movs	r2, #0
 80007b8:	e6b1      	b.n	800051e <__aeabi_fadd+0x8a>
 80007ba:	2800      	cmp	r0, #0
 80007bc:	d000      	beq.n	80007c0 <__aeabi_fadd+0x32c>
 80007be:	e71d      	b.n	80005fc <__aeabi_fadd+0x168>
 80007c0:	2300      	movs	r3, #0
 80007c2:	2400      	movs	r4, #0
 80007c4:	469c      	mov	ip, r3
 80007c6:	e6aa      	b.n	800051e <__aeabi_fadd+0x8a>
 80007c8:	fbffffff 	.word	0xfbffffff
 80007cc:	7dffffff 	.word	0x7dffffff

080007d0 <__aeabi_fdiv>:
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d2:	464f      	mov	r7, r9
 80007d4:	4646      	mov	r6, r8
 80007d6:	46d6      	mov	lr, sl
 80007d8:	0245      	lsls	r5, r0, #9
 80007da:	b5c0      	push	{r6, r7, lr}
 80007dc:	0047      	lsls	r7, r0, #1
 80007de:	1c0c      	adds	r4, r1, #0
 80007e0:	0a6d      	lsrs	r5, r5, #9
 80007e2:	0e3f      	lsrs	r7, r7, #24
 80007e4:	0fc6      	lsrs	r6, r0, #31
 80007e6:	2f00      	cmp	r7, #0
 80007e8:	d100      	bne.n	80007ec <__aeabi_fdiv+0x1c>
 80007ea:	e070      	b.n	80008ce <__aeabi_fdiv+0xfe>
 80007ec:	2fff      	cmp	r7, #255	; 0xff
 80007ee:	d100      	bne.n	80007f2 <__aeabi_fdiv+0x22>
 80007f0:	e075      	b.n	80008de <__aeabi_fdiv+0x10e>
 80007f2:	00eb      	lsls	r3, r5, #3
 80007f4:	2580      	movs	r5, #128	; 0x80
 80007f6:	04ed      	lsls	r5, r5, #19
 80007f8:	431d      	orrs	r5, r3
 80007fa:	2300      	movs	r3, #0
 80007fc:	4699      	mov	r9, r3
 80007fe:	469a      	mov	sl, r3
 8000800:	3f7f      	subs	r7, #127	; 0x7f
 8000802:	0260      	lsls	r0, r4, #9
 8000804:	0a43      	lsrs	r3, r0, #9
 8000806:	4698      	mov	r8, r3
 8000808:	0063      	lsls	r3, r4, #1
 800080a:	0e1b      	lsrs	r3, r3, #24
 800080c:	0fe4      	lsrs	r4, r4, #31
 800080e:	2b00      	cmp	r3, #0
 8000810:	d04e      	beq.n	80008b0 <__aeabi_fdiv+0xe0>
 8000812:	2bff      	cmp	r3, #255	; 0xff
 8000814:	d046      	beq.n	80008a4 <__aeabi_fdiv+0xd4>
 8000816:	4642      	mov	r2, r8
 8000818:	00d0      	lsls	r0, r2, #3
 800081a:	2280      	movs	r2, #128	; 0x80
 800081c:	04d2      	lsls	r2, r2, #19
 800081e:	4302      	orrs	r2, r0
 8000820:	4690      	mov	r8, r2
 8000822:	2200      	movs	r2, #0
 8000824:	3b7f      	subs	r3, #127	; 0x7f
 8000826:	0031      	movs	r1, r6
 8000828:	1aff      	subs	r7, r7, r3
 800082a:	464b      	mov	r3, r9
 800082c:	4061      	eors	r1, r4
 800082e:	b2c9      	uxtb	r1, r1
 8000830:	4313      	orrs	r3, r2
 8000832:	2b0f      	cmp	r3, #15
 8000834:	d900      	bls.n	8000838 <__aeabi_fdiv+0x68>
 8000836:	e0b5      	b.n	80009a4 <__aeabi_fdiv+0x1d4>
 8000838:	486e      	ldr	r0, [pc, #440]	; (80009f4 <__aeabi_fdiv+0x224>)
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	58c3      	ldr	r3, [r0, r3]
 800083e:	469f      	mov	pc, r3
 8000840:	2300      	movs	r3, #0
 8000842:	4698      	mov	r8, r3
 8000844:	0026      	movs	r6, r4
 8000846:	4645      	mov	r5, r8
 8000848:	4692      	mov	sl, r2
 800084a:	4653      	mov	r3, sl
 800084c:	2b02      	cmp	r3, #2
 800084e:	d100      	bne.n	8000852 <__aeabi_fdiv+0x82>
 8000850:	e089      	b.n	8000966 <__aeabi_fdiv+0x196>
 8000852:	2b03      	cmp	r3, #3
 8000854:	d100      	bne.n	8000858 <__aeabi_fdiv+0x88>
 8000856:	e09e      	b.n	8000996 <__aeabi_fdiv+0x1c6>
 8000858:	2b01      	cmp	r3, #1
 800085a:	d018      	beq.n	800088e <__aeabi_fdiv+0xbe>
 800085c:	003b      	movs	r3, r7
 800085e:	337f      	adds	r3, #127	; 0x7f
 8000860:	2b00      	cmp	r3, #0
 8000862:	dd69      	ble.n	8000938 <__aeabi_fdiv+0x168>
 8000864:	076a      	lsls	r2, r5, #29
 8000866:	d004      	beq.n	8000872 <__aeabi_fdiv+0xa2>
 8000868:	220f      	movs	r2, #15
 800086a:	402a      	ands	r2, r5
 800086c:	2a04      	cmp	r2, #4
 800086e:	d000      	beq.n	8000872 <__aeabi_fdiv+0xa2>
 8000870:	3504      	adds	r5, #4
 8000872:	012a      	lsls	r2, r5, #4
 8000874:	d503      	bpl.n	800087e <__aeabi_fdiv+0xae>
 8000876:	4b60      	ldr	r3, [pc, #384]	; (80009f8 <__aeabi_fdiv+0x228>)
 8000878:	401d      	ands	r5, r3
 800087a:	003b      	movs	r3, r7
 800087c:	3380      	adds	r3, #128	; 0x80
 800087e:	2bfe      	cmp	r3, #254	; 0xfe
 8000880:	dd00      	ble.n	8000884 <__aeabi_fdiv+0xb4>
 8000882:	e070      	b.n	8000966 <__aeabi_fdiv+0x196>
 8000884:	01ad      	lsls	r5, r5, #6
 8000886:	0a6d      	lsrs	r5, r5, #9
 8000888:	b2d8      	uxtb	r0, r3
 800088a:	e002      	b.n	8000892 <__aeabi_fdiv+0xc2>
 800088c:	000e      	movs	r6, r1
 800088e:	2000      	movs	r0, #0
 8000890:	2500      	movs	r5, #0
 8000892:	05c0      	lsls	r0, r0, #23
 8000894:	4328      	orrs	r0, r5
 8000896:	07f6      	lsls	r6, r6, #31
 8000898:	4330      	orrs	r0, r6
 800089a:	bce0      	pop	{r5, r6, r7}
 800089c:	46ba      	mov	sl, r7
 800089e:	46b1      	mov	r9, r6
 80008a0:	46a8      	mov	r8, r5
 80008a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008a4:	4643      	mov	r3, r8
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d13f      	bne.n	800092a <__aeabi_fdiv+0x15a>
 80008aa:	2202      	movs	r2, #2
 80008ac:	3fff      	subs	r7, #255	; 0xff
 80008ae:	e003      	b.n	80008b8 <__aeabi_fdiv+0xe8>
 80008b0:	4643      	mov	r3, r8
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d12d      	bne.n	8000912 <__aeabi_fdiv+0x142>
 80008b6:	2201      	movs	r2, #1
 80008b8:	0031      	movs	r1, r6
 80008ba:	464b      	mov	r3, r9
 80008bc:	4061      	eors	r1, r4
 80008be:	b2c9      	uxtb	r1, r1
 80008c0:	4313      	orrs	r3, r2
 80008c2:	2b0f      	cmp	r3, #15
 80008c4:	d834      	bhi.n	8000930 <__aeabi_fdiv+0x160>
 80008c6:	484d      	ldr	r0, [pc, #308]	; (80009fc <__aeabi_fdiv+0x22c>)
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	58c3      	ldr	r3, [r0, r3]
 80008cc:	469f      	mov	pc, r3
 80008ce:	2d00      	cmp	r5, #0
 80008d0:	d113      	bne.n	80008fa <__aeabi_fdiv+0x12a>
 80008d2:	2304      	movs	r3, #4
 80008d4:	4699      	mov	r9, r3
 80008d6:	3b03      	subs	r3, #3
 80008d8:	2700      	movs	r7, #0
 80008da:	469a      	mov	sl, r3
 80008dc:	e791      	b.n	8000802 <__aeabi_fdiv+0x32>
 80008de:	2d00      	cmp	r5, #0
 80008e0:	d105      	bne.n	80008ee <__aeabi_fdiv+0x11e>
 80008e2:	2308      	movs	r3, #8
 80008e4:	4699      	mov	r9, r3
 80008e6:	3b06      	subs	r3, #6
 80008e8:	27ff      	movs	r7, #255	; 0xff
 80008ea:	469a      	mov	sl, r3
 80008ec:	e789      	b.n	8000802 <__aeabi_fdiv+0x32>
 80008ee:	230c      	movs	r3, #12
 80008f0:	4699      	mov	r9, r3
 80008f2:	3b09      	subs	r3, #9
 80008f4:	27ff      	movs	r7, #255	; 0xff
 80008f6:	469a      	mov	sl, r3
 80008f8:	e783      	b.n	8000802 <__aeabi_fdiv+0x32>
 80008fa:	0028      	movs	r0, r5
 80008fc:	f001 fe54 	bl	80025a8 <__clzsi2>
 8000900:	2776      	movs	r7, #118	; 0x76
 8000902:	1f43      	subs	r3, r0, #5
 8000904:	409d      	lsls	r5, r3
 8000906:	2300      	movs	r3, #0
 8000908:	427f      	negs	r7, r7
 800090a:	4699      	mov	r9, r3
 800090c:	469a      	mov	sl, r3
 800090e:	1a3f      	subs	r7, r7, r0
 8000910:	e777      	b.n	8000802 <__aeabi_fdiv+0x32>
 8000912:	4640      	mov	r0, r8
 8000914:	f001 fe48 	bl	80025a8 <__clzsi2>
 8000918:	4642      	mov	r2, r8
 800091a:	1f43      	subs	r3, r0, #5
 800091c:	409a      	lsls	r2, r3
 800091e:	2376      	movs	r3, #118	; 0x76
 8000920:	425b      	negs	r3, r3
 8000922:	4690      	mov	r8, r2
 8000924:	1a1b      	subs	r3, r3, r0
 8000926:	2200      	movs	r2, #0
 8000928:	e77d      	b.n	8000826 <__aeabi_fdiv+0x56>
 800092a:	23ff      	movs	r3, #255	; 0xff
 800092c:	2203      	movs	r2, #3
 800092e:	e77a      	b.n	8000826 <__aeabi_fdiv+0x56>
 8000930:	000e      	movs	r6, r1
 8000932:	20ff      	movs	r0, #255	; 0xff
 8000934:	2500      	movs	r5, #0
 8000936:	e7ac      	b.n	8000892 <__aeabi_fdiv+0xc2>
 8000938:	2001      	movs	r0, #1
 800093a:	1ac0      	subs	r0, r0, r3
 800093c:	281b      	cmp	r0, #27
 800093e:	dca6      	bgt.n	800088e <__aeabi_fdiv+0xbe>
 8000940:	379e      	adds	r7, #158	; 0x9e
 8000942:	002a      	movs	r2, r5
 8000944:	40bd      	lsls	r5, r7
 8000946:	40c2      	lsrs	r2, r0
 8000948:	1e6b      	subs	r3, r5, #1
 800094a:	419d      	sbcs	r5, r3
 800094c:	4315      	orrs	r5, r2
 800094e:	076b      	lsls	r3, r5, #29
 8000950:	d004      	beq.n	800095c <__aeabi_fdiv+0x18c>
 8000952:	230f      	movs	r3, #15
 8000954:	402b      	ands	r3, r5
 8000956:	2b04      	cmp	r3, #4
 8000958:	d000      	beq.n	800095c <__aeabi_fdiv+0x18c>
 800095a:	3504      	adds	r5, #4
 800095c:	016b      	lsls	r3, r5, #5
 800095e:	d544      	bpl.n	80009ea <__aeabi_fdiv+0x21a>
 8000960:	2001      	movs	r0, #1
 8000962:	2500      	movs	r5, #0
 8000964:	e795      	b.n	8000892 <__aeabi_fdiv+0xc2>
 8000966:	20ff      	movs	r0, #255	; 0xff
 8000968:	2500      	movs	r5, #0
 800096a:	e792      	b.n	8000892 <__aeabi_fdiv+0xc2>
 800096c:	2580      	movs	r5, #128	; 0x80
 800096e:	2600      	movs	r6, #0
 8000970:	20ff      	movs	r0, #255	; 0xff
 8000972:	03ed      	lsls	r5, r5, #15
 8000974:	e78d      	b.n	8000892 <__aeabi_fdiv+0xc2>
 8000976:	2300      	movs	r3, #0
 8000978:	4698      	mov	r8, r3
 800097a:	2080      	movs	r0, #128	; 0x80
 800097c:	03c0      	lsls	r0, r0, #15
 800097e:	4205      	tst	r5, r0
 8000980:	d009      	beq.n	8000996 <__aeabi_fdiv+0x1c6>
 8000982:	4643      	mov	r3, r8
 8000984:	4203      	tst	r3, r0
 8000986:	d106      	bne.n	8000996 <__aeabi_fdiv+0x1c6>
 8000988:	4645      	mov	r5, r8
 800098a:	4305      	orrs	r5, r0
 800098c:	026d      	lsls	r5, r5, #9
 800098e:	0026      	movs	r6, r4
 8000990:	20ff      	movs	r0, #255	; 0xff
 8000992:	0a6d      	lsrs	r5, r5, #9
 8000994:	e77d      	b.n	8000892 <__aeabi_fdiv+0xc2>
 8000996:	2080      	movs	r0, #128	; 0x80
 8000998:	03c0      	lsls	r0, r0, #15
 800099a:	4305      	orrs	r5, r0
 800099c:	026d      	lsls	r5, r5, #9
 800099e:	20ff      	movs	r0, #255	; 0xff
 80009a0:	0a6d      	lsrs	r5, r5, #9
 80009a2:	e776      	b.n	8000892 <__aeabi_fdiv+0xc2>
 80009a4:	4642      	mov	r2, r8
 80009a6:	016b      	lsls	r3, r5, #5
 80009a8:	0150      	lsls	r0, r2, #5
 80009aa:	4283      	cmp	r3, r0
 80009ac:	d219      	bcs.n	80009e2 <__aeabi_fdiv+0x212>
 80009ae:	221b      	movs	r2, #27
 80009b0:	2500      	movs	r5, #0
 80009b2:	3f01      	subs	r7, #1
 80009b4:	2601      	movs	r6, #1
 80009b6:	001c      	movs	r4, r3
 80009b8:	006d      	lsls	r5, r5, #1
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	2c00      	cmp	r4, #0
 80009be:	db01      	blt.n	80009c4 <__aeabi_fdiv+0x1f4>
 80009c0:	4298      	cmp	r0, r3
 80009c2:	d801      	bhi.n	80009c8 <__aeabi_fdiv+0x1f8>
 80009c4:	1a1b      	subs	r3, r3, r0
 80009c6:	4335      	orrs	r5, r6
 80009c8:	3a01      	subs	r2, #1
 80009ca:	2a00      	cmp	r2, #0
 80009cc:	d1f3      	bne.n	80009b6 <__aeabi_fdiv+0x1e6>
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	4193      	sbcs	r3, r2
 80009d2:	431d      	orrs	r5, r3
 80009d4:	003b      	movs	r3, r7
 80009d6:	337f      	adds	r3, #127	; 0x7f
 80009d8:	000e      	movs	r6, r1
 80009da:	2b00      	cmp	r3, #0
 80009dc:	dd00      	ble.n	80009e0 <__aeabi_fdiv+0x210>
 80009de:	e741      	b.n	8000864 <__aeabi_fdiv+0x94>
 80009e0:	e7aa      	b.n	8000938 <__aeabi_fdiv+0x168>
 80009e2:	221a      	movs	r2, #26
 80009e4:	2501      	movs	r5, #1
 80009e6:	1a1b      	subs	r3, r3, r0
 80009e8:	e7e4      	b.n	80009b4 <__aeabi_fdiv+0x1e4>
 80009ea:	01ad      	lsls	r5, r5, #6
 80009ec:	2000      	movs	r0, #0
 80009ee:	0a6d      	lsrs	r5, r5, #9
 80009f0:	e74f      	b.n	8000892 <__aeabi_fdiv+0xc2>
 80009f2:	46c0      	nop			; (mov r8, r8)
 80009f4:	08005fb0 	.word	0x08005fb0
 80009f8:	f7ffffff 	.word	0xf7ffffff
 80009fc:	08005ff0 	.word	0x08005ff0

08000a00 <__eqsf2>:
 8000a00:	b570      	push	{r4, r5, r6, lr}
 8000a02:	0042      	lsls	r2, r0, #1
 8000a04:	0245      	lsls	r5, r0, #9
 8000a06:	024e      	lsls	r6, r1, #9
 8000a08:	004c      	lsls	r4, r1, #1
 8000a0a:	0fc3      	lsrs	r3, r0, #31
 8000a0c:	0a6d      	lsrs	r5, r5, #9
 8000a0e:	2001      	movs	r0, #1
 8000a10:	0e12      	lsrs	r2, r2, #24
 8000a12:	0a76      	lsrs	r6, r6, #9
 8000a14:	0e24      	lsrs	r4, r4, #24
 8000a16:	0fc9      	lsrs	r1, r1, #31
 8000a18:	2aff      	cmp	r2, #255	; 0xff
 8000a1a:	d006      	beq.n	8000a2a <__eqsf2+0x2a>
 8000a1c:	2cff      	cmp	r4, #255	; 0xff
 8000a1e:	d003      	beq.n	8000a28 <__eqsf2+0x28>
 8000a20:	42a2      	cmp	r2, r4
 8000a22:	d101      	bne.n	8000a28 <__eqsf2+0x28>
 8000a24:	42b5      	cmp	r5, r6
 8000a26:	d006      	beq.n	8000a36 <__eqsf2+0x36>
 8000a28:	bd70      	pop	{r4, r5, r6, pc}
 8000a2a:	2d00      	cmp	r5, #0
 8000a2c:	d1fc      	bne.n	8000a28 <__eqsf2+0x28>
 8000a2e:	2cff      	cmp	r4, #255	; 0xff
 8000a30:	d1fa      	bne.n	8000a28 <__eqsf2+0x28>
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	d1f8      	bne.n	8000a28 <__eqsf2+0x28>
 8000a36:	428b      	cmp	r3, r1
 8000a38:	d006      	beq.n	8000a48 <__eqsf2+0x48>
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	2a00      	cmp	r2, #0
 8000a3e:	d1f3      	bne.n	8000a28 <__eqsf2+0x28>
 8000a40:	0028      	movs	r0, r5
 8000a42:	1e43      	subs	r3, r0, #1
 8000a44:	4198      	sbcs	r0, r3
 8000a46:	e7ef      	b.n	8000a28 <__eqsf2+0x28>
 8000a48:	2000      	movs	r0, #0
 8000a4a:	e7ed      	b.n	8000a28 <__eqsf2+0x28>

08000a4c <__gesf2>:
 8000a4c:	b570      	push	{r4, r5, r6, lr}
 8000a4e:	0042      	lsls	r2, r0, #1
 8000a50:	0245      	lsls	r5, r0, #9
 8000a52:	024e      	lsls	r6, r1, #9
 8000a54:	004c      	lsls	r4, r1, #1
 8000a56:	0fc3      	lsrs	r3, r0, #31
 8000a58:	0a6d      	lsrs	r5, r5, #9
 8000a5a:	0e12      	lsrs	r2, r2, #24
 8000a5c:	0a76      	lsrs	r6, r6, #9
 8000a5e:	0e24      	lsrs	r4, r4, #24
 8000a60:	0fc8      	lsrs	r0, r1, #31
 8000a62:	2aff      	cmp	r2, #255	; 0xff
 8000a64:	d01b      	beq.n	8000a9e <__gesf2+0x52>
 8000a66:	2cff      	cmp	r4, #255	; 0xff
 8000a68:	d00e      	beq.n	8000a88 <__gesf2+0x3c>
 8000a6a:	2a00      	cmp	r2, #0
 8000a6c:	d11b      	bne.n	8000aa6 <__gesf2+0x5a>
 8000a6e:	2c00      	cmp	r4, #0
 8000a70:	d101      	bne.n	8000a76 <__gesf2+0x2a>
 8000a72:	2e00      	cmp	r6, #0
 8000a74:	d01c      	beq.n	8000ab0 <__gesf2+0x64>
 8000a76:	2d00      	cmp	r5, #0
 8000a78:	d00c      	beq.n	8000a94 <__gesf2+0x48>
 8000a7a:	4283      	cmp	r3, r0
 8000a7c:	d01c      	beq.n	8000ab8 <__gesf2+0x6c>
 8000a7e:	2102      	movs	r1, #2
 8000a80:	1e58      	subs	r0, r3, #1
 8000a82:	4008      	ands	r0, r1
 8000a84:	3801      	subs	r0, #1
 8000a86:	bd70      	pop	{r4, r5, r6, pc}
 8000a88:	2e00      	cmp	r6, #0
 8000a8a:	d122      	bne.n	8000ad2 <__gesf2+0x86>
 8000a8c:	2a00      	cmp	r2, #0
 8000a8e:	d1f4      	bne.n	8000a7a <__gesf2+0x2e>
 8000a90:	2d00      	cmp	r5, #0
 8000a92:	d1f2      	bne.n	8000a7a <__gesf2+0x2e>
 8000a94:	2800      	cmp	r0, #0
 8000a96:	d1f6      	bne.n	8000a86 <__gesf2+0x3a>
 8000a98:	2001      	movs	r0, #1
 8000a9a:	4240      	negs	r0, r0
 8000a9c:	e7f3      	b.n	8000a86 <__gesf2+0x3a>
 8000a9e:	2d00      	cmp	r5, #0
 8000aa0:	d117      	bne.n	8000ad2 <__gesf2+0x86>
 8000aa2:	2cff      	cmp	r4, #255	; 0xff
 8000aa4:	d0f0      	beq.n	8000a88 <__gesf2+0x3c>
 8000aa6:	2c00      	cmp	r4, #0
 8000aa8:	d1e7      	bne.n	8000a7a <__gesf2+0x2e>
 8000aaa:	2e00      	cmp	r6, #0
 8000aac:	d1e5      	bne.n	8000a7a <__gesf2+0x2e>
 8000aae:	e7e6      	b.n	8000a7e <__gesf2+0x32>
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	2d00      	cmp	r5, #0
 8000ab4:	d0e7      	beq.n	8000a86 <__gesf2+0x3a>
 8000ab6:	e7e2      	b.n	8000a7e <__gesf2+0x32>
 8000ab8:	42a2      	cmp	r2, r4
 8000aba:	dc05      	bgt.n	8000ac8 <__gesf2+0x7c>
 8000abc:	dbea      	blt.n	8000a94 <__gesf2+0x48>
 8000abe:	42b5      	cmp	r5, r6
 8000ac0:	d802      	bhi.n	8000ac8 <__gesf2+0x7c>
 8000ac2:	d3e7      	bcc.n	8000a94 <__gesf2+0x48>
 8000ac4:	2000      	movs	r0, #0
 8000ac6:	e7de      	b.n	8000a86 <__gesf2+0x3a>
 8000ac8:	4243      	negs	r3, r0
 8000aca:	4158      	adcs	r0, r3
 8000acc:	0040      	lsls	r0, r0, #1
 8000ace:	3801      	subs	r0, #1
 8000ad0:	e7d9      	b.n	8000a86 <__gesf2+0x3a>
 8000ad2:	2002      	movs	r0, #2
 8000ad4:	4240      	negs	r0, r0
 8000ad6:	e7d6      	b.n	8000a86 <__gesf2+0x3a>

08000ad8 <__lesf2>:
 8000ad8:	b570      	push	{r4, r5, r6, lr}
 8000ada:	0042      	lsls	r2, r0, #1
 8000adc:	0245      	lsls	r5, r0, #9
 8000ade:	024e      	lsls	r6, r1, #9
 8000ae0:	004c      	lsls	r4, r1, #1
 8000ae2:	0fc3      	lsrs	r3, r0, #31
 8000ae4:	0a6d      	lsrs	r5, r5, #9
 8000ae6:	0e12      	lsrs	r2, r2, #24
 8000ae8:	0a76      	lsrs	r6, r6, #9
 8000aea:	0e24      	lsrs	r4, r4, #24
 8000aec:	0fc8      	lsrs	r0, r1, #31
 8000aee:	2aff      	cmp	r2, #255	; 0xff
 8000af0:	d00b      	beq.n	8000b0a <__lesf2+0x32>
 8000af2:	2cff      	cmp	r4, #255	; 0xff
 8000af4:	d00d      	beq.n	8000b12 <__lesf2+0x3a>
 8000af6:	2a00      	cmp	r2, #0
 8000af8:	d11f      	bne.n	8000b3a <__lesf2+0x62>
 8000afa:	2c00      	cmp	r4, #0
 8000afc:	d116      	bne.n	8000b2c <__lesf2+0x54>
 8000afe:	2e00      	cmp	r6, #0
 8000b00:	d114      	bne.n	8000b2c <__lesf2+0x54>
 8000b02:	2000      	movs	r0, #0
 8000b04:	2d00      	cmp	r5, #0
 8000b06:	d010      	beq.n	8000b2a <__lesf2+0x52>
 8000b08:	e009      	b.n	8000b1e <__lesf2+0x46>
 8000b0a:	2d00      	cmp	r5, #0
 8000b0c:	d10c      	bne.n	8000b28 <__lesf2+0x50>
 8000b0e:	2cff      	cmp	r4, #255	; 0xff
 8000b10:	d113      	bne.n	8000b3a <__lesf2+0x62>
 8000b12:	2e00      	cmp	r6, #0
 8000b14:	d108      	bne.n	8000b28 <__lesf2+0x50>
 8000b16:	2a00      	cmp	r2, #0
 8000b18:	d008      	beq.n	8000b2c <__lesf2+0x54>
 8000b1a:	4283      	cmp	r3, r0
 8000b1c:	d012      	beq.n	8000b44 <__lesf2+0x6c>
 8000b1e:	2102      	movs	r1, #2
 8000b20:	1e58      	subs	r0, r3, #1
 8000b22:	4008      	ands	r0, r1
 8000b24:	3801      	subs	r0, #1
 8000b26:	e000      	b.n	8000b2a <__lesf2+0x52>
 8000b28:	2002      	movs	r0, #2
 8000b2a:	bd70      	pop	{r4, r5, r6, pc}
 8000b2c:	2d00      	cmp	r5, #0
 8000b2e:	d1f4      	bne.n	8000b1a <__lesf2+0x42>
 8000b30:	2800      	cmp	r0, #0
 8000b32:	d1fa      	bne.n	8000b2a <__lesf2+0x52>
 8000b34:	2001      	movs	r0, #1
 8000b36:	4240      	negs	r0, r0
 8000b38:	e7f7      	b.n	8000b2a <__lesf2+0x52>
 8000b3a:	2c00      	cmp	r4, #0
 8000b3c:	d1ed      	bne.n	8000b1a <__lesf2+0x42>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d1eb      	bne.n	8000b1a <__lesf2+0x42>
 8000b42:	e7ec      	b.n	8000b1e <__lesf2+0x46>
 8000b44:	42a2      	cmp	r2, r4
 8000b46:	dc05      	bgt.n	8000b54 <__lesf2+0x7c>
 8000b48:	dbf2      	blt.n	8000b30 <__lesf2+0x58>
 8000b4a:	42b5      	cmp	r5, r6
 8000b4c:	d802      	bhi.n	8000b54 <__lesf2+0x7c>
 8000b4e:	d3ef      	bcc.n	8000b30 <__lesf2+0x58>
 8000b50:	2000      	movs	r0, #0
 8000b52:	e7ea      	b.n	8000b2a <__lesf2+0x52>
 8000b54:	4243      	negs	r3, r0
 8000b56:	4158      	adcs	r0, r3
 8000b58:	0040      	lsls	r0, r0, #1
 8000b5a:	3801      	subs	r0, #1
 8000b5c:	e7e5      	b.n	8000b2a <__lesf2+0x52>
 8000b5e:	46c0      	nop			; (mov r8, r8)

08000b60 <__aeabi_fmul>:
 8000b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b62:	464f      	mov	r7, r9
 8000b64:	4646      	mov	r6, r8
 8000b66:	46d6      	mov	lr, sl
 8000b68:	0244      	lsls	r4, r0, #9
 8000b6a:	0045      	lsls	r5, r0, #1
 8000b6c:	b5c0      	push	{r6, r7, lr}
 8000b6e:	0a64      	lsrs	r4, r4, #9
 8000b70:	1c0f      	adds	r7, r1, #0
 8000b72:	0e2d      	lsrs	r5, r5, #24
 8000b74:	0fc6      	lsrs	r6, r0, #31
 8000b76:	2d00      	cmp	r5, #0
 8000b78:	d100      	bne.n	8000b7c <__aeabi_fmul+0x1c>
 8000b7a:	e08d      	b.n	8000c98 <__aeabi_fmul+0x138>
 8000b7c:	2dff      	cmp	r5, #255	; 0xff
 8000b7e:	d100      	bne.n	8000b82 <__aeabi_fmul+0x22>
 8000b80:	e092      	b.n	8000ca8 <__aeabi_fmul+0x148>
 8000b82:	2300      	movs	r3, #0
 8000b84:	2080      	movs	r0, #128	; 0x80
 8000b86:	4699      	mov	r9, r3
 8000b88:	469a      	mov	sl, r3
 8000b8a:	00e4      	lsls	r4, r4, #3
 8000b8c:	04c0      	lsls	r0, r0, #19
 8000b8e:	4304      	orrs	r4, r0
 8000b90:	3d7f      	subs	r5, #127	; 0x7f
 8000b92:	0278      	lsls	r0, r7, #9
 8000b94:	0a43      	lsrs	r3, r0, #9
 8000b96:	4698      	mov	r8, r3
 8000b98:	007b      	lsls	r3, r7, #1
 8000b9a:	0e1b      	lsrs	r3, r3, #24
 8000b9c:	0fff      	lsrs	r7, r7, #31
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_fmul+0x44>
 8000ba2:	e070      	b.n	8000c86 <__aeabi_fmul+0x126>
 8000ba4:	2bff      	cmp	r3, #255	; 0xff
 8000ba6:	d100      	bne.n	8000baa <__aeabi_fmul+0x4a>
 8000ba8:	e086      	b.n	8000cb8 <__aeabi_fmul+0x158>
 8000baa:	4642      	mov	r2, r8
 8000bac:	00d0      	lsls	r0, r2, #3
 8000bae:	2280      	movs	r2, #128	; 0x80
 8000bb0:	3b7f      	subs	r3, #127	; 0x7f
 8000bb2:	18ed      	adds	r5, r5, r3
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	04d2      	lsls	r2, r2, #19
 8000bb8:	4302      	orrs	r2, r0
 8000bba:	4690      	mov	r8, r2
 8000bbc:	469c      	mov	ip, r3
 8000bbe:	0031      	movs	r1, r6
 8000bc0:	464b      	mov	r3, r9
 8000bc2:	4079      	eors	r1, r7
 8000bc4:	1c68      	adds	r0, r5, #1
 8000bc6:	2b0f      	cmp	r3, #15
 8000bc8:	d81c      	bhi.n	8000c04 <__aeabi_fmul+0xa4>
 8000bca:	4a76      	ldr	r2, [pc, #472]	; (8000da4 <__aeabi_fmul+0x244>)
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	58d3      	ldr	r3, [r2, r3]
 8000bd0:	469f      	mov	pc, r3
 8000bd2:	0039      	movs	r1, r7
 8000bd4:	4644      	mov	r4, r8
 8000bd6:	46e2      	mov	sl, ip
 8000bd8:	4653      	mov	r3, sl
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d00f      	beq.n	8000bfe <__aeabi_fmul+0x9e>
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	d100      	bne.n	8000be4 <__aeabi_fmul+0x84>
 8000be2:	e0d7      	b.n	8000d94 <__aeabi_fmul+0x234>
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d137      	bne.n	8000c58 <__aeabi_fmul+0xf8>
 8000be8:	2000      	movs	r0, #0
 8000bea:	2400      	movs	r4, #0
 8000bec:	05c0      	lsls	r0, r0, #23
 8000bee:	4320      	orrs	r0, r4
 8000bf0:	07c9      	lsls	r1, r1, #31
 8000bf2:	4308      	orrs	r0, r1
 8000bf4:	bce0      	pop	{r5, r6, r7}
 8000bf6:	46ba      	mov	sl, r7
 8000bf8:	46b1      	mov	r9, r6
 8000bfa:	46a8      	mov	r8, r5
 8000bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bfe:	20ff      	movs	r0, #255	; 0xff
 8000c00:	2400      	movs	r4, #0
 8000c02:	e7f3      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000c04:	0c26      	lsrs	r6, r4, #16
 8000c06:	0424      	lsls	r4, r4, #16
 8000c08:	0c22      	lsrs	r2, r4, #16
 8000c0a:	4644      	mov	r4, r8
 8000c0c:	0424      	lsls	r4, r4, #16
 8000c0e:	0c24      	lsrs	r4, r4, #16
 8000c10:	4643      	mov	r3, r8
 8000c12:	0027      	movs	r7, r4
 8000c14:	0c1b      	lsrs	r3, r3, #16
 8000c16:	4357      	muls	r7, r2
 8000c18:	4374      	muls	r4, r6
 8000c1a:	435a      	muls	r2, r3
 8000c1c:	435e      	muls	r6, r3
 8000c1e:	1912      	adds	r2, r2, r4
 8000c20:	0c3b      	lsrs	r3, r7, #16
 8000c22:	189b      	adds	r3, r3, r2
 8000c24:	429c      	cmp	r4, r3
 8000c26:	d903      	bls.n	8000c30 <__aeabi_fmul+0xd0>
 8000c28:	2280      	movs	r2, #128	; 0x80
 8000c2a:	0252      	lsls	r2, r2, #9
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	4466      	add	r6, ip
 8000c30:	043f      	lsls	r7, r7, #16
 8000c32:	041a      	lsls	r2, r3, #16
 8000c34:	0c3f      	lsrs	r7, r7, #16
 8000c36:	19d2      	adds	r2, r2, r7
 8000c38:	0194      	lsls	r4, r2, #6
 8000c3a:	1e67      	subs	r7, r4, #1
 8000c3c:	41bc      	sbcs	r4, r7
 8000c3e:	0c1b      	lsrs	r3, r3, #16
 8000c40:	0e92      	lsrs	r2, r2, #26
 8000c42:	199b      	adds	r3, r3, r6
 8000c44:	4314      	orrs	r4, r2
 8000c46:	019b      	lsls	r3, r3, #6
 8000c48:	431c      	orrs	r4, r3
 8000c4a:	011b      	lsls	r3, r3, #4
 8000c4c:	d400      	bmi.n	8000c50 <__aeabi_fmul+0xf0>
 8000c4e:	e09b      	b.n	8000d88 <__aeabi_fmul+0x228>
 8000c50:	2301      	movs	r3, #1
 8000c52:	0862      	lsrs	r2, r4, #1
 8000c54:	401c      	ands	r4, r3
 8000c56:	4314      	orrs	r4, r2
 8000c58:	0002      	movs	r2, r0
 8000c5a:	327f      	adds	r2, #127	; 0x7f
 8000c5c:	2a00      	cmp	r2, #0
 8000c5e:	dd64      	ble.n	8000d2a <__aeabi_fmul+0x1ca>
 8000c60:	0763      	lsls	r3, r4, #29
 8000c62:	d004      	beq.n	8000c6e <__aeabi_fmul+0x10e>
 8000c64:	230f      	movs	r3, #15
 8000c66:	4023      	ands	r3, r4
 8000c68:	2b04      	cmp	r3, #4
 8000c6a:	d000      	beq.n	8000c6e <__aeabi_fmul+0x10e>
 8000c6c:	3404      	adds	r4, #4
 8000c6e:	0123      	lsls	r3, r4, #4
 8000c70:	d503      	bpl.n	8000c7a <__aeabi_fmul+0x11a>
 8000c72:	0002      	movs	r2, r0
 8000c74:	4b4c      	ldr	r3, [pc, #304]	; (8000da8 <__aeabi_fmul+0x248>)
 8000c76:	3280      	adds	r2, #128	; 0x80
 8000c78:	401c      	ands	r4, r3
 8000c7a:	2afe      	cmp	r2, #254	; 0xfe
 8000c7c:	dcbf      	bgt.n	8000bfe <__aeabi_fmul+0x9e>
 8000c7e:	01a4      	lsls	r4, r4, #6
 8000c80:	0a64      	lsrs	r4, r4, #9
 8000c82:	b2d0      	uxtb	r0, r2
 8000c84:	e7b2      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000c86:	4643      	mov	r3, r8
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d13d      	bne.n	8000d08 <__aeabi_fmul+0x1a8>
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	3301      	adds	r3, #1
 8000c90:	431a      	orrs	r2, r3
 8000c92:	4691      	mov	r9, r2
 8000c94:	469c      	mov	ip, r3
 8000c96:	e792      	b.n	8000bbe <__aeabi_fmul+0x5e>
 8000c98:	2c00      	cmp	r4, #0
 8000c9a:	d129      	bne.n	8000cf0 <__aeabi_fmul+0x190>
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	4699      	mov	r9, r3
 8000ca0:	3b03      	subs	r3, #3
 8000ca2:	2500      	movs	r5, #0
 8000ca4:	469a      	mov	sl, r3
 8000ca6:	e774      	b.n	8000b92 <__aeabi_fmul+0x32>
 8000ca8:	2c00      	cmp	r4, #0
 8000caa:	d11b      	bne.n	8000ce4 <__aeabi_fmul+0x184>
 8000cac:	2308      	movs	r3, #8
 8000cae:	4699      	mov	r9, r3
 8000cb0:	3b06      	subs	r3, #6
 8000cb2:	25ff      	movs	r5, #255	; 0xff
 8000cb4:	469a      	mov	sl, r3
 8000cb6:	e76c      	b.n	8000b92 <__aeabi_fmul+0x32>
 8000cb8:	4643      	mov	r3, r8
 8000cba:	35ff      	adds	r5, #255	; 0xff
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d10b      	bne.n	8000cd8 <__aeabi_fmul+0x178>
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	464a      	mov	r2, r9
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	4691      	mov	r9, r2
 8000cc8:	469c      	mov	ip, r3
 8000cca:	e778      	b.n	8000bbe <__aeabi_fmul+0x5e>
 8000ccc:	4653      	mov	r3, sl
 8000cce:	0031      	movs	r1, r6
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_fmul+0x176>
 8000cd4:	e783      	b.n	8000bde <__aeabi_fmul+0x7e>
 8000cd6:	e792      	b.n	8000bfe <__aeabi_fmul+0x9e>
 8000cd8:	2303      	movs	r3, #3
 8000cda:	464a      	mov	r2, r9
 8000cdc:	431a      	orrs	r2, r3
 8000cde:	4691      	mov	r9, r2
 8000ce0:	469c      	mov	ip, r3
 8000ce2:	e76c      	b.n	8000bbe <__aeabi_fmul+0x5e>
 8000ce4:	230c      	movs	r3, #12
 8000ce6:	4699      	mov	r9, r3
 8000ce8:	3b09      	subs	r3, #9
 8000cea:	25ff      	movs	r5, #255	; 0xff
 8000cec:	469a      	mov	sl, r3
 8000cee:	e750      	b.n	8000b92 <__aeabi_fmul+0x32>
 8000cf0:	0020      	movs	r0, r4
 8000cf2:	f001 fc59 	bl	80025a8 <__clzsi2>
 8000cf6:	2576      	movs	r5, #118	; 0x76
 8000cf8:	1f43      	subs	r3, r0, #5
 8000cfa:	409c      	lsls	r4, r3
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	426d      	negs	r5, r5
 8000d00:	4699      	mov	r9, r3
 8000d02:	469a      	mov	sl, r3
 8000d04:	1a2d      	subs	r5, r5, r0
 8000d06:	e744      	b.n	8000b92 <__aeabi_fmul+0x32>
 8000d08:	4640      	mov	r0, r8
 8000d0a:	f001 fc4d 	bl	80025a8 <__clzsi2>
 8000d0e:	4642      	mov	r2, r8
 8000d10:	1f43      	subs	r3, r0, #5
 8000d12:	409a      	lsls	r2, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	1a2d      	subs	r5, r5, r0
 8000d18:	4690      	mov	r8, r2
 8000d1a:	469c      	mov	ip, r3
 8000d1c:	3d76      	subs	r5, #118	; 0x76
 8000d1e:	e74e      	b.n	8000bbe <__aeabi_fmul+0x5e>
 8000d20:	2480      	movs	r4, #128	; 0x80
 8000d22:	2100      	movs	r1, #0
 8000d24:	20ff      	movs	r0, #255	; 0xff
 8000d26:	03e4      	lsls	r4, r4, #15
 8000d28:	e760      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	1a9b      	subs	r3, r3, r2
 8000d2e:	2b1b      	cmp	r3, #27
 8000d30:	dd00      	ble.n	8000d34 <__aeabi_fmul+0x1d4>
 8000d32:	e759      	b.n	8000be8 <__aeabi_fmul+0x88>
 8000d34:	0022      	movs	r2, r4
 8000d36:	309e      	adds	r0, #158	; 0x9e
 8000d38:	40da      	lsrs	r2, r3
 8000d3a:	4084      	lsls	r4, r0
 8000d3c:	0013      	movs	r3, r2
 8000d3e:	1e62      	subs	r2, r4, #1
 8000d40:	4194      	sbcs	r4, r2
 8000d42:	431c      	orrs	r4, r3
 8000d44:	0763      	lsls	r3, r4, #29
 8000d46:	d004      	beq.n	8000d52 <__aeabi_fmul+0x1f2>
 8000d48:	230f      	movs	r3, #15
 8000d4a:	4023      	ands	r3, r4
 8000d4c:	2b04      	cmp	r3, #4
 8000d4e:	d000      	beq.n	8000d52 <__aeabi_fmul+0x1f2>
 8000d50:	3404      	adds	r4, #4
 8000d52:	0163      	lsls	r3, r4, #5
 8000d54:	d51a      	bpl.n	8000d8c <__aeabi_fmul+0x22c>
 8000d56:	2001      	movs	r0, #1
 8000d58:	2400      	movs	r4, #0
 8000d5a:	e747      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000d5c:	2080      	movs	r0, #128	; 0x80
 8000d5e:	03c0      	lsls	r0, r0, #15
 8000d60:	4204      	tst	r4, r0
 8000d62:	d009      	beq.n	8000d78 <__aeabi_fmul+0x218>
 8000d64:	4643      	mov	r3, r8
 8000d66:	4203      	tst	r3, r0
 8000d68:	d106      	bne.n	8000d78 <__aeabi_fmul+0x218>
 8000d6a:	4644      	mov	r4, r8
 8000d6c:	4304      	orrs	r4, r0
 8000d6e:	0264      	lsls	r4, r4, #9
 8000d70:	0039      	movs	r1, r7
 8000d72:	20ff      	movs	r0, #255	; 0xff
 8000d74:	0a64      	lsrs	r4, r4, #9
 8000d76:	e739      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000d78:	2080      	movs	r0, #128	; 0x80
 8000d7a:	03c0      	lsls	r0, r0, #15
 8000d7c:	4304      	orrs	r4, r0
 8000d7e:	0264      	lsls	r4, r4, #9
 8000d80:	0031      	movs	r1, r6
 8000d82:	20ff      	movs	r0, #255	; 0xff
 8000d84:	0a64      	lsrs	r4, r4, #9
 8000d86:	e731      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000d88:	0028      	movs	r0, r5
 8000d8a:	e765      	b.n	8000c58 <__aeabi_fmul+0xf8>
 8000d8c:	01a4      	lsls	r4, r4, #6
 8000d8e:	2000      	movs	r0, #0
 8000d90:	0a64      	lsrs	r4, r4, #9
 8000d92:	e72b      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000d94:	2080      	movs	r0, #128	; 0x80
 8000d96:	03c0      	lsls	r0, r0, #15
 8000d98:	4304      	orrs	r4, r0
 8000d9a:	0264      	lsls	r4, r4, #9
 8000d9c:	20ff      	movs	r0, #255	; 0xff
 8000d9e:	0a64      	lsrs	r4, r4, #9
 8000da0:	e724      	b.n	8000bec <__aeabi_fmul+0x8c>
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	08006030 	.word	0x08006030
 8000da8:	f7ffffff 	.word	0xf7ffffff

08000dac <__aeabi_fsub>:
 8000dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dae:	46ce      	mov	lr, r9
 8000db0:	4647      	mov	r7, r8
 8000db2:	0243      	lsls	r3, r0, #9
 8000db4:	0a5b      	lsrs	r3, r3, #9
 8000db6:	024e      	lsls	r6, r1, #9
 8000db8:	00da      	lsls	r2, r3, #3
 8000dba:	4694      	mov	ip, r2
 8000dbc:	0a72      	lsrs	r2, r6, #9
 8000dbe:	4691      	mov	r9, r2
 8000dc0:	0045      	lsls	r5, r0, #1
 8000dc2:	004a      	lsls	r2, r1, #1
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	0e2d      	lsrs	r5, r5, #24
 8000dc8:	001f      	movs	r7, r3
 8000dca:	0fc4      	lsrs	r4, r0, #31
 8000dcc:	0e12      	lsrs	r2, r2, #24
 8000dce:	0fc9      	lsrs	r1, r1, #31
 8000dd0:	09b6      	lsrs	r6, r6, #6
 8000dd2:	2aff      	cmp	r2, #255	; 0xff
 8000dd4:	d05b      	beq.n	8000e8e <__aeabi_fsub+0xe2>
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	4041      	eors	r1, r0
 8000dda:	428c      	cmp	r4, r1
 8000ddc:	d039      	beq.n	8000e52 <__aeabi_fsub+0xa6>
 8000dde:	1aa8      	subs	r0, r5, r2
 8000de0:	2800      	cmp	r0, #0
 8000de2:	dd5a      	ble.n	8000e9a <__aeabi_fsub+0xee>
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	d06a      	beq.n	8000ebe <__aeabi_fsub+0x112>
 8000de8:	2dff      	cmp	r5, #255	; 0xff
 8000dea:	d100      	bne.n	8000dee <__aeabi_fsub+0x42>
 8000dec:	e0d9      	b.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000dee:	2280      	movs	r2, #128	; 0x80
 8000df0:	04d2      	lsls	r2, r2, #19
 8000df2:	4316      	orrs	r6, r2
 8000df4:	281b      	cmp	r0, #27
 8000df6:	dc00      	bgt.n	8000dfa <__aeabi_fsub+0x4e>
 8000df8:	e0e9      	b.n	8000fce <__aeabi_fsub+0x222>
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	4663      	mov	r3, ip
 8000dfe:	1a18      	subs	r0, r3, r0
 8000e00:	0143      	lsls	r3, r0, #5
 8000e02:	d400      	bmi.n	8000e06 <__aeabi_fsub+0x5a>
 8000e04:	e0b4      	b.n	8000f70 <__aeabi_fsub+0x1c4>
 8000e06:	0180      	lsls	r0, r0, #6
 8000e08:	0987      	lsrs	r7, r0, #6
 8000e0a:	0038      	movs	r0, r7
 8000e0c:	f001 fbcc 	bl	80025a8 <__clzsi2>
 8000e10:	3805      	subs	r0, #5
 8000e12:	4087      	lsls	r7, r0
 8000e14:	4285      	cmp	r5, r0
 8000e16:	dc00      	bgt.n	8000e1a <__aeabi_fsub+0x6e>
 8000e18:	e0cc      	b.n	8000fb4 <__aeabi_fsub+0x208>
 8000e1a:	1a2d      	subs	r5, r5, r0
 8000e1c:	48b5      	ldr	r0, [pc, #724]	; (80010f4 <__aeabi_fsub+0x348>)
 8000e1e:	4038      	ands	r0, r7
 8000e20:	0743      	lsls	r3, r0, #29
 8000e22:	d004      	beq.n	8000e2e <__aeabi_fsub+0x82>
 8000e24:	230f      	movs	r3, #15
 8000e26:	4003      	ands	r3, r0
 8000e28:	2b04      	cmp	r3, #4
 8000e2a:	d000      	beq.n	8000e2e <__aeabi_fsub+0x82>
 8000e2c:	3004      	adds	r0, #4
 8000e2e:	0143      	lsls	r3, r0, #5
 8000e30:	d400      	bmi.n	8000e34 <__aeabi_fsub+0x88>
 8000e32:	e0a0      	b.n	8000f76 <__aeabi_fsub+0x1ca>
 8000e34:	1c6a      	adds	r2, r5, #1
 8000e36:	2dfe      	cmp	r5, #254	; 0xfe
 8000e38:	d100      	bne.n	8000e3c <__aeabi_fsub+0x90>
 8000e3a:	e08d      	b.n	8000f58 <__aeabi_fsub+0x1ac>
 8000e3c:	0180      	lsls	r0, r0, #6
 8000e3e:	0a47      	lsrs	r7, r0, #9
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	05d0      	lsls	r0, r2, #23
 8000e44:	4338      	orrs	r0, r7
 8000e46:	07e4      	lsls	r4, r4, #31
 8000e48:	4320      	orrs	r0, r4
 8000e4a:	bcc0      	pop	{r6, r7}
 8000e4c:	46b9      	mov	r9, r7
 8000e4e:	46b0      	mov	r8, r6
 8000e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e52:	1aa8      	subs	r0, r5, r2
 8000e54:	4680      	mov	r8, r0
 8000e56:	2800      	cmp	r0, #0
 8000e58:	dd45      	ble.n	8000ee6 <__aeabi_fsub+0x13a>
 8000e5a:	2a00      	cmp	r2, #0
 8000e5c:	d070      	beq.n	8000f40 <__aeabi_fsub+0x194>
 8000e5e:	2dff      	cmp	r5, #255	; 0xff
 8000e60:	d100      	bne.n	8000e64 <__aeabi_fsub+0xb8>
 8000e62:	e09e      	b.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	04db      	lsls	r3, r3, #19
 8000e68:	431e      	orrs	r6, r3
 8000e6a:	4643      	mov	r3, r8
 8000e6c:	2b1b      	cmp	r3, #27
 8000e6e:	dc00      	bgt.n	8000e72 <__aeabi_fsub+0xc6>
 8000e70:	e0d2      	b.n	8001018 <__aeabi_fsub+0x26c>
 8000e72:	2001      	movs	r0, #1
 8000e74:	4460      	add	r0, ip
 8000e76:	0143      	lsls	r3, r0, #5
 8000e78:	d57a      	bpl.n	8000f70 <__aeabi_fsub+0x1c4>
 8000e7a:	3501      	adds	r5, #1
 8000e7c:	2dff      	cmp	r5, #255	; 0xff
 8000e7e:	d06b      	beq.n	8000f58 <__aeabi_fsub+0x1ac>
 8000e80:	2301      	movs	r3, #1
 8000e82:	4a9d      	ldr	r2, [pc, #628]	; (80010f8 <__aeabi_fsub+0x34c>)
 8000e84:	4003      	ands	r3, r0
 8000e86:	0840      	lsrs	r0, r0, #1
 8000e88:	4010      	ands	r0, r2
 8000e8a:	4318      	orrs	r0, r3
 8000e8c:	e7c8      	b.n	8000e20 <__aeabi_fsub+0x74>
 8000e8e:	2e00      	cmp	r6, #0
 8000e90:	d020      	beq.n	8000ed4 <__aeabi_fsub+0x128>
 8000e92:	428c      	cmp	r4, r1
 8000e94:	d023      	beq.n	8000ede <__aeabi_fsub+0x132>
 8000e96:	0028      	movs	r0, r5
 8000e98:	38ff      	subs	r0, #255	; 0xff
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d039      	beq.n	8000f12 <__aeabi_fsub+0x166>
 8000e9e:	1b57      	subs	r7, r2, r5
 8000ea0:	2d00      	cmp	r5, #0
 8000ea2:	d000      	beq.n	8000ea6 <__aeabi_fsub+0xfa>
 8000ea4:	e09d      	b.n	8000fe2 <__aeabi_fsub+0x236>
 8000ea6:	4663      	mov	r3, ip
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d100      	bne.n	8000eae <__aeabi_fsub+0x102>
 8000eac:	e0db      	b.n	8001066 <__aeabi_fsub+0x2ba>
 8000eae:	1e7b      	subs	r3, r7, #1
 8000eb0:	2f01      	cmp	r7, #1
 8000eb2:	d100      	bne.n	8000eb6 <__aeabi_fsub+0x10a>
 8000eb4:	e10d      	b.n	80010d2 <__aeabi_fsub+0x326>
 8000eb6:	2fff      	cmp	r7, #255	; 0xff
 8000eb8:	d071      	beq.n	8000f9e <__aeabi_fsub+0x1f2>
 8000eba:	001f      	movs	r7, r3
 8000ebc:	e098      	b.n	8000ff0 <__aeabi_fsub+0x244>
 8000ebe:	2e00      	cmp	r6, #0
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_fsub+0x118>
 8000ec2:	e0a7      	b.n	8001014 <__aeabi_fsub+0x268>
 8000ec4:	1e42      	subs	r2, r0, #1
 8000ec6:	2801      	cmp	r0, #1
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fsub+0x120>
 8000eca:	e0e6      	b.n	800109a <__aeabi_fsub+0x2ee>
 8000ecc:	28ff      	cmp	r0, #255	; 0xff
 8000ece:	d068      	beq.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000ed0:	0010      	movs	r0, r2
 8000ed2:	e78f      	b.n	8000df4 <__aeabi_fsub+0x48>
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	4041      	eors	r1, r0
 8000ed8:	42a1      	cmp	r1, r4
 8000eda:	d000      	beq.n	8000ede <__aeabi_fsub+0x132>
 8000edc:	e77f      	b.n	8000dde <__aeabi_fsub+0x32>
 8000ede:	20ff      	movs	r0, #255	; 0xff
 8000ee0:	4240      	negs	r0, r0
 8000ee2:	4680      	mov	r8, r0
 8000ee4:	44a8      	add	r8, r5
 8000ee6:	4640      	mov	r0, r8
 8000ee8:	2800      	cmp	r0, #0
 8000eea:	d038      	beq.n	8000f5e <__aeabi_fsub+0x1b2>
 8000eec:	1b51      	subs	r1, r2, r5
 8000eee:	2d00      	cmp	r5, #0
 8000ef0:	d100      	bne.n	8000ef4 <__aeabi_fsub+0x148>
 8000ef2:	e0ae      	b.n	8001052 <__aeabi_fsub+0x2a6>
 8000ef4:	2aff      	cmp	r2, #255	; 0xff
 8000ef6:	d100      	bne.n	8000efa <__aeabi_fsub+0x14e>
 8000ef8:	e0df      	b.n	80010ba <__aeabi_fsub+0x30e>
 8000efa:	2380      	movs	r3, #128	; 0x80
 8000efc:	4660      	mov	r0, ip
 8000efe:	04db      	lsls	r3, r3, #19
 8000f00:	4318      	orrs	r0, r3
 8000f02:	4684      	mov	ip, r0
 8000f04:	291b      	cmp	r1, #27
 8000f06:	dc00      	bgt.n	8000f0a <__aeabi_fsub+0x15e>
 8000f08:	e0d9      	b.n	80010be <__aeabi_fsub+0x312>
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	0015      	movs	r5, r2
 8000f0e:	1980      	adds	r0, r0, r6
 8000f10:	e7b1      	b.n	8000e76 <__aeabi_fsub+0xca>
 8000f12:	20fe      	movs	r0, #254	; 0xfe
 8000f14:	1c6a      	adds	r2, r5, #1
 8000f16:	4210      	tst	r0, r2
 8000f18:	d171      	bne.n	8000ffe <__aeabi_fsub+0x252>
 8000f1a:	2d00      	cmp	r5, #0
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_fsub+0x174>
 8000f1e:	e0a6      	b.n	800106e <__aeabi_fsub+0x2c2>
 8000f20:	4663      	mov	r3, ip
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d100      	bne.n	8000f28 <__aeabi_fsub+0x17c>
 8000f26:	e0d9      	b.n	80010dc <__aeabi_fsub+0x330>
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2e00      	cmp	r6, #0
 8000f2c:	d100      	bne.n	8000f30 <__aeabi_fsub+0x184>
 8000f2e:	e788      	b.n	8000e42 <__aeabi_fsub+0x96>
 8000f30:	1b98      	subs	r0, r3, r6
 8000f32:	0143      	lsls	r3, r0, #5
 8000f34:	d400      	bmi.n	8000f38 <__aeabi_fsub+0x18c>
 8000f36:	e0e1      	b.n	80010fc <__aeabi_fsub+0x350>
 8000f38:	4663      	mov	r3, ip
 8000f3a:	000c      	movs	r4, r1
 8000f3c:	1af0      	subs	r0, r6, r3
 8000f3e:	e76f      	b.n	8000e20 <__aeabi_fsub+0x74>
 8000f40:	2e00      	cmp	r6, #0
 8000f42:	d100      	bne.n	8000f46 <__aeabi_fsub+0x19a>
 8000f44:	e0b7      	b.n	80010b6 <__aeabi_fsub+0x30a>
 8000f46:	0002      	movs	r2, r0
 8000f48:	3a01      	subs	r2, #1
 8000f4a:	2801      	cmp	r0, #1
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_fsub+0x1a4>
 8000f4e:	e09c      	b.n	800108a <__aeabi_fsub+0x2de>
 8000f50:	28ff      	cmp	r0, #255	; 0xff
 8000f52:	d026      	beq.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000f54:	4690      	mov	r8, r2
 8000f56:	e788      	b.n	8000e6a <__aeabi_fsub+0xbe>
 8000f58:	22ff      	movs	r2, #255	; 0xff
 8000f5a:	2700      	movs	r7, #0
 8000f5c:	e771      	b.n	8000e42 <__aeabi_fsub+0x96>
 8000f5e:	20fe      	movs	r0, #254	; 0xfe
 8000f60:	1c6a      	adds	r2, r5, #1
 8000f62:	4210      	tst	r0, r2
 8000f64:	d064      	beq.n	8001030 <__aeabi_fsub+0x284>
 8000f66:	2aff      	cmp	r2, #255	; 0xff
 8000f68:	d0f6      	beq.n	8000f58 <__aeabi_fsub+0x1ac>
 8000f6a:	0015      	movs	r5, r2
 8000f6c:	4466      	add	r6, ip
 8000f6e:	0870      	lsrs	r0, r6, #1
 8000f70:	0743      	lsls	r3, r0, #29
 8000f72:	d000      	beq.n	8000f76 <__aeabi_fsub+0x1ca>
 8000f74:	e756      	b.n	8000e24 <__aeabi_fsub+0x78>
 8000f76:	08c3      	lsrs	r3, r0, #3
 8000f78:	2dff      	cmp	r5, #255	; 0xff
 8000f7a:	d012      	beq.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000f7c:	025b      	lsls	r3, r3, #9
 8000f7e:	0a5f      	lsrs	r7, r3, #9
 8000f80:	b2ea      	uxtb	r2, r5
 8000f82:	e75e      	b.n	8000e42 <__aeabi_fsub+0x96>
 8000f84:	4662      	mov	r2, ip
 8000f86:	2a00      	cmp	r2, #0
 8000f88:	d100      	bne.n	8000f8c <__aeabi_fsub+0x1e0>
 8000f8a:	e096      	b.n	80010ba <__aeabi_fsub+0x30e>
 8000f8c:	2e00      	cmp	r6, #0
 8000f8e:	d008      	beq.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000f90:	2280      	movs	r2, #128	; 0x80
 8000f92:	03d2      	lsls	r2, r2, #15
 8000f94:	4213      	tst	r3, r2
 8000f96:	d004      	beq.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000f98:	4648      	mov	r0, r9
 8000f9a:	4210      	tst	r0, r2
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fsub+0x1f6>
 8000f9e:	000c      	movs	r4, r1
 8000fa0:	464b      	mov	r3, r9
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d0d8      	beq.n	8000f58 <__aeabi_fsub+0x1ac>
 8000fa6:	2780      	movs	r7, #128	; 0x80
 8000fa8:	03ff      	lsls	r7, r7, #15
 8000faa:	431f      	orrs	r7, r3
 8000fac:	027f      	lsls	r7, r7, #9
 8000fae:	22ff      	movs	r2, #255	; 0xff
 8000fb0:	0a7f      	lsrs	r7, r7, #9
 8000fb2:	e746      	b.n	8000e42 <__aeabi_fsub+0x96>
 8000fb4:	2320      	movs	r3, #32
 8000fb6:	003a      	movs	r2, r7
 8000fb8:	1b45      	subs	r5, r0, r5
 8000fba:	0038      	movs	r0, r7
 8000fbc:	3501      	adds	r5, #1
 8000fbe:	40ea      	lsrs	r2, r5
 8000fc0:	1b5d      	subs	r5, r3, r5
 8000fc2:	40a8      	lsls	r0, r5
 8000fc4:	1e43      	subs	r3, r0, #1
 8000fc6:	4198      	sbcs	r0, r3
 8000fc8:	2500      	movs	r5, #0
 8000fca:	4310      	orrs	r0, r2
 8000fcc:	e728      	b.n	8000e20 <__aeabi_fsub+0x74>
 8000fce:	2320      	movs	r3, #32
 8000fd0:	1a1b      	subs	r3, r3, r0
 8000fd2:	0032      	movs	r2, r6
 8000fd4:	409e      	lsls	r6, r3
 8000fd6:	40c2      	lsrs	r2, r0
 8000fd8:	0030      	movs	r0, r6
 8000fda:	1e43      	subs	r3, r0, #1
 8000fdc:	4198      	sbcs	r0, r3
 8000fde:	4310      	orrs	r0, r2
 8000fe0:	e70c      	b.n	8000dfc <__aeabi_fsub+0x50>
 8000fe2:	2aff      	cmp	r2, #255	; 0xff
 8000fe4:	d0db      	beq.n	8000f9e <__aeabi_fsub+0x1f2>
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	4660      	mov	r0, ip
 8000fea:	04db      	lsls	r3, r3, #19
 8000fec:	4318      	orrs	r0, r3
 8000fee:	4684      	mov	ip, r0
 8000ff0:	2f1b      	cmp	r7, #27
 8000ff2:	dd56      	ble.n	80010a2 <__aeabi_fsub+0x2f6>
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	000c      	movs	r4, r1
 8000ff8:	0015      	movs	r5, r2
 8000ffa:	1a30      	subs	r0, r6, r0
 8000ffc:	e700      	b.n	8000e00 <__aeabi_fsub+0x54>
 8000ffe:	4663      	mov	r3, ip
 8001000:	1b9f      	subs	r7, r3, r6
 8001002:	017b      	lsls	r3, r7, #5
 8001004:	d43d      	bmi.n	8001082 <__aeabi_fsub+0x2d6>
 8001006:	2f00      	cmp	r7, #0
 8001008:	d000      	beq.n	800100c <__aeabi_fsub+0x260>
 800100a:	e6fe      	b.n	8000e0a <__aeabi_fsub+0x5e>
 800100c:	2400      	movs	r4, #0
 800100e:	2200      	movs	r2, #0
 8001010:	2700      	movs	r7, #0
 8001012:	e716      	b.n	8000e42 <__aeabi_fsub+0x96>
 8001014:	0005      	movs	r5, r0
 8001016:	e7af      	b.n	8000f78 <__aeabi_fsub+0x1cc>
 8001018:	0032      	movs	r2, r6
 800101a:	4643      	mov	r3, r8
 800101c:	4641      	mov	r1, r8
 800101e:	40da      	lsrs	r2, r3
 8001020:	2320      	movs	r3, #32
 8001022:	1a5b      	subs	r3, r3, r1
 8001024:	409e      	lsls	r6, r3
 8001026:	0030      	movs	r0, r6
 8001028:	1e43      	subs	r3, r0, #1
 800102a:	4198      	sbcs	r0, r3
 800102c:	4310      	orrs	r0, r2
 800102e:	e721      	b.n	8000e74 <__aeabi_fsub+0xc8>
 8001030:	2d00      	cmp	r5, #0
 8001032:	d1a7      	bne.n	8000f84 <__aeabi_fsub+0x1d8>
 8001034:	4663      	mov	r3, ip
 8001036:	2b00      	cmp	r3, #0
 8001038:	d059      	beq.n	80010ee <__aeabi_fsub+0x342>
 800103a:	2200      	movs	r2, #0
 800103c:	2e00      	cmp	r6, #0
 800103e:	d100      	bne.n	8001042 <__aeabi_fsub+0x296>
 8001040:	e6ff      	b.n	8000e42 <__aeabi_fsub+0x96>
 8001042:	0030      	movs	r0, r6
 8001044:	4460      	add	r0, ip
 8001046:	0143      	lsls	r3, r0, #5
 8001048:	d592      	bpl.n	8000f70 <__aeabi_fsub+0x1c4>
 800104a:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <__aeabi_fsub+0x348>)
 800104c:	3501      	adds	r5, #1
 800104e:	4018      	ands	r0, r3
 8001050:	e78e      	b.n	8000f70 <__aeabi_fsub+0x1c4>
 8001052:	4663      	mov	r3, ip
 8001054:	2b00      	cmp	r3, #0
 8001056:	d047      	beq.n	80010e8 <__aeabi_fsub+0x33c>
 8001058:	1e4b      	subs	r3, r1, #1
 800105a:	2901      	cmp	r1, #1
 800105c:	d015      	beq.n	800108a <__aeabi_fsub+0x2de>
 800105e:	29ff      	cmp	r1, #255	; 0xff
 8001060:	d02b      	beq.n	80010ba <__aeabi_fsub+0x30e>
 8001062:	0019      	movs	r1, r3
 8001064:	e74e      	b.n	8000f04 <__aeabi_fsub+0x158>
 8001066:	000c      	movs	r4, r1
 8001068:	464b      	mov	r3, r9
 800106a:	003d      	movs	r5, r7
 800106c:	e784      	b.n	8000f78 <__aeabi_fsub+0x1cc>
 800106e:	4662      	mov	r2, ip
 8001070:	2a00      	cmp	r2, #0
 8001072:	d18b      	bne.n	8000f8c <__aeabi_fsub+0x1e0>
 8001074:	2e00      	cmp	r6, #0
 8001076:	d192      	bne.n	8000f9e <__aeabi_fsub+0x1f2>
 8001078:	2780      	movs	r7, #128	; 0x80
 800107a:	2400      	movs	r4, #0
 800107c:	22ff      	movs	r2, #255	; 0xff
 800107e:	03ff      	lsls	r7, r7, #15
 8001080:	e6df      	b.n	8000e42 <__aeabi_fsub+0x96>
 8001082:	4663      	mov	r3, ip
 8001084:	000c      	movs	r4, r1
 8001086:	1af7      	subs	r7, r6, r3
 8001088:	e6bf      	b.n	8000e0a <__aeabi_fsub+0x5e>
 800108a:	0030      	movs	r0, r6
 800108c:	4460      	add	r0, ip
 800108e:	2501      	movs	r5, #1
 8001090:	0143      	lsls	r3, r0, #5
 8001092:	d400      	bmi.n	8001096 <__aeabi_fsub+0x2ea>
 8001094:	e76c      	b.n	8000f70 <__aeabi_fsub+0x1c4>
 8001096:	2502      	movs	r5, #2
 8001098:	e6f2      	b.n	8000e80 <__aeabi_fsub+0xd4>
 800109a:	4663      	mov	r3, ip
 800109c:	2501      	movs	r5, #1
 800109e:	1b98      	subs	r0, r3, r6
 80010a0:	e6ae      	b.n	8000e00 <__aeabi_fsub+0x54>
 80010a2:	2320      	movs	r3, #32
 80010a4:	4664      	mov	r4, ip
 80010a6:	4660      	mov	r0, ip
 80010a8:	40fc      	lsrs	r4, r7
 80010aa:	1bdf      	subs	r7, r3, r7
 80010ac:	40b8      	lsls	r0, r7
 80010ae:	1e43      	subs	r3, r0, #1
 80010b0:	4198      	sbcs	r0, r3
 80010b2:	4320      	orrs	r0, r4
 80010b4:	e79f      	b.n	8000ff6 <__aeabi_fsub+0x24a>
 80010b6:	0005      	movs	r5, r0
 80010b8:	e75e      	b.n	8000f78 <__aeabi_fsub+0x1cc>
 80010ba:	464b      	mov	r3, r9
 80010bc:	e771      	b.n	8000fa2 <__aeabi_fsub+0x1f6>
 80010be:	2320      	movs	r3, #32
 80010c0:	4665      	mov	r5, ip
 80010c2:	4660      	mov	r0, ip
 80010c4:	40cd      	lsrs	r5, r1
 80010c6:	1a59      	subs	r1, r3, r1
 80010c8:	4088      	lsls	r0, r1
 80010ca:	1e43      	subs	r3, r0, #1
 80010cc:	4198      	sbcs	r0, r3
 80010ce:	4328      	orrs	r0, r5
 80010d0:	e71c      	b.n	8000f0c <__aeabi_fsub+0x160>
 80010d2:	4663      	mov	r3, ip
 80010d4:	000c      	movs	r4, r1
 80010d6:	2501      	movs	r5, #1
 80010d8:	1af0      	subs	r0, r6, r3
 80010da:	e691      	b.n	8000e00 <__aeabi_fsub+0x54>
 80010dc:	2e00      	cmp	r6, #0
 80010de:	d095      	beq.n	800100c <__aeabi_fsub+0x260>
 80010e0:	000c      	movs	r4, r1
 80010e2:	464f      	mov	r7, r9
 80010e4:	2200      	movs	r2, #0
 80010e6:	e6ac      	b.n	8000e42 <__aeabi_fsub+0x96>
 80010e8:	464b      	mov	r3, r9
 80010ea:	000d      	movs	r5, r1
 80010ec:	e744      	b.n	8000f78 <__aeabi_fsub+0x1cc>
 80010ee:	464f      	mov	r7, r9
 80010f0:	2200      	movs	r2, #0
 80010f2:	e6a6      	b.n	8000e42 <__aeabi_fsub+0x96>
 80010f4:	fbffffff 	.word	0xfbffffff
 80010f8:	7dffffff 	.word	0x7dffffff
 80010fc:	2800      	cmp	r0, #0
 80010fe:	d000      	beq.n	8001102 <__aeabi_fsub+0x356>
 8001100:	e736      	b.n	8000f70 <__aeabi_fsub+0x1c4>
 8001102:	2400      	movs	r4, #0
 8001104:	2700      	movs	r7, #0
 8001106:	e69c      	b.n	8000e42 <__aeabi_fsub+0x96>

08001108 <__aeabi_f2iz>:
 8001108:	0241      	lsls	r1, r0, #9
 800110a:	0042      	lsls	r2, r0, #1
 800110c:	0fc3      	lsrs	r3, r0, #31
 800110e:	0a49      	lsrs	r1, r1, #9
 8001110:	2000      	movs	r0, #0
 8001112:	0e12      	lsrs	r2, r2, #24
 8001114:	2a7e      	cmp	r2, #126	; 0x7e
 8001116:	dd03      	ble.n	8001120 <__aeabi_f2iz+0x18>
 8001118:	2a9d      	cmp	r2, #157	; 0x9d
 800111a:	dd02      	ble.n	8001122 <__aeabi_f2iz+0x1a>
 800111c:	4a09      	ldr	r2, [pc, #36]	; (8001144 <__aeabi_f2iz+0x3c>)
 800111e:	1898      	adds	r0, r3, r2
 8001120:	4770      	bx	lr
 8001122:	2080      	movs	r0, #128	; 0x80
 8001124:	0400      	lsls	r0, r0, #16
 8001126:	4301      	orrs	r1, r0
 8001128:	2a95      	cmp	r2, #149	; 0x95
 800112a:	dc07      	bgt.n	800113c <__aeabi_f2iz+0x34>
 800112c:	2096      	movs	r0, #150	; 0x96
 800112e:	1a82      	subs	r2, r0, r2
 8001130:	40d1      	lsrs	r1, r2
 8001132:	4248      	negs	r0, r1
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1f3      	bne.n	8001120 <__aeabi_f2iz+0x18>
 8001138:	0008      	movs	r0, r1
 800113a:	e7f1      	b.n	8001120 <__aeabi_f2iz+0x18>
 800113c:	3a96      	subs	r2, #150	; 0x96
 800113e:	4091      	lsls	r1, r2
 8001140:	e7f7      	b.n	8001132 <__aeabi_f2iz+0x2a>
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	7fffffff 	.word	0x7fffffff

08001148 <__aeabi_dadd>:
 8001148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114a:	464f      	mov	r7, r9
 800114c:	4646      	mov	r6, r8
 800114e:	46d6      	mov	lr, sl
 8001150:	000d      	movs	r5, r1
 8001152:	0004      	movs	r4, r0
 8001154:	b5c0      	push	{r6, r7, lr}
 8001156:	001f      	movs	r7, r3
 8001158:	0011      	movs	r1, r2
 800115a:	0328      	lsls	r0, r5, #12
 800115c:	0f62      	lsrs	r2, r4, #29
 800115e:	0a40      	lsrs	r0, r0, #9
 8001160:	4310      	orrs	r0, r2
 8001162:	007a      	lsls	r2, r7, #1
 8001164:	0d52      	lsrs	r2, r2, #21
 8001166:	00e3      	lsls	r3, r4, #3
 8001168:	033c      	lsls	r4, r7, #12
 800116a:	4691      	mov	r9, r2
 800116c:	0a64      	lsrs	r4, r4, #9
 800116e:	0ffa      	lsrs	r2, r7, #31
 8001170:	0f4f      	lsrs	r7, r1, #29
 8001172:	006e      	lsls	r6, r5, #1
 8001174:	4327      	orrs	r7, r4
 8001176:	4692      	mov	sl, r2
 8001178:	46b8      	mov	r8, r7
 800117a:	0d76      	lsrs	r6, r6, #21
 800117c:	0fed      	lsrs	r5, r5, #31
 800117e:	00c9      	lsls	r1, r1, #3
 8001180:	4295      	cmp	r5, r2
 8001182:	d100      	bne.n	8001186 <__aeabi_dadd+0x3e>
 8001184:	e099      	b.n	80012ba <__aeabi_dadd+0x172>
 8001186:	464c      	mov	r4, r9
 8001188:	1b34      	subs	r4, r6, r4
 800118a:	46a4      	mov	ip, r4
 800118c:	2c00      	cmp	r4, #0
 800118e:	dc00      	bgt.n	8001192 <__aeabi_dadd+0x4a>
 8001190:	e07c      	b.n	800128c <__aeabi_dadd+0x144>
 8001192:	464a      	mov	r2, r9
 8001194:	2a00      	cmp	r2, #0
 8001196:	d100      	bne.n	800119a <__aeabi_dadd+0x52>
 8001198:	e0b8      	b.n	800130c <__aeabi_dadd+0x1c4>
 800119a:	4ac5      	ldr	r2, [pc, #788]	; (80014b0 <__aeabi_dadd+0x368>)
 800119c:	4296      	cmp	r6, r2
 800119e:	d100      	bne.n	80011a2 <__aeabi_dadd+0x5a>
 80011a0:	e11c      	b.n	80013dc <__aeabi_dadd+0x294>
 80011a2:	2280      	movs	r2, #128	; 0x80
 80011a4:	003c      	movs	r4, r7
 80011a6:	0412      	lsls	r2, r2, #16
 80011a8:	4314      	orrs	r4, r2
 80011aa:	46a0      	mov	r8, r4
 80011ac:	4662      	mov	r2, ip
 80011ae:	2a38      	cmp	r2, #56	; 0x38
 80011b0:	dd00      	ble.n	80011b4 <__aeabi_dadd+0x6c>
 80011b2:	e161      	b.n	8001478 <__aeabi_dadd+0x330>
 80011b4:	2a1f      	cmp	r2, #31
 80011b6:	dd00      	ble.n	80011ba <__aeabi_dadd+0x72>
 80011b8:	e1cc      	b.n	8001554 <__aeabi_dadd+0x40c>
 80011ba:	4664      	mov	r4, ip
 80011bc:	2220      	movs	r2, #32
 80011be:	1b12      	subs	r2, r2, r4
 80011c0:	4644      	mov	r4, r8
 80011c2:	4094      	lsls	r4, r2
 80011c4:	000f      	movs	r7, r1
 80011c6:	46a1      	mov	r9, r4
 80011c8:	4664      	mov	r4, ip
 80011ca:	4091      	lsls	r1, r2
 80011cc:	40e7      	lsrs	r7, r4
 80011ce:	464c      	mov	r4, r9
 80011d0:	1e4a      	subs	r2, r1, #1
 80011d2:	4191      	sbcs	r1, r2
 80011d4:	433c      	orrs	r4, r7
 80011d6:	4642      	mov	r2, r8
 80011d8:	4321      	orrs	r1, r4
 80011da:	4664      	mov	r4, ip
 80011dc:	40e2      	lsrs	r2, r4
 80011de:	1a80      	subs	r0, r0, r2
 80011e0:	1a5c      	subs	r4, r3, r1
 80011e2:	42a3      	cmp	r3, r4
 80011e4:	419b      	sbcs	r3, r3
 80011e6:	425f      	negs	r7, r3
 80011e8:	1bc7      	subs	r7, r0, r7
 80011ea:	023b      	lsls	r3, r7, #8
 80011ec:	d400      	bmi.n	80011f0 <__aeabi_dadd+0xa8>
 80011ee:	e0d0      	b.n	8001392 <__aeabi_dadd+0x24a>
 80011f0:	027f      	lsls	r7, r7, #9
 80011f2:	0a7f      	lsrs	r7, r7, #9
 80011f4:	2f00      	cmp	r7, #0
 80011f6:	d100      	bne.n	80011fa <__aeabi_dadd+0xb2>
 80011f8:	e0ff      	b.n	80013fa <__aeabi_dadd+0x2b2>
 80011fa:	0038      	movs	r0, r7
 80011fc:	f001 f9d4 	bl	80025a8 <__clzsi2>
 8001200:	0001      	movs	r1, r0
 8001202:	3908      	subs	r1, #8
 8001204:	2320      	movs	r3, #32
 8001206:	0022      	movs	r2, r4
 8001208:	1a5b      	subs	r3, r3, r1
 800120a:	408f      	lsls	r7, r1
 800120c:	40da      	lsrs	r2, r3
 800120e:	408c      	lsls	r4, r1
 8001210:	4317      	orrs	r7, r2
 8001212:	42b1      	cmp	r1, r6
 8001214:	da00      	bge.n	8001218 <__aeabi_dadd+0xd0>
 8001216:	e0ff      	b.n	8001418 <__aeabi_dadd+0x2d0>
 8001218:	1b89      	subs	r1, r1, r6
 800121a:	1c4b      	adds	r3, r1, #1
 800121c:	2b1f      	cmp	r3, #31
 800121e:	dd00      	ble.n	8001222 <__aeabi_dadd+0xda>
 8001220:	e0a8      	b.n	8001374 <__aeabi_dadd+0x22c>
 8001222:	2220      	movs	r2, #32
 8001224:	0039      	movs	r1, r7
 8001226:	1ad2      	subs	r2, r2, r3
 8001228:	0020      	movs	r0, r4
 800122a:	4094      	lsls	r4, r2
 800122c:	4091      	lsls	r1, r2
 800122e:	40d8      	lsrs	r0, r3
 8001230:	1e62      	subs	r2, r4, #1
 8001232:	4194      	sbcs	r4, r2
 8001234:	40df      	lsrs	r7, r3
 8001236:	2600      	movs	r6, #0
 8001238:	4301      	orrs	r1, r0
 800123a:	430c      	orrs	r4, r1
 800123c:	0763      	lsls	r3, r4, #29
 800123e:	d009      	beq.n	8001254 <__aeabi_dadd+0x10c>
 8001240:	230f      	movs	r3, #15
 8001242:	4023      	ands	r3, r4
 8001244:	2b04      	cmp	r3, #4
 8001246:	d005      	beq.n	8001254 <__aeabi_dadd+0x10c>
 8001248:	1d23      	adds	r3, r4, #4
 800124a:	42a3      	cmp	r3, r4
 800124c:	41a4      	sbcs	r4, r4
 800124e:	4264      	negs	r4, r4
 8001250:	193f      	adds	r7, r7, r4
 8001252:	001c      	movs	r4, r3
 8001254:	023b      	lsls	r3, r7, #8
 8001256:	d400      	bmi.n	800125a <__aeabi_dadd+0x112>
 8001258:	e09e      	b.n	8001398 <__aeabi_dadd+0x250>
 800125a:	4b95      	ldr	r3, [pc, #596]	; (80014b0 <__aeabi_dadd+0x368>)
 800125c:	3601      	adds	r6, #1
 800125e:	429e      	cmp	r6, r3
 8001260:	d100      	bne.n	8001264 <__aeabi_dadd+0x11c>
 8001262:	e0b7      	b.n	80013d4 <__aeabi_dadd+0x28c>
 8001264:	4a93      	ldr	r2, [pc, #588]	; (80014b4 <__aeabi_dadd+0x36c>)
 8001266:	08e4      	lsrs	r4, r4, #3
 8001268:	4017      	ands	r7, r2
 800126a:	077b      	lsls	r3, r7, #29
 800126c:	0571      	lsls	r1, r6, #21
 800126e:	027f      	lsls	r7, r7, #9
 8001270:	4323      	orrs	r3, r4
 8001272:	0b3f      	lsrs	r7, r7, #12
 8001274:	0d4a      	lsrs	r2, r1, #21
 8001276:	0512      	lsls	r2, r2, #20
 8001278:	433a      	orrs	r2, r7
 800127a:	07ed      	lsls	r5, r5, #31
 800127c:	432a      	orrs	r2, r5
 800127e:	0018      	movs	r0, r3
 8001280:	0011      	movs	r1, r2
 8001282:	bce0      	pop	{r5, r6, r7}
 8001284:	46ba      	mov	sl, r7
 8001286:	46b1      	mov	r9, r6
 8001288:	46a8      	mov	r8, r5
 800128a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800128c:	2c00      	cmp	r4, #0
 800128e:	d04b      	beq.n	8001328 <__aeabi_dadd+0x1e0>
 8001290:	464c      	mov	r4, r9
 8001292:	1ba4      	subs	r4, r4, r6
 8001294:	46a4      	mov	ip, r4
 8001296:	2e00      	cmp	r6, #0
 8001298:	d000      	beq.n	800129c <__aeabi_dadd+0x154>
 800129a:	e123      	b.n	80014e4 <__aeabi_dadd+0x39c>
 800129c:	0004      	movs	r4, r0
 800129e:	431c      	orrs	r4, r3
 80012a0:	d100      	bne.n	80012a4 <__aeabi_dadd+0x15c>
 80012a2:	e1af      	b.n	8001604 <__aeabi_dadd+0x4bc>
 80012a4:	4662      	mov	r2, ip
 80012a6:	1e54      	subs	r4, r2, #1
 80012a8:	2a01      	cmp	r2, #1
 80012aa:	d100      	bne.n	80012ae <__aeabi_dadd+0x166>
 80012ac:	e215      	b.n	80016da <__aeabi_dadd+0x592>
 80012ae:	4d80      	ldr	r5, [pc, #512]	; (80014b0 <__aeabi_dadd+0x368>)
 80012b0:	45ac      	cmp	ip, r5
 80012b2:	d100      	bne.n	80012b6 <__aeabi_dadd+0x16e>
 80012b4:	e1c8      	b.n	8001648 <__aeabi_dadd+0x500>
 80012b6:	46a4      	mov	ip, r4
 80012b8:	e11b      	b.n	80014f2 <__aeabi_dadd+0x3aa>
 80012ba:	464a      	mov	r2, r9
 80012bc:	1ab2      	subs	r2, r6, r2
 80012be:	4694      	mov	ip, r2
 80012c0:	2a00      	cmp	r2, #0
 80012c2:	dc00      	bgt.n	80012c6 <__aeabi_dadd+0x17e>
 80012c4:	e0ac      	b.n	8001420 <__aeabi_dadd+0x2d8>
 80012c6:	464a      	mov	r2, r9
 80012c8:	2a00      	cmp	r2, #0
 80012ca:	d043      	beq.n	8001354 <__aeabi_dadd+0x20c>
 80012cc:	4a78      	ldr	r2, [pc, #480]	; (80014b0 <__aeabi_dadd+0x368>)
 80012ce:	4296      	cmp	r6, r2
 80012d0:	d100      	bne.n	80012d4 <__aeabi_dadd+0x18c>
 80012d2:	e1af      	b.n	8001634 <__aeabi_dadd+0x4ec>
 80012d4:	2280      	movs	r2, #128	; 0x80
 80012d6:	003c      	movs	r4, r7
 80012d8:	0412      	lsls	r2, r2, #16
 80012da:	4314      	orrs	r4, r2
 80012dc:	46a0      	mov	r8, r4
 80012de:	4662      	mov	r2, ip
 80012e0:	2a38      	cmp	r2, #56	; 0x38
 80012e2:	dc67      	bgt.n	80013b4 <__aeabi_dadd+0x26c>
 80012e4:	2a1f      	cmp	r2, #31
 80012e6:	dc00      	bgt.n	80012ea <__aeabi_dadd+0x1a2>
 80012e8:	e15f      	b.n	80015aa <__aeabi_dadd+0x462>
 80012ea:	4647      	mov	r7, r8
 80012ec:	3a20      	subs	r2, #32
 80012ee:	40d7      	lsrs	r7, r2
 80012f0:	4662      	mov	r2, ip
 80012f2:	2a20      	cmp	r2, #32
 80012f4:	d005      	beq.n	8001302 <__aeabi_dadd+0x1ba>
 80012f6:	4664      	mov	r4, ip
 80012f8:	2240      	movs	r2, #64	; 0x40
 80012fa:	1b12      	subs	r2, r2, r4
 80012fc:	4644      	mov	r4, r8
 80012fe:	4094      	lsls	r4, r2
 8001300:	4321      	orrs	r1, r4
 8001302:	1e4a      	subs	r2, r1, #1
 8001304:	4191      	sbcs	r1, r2
 8001306:	000c      	movs	r4, r1
 8001308:	433c      	orrs	r4, r7
 800130a:	e057      	b.n	80013bc <__aeabi_dadd+0x274>
 800130c:	003a      	movs	r2, r7
 800130e:	430a      	orrs	r2, r1
 8001310:	d100      	bne.n	8001314 <__aeabi_dadd+0x1cc>
 8001312:	e105      	b.n	8001520 <__aeabi_dadd+0x3d8>
 8001314:	0022      	movs	r2, r4
 8001316:	3a01      	subs	r2, #1
 8001318:	2c01      	cmp	r4, #1
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x1d6>
 800131c:	e182      	b.n	8001624 <__aeabi_dadd+0x4dc>
 800131e:	4c64      	ldr	r4, [pc, #400]	; (80014b0 <__aeabi_dadd+0x368>)
 8001320:	45a4      	cmp	ip, r4
 8001322:	d05b      	beq.n	80013dc <__aeabi_dadd+0x294>
 8001324:	4694      	mov	ip, r2
 8001326:	e741      	b.n	80011ac <__aeabi_dadd+0x64>
 8001328:	4c63      	ldr	r4, [pc, #396]	; (80014b8 <__aeabi_dadd+0x370>)
 800132a:	1c77      	adds	r7, r6, #1
 800132c:	4227      	tst	r7, r4
 800132e:	d000      	beq.n	8001332 <__aeabi_dadd+0x1ea>
 8001330:	e0c4      	b.n	80014bc <__aeabi_dadd+0x374>
 8001332:	0004      	movs	r4, r0
 8001334:	431c      	orrs	r4, r3
 8001336:	2e00      	cmp	r6, #0
 8001338:	d000      	beq.n	800133c <__aeabi_dadd+0x1f4>
 800133a:	e169      	b.n	8001610 <__aeabi_dadd+0x4c8>
 800133c:	2c00      	cmp	r4, #0
 800133e:	d100      	bne.n	8001342 <__aeabi_dadd+0x1fa>
 8001340:	e1bf      	b.n	80016c2 <__aeabi_dadd+0x57a>
 8001342:	4644      	mov	r4, r8
 8001344:	430c      	orrs	r4, r1
 8001346:	d000      	beq.n	800134a <__aeabi_dadd+0x202>
 8001348:	e1d0      	b.n	80016ec <__aeabi_dadd+0x5a4>
 800134a:	0742      	lsls	r2, r0, #29
 800134c:	08db      	lsrs	r3, r3, #3
 800134e:	4313      	orrs	r3, r2
 8001350:	08c0      	lsrs	r0, r0, #3
 8001352:	e029      	b.n	80013a8 <__aeabi_dadd+0x260>
 8001354:	003a      	movs	r2, r7
 8001356:	430a      	orrs	r2, r1
 8001358:	d100      	bne.n	800135c <__aeabi_dadd+0x214>
 800135a:	e170      	b.n	800163e <__aeabi_dadd+0x4f6>
 800135c:	4662      	mov	r2, ip
 800135e:	4664      	mov	r4, ip
 8001360:	3a01      	subs	r2, #1
 8001362:	2c01      	cmp	r4, #1
 8001364:	d100      	bne.n	8001368 <__aeabi_dadd+0x220>
 8001366:	e0e0      	b.n	800152a <__aeabi_dadd+0x3e2>
 8001368:	4c51      	ldr	r4, [pc, #324]	; (80014b0 <__aeabi_dadd+0x368>)
 800136a:	45a4      	cmp	ip, r4
 800136c:	d100      	bne.n	8001370 <__aeabi_dadd+0x228>
 800136e:	e161      	b.n	8001634 <__aeabi_dadd+0x4ec>
 8001370:	4694      	mov	ip, r2
 8001372:	e7b4      	b.n	80012de <__aeabi_dadd+0x196>
 8001374:	003a      	movs	r2, r7
 8001376:	391f      	subs	r1, #31
 8001378:	40ca      	lsrs	r2, r1
 800137a:	0011      	movs	r1, r2
 800137c:	2b20      	cmp	r3, #32
 800137e:	d003      	beq.n	8001388 <__aeabi_dadd+0x240>
 8001380:	2240      	movs	r2, #64	; 0x40
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	409f      	lsls	r7, r3
 8001386:	433c      	orrs	r4, r7
 8001388:	1e63      	subs	r3, r4, #1
 800138a:	419c      	sbcs	r4, r3
 800138c:	2700      	movs	r7, #0
 800138e:	2600      	movs	r6, #0
 8001390:	430c      	orrs	r4, r1
 8001392:	0763      	lsls	r3, r4, #29
 8001394:	d000      	beq.n	8001398 <__aeabi_dadd+0x250>
 8001396:	e753      	b.n	8001240 <__aeabi_dadd+0xf8>
 8001398:	46b4      	mov	ip, r6
 800139a:	08e4      	lsrs	r4, r4, #3
 800139c:	077b      	lsls	r3, r7, #29
 800139e:	4323      	orrs	r3, r4
 80013a0:	08f8      	lsrs	r0, r7, #3
 80013a2:	4a43      	ldr	r2, [pc, #268]	; (80014b0 <__aeabi_dadd+0x368>)
 80013a4:	4594      	cmp	ip, r2
 80013a6:	d01d      	beq.n	80013e4 <__aeabi_dadd+0x29c>
 80013a8:	4662      	mov	r2, ip
 80013aa:	0307      	lsls	r7, r0, #12
 80013ac:	0552      	lsls	r2, r2, #21
 80013ae:	0b3f      	lsrs	r7, r7, #12
 80013b0:	0d52      	lsrs	r2, r2, #21
 80013b2:	e760      	b.n	8001276 <__aeabi_dadd+0x12e>
 80013b4:	4644      	mov	r4, r8
 80013b6:	430c      	orrs	r4, r1
 80013b8:	1e62      	subs	r2, r4, #1
 80013ba:	4194      	sbcs	r4, r2
 80013bc:	18e4      	adds	r4, r4, r3
 80013be:	429c      	cmp	r4, r3
 80013c0:	419b      	sbcs	r3, r3
 80013c2:	425f      	negs	r7, r3
 80013c4:	183f      	adds	r7, r7, r0
 80013c6:	023b      	lsls	r3, r7, #8
 80013c8:	d5e3      	bpl.n	8001392 <__aeabi_dadd+0x24a>
 80013ca:	4b39      	ldr	r3, [pc, #228]	; (80014b0 <__aeabi_dadd+0x368>)
 80013cc:	3601      	adds	r6, #1
 80013ce:	429e      	cmp	r6, r3
 80013d0:	d000      	beq.n	80013d4 <__aeabi_dadd+0x28c>
 80013d2:	e0b5      	b.n	8001540 <__aeabi_dadd+0x3f8>
 80013d4:	0032      	movs	r2, r6
 80013d6:	2700      	movs	r7, #0
 80013d8:	2300      	movs	r3, #0
 80013da:	e74c      	b.n	8001276 <__aeabi_dadd+0x12e>
 80013dc:	0742      	lsls	r2, r0, #29
 80013de:	08db      	lsrs	r3, r3, #3
 80013e0:	4313      	orrs	r3, r2
 80013e2:	08c0      	lsrs	r0, r0, #3
 80013e4:	001a      	movs	r2, r3
 80013e6:	4302      	orrs	r2, r0
 80013e8:	d100      	bne.n	80013ec <__aeabi_dadd+0x2a4>
 80013ea:	e1e1      	b.n	80017b0 <__aeabi_dadd+0x668>
 80013ec:	2780      	movs	r7, #128	; 0x80
 80013ee:	033f      	lsls	r7, r7, #12
 80013f0:	4307      	orrs	r7, r0
 80013f2:	033f      	lsls	r7, r7, #12
 80013f4:	4a2e      	ldr	r2, [pc, #184]	; (80014b0 <__aeabi_dadd+0x368>)
 80013f6:	0b3f      	lsrs	r7, r7, #12
 80013f8:	e73d      	b.n	8001276 <__aeabi_dadd+0x12e>
 80013fa:	0020      	movs	r0, r4
 80013fc:	f001 f8d4 	bl	80025a8 <__clzsi2>
 8001400:	0001      	movs	r1, r0
 8001402:	3118      	adds	r1, #24
 8001404:	291f      	cmp	r1, #31
 8001406:	dc00      	bgt.n	800140a <__aeabi_dadd+0x2c2>
 8001408:	e6fc      	b.n	8001204 <__aeabi_dadd+0xbc>
 800140a:	3808      	subs	r0, #8
 800140c:	4084      	lsls	r4, r0
 800140e:	0027      	movs	r7, r4
 8001410:	2400      	movs	r4, #0
 8001412:	42b1      	cmp	r1, r6
 8001414:	db00      	blt.n	8001418 <__aeabi_dadd+0x2d0>
 8001416:	e6ff      	b.n	8001218 <__aeabi_dadd+0xd0>
 8001418:	4a26      	ldr	r2, [pc, #152]	; (80014b4 <__aeabi_dadd+0x36c>)
 800141a:	1a76      	subs	r6, r6, r1
 800141c:	4017      	ands	r7, r2
 800141e:	e70d      	b.n	800123c <__aeabi_dadd+0xf4>
 8001420:	2a00      	cmp	r2, #0
 8001422:	d02f      	beq.n	8001484 <__aeabi_dadd+0x33c>
 8001424:	464a      	mov	r2, r9
 8001426:	1b92      	subs	r2, r2, r6
 8001428:	4694      	mov	ip, r2
 800142a:	2e00      	cmp	r6, #0
 800142c:	d100      	bne.n	8001430 <__aeabi_dadd+0x2e8>
 800142e:	e0ad      	b.n	800158c <__aeabi_dadd+0x444>
 8001430:	4a1f      	ldr	r2, [pc, #124]	; (80014b0 <__aeabi_dadd+0x368>)
 8001432:	4591      	cmp	r9, r2
 8001434:	d100      	bne.n	8001438 <__aeabi_dadd+0x2f0>
 8001436:	e10f      	b.n	8001658 <__aeabi_dadd+0x510>
 8001438:	2280      	movs	r2, #128	; 0x80
 800143a:	0412      	lsls	r2, r2, #16
 800143c:	4310      	orrs	r0, r2
 800143e:	4662      	mov	r2, ip
 8001440:	2a38      	cmp	r2, #56	; 0x38
 8001442:	dd00      	ble.n	8001446 <__aeabi_dadd+0x2fe>
 8001444:	e10f      	b.n	8001666 <__aeabi_dadd+0x51e>
 8001446:	2a1f      	cmp	r2, #31
 8001448:	dd00      	ble.n	800144c <__aeabi_dadd+0x304>
 800144a:	e180      	b.n	800174e <__aeabi_dadd+0x606>
 800144c:	4664      	mov	r4, ip
 800144e:	2220      	movs	r2, #32
 8001450:	001e      	movs	r6, r3
 8001452:	1b12      	subs	r2, r2, r4
 8001454:	4667      	mov	r7, ip
 8001456:	0004      	movs	r4, r0
 8001458:	4093      	lsls	r3, r2
 800145a:	4094      	lsls	r4, r2
 800145c:	40fe      	lsrs	r6, r7
 800145e:	1e5a      	subs	r2, r3, #1
 8001460:	4193      	sbcs	r3, r2
 8001462:	40f8      	lsrs	r0, r7
 8001464:	4334      	orrs	r4, r6
 8001466:	431c      	orrs	r4, r3
 8001468:	4480      	add	r8, r0
 800146a:	1864      	adds	r4, r4, r1
 800146c:	428c      	cmp	r4, r1
 800146e:	41bf      	sbcs	r7, r7
 8001470:	427f      	negs	r7, r7
 8001472:	464e      	mov	r6, r9
 8001474:	4447      	add	r7, r8
 8001476:	e7a6      	b.n	80013c6 <__aeabi_dadd+0x27e>
 8001478:	4642      	mov	r2, r8
 800147a:	430a      	orrs	r2, r1
 800147c:	0011      	movs	r1, r2
 800147e:	1e4a      	subs	r2, r1, #1
 8001480:	4191      	sbcs	r1, r2
 8001482:	e6ad      	b.n	80011e0 <__aeabi_dadd+0x98>
 8001484:	4c0c      	ldr	r4, [pc, #48]	; (80014b8 <__aeabi_dadd+0x370>)
 8001486:	1c72      	adds	r2, r6, #1
 8001488:	4222      	tst	r2, r4
 800148a:	d000      	beq.n	800148e <__aeabi_dadd+0x346>
 800148c:	e0a1      	b.n	80015d2 <__aeabi_dadd+0x48a>
 800148e:	0002      	movs	r2, r0
 8001490:	431a      	orrs	r2, r3
 8001492:	2e00      	cmp	r6, #0
 8001494:	d000      	beq.n	8001498 <__aeabi_dadd+0x350>
 8001496:	e0fa      	b.n	800168e <__aeabi_dadd+0x546>
 8001498:	2a00      	cmp	r2, #0
 800149a:	d100      	bne.n	800149e <__aeabi_dadd+0x356>
 800149c:	e145      	b.n	800172a <__aeabi_dadd+0x5e2>
 800149e:	003a      	movs	r2, r7
 80014a0:	430a      	orrs	r2, r1
 80014a2:	d000      	beq.n	80014a6 <__aeabi_dadd+0x35e>
 80014a4:	e146      	b.n	8001734 <__aeabi_dadd+0x5ec>
 80014a6:	0742      	lsls	r2, r0, #29
 80014a8:	08db      	lsrs	r3, r3, #3
 80014aa:	4313      	orrs	r3, r2
 80014ac:	08c0      	lsrs	r0, r0, #3
 80014ae:	e77b      	b.n	80013a8 <__aeabi_dadd+0x260>
 80014b0:	000007ff 	.word	0x000007ff
 80014b4:	ff7fffff 	.word	0xff7fffff
 80014b8:	000007fe 	.word	0x000007fe
 80014bc:	4647      	mov	r7, r8
 80014be:	1a5c      	subs	r4, r3, r1
 80014c0:	1bc2      	subs	r2, r0, r7
 80014c2:	42a3      	cmp	r3, r4
 80014c4:	41bf      	sbcs	r7, r7
 80014c6:	427f      	negs	r7, r7
 80014c8:	46b9      	mov	r9, r7
 80014ca:	0017      	movs	r7, r2
 80014cc:	464a      	mov	r2, r9
 80014ce:	1abf      	subs	r7, r7, r2
 80014d0:	023a      	lsls	r2, r7, #8
 80014d2:	d500      	bpl.n	80014d6 <__aeabi_dadd+0x38e>
 80014d4:	e08d      	b.n	80015f2 <__aeabi_dadd+0x4aa>
 80014d6:	0023      	movs	r3, r4
 80014d8:	433b      	orrs	r3, r7
 80014da:	d000      	beq.n	80014de <__aeabi_dadd+0x396>
 80014dc:	e68a      	b.n	80011f4 <__aeabi_dadd+0xac>
 80014de:	2000      	movs	r0, #0
 80014e0:	2500      	movs	r5, #0
 80014e2:	e761      	b.n	80013a8 <__aeabi_dadd+0x260>
 80014e4:	4cb4      	ldr	r4, [pc, #720]	; (80017b8 <__aeabi_dadd+0x670>)
 80014e6:	45a1      	cmp	r9, r4
 80014e8:	d100      	bne.n	80014ec <__aeabi_dadd+0x3a4>
 80014ea:	e0ad      	b.n	8001648 <__aeabi_dadd+0x500>
 80014ec:	2480      	movs	r4, #128	; 0x80
 80014ee:	0424      	lsls	r4, r4, #16
 80014f0:	4320      	orrs	r0, r4
 80014f2:	4664      	mov	r4, ip
 80014f4:	2c38      	cmp	r4, #56	; 0x38
 80014f6:	dc3d      	bgt.n	8001574 <__aeabi_dadd+0x42c>
 80014f8:	4662      	mov	r2, ip
 80014fa:	2c1f      	cmp	r4, #31
 80014fc:	dd00      	ble.n	8001500 <__aeabi_dadd+0x3b8>
 80014fe:	e0b7      	b.n	8001670 <__aeabi_dadd+0x528>
 8001500:	2520      	movs	r5, #32
 8001502:	001e      	movs	r6, r3
 8001504:	1b2d      	subs	r5, r5, r4
 8001506:	0004      	movs	r4, r0
 8001508:	40ab      	lsls	r3, r5
 800150a:	40ac      	lsls	r4, r5
 800150c:	40d6      	lsrs	r6, r2
 800150e:	40d0      	lsrs	r0, r2
 8001510:	4642      	mov	r2, r8
 8001512:	1e5d      	subs	r5, r3, #1
 8001514:	41ab      	sbcs	r3, r5
 8001516:	4334      	orrs	r4, r6
 8001518:	1a12      	subs	r2, r2, r0
 800151a:	4690      	mov	r8, r2
 800151c:	4323      	orrs	r3, r4
 800151e:	e02c      	b.n	800157a <__aeabi_dadd+0x432>
 8001520:	0742      	lsls	r2, r0, #29
 8001522:	08db      	lsrs	r3, r3, #3
 8001524:	4313      	orrs	r3, r2
 8001526:	08c0      	lsrs	r0, r0, #3
 8001528:	e73b      	b.n	80013a2 <__aeabi_dadd+0x25a>
 800152a:	185c      	adds	r4, r3, r1
 800152c:	429c      	cmp	r4, r3
 800152e:	419b      	sbcs	r3, r3
 8001530:	4440      	add	r0, r8
 8001532:	425b      	negs	r3, r3
 8001534:	18c7      	adds	r7, r0, r3
 8001536:	2601      	movs	r6, #1
 8001538:	023b      	lsls	r3, r7, #8
 800153a:	d400      	bmi.n	800153e <__aeabi_dadd+0x3f6>
 800153c:	e729      	b.n	8001392 <__aeabi_dadd+0x24a>
 800153e:	2602      	movs	r6, #2
 8001540:	4a9e      	ldr	r2, [pc, #632]	; (80017bc <__aeabi_dadd+0x674>)
 8001542:	0863      	lsrs	r3, r4, #1
 8001544:	4017      	ands	r7, r2
 8001546:	2201      	movs	r2, #1
 8001548:	4014      	ands	r4, r2
 800154a:	431c      	orrs	r4, r3
 800154c:	07fb      	lsls	r3, r7, #31
 800154e:	431c      	orrs	r4, r3
 8001550:	087f      	lsrs	r7, r7, #1
 8001552:	e673      	b.n	800123c <__aeabi_dadd+0xf4>
 8001554:	4644      	mov	r4, r8
 8001556:	3a20      	subs	r2, #32
 8001558:	40d4      	lsrs	r4, r2
 800155a:	4662      	mov	r2, ip
 800155c:	2a20      	cmp	r2, #32
 800155e:	d005      	beq.n	800156c <__aeabi_dadd+0x424>
 8001560:	4667      	mov	r7, ip
 8001562:	2240      	movs	r2, #64	; 0x40
 8001564:	1bd2      	subs	r2, r2, r7
 8001566:	4647      	mov	r7, r8
 8001568:	4097      	lsls	r7, r2
 800156a:	4339      	orrs	r1, r7
 800156c:	1e4a      	subs	r2, r1, #1
 800156e:	4191      	sbcs	r1, r2
 8001570:	4321      	orrs	r1, r4
 8001572:	e635      	b.n	80011e0 <__aeabi_dadd+0x98>
 8001574:	4303      	orrs	r3, r0
 8001576:	1e58      	subs	r0, r3, #1
 8001578:	4183      	sbcs	r3, r0
 800157a:	1acc      	subs	r4, r1, r3
 800157c:	42a1      	cmp	r1, r4
 800157e:	41bf      	sbcs	r7, r7
 8001580:	4643      	mov	r3, r8
 8001582:	427f      	negs	r7, r7
 8001584:	4655      	mov	r5, sl
 8001586:	464e      	mov	r6, r9
 8001588:	1bdf      	subs	r7, r3, r7
 800158a:	e62e      	b.n	80011ea <__aeabi_dadd+0xa2>
 800158c:	0002      	movs	r2, r0
 800158e:	431a      	orrs	r2, r3
 8001590:	d100      	bne.n	8001594 <__aeabi_dadd+0x44c>
 8001592:	e0bd      	b.n	8001710 <__aeabi_dadd+0x5c8>
 8001594:	4662      	mov	r2, ip
 8001596:	4664      	mov	r4, ip
 8001598:	3a01      	subs	r2, #1
 800159a:	2c01      	cmp	r4, #1
 800159c:	d100      	bne.n	80015a0 <__aeabi_dadd+0x458>
 800159e:	e0e5      	b.n	800176c <__aeabi_dadd+0x624>
 80015a0:	4c85      	ldr	r4, [pc, #532]	; (80017b8 <__aeabi_dadd+0x670>)
 80015a2:	45a4      	cmp	ip, r4
 80015a4:	d058      	beq.n	8001658 <__aeabi_dadd+0x510>
 80015a6:	4694      	mov	ip, r2
 80015a8:	e749      	b.n	800143e <__aeabi_dadd+0x2f6>
 80015aa:	4664      	mov	r4, ip
 80015ac:	2220      	movs	r2, #32
 80015ae:	1b12      	subs	r2, r2, r4
 80015b0:	4644      	mov	r4, r8
 80015b2:	4094      	lsls	r4, r2
 80015b4:	000f      	movs	r7, r1
 80015b6:	46a1      	mov	r9, r4
 80015b8:	4664      	mov	r4, ip
 80015ba:	4091      	lsls	r1, r2
 80015bc:	40e7      	lsrs	r7, r4
 80015be:	464c      	mov	r4, r9
 80015c0:	1e4a      	subs	r2, r1, #1
 80015c2:	4191      	sbcs	r1, r2
 80015c4:	433c      	orrs	r4, r7
 80015c6:	4642      	mov	r2, r8
 80015c8:	430c      	orrs	r4, r1
 80015ca:	4661      	mov	r1, ip
 80015cc:	40ca      	lsrs	r2, r1
 80015ce:	1880      	adds	r0, r0, r2
 80015d0:	e6f4      	b.n	80013bc <__aeabi_dadd+0x274>
 80015d2:	4c79      	ldr	r4, [pc, #484]	; (80017b8 <__aeabi_dadd+0x670>)
 80015d4:	42a2      	cmp	r2, r4
 80015d6:	d100      	bne.n	80015da <__aeabi_dadd+0x492>
 80015d8:	e6fd      	b.n	80013d6 <__aeabi_dadd+0x28e>
 80015da:	1859      	adds	r1, r3, r1
 80015dc:	4299      	cmp	r1, r3
 80015de:	419b      	sbcs	r3, r3
 80015e0:	4440      	add	r0, r8
 80015e2:	425f      	negs	r7, r3
 80015e4:	19c7      	adds	r7, r0, r7
 80015e6:	07fc      	lsls	r4, r7, #31
 80015e8:	0849      	lsrs	r1, r1, #1
 80015ea:	0016      	movs	r6, r2
 80015ec:	430c      	orrs	r4, r1
 80015ee:	087f      	lsrs	r7, r7, #1
 80015f0:	e6cf      	b.n	8001392 <__aeabi_dadd+0x24a>
 80015f2:	1acc      	subs	r4, r1, r3
 80015f4:	42a1      	cmp	r1, r4
 80015f6:	41bf      	sbcs	r7, r7
 80015f8:	4643      	mov	r3, r8
 80015fa:	427f      	negs	r7, r7
 80015fc:	1a18      	subs	r0, r3, r0
 80015fe:	4655      	mov	r5, sl
 8001600:	1bc7      	subs	r7, r0, r7
 8001602:	e5f7      	b.n	80011f4 <__aeabi_dadd+0xac>
 8001604:	08c9      	lsrs	r1, r1, #3
 8001606:	077b      	lsls	r3, r7, #29
 8001608:	4655      	mov	r5, sl
 800160a:	430b      	orrs	r3, r1
 800160c:	08f8      	lsrs	r0, r7, #3
 800160e:	e6c8      	b.n	80013a2 <__aeabi_dadd+0x25a>
 8001610:	2c00      	cmp	r4, #0
 8001612:	d000      	beq.n	8001616 <__aeabi_dadd+0x4ce>
 8001614:	e081      	b.n	800171a <__aeabi_dadd+0x5d2>
 8001616:	4643      	mov	r3, r8
 8001618:	430b      	orrs	r3, r1
 800161a:	d115      	bne.n	8001648 <__aeabi_dadd+0x500>
 800161c:	2080      	movs	r0, #128	; 0x80
 800161e:	2500      	movs	r5, #0
 8001620:	0300      	lsls	r0, r0, #12
 8001622:	e6e3      	b.n	80013ec <__aeabi_dadd+0x2a4>
 8001624:	1a5c      	subs	r4, r3, r1
 8001626:	42a3      	cmp	r3, r4
 8001628:	419b      	sbcs	r3, r3
 800162a:	1bc7      	subs	r7, r0, r7
 800162c:	425b      	negs	r3, r3
 800162e:	2601      	movs	r6, #1
 8001630:	1aff      	subs	r7, r7, r3
 8001632:	e5da      	b.n	80011ea <__aeabi_dadd+0xa2>
 8001634:	0742      	lsls	r2, r0, #29
 8001636:	08db      	lsrs	r3, r3, #3
 8001638:	4313      	orrs	r3, r2
 800163a:	08c0      	lsrs	r0, r0, #3
 800163c:	e6d2      	b.n	80013e4 <__aeabi_dadd+0x29c>
 800163e:	0742      	lsls	r2, r0, #29
 8001640:	08db      	lsrs	r3, r3, #3
 8001642:	4313      	orrs	r3, r2
 8001644:	08c0      	lsrs	r0, r0, #3
 8001646:	e6ac      	b.n	80013a2 <__aeabi_dadd+0x25a>
 8001648:	4643      	mov	r3, r8
 800164a:	4642      	mov	r2, r8
 800164c:	08c9      	lsrs	r1, r1, #3
 800164e:	075b      	lsls	r3, r3, #29
 8001650:	4655      	mov	r5, sl
 8001652:	430b      	orrs	r3, r1
 8001654:	08d0      	lsrs	r0, r2, #3
 8001656:	e6c5      	b.n	80013e4 <__aeabi_dadd+0x29c>
 8001658:	4643      	mov	r3, r8
 800165a:	4642      	mov	r2, r8
 800165c:	075b      	lsls	r3, r3, #29
 800165e:	08c9      	lsrs	r1, r1, #3
 8001660:	430b      	orrs	r3, r1
 8001662:	08d0      	lsrs	r0, r2, #3
 8001664:	e6be      	b.n	80013e4 <__aeabi_dadd+0x29c>
 8001666:	4303      	orrs	r3, r0
 8001668:	001c      	movs	r4, r3
 800166a:	1e63      	subs	r3, r4, #1
 800166c:	419c      	sbcs	r4, r3
 800166e:	e6fc      	b.n	800146a <__aeabi_dadd+0x322>
 8001670:	0002      	movs	r2, r0
 8001672:	3c20      	subs	r4, #32
 8001674:	40e2      	lsrs	r2, r4
 8001676:	0014      	movs	r4, r2
 8001678:	4662      	mov	r2, ip
 800167a:	2a20      	cmp	r2, #32
 800167c:	d003      	beq.n	8001686 <__aeabi_dadd+0x53e>
 800167e:	2540      	movs	r5, #64	; 0x40
 8001680:	1aad      	subs	r5, r5, r2
 8001682:	40a8      	lsls	r0, r5
 8001684:	4303      	orrs	r3, r0
 8001686:	1e58      	subs	r0, r3, #1
 8001688:	4183      	sbcs	r3, r0
 800168a:	4323      	orrs	r3, r4
 800168c:	e775      	b.n	800157a <__aeabi_dadd+0x432>
 800168e:	2a00      	cmp	r2, #0
 8001690:	d0e2      	beq.n	8001658 <__aeabi_dadd+0x510>
 8001692:	003a      	movs	r2, r7
 8001694:	430a      	orrs	r2, r1
 8001696:	d0cd      	beq.n	8001634 <__aeabi_dadd+0x4ec>
 8001698:	0742      	lsls	r2, r0, #29
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	4313      	orrs	r3, r2
 800169e:	2280      	movs	r2, #128	; 0x80
 80016a0:	08c0      	lsrs	r0, r0, #3
 80016a2:	0312      	lsls	r2, r2, #12
 80016a4:	4210      	tst	r0, r2
 80016a6:	d006      	beq.n	80016b6 <__aeabi_dadd+0x56e>
 80016a8:	08fc      	lsrs	r4, r7, #3
 80016aa:	4214      	tst	r4, r2
 80016ac:	d103      	bne.n	80016b6 <__aeabi_dadd+0x56e>
 80016ae:	0020      	movs	r0, r4
 80016b0:	08cb      	lsrs	r3, r1, #3
 80016b2:	077a      	lsls	r2, r7, #29
 80016b4:	4313      	orrs	r3, r2
 80016b6:	0f5a      	lsrs	r2, r3, #29
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	0752      	lsls	r2, r2, #29
 80016bc:	08db      	lsrs	r3, r3, #3
 80016be:	4313      	orrs	r3, r2
 80016c0:	e690      	b.n	80013e4 <__aeabi_dadd+0x29c>
 80016c2:	4643      	mov	r3, r8
 80016c4:	430b      	orrs	r3, r1
 80016c6:	d100      	bne.n	80016ca <__aeabi_dadd+0x582>
 80016c8:	e709      	b.n	80014de <__aeabi_dadd+0x396>
 80016ca:	4643      	mov	r3, r8
 80016cc:	4642      	mov	r2, r8
 80016ce:	08c9      	lsrs	r1, r1, #3
 80016d0:	075b      	lsls	r3, r3, #29
 80016d2:	4655      	mov	r5, sl
 80016d4:	430b      	orrs	r3, r1
 80016d6:	08d0      	lsrs	r0, r2, #3
 80016d8:	e666      	b.n	80013a8 <__aeabi_dadd+0x260>
 80016da:	1acc      	subs	r4, r1, r3
 80016dc:	42a1      	cmp	r1, r4
 80016de:	4189      	sbcs	r1, r1
 80016e0:	1a3f      	subs	r7, r7, r0
 80016e2:	4249      	negs	r1, r1
 80016e4:	4655      	mov	r5, sl
 80016e6:	2601      	movs	r6, #1
 80016e8:	1a7f      	subs	r7, r7, r1
 80016ea:	e57e      	b.n	80011ea <__aeabi_dadd+0xa2>
 80016ec:	4642      	mov	r2, r8
 80016ee:	1a5c      	subs	r4, r3, r1
 80016f0:	1a87      	subs	r7, r0, r2
 80016f2:	42a3      	cmp	r3, r4
 80016f4:	4192      	sbcs	r2, r2
 80016f6:	4252      	negs	r2, r2
 80016f8:	1abf      	subs	r7, r7, r2
 80016fa:	023a      	lsls	r2, r7, #8
 80016fc:	d53d      	bpl.n	800177a <__aeabi_dadd+0x632>
 80016fe:	1acc      	subs	r4, r1, r3
 8001700:	42a1      	cmp	r1, r4
 8001702:	4189      	sbcs	r1, r1
 8001704:	4643      	mov	r3, r8
 8001706:	4249      	negs	r1, r1
 8001708:	1a1f      	subs	r7, r3, r0
 800170a:	4655      	mov	r5, sl
 800170c:	1a7f      	subs	r7, r7, r1
 800170e:	e595      	b.n	800123c <__aeabi_dadd+0xf4>
 8001710:	077b      	lsls	r3, r7, #29
 8001712:	08c9      	lsrs	r1, r1, #3
 8001714:	430b      	orrs	r3, r1
 8001716:	08f8      	lsrs	r0, r7, #3
 8001718:	e643      	b.n	80013a2 <__aeabi_dadd+0x25a>
 800171a:	4644      	mov	r4, r8
 800171c:	08db      	lsrs	r3, r3, #3
 800171e:	430c      	orrs	r4, r1
 8001720:	d130      	bne.n	8001784 <__aeabi_dadd+0x63c>
 8001722:	0742      	lsls	r2, r0, #29
 8001724:	4313      	orrs	r3, r2
 8001726:	08c0      	lsrs	r0, r0, #3
 8001728:	e65c      	b.n	80013e4 <__aeabi_dadd+0x29c>
 800172a:	077b      	lsls	r3, r7, #29
 800172c:	08c9      	lsrs	r1, r1, #3
 800172e:	430b      	orrs	r3, r1
 8001730:	08f8      	lsrs	r0, r7, #3
 8001732:	e639      	b.n	80013a8 <__aeabi_dadd+0x260>
 8001734:	185c      	adds	r4, r3, r1
 8001736:	429c      	cmp	r4, r3
 8001738:	419b      	sbcs	r3, r3
 800173a:	4440      	add	r0, r8
 800173c:	425b      	negs	r3, r3
 800173e:	18c7      	adds	r7, r0, r3
 8001740:	023b      	lsls	r3, r7, #8
 8001742:	d400      	bmi.n	8001746 <__aeabi_dadd+0x5fe>
 8001744:	e625      	b.n	8001392 <__aeabi_dadd+0x24a>
 8001746:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <__aeabi_dadd+0x674>)
 8001748:	2601      	movs	r6, #1
 800174a:	401f      	ands	r7, r3
 800174c:	e621      	b.n	8001392 <__aeabi_dadd+0x24a>
 800174e:	0004      	movs	r4, r0
 8001750:	3a20      	subs	r2, #32
 8001752:	40d4      	lsrs	r4, r2
 8001754:	4662      	mov	r2, ip
 8001756:	2a20      	cmp	r2, #32
 8001758:	d004      	beq.n	8001764 <__aeabi_dadd+0x61c>
 800175a:	2240      	movs	r2, #64	; 0x40
 800175c:	4666      	mov	r6, ip
 800175e:	1b92      	subs	r2, r2, r6
 8001760:	4090      	lsls	r0, r2
 8001762:	4303      	orrs	r3, r0
 8001764:	1e5a      	subs	r2, r3, #1
 8001766:	4193      	sbcs	r3, r2
 8001768:	431c      	orrs	r4, r3
 800176a:	e67e      	b.n	800146a <__aeabi_dadd+0x322>
 800176c:	185c      	adds	r4, r3, r1
 800176e:	428c      	cmp	r4, r1
 8001770:	4189      	sbcs	r1, r1
 8001772:	4440      	add	r0, r8
 8001774:	4249      	negs	r1, r1
 8001776:	1847      	adds	r7, r0, r1
 8001778:	e6dd      	b.n	8001536 <__aeabi_dadd+0x3ee>
 800177a:	0023      	movs	r3, r4
 800177c:	433b      	orrs	r3, r7
 800177e:	d100      	bne.n	8001782 <__aeabi_dadd+0x63a>
 8001780:	e6ad      	b.n	80014de <__aeabi_dadd+0x396>
 8001782:	e606      	b.n	8001392 <__aeabi_dadd+0x24a>
 8001784:	0744      	lsls	r4, r0, #29
 8001786:	4323      	orrs	r3, r4
 8001788:	2480      	movs	r4, #128	; 0x80
 800178a:	08c0      	lsrs	r0, r0, #3
 800178c:	0324      	lsls	r4, r4, #12
 800178e:	4220      	tst	r0, r4
 8001790:	d008      	beq.n	80017a4 <__aeabi_dadd+0x65c>
 8001792:	4642      	mov	r2, r8
 8001794:	08d6      	lsrs	r6, r2, #3
 8001796:	4226      	tst	r6, r4
 8001798:	d104      	bne.n	80017a4 <__aeabi_dadd+0x65c>
 800179a:	4655      	mov	r5, sl
 800179c:	0030      	movs	r0, r6
 800179e:	08cb      	lsrs	r3, r1, #3
 80017a0:	0751      	lsls	r1, r2, #29
 80017a2:	430b      	orrs	r3, r1
 80017a4:	0f5a      	lsrs	r2, r3, #29
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	08db      	lsrs	r3, r3, #3
 80017aa:	0752      	lsls	r2, r2, #29
 80017ac:	4313      	orrs	r3, r2
 80017ae:	e619      	b.n	80013e4 <__aeabi_dadd+0x29c>
 80017b0:	2300      	movs	r3, #0
 80017b2:	4a01      	ldr	r2, [pc, #4]	; (80017b8 <__aeabi_dadd+0x670>)
 80017b4:	001f      	movs	r7, r3
 80017b6:	e55e      	b.n	8001276 <__aeabi_dadd+0x12e>
 80017b8:	000007ff 	.word	0x000007ff
 80017bc:	ff7fffff 	.word	0xff7fffff

080017c0 <__aeabi_dmul>:
 80017c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017c2:	4657      	mov	r7, sl
 80017c4:	464e      	mov	r6, r9
 80017c6:	4645      	mov	r5, r8
 80017c8:	46de      	mov	lr, fp
 80017ca:	b5e0      	push	{r5, r6, r7, lr}
 80017cc:	4698      	mov	r8, r3
 80017ce:	030c      	lsls	r4, r1, #12
 80017d0:	004b      	lsls	r3, r1, #1
 80017d2:	0006      	movs	r6, r0
 80017d4:	4692      	mov	sl, r2
 80017d6:	b087      	sub	sp, #28
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	0d5b      	lsrs	r3, r3, #21
 80017dc:	0fcf      	lsrs	r7, r1, #31
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d100      	bne.n	80017e4 <__aeabi_dmul+0x24>
 80017e2:	e15c      	b.n	8001a9e <__aeabi_dmul+0x2de>
 80017e4:	4ad9      	ldr	r2, [pc, #868]	; (8001b4c <__aeabi_dmul+0x38c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d100      	bne.n	80017ec <__aeabi_dmul+0x2c>
 80017ea:	e175      	b.n	8001ad8 <__aeabi_dmul+0x318>
 80017ec:	0f42      	lsrs	r2, r0, #29
 80017ee:	00e4      	lsls	r4, r4, #3
 80017f0:	4314      	orrs	r4, r2
 80017f2:	2280      	movs	r2, #128	; 0x80
 80017f4:	0412      	lsls	r2, r2, #16
 80017f6:	4314      	orrs	r4, r2
 80017f8:	4ad5      	ldr	r2, [pc, #852]	; (8001b50 <__aeabi_dmul+0x390>)
 80017fa:	00c5      	lsls	r5, r0, #3
 80017fc:	4694      	mov	ip, r2
 80017fe:	4463      	add	r3, ip
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2300      	movs	r3, #0
 8001804:	4699      	mov	r9, r3
 8001806:	469b      	mov	fp, r3
 8001808:	4643      	mov	r3, r8
 800180a:	4642      	mov	r2, r8
 800180c:	031e      	lsls	r6, r3, #12
 800180e:	0fd2      	lsrs	r2, r2, #31
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	4650      	mov	r0, sl
 8001814:	4690      	mov	r8, r2
 8001816:	0b36      	lsrs	r6, r6, #12
 8001818:	0d5b      	lsrs	r3, r3, #21
 800181a:	d100      	bne.n	800181e <__aeabi_dmul+0x5e>
 800181c:	e120      	b.n	8001a60 <__aeabi_dmul+0x2a0>
 800181e:	4acb      	ldr	r2, [pc, #812]	; (8001b4c <__aeabi_dmul+0x38c>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d100      	bne.n	8001826 <__aeabi_dmul+0x66>
 8001824:	e162      	b.n	8001aec <__aeabi_dmul+0x32c>
 8001826:	49ca      	ldr	r1, [pc, #808]	; (8001b50 <__aeabi_dmul+0x390>)
 8001828:	0f42      	lsrs	r2, r0, #29
 800182a:	468c      	mov	ip, r1
 800182c:	9900      	ldr	r1, [sp, #0]
 800182e:	4463      	add	r3, ip
 8001830:	00f6      	lsls	r6, r6, #3
 8001832:	468c      	mov	ip, r1
 8001834:	4316      	orrs	r6, r2
 8001836:	2280      	movs	r2, #128	; 0x80
 8001838:	449c      	add	ip, r3
 800183a:	0412      	lsls	r2, r2, #16
 800183c:	4663      	mov	r3, ip
 800183e:	4316      	orrs	r6, r2
 8001840:	00c2      	lsls	r2, r0, #3
 8001842:	2000      	movs	r0, #0
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	9900      	ldr	r1, [sp, #0]
 8001848:	4643      	mov	r3, r8
 800184a:	3101      	adds	r1, #1
 800184c:	468c      	mov	ip, r1
 800184e:	4649      	mov	r1, r9
 8001850:	407b      	eors	r3, r7
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	290f      	cmp	r1, #15
 8001856:	d826      	bhi.n	80018a6 <__aeabi_dmul+0xe6>
 8001858:	4bbe      	ldr	r3, [pc, #760]	; (8001b54 <__aeabi_dmul+0x394>)
 800185a:	0089      	lsls	r1, r1, #2
 800185c:	5859      	ldr	r1, [r3, r1]
 800185e:	468f      	mov	pc, r1
 8001860:	4643      	mov	r3, r8
 8001862:	9301      	str	r3, [sp, #4]
 8001864:	0034      	movs	r4, r6
 8001866:	0015      	movs	r5, r2
 8001868:	4683      	mov	fp, r0
 800186a:	465b      	mov	r3, fp
 800186c:	2b02      	cmp	r3, #2
 800186e:	d016      	beq.n	800189e <__aeabi_dmul+0xde>
 8001870:	2b03      	cmp	r3, #3
 8001872:	d100      	bne.n	8001876 <__aeabi_dmul+0xb6>
 8001874:	e203      	b.n	8001c7e <__aeabi_dmul+0x4be>
 8001876:	2b01      	cmp	r3, #1
 8001878:	d000      	beq.n	800187c <__aeabi_dmul+0xbc>
 800187a:	e0cd      	b.n	8001a18 <__aeabi_dmul+0x258>
 800187c:	2200      	movs	r2, #0
 800187e:	2400      	movs	r4, #0
 8001880:	2500      	movs	r5, #0
 8001882:	9b01      	ldr	r3, [sp, #4]
 8001884:	0512      	lsls	r2, r2, #20
 8001886:	4322      	orrs	r2, r4
 8001888:	07db      	lsls	r3, r3, #31
 800188a:	431a      	orrs	r2, r3
 800188c:	0028      	movs	r0, r5
 800188e:	0011      	movs	r1, r2
 8001890:	b007      	add	sp, #28
 8001892:	bcf0      	pop	{r4, r5, r6, r7}
 8001894:	46bb      	mov	fp, r7
 8001896:	46b2      	mov	sl, r6
 8001898:	46a9      	mov	r9, r5
 800189a:	46a0      	mov	r8, r4
 800189c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800189e:	2400      	movs	r4, #0
 80018a0:	2500      	movs	r5, #0
 80018a2:	4aaa      	ldr	r2, [pc, #680]	; (8001b4c <__aeabi_dmul+0x38c>)
 80018a4:	e7ed      	b.n	8001882 <__aeabi_dmul+0xc2>
 80018a6:	0c28      	lsrs	r0, r5, #16
 80018a8:	042d      	lsls	r5, r5, #16
 80018aa:	0c2d      	lsrs	r5, r5, #16
 80018ac:	002b      	movs	r3, r5
 80018ae:	0c11      	lsrs	r1, r2, #16
 80018b0:	0412      	lsls	r2, r2, #16
 80018b2:	0c12      	lsrs	r2, r2, #16
 80018b4:	4353      	muls	r3, r2
 80018b6:	4698      	mov	r8, r3
 80018b8:	0013      	movs	r3, r2
 80018ba:	002f      	movs	r7, r5
 80018bc:	4343      	muls	r3, r0
 80018be:	4699      	mov	r9, r3
 80018c0:	434f      	muls	r7, r1
 80018c2:	444f      	add	r7, r9
 80018c4:	46bb      	mov	fp, r7
 80018c6:	4647      	mov	r7, r8
 80018c8:	000b      	movs	r3, r1
 80018ca:	0c3f      	lsrs	r7, r7, #16
 80018cc:	46ba      	mov	sl, r7
 80018ce:	4343      	muls	r3, r0
 80018d0:	44da      	add	sl, fp
 80018d2:	9302      	str	r3, [sp, #8]
 80018d4:	45d1      	cmp	r9, sl
 80018d6:	d904      	bls.n	80018e2 <__aeabi_dmul+0x122>
 80018d8:	2780      	movs	r7, #128	; 0x80
 80018da:	027f      	lsls	r7, r7, #9
 80018dc:	46b9      	mov	r9, r7
 80018de:	444b      	add	r3, r9
 80018e0:	9302      	str	r3, [sp, #8]
 80018e2:	4653      	mov	r3, sl
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	469b      	mov	fp, r3
 80018e8:	4653      	mov	r3, sl
 80018ea:	041f      	lsls	r7, r3, #16
 80018ec:	4643      	mov	r3, r8
 80018ee:	041b      	lsls	r3, r3, #16
 80018f0:	0c1b      	lsrs	r3, r3, #16
 80018f2:	4698      	mov	r8, r3
 80018f4:	003b      	movs	r3, r7
 80018f6:	4443      	add	r3, r8
 80018f8:	9304      	str	r3, [sp, #16]
 80018fa:	0c33      	lsrs	r3, r6, #16
 80018fc:	0436      	lsls	r6, r6, #16
 80018fe:	0c36      	lsrs	r6, r6, #16
 8001900:	4698      	mov	r8, r3
 8001902:	0033      	movs	r3, r6
 8001904:	4343      	muls	r3, r0
 8001906:	4699      	mov	r9, r3
 8001908:	4643      	mov	r3, r8
 800190a:	4343      	muls	r3, r0
 800190c:	002f      	movs	r7, r5
 800190e:	469a      	mov	sl, r3
 8001910:	4643      	mov	r3, r8
 8001912:	4377      	muls	r7, r6
 8001914:	435d      	muls	r5, r3
 8001916:	0c38      	lsrs	r0, r7, #16
 8001918:	444d      	add	r5, r9
 800191a:	1945      	adds	r5, r0, r5
 800191c:	45a9      	cmp	r9, r5
 800191e:	d903      	bls.n	8001928 <__aeabi_dmul+0x168>
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	025b      	lsls	r3, r3, #9
 8001924:	4699      	mov	r9, r3
 8001926:	44ca      	add	sl, r9
 8001928:	043f      	lsls	r7, r7, #16
 800192a:	0c28      	lsrs	r0, r5, #16
 800192c:	0c3f      	lsrs	r7, r7, #16
 800192e:	042d      	lsls	r5, r5, #16
 8001930:	19ed      	adds	r5, r5, r7
 8001932:	0c27      	lsrs	r7, r4, #16
 8001934:	0424      	lsls	r4, r4, #16
 8001936:	0c24      	lsrs	r4, r4, #16
 8001938:	0003      	movs	r3, r0
 800193a:	0020      	movs	r0, r4
 800193c:	4350      	muls	r0, r2
 800193e:	437a      	muls	r2, r7
 8001940:	4691      	mov	r9, r2
 8001942:	003a      	movs	r2, r7
 8001944:	4453      	add	r3, sl
 8001946:	9305      	str	r3, [sp, #20]
 8001948:	0c03      	lsrs	r3, r0, #16
 800194a:	469a      	mov	sl, r3
 800194c:	434a      	muls	r2, r1
 800194e:	4361      	muls	r1, r4
 8001950:	4449      	add	r1, r9
 8001952:	4451      	add	r1, sl
 8001954:	44ab      	add	fp, r5
 8001956:	4589      	cmp	r9, r1
 8001958:	d903      	bls.n	8001962 <__aeabi_dmul+0x1a2>
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	025b      	lsls	r3, r3, #9
 800195e:	4699      	mov	r9, r3
 8001960:	444a      	add	r2, r9
 8001962:	0400      	lsls	r0, r0, #16
 8001964:	0c0b      	lsrs	r3, r1, #16
 8001966:	0c00      	lsrs	r0, r0, #16
 8001968:	0409      	lsls	r1, r1, #16
 800196a:	1809      	adds	r1, r1, r0
 800196c:	0020      	movs	r0, r4
 800196e:	4699      	mov	r9, r3
 8001970:	4643      	mov	r3, r8
 8001972:	4370      	muls	r0, r6
 8001974:	435c      	muls	r4, r3
 8001976:	437e      	muls	r6, r7
 8001978:	435f      	muls	r7, r3
 800197a:	0c03      	lsrs	r3, r0, #16
 800197c:	4698      	mov	r8, r3
 800197e:	19a4      	adds	r4, r4, r6
 8001980:	4444      	add	r4, r8
 8001982:	444a      	add	r2, r9
 8001984:	9703      	str	r7, [sp, #12]
 8001986:	42a6      	cmp	r6, r4
 8001988:	d904      	bls.n	8001994 <__aeabi_dmul+0x1d4>
 800198a:	2380      	movs	r3, #128	; 0x80
 800198c:	025b      	lsls	r3, r3, #9
 800198e:	4698      	mov	r8, r3
 8001990:	4447      	add	r7, r8
 8001992:	9703      	str	r7, [sp, #12]
 8001994:	0423      	lsls	r3, r4, #16
 8001996:	9e02      	ldr	r6, [sp, #8]
 8001998:	469a      	mov	sl, r3
 800199a:	9b05      	ldr	r3, [sp, #20]
 800199c:	445e      	add	r6, fp
 800199e:	4698      	mov	r8, r3
 80019a0:	42ae      	cmp	r6, r5
 80019a2:	41ad      	sbcs	r5, r5
 80019a4:	1876      	adds	r6, r6, r1
 80019a6:	428e      	cmp	r6, r1
 80019a8:	4189      	sbcs	r1, r1
 80019aa:	0400      	lsls	r0, r0, #16
 80019ac:	0c00      	lsrs	r0, r0, #16
 80019ae:	4450      	add	r0, sl
 80019b0:	4440      	add	r0, r8
 80019b2:	426d      	negs	r5, r5
 80019b4:	1947      	adds	r7, r0, r5
 80019b6:	46b8      	mov	r8, r7
 80019b8:	4693      	mov	fp, r2
 80019ba:	4249      	negs	r1, r1
 80019bc:	4689      	mov	r9, r1
 80019be:	44c3      	add	fp, r8
 80019c0:	44d9      	add	r9, fp
 80019c2:	4298      	cmp	r0, r3
 80019c4:	4180      	sbcs	r0, r0
 80019c6:	45a8      	cmp	r8, r5
 80019c8:	41ad      	sbcs	r5, r5
 80019ca:	4593      	cmp	fp, r2
 80019cc:	4192      	sbcs	r2, r2
 80019ce:	4589      	cmp	r9, r1
 80019d0:	4189      	sbcs	r1, r1
 80019d2:	426d      	negs	r5, r5
 80019d4:	4240      	negs	r0, r0
 80019d6:	4328      	orrs	r0, r5
 80019d8:	0c24      	lsrs	r4, r4, #16
 80019da:	4252      	negs	r2, r2
 80019dc:	4249      	negs	r1, r1
 80019de:	430a      	orrs	r2, r1
 80019e0:	9b03      	ldr	r3, [sp, #12]
 80019e2:	1900      	adds	r0, r0, r4
 80019e4:	1880      	adds	r0, r0, r2
 80019e6:	18c7      	adds	r7, r0, r3
 80019e8:	464b      	mov	r3, r9
 80019ea:	0ddc      	lsrs	r4, r3, #23
 80019ec:	9b04      	ldr	r3, [sp, #16]
 80019ee:	0275      	lsls	r5, r6, #9
 80019f0:	431d      	orrs	r5, r3
 80019f2:	1e6a      	subs	r2, r5, #1
 80019f4:	4195      	sbcs	r5, r2
 80019f6:	464b      	mov	r3, r9
 80019f8:	0df6      	lsrs	r6, r6, #23
 80019fa:	027f      	lsls	r7, r7, #9
 80019fc:	4335      	orrs	r5, r6
 80019fe:	025a      	lsls	r2, r3, #9
 8001a00:	433c      	orrs	r4, r7
 8001a02:	4315      	orrs	r5, r2
 8001a04:	01fb      	lsls	r3, r7, #7
 8001a06:	d400      	bmi.n	8001a0a <__aeabi_dmul+0x24a>
 8001a08:	e11c      	b.n	8001c44 <__aeabi_dmul+0x484>
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	086a      	lsrs	r2, r5, #1
 8001a0e:	400d      	ands	r5, r1
 8001a10:	4315      	orrs	r5, r2
 8001a12:	07e2      	lsls	r2, r4, #31
 8001a14:	4315      	orrs	r5, r2
 8001a16:	0864      	lsrs	r4, r4, #1
 8001a18:	494f      	ldr	r1, [pc, #316]	; (8001b58 <__aeabi_dmul+0x398>)
 8001a1a:	4461      	add	r1, ip
 8001a1c:	2900      	cmp	r1, #0
 8001a1e:	dc00      	bgt.n	8001a22 <__aeabi_dmul+0x262>
 8001a20:	e0b0      	b.n	8001b84 <__aeabi_dmul+0x3c4>
 8001a22:	076b      	lsls	r3, r5, #29
 8001a24:	d009      	beq.n	8001a3a <__aeabi_dmul+0x27a>
 8001a26:	220f      	movs	r2, #15
 8001a28:	402a      	ands	r2, r5
 8001a2a:	2a04      	cmp	r2, #4
 8001a2c:	d005      	beq.n	8001a3a <__aeabi_dmul+0x27a>
 8001a2e:	1d2a      	adds	r2, r5, #4
 8001a30:	42aa      	cmp	r2, r5
 8001a32:	41ad      	sbcs	r5, r5
 8001a34:	426d      	negs	r5, r5
 8001a36:	1964      	adds	r4, r4, r5
 8001a38:	0015      	movs	r5, r2
 8001a3a:	01e3      	lsls	r3, r4, #7
 8001a3c:	d504      	bpl.n	8001a48 <__aeabi_dmul+0x288>
 8001a3e:	2180      	movs	r1, #128	; 0x80
 8001a40:	4a46      	ldr	r2, [pc, #280]	; (8001b5c <__aeabi_dmul+0x39c>)
 8001a42:	00c9      	lsls	r1, r1, #3
 8001a44:	4014      	ands	r4, r2
 8001a46:	4461      	add	r1, ip
 8001a48:	4a45      	ldr	r2, [pc, #276]	; (8001b60 <__aeabi_dmul+0x3a0>)
 8001a4a:	4291      	cmp	r1, r2
 8001a4c:	dd00      	ble.n	8001a50 <__aeabi_dmul+0x290>
 8001a4e:	e726      	b.n	800189e <__aeabi_dmul+0xde>
 8001a50:	0762      	lsls	r2, r4, #29
 8001a52:	08ed      	lsrs	r5, r5, #3
 8001a54:	0264      	lsls	r4, r4, #9
 8001a56:	0549      	lsls	r1, r1, #21
 8001a58:	4315      	orrs	r5, r2
 8001a5a:	0b24      	lsrs	r4, r4, #12
 8001a5c:	0d4a      	lsrs	r2, r1, #21
 8001a5e:	e710      	b.n	8001882 <__aeabi_dmul+0xc2>
 8001a60:	4652      	mov	r2, sl
 8001a62:	4332      	orrs	r2, r6
 8001a64:	d100      	bne.n	8001a68 <__aeabi_dmul+0x2a8>
 8001a66:	e07f      	b.n	8001b68 <__aeabi_dmul+0x3a8>
 8001a68:	2e00      	cmp	r6, #0
 8001a6a:	d100      	bne.n	8001a6e <__aeabi_dmul+0x2ae>
 8001a6c:	e0dc      	b.n	8001c28 <__aeabi_dmul+0x468>
 8001a6e:	0030      	movs	r0, r6
 8001a70:	f000 fd9a 	bl	80025a8 <__clzsi2>
 8001a74:	0002      	movs	r2, r0
 8001a76:	3a0b      	subs	r2, #11
 8001a78:	231d      	movs	r3, #29
 8001a7a:	0001      	movs	r1, r0
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	4652      	mov	r2, sl
 8001a80:	3908      	subs	r1, #8
 8001a82:	40da      	lsrs	r2, r3
 8001a84:	408e      	lsls	r6, r1
 8001a86:	4316      	orrs	r6, r2
 8001a88:	4652      	mov	r2, sl
 8001a8a:	408a      	lsls	r2, r1
 8001a8c:	9b00      	ldr	r3, [sp, #0]
 8001a8e:	4935      	ldr	r1, [pc, #212]	; (8001b64 <__aeabi_dmul+0x3a4>)
 8001a90:	1a18      	subs	r0, r3, r0
 8001a92:	0003      	movs	r3, r0
 8001a94:	468c      	mov	ip, r1
 8001a96:	4463      	add	r3, ip
 8001a98:	2000      	movs	r0, #0
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	e6d3      	b.n	8001846 <__aeabi_dmul+0x86>
 8001a9e:	0025      	movs	r5, r4
 8001aa0:	4305      	orrs	r5, r0
 8001aa2:	d04a      	beq.n	8001b3a <__aeabi_dmul+0x37a>
 8001aa4:	2c00      	cmp	r4, #0
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_dmul+0x2ea>
 8001aa8:	e0b0      	b.n	8001c0c <__aeabi_dmul+0x44c>
 8001aaa:	0020      	movs	r0, r4
 8001aac:	f000 fd7c 	bl	80025a8 <__clzsi2>
 8001ab0:	0001      	movs	r1, r0
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	390b      	subs	r1, #11
 8001ab6:	231d      	movs	r3, #29
 8001ab8:	0010      	movs	r0, r2
 8001aba:	1a5b      	subs	r3, r3, r1
 8001abc:	0031      	movs	r1, r6
 8001abe:	0035      	movs	r5, r6
 8001ac0:	3808      	subs	r0, #8
 8001ac2:	4084      	lsls	r4, r0
 8001ac4:	40d9      	lsrs	r1, r3
 8001ac6:	4085      	lsls	r5, r0
 8001ac8:	430c      	orrs	r4, r1
 8001aca:	4826      	ldr	r0, [pc, #152]	; (8001b64 <__aeabi_dmul+0x3a4>)
 8001acc:	1a83      	subs	r3, r0, r2
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	4699      	mov	r9, r3
 8001ad4:	469b      	mov	fp, r3
 8001ad6:	e697      	b.n	8001808 <__aeabi_dmul+0x48>
 8001ad8:	0005      	movs	r5, r0
 8001ada:	4325      	orrs	r5, r4
 8001adc:	d126      	bne.n	8001b2c <__aeabi_dmul+0x36c>
 8001ade:	2208      	movs	r2, #8
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	2400      	movs	r4, #0
 8001ae6:	4691      	mov	r9, r2
 8001ae8:	469b      	mov	fp, r3
 8001aea:	e68d      	b.n	8001808 <__aeabi_dmul+0x48>
 8001aec:	4652      	mov	r2, sl
 8001aee:	9b00      	ldr	r3, [sp, #0]
 8001af0:	4332      	orrs	r2, r6
 8001af2:	d110      	bne.n	8001b16 <__aeabi_dmul+0x356>
 8001af4:	4915      	ldr	r1, [pc, #84]	; (8001b4c <__aeabi_dmul+0x38c>)
 8001af6:	2600      	movs	r6, #0
 8001af8:	468c      	mov	ip, r1
 8001afa:	4463      	add	r3, ip
 8001afc:	4649      	mov	r1, r9
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	2302      	movs	r3, #2
 8001b02:	4319      	orrs	r1, r3
 8001b04:	4689      	mov	r9, r1
 8001b06:	2002      	movs	r0, #2
 8001b08:	e69d      	b.n	8001846 <__aeabi_dmul+0x86>
 8001b0a:	465b      	mov	r3, fp
 8001b0c:	9701      	str	r7, [sp, #4]
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d000      	beq.n	8001b14 <__aeabi_dmul+0x354>
 8001b12:	e6ad      	b.n	8001870 <__aeabi_dmul+0xb0>
 8001b14:	e6c3      	b.n	800189e <__aeabi_dmul+0xde>
 8001b16:	4a0d      	ldr	r2, [pc, #52]	; (8001b4c <__aeabi_dmul+0x38c>)
 8001b18:	2003      	movs	r0, #3
 8001b1a:	4694      	mov	ip, r2
 8001b1c:	4463      	add	r3, ip
 8001b1e:	464a      	mov	r2, r9
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	2303      	movs	r3, #3
 8001b24:	431a      	orrs	r2, r3
 8001b26:	4691      	mov	r9, r2
 8001b28:	4652      	mov	r2, sl
 8001b2a:	e68c      	b.n	8001846 <__aeabi_dmul+0x86>
 8001b2c:	220c      	movs	r2, #12
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	2303      	movs	r3, #3
 8001b32:	0005      	movs	r5, r0
 8001b34:	4691      	mov	r9, r2
 8001b36:	469b      	mov	fp, r3
 8001b38:	e666      	b.n	8001808 <__aeabi_dmul+0x48>
 8001b3a:	2304      	movs	r3, #4
 8001b3c:	4699      	mov	r9, r3
 8001b3e:	2300      	movs	r3, #0
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	2400      	movs	r4, #0
 8001b46:	469b      	mov	fp, r3
 8001b48:	e65e      	b.n	8001808 <__aeabi_dmul+0x48>
 8001b4a:	46c0      	nop			; (mov r8, r8)
 8001b4c:	000007ff 	.word	0x000007ff
 8001b50:	fffffc01 	.word	0xfffffc01
 8001b54:	08006070 	.word	0x08006070
 8001b58:	000003ff 	.word	0x000003ff
 8001b5c:	feffffff 	.word	0xfeffffff
 8001b60:	000007fe 	.word	0x000007fe
 8001b64:	fffffc0d 	.word	0xfffffc0d
 8001b68:	4649      	mov	r1, r9
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	4319      	orrs	r1, r3
 8001b6e:	4689      	mov	r9, r1
 8001b70:	2600      	movs	r6, #0
 8001b72:	2001      	movs	r0, #1
 8001b74:	e667      	b.n	8001846 <__aeabi_dmul+0x86>
 8001b76:	2300      	movs	r3, #0
 8001b78:	2480      	movs	r4, #128	; 0x80
 8001b7a:	2500      	movs	r5, #0
 8001b7c:	4a43      	ldr	r2, [pc, #268]	; (8001c8c <__aeabi_dmul+0x4cc>)
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	0324      	lsls	r4, r4, #12
 8001b82:	e67e      	b.n	8001882 <__aeabi_dmul+0xc2>
 8001b84:	2001      	movs	r0, #1
 8001b86:	1a40      	subs	r0, r0, r1
 8001b88:	2838      	cmp	r0, #56	; 0x38
 8001b8a:	dd00      	ble.n	8001b8e <__aeabi_dmul+0x3ce>
 8001b8c:	e676      	b.n	800187c <__aeabi_dmul+0xbc>
 8001b8e:	281f      	cmp	r0, #31
 8001b90:	dd5b      	ble.n	8001c4a <__aeabi_dmul+0x48a>
 8001b92:	221f      	movs	r2, #31
 8001b94:	0023      	movs	r3, r4
 8001b96:	4252      	negs	r2, r2
 8001b98:	1a51      	subs	r1, r2, r1
 8001b9a:	40cb      	lsrs	r3, r1
 8001b9c:	0019      	movs	r1, r3
 8001b9e:	2820      	cmp	r0, #32
 8001ba0:	d003      	beq.n	8001baa <__aeabi_dmul+0x3ea>
 8001ba2:	4a3b      	ldr	r2, [pc, #236]	; (8001c90 <__aeabi_dmul+0x4d0>)
 8001ba4:	4462      	add	r2, ip
 8001ba6:	4094      	lsls	r4, r2
 8001ba8:	4325      	orrs	r5, r4
 8001baa:	1e6a      	subs	r2, r5, #1
 8001bac:	4195      	sbcs	r5, r2
 8001bae:	002a      	movs	r2, r5
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	2107      	movs	r1, #7
 8001bb4:	000d      	movs	r5, r1
 8001bb6:	2400      	movs	r4, #0
 8001bb8:	4015      	ands	r5, r2
 8001bba:	4211      	tst	r1, r2
 8001bbc:	d05b      	beq.n	8001c76 <__aeabi_dmul+0x4b6>
 8001bbe:	210f      	movs	r1, #15
 8001bc0:	2400      	movs	r4, #0
 8001bc2:	4011      	ands	r1, r2
 8001bc4:	2904      	cmp	r1, #4
 8001bc6:	d053      	beq.n	8001c70 <__aeabi_dmul+0x4b0>
 8001bc8:	1d11      	adds	r1, r2, #4
 8001bca:	4291      	cmp	r1, r2
 8001bcc:	4192      	sbcs	r2, r2
 8001bce:	4252      	negs	r2, r2
 8001bd0:	18a4      	adds	r4, r4, r2
 8001bd2:	000a      	movs	r2, r1
 8001bd4:	0223      	lsls	r3, r4, #8
 8001bd6:	d54b      	bpl.n	8001c70 <__aeabi_dmul+0x4b0>
 8001bd8:	2201      	movs	r2, #1
 8001bda:	2400      	movs	r4, #0
 8001bdc:	2500      	movs	r5, #0
 8001bde:	e650      	b.n	8001882 <__aeabi_dmul+0xc2>
 8001be0:	2380      	movs	r3, #128	; 0x80
 8001be2:	031b      	lsls	r3, r3, #12
 8001be4:	421c      	tst	r4, r3
 8001be6:	d009      	beq.n	8001bfc <__aeabi_dmul+0x43c>
 8001be8:	421e      	tst	r6, r3
 8001bea:	d107      	bne.n	8001bfc <__aeabi_dmul+0x43c>
 8001bec:	4333      	orrs	r3, r6
 8001bee:	031c      	lsls	r4, r3, #12
 8001bf0:	4643      	mov	r3, r8
 8001bf2:	0015      	movs	r5, r2
 8001bf4:	0b24      	lsrs	r4, r4, #12
 8001bf6:	4a25      	ldr	r2, [pc, #148]	; (8001c8c <__aeabi_dmul+0x4cc>)
 8001bf8:	9301      	str	r3, [sp, #4]
 8001bfa:	e642      	b.n	8001882 <__aeabi_dmul+0xc2>
 8001bfc:	2280      	movs	r2, #128	; 0x80
 8001bfe:	0312      	lsls	r2, r2, #12
 8001c00:	4314      	orrs	r4, r2
 8001c02:	0324      	lsls	r4, r4, #12
 8001c04:	4a21      	ldr	r2, [pc, #132]	; (8001c8c <__aeabi_dmul+0x4cc>)
 8001c06:	0b24      	lsrs	r4, r4, #12
 8001c08:	9701      	str	r7, [sp, #4]
 8001c0a:	e63a      	b.n	8001882 <__aeabi_dmul+0xc2>
 8001c0c:	f000 fccc 	bl	80025a8 <__clzsi2>
 8001c10:	0001      	movs	r1, r0
 8001c12:	0002      	movs	r2, r0
 8001c14:	3115      	adds	r1, #21
 8001c16:	3220      	adds	r2, #32
 8001c18:	291c      	cmp	r1, #28
 8001c1a:	dc00      	bgt.n	8001c1e <__aeabi_dmul+0x45e>
 8001c1c:	e74b      	b.n	8001ab6 <__aeabi_dmul+0x2f6>
 8001c1e:	0034      	movs	r4, r6
 8001c20:	3808      	subs	r0, #8
 8001c22:	2500      	movs	r5, #0
 8001c24:	4084      	lsls	r4, r0
 8001c26:	e750      	b.n	8001aca <__aeabi_dmul+0x30a>
 8001c28:	f000 fcbe 	bl	80025a8 <__clzsi2>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	001a      	movs	r2, r3
 8001c30:	3215      	adds	r2, #21
 8001c32:	3020      	adds	r0, #32
 8001c34:	2a1c      	cmp	r2, #28
 8001c36:	dc00      	bgt.n	8001c3a <__aeabi_dmul+0x47a>
 8001c38:	e71e      	b.n	8001a78 <__aeabi_dmul+0x2b8>
 8001c3a:	4656      	mov	r6, sl
 8001c3c:	3b08      	subs	r3, #8
 8001c3e:	2200      	movs	r2, #0
 8001c40:	409e      	lsls	r6, r3
 8001c42:	e723      	b.n	8001a8c <__aeabi_dmul+0x2cc>
 8001c44:	9b00      	ldr	r3, [sp, #0]
 8001c46:	469c      	mov	ip, r3
 8001c48:	e6e6      	b.n	8001a18 <__aeabi_dmul+0x258>
 8001c4a:	4912      	ldr	r1, [pc, #72]	; (8001c94 <__aeabi_dmul+0x4d4>)
 8001c4c:	0022      	movs	r2, r4
 8001c4e:	4461      	add	r1, ip
 8001c50:	002e      	movs	r6, r5
 8001c52:	408d      	lsls	r5, r1
 8001c54:	408a      	lsls	r2, r1
 8001c56:	40c6      	lsrs	r6, r0
 8001c58:	1e69      	subs	r1, r5, #1
 8001c5a:	418d      	sbcs	r5, r1
 8001c5c:	4332      	orrs	r2, r6
 8001c5e:	432a      	orrs	r2, r5
 8001c60:	40c4      	lsrs	r4, r0
 8001c62:	0753      	lsls	r3, r2, #29
 8001c64:	d0b6      	beq.n	8001bd4 <__aeabi_dmul+0x414>
 8001c66:	210f      	movs	r1, #15
 8001c68:	4011      	ands	r1, r2
 8001c6a:	2904      	cmp	r1, #4
 8001c6c:	d1ac      	bne.n	8001bc8 <__aeabi_dmul+0x408>
 8001c6e:	e7b1      	b.n	8001bd4 <__aeabi_dmul+0x414>
 8001c70:	0765      	lsls	r5, r4, #29
 8001c72:	0264      	lsls	r4, r4, #9
 8001c74:	0b24      	lsrs	r4, r4, #12
 8001c76:	08d2      	lsrs	r2, r2, #3
 8001c78:	4315      	orrs	r5, r2
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	e601      	b.n	8001882 <__aeabi_dmul+0xc2>
 8001c7e:	2280      	movs	r2, #128	; 0x80
 8001c80:	0312      	lsls	r2, r2, #12
 8001c82:	4314      	orrs	r4, r2
 8001c84:	0324      	lsls	r4, r4, #12
 8001c86:	4a01      	ldr	r2, [pc, #4]	; (8001c8c <__aeabi_dmul+0x4cc>)
 8001c88:	0b24      	lsrs	r4, r4, #12
 8001c8a:	e5fa      	b.n	8001882 <__aeabi_dmul+0xc2>
 8001c8c:	000007ff 	.word	0x000007ff
 8001c90:	0000043e 	.word	0x0000043e
 8001c94:	0000041e 	.word	0x0000041e

08001c98 <__aeabi_dsub>:
 8001c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c9a:	4657      	mov	r7, sl
 8001c9c:	464e      	mov	r6, r9
 8001c9e:	4645      	mov	r5, r8
 8001ca0:	46de      	mov	lr, fp
 8001ca2:	b5e0      	push	{r5, r6, r7, lr}
 8001ca4:	001e      	movs	r6, r3
 8001ca6:	0017      	movs	r7, r2
 8001ca8:	004a      	lsls	r2, r1, #1
 8001caa:	030b      	lsls	r3, r1, #12
 8001cac:	0d52      	lsrs	r2, r2, #21
 8001cae:	0a5b      	lsrs	r3, r3, #9
 8001cb0:	4690      	mov	r8, r2
 8001cb2:	0f42      	lsrs	r2, r0, #29
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	0fcd      	lsrs	r5, r1, #31
 8001cb8:	4ccd      	ldr	r4, [pc, #820]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001cba:	0331      	lsls	r1, r6, #12
 8001cbc:	00c3      	lsls	r3, r0, #3
 8001cbe:	4694      	mov	ip, r2
 8001cc0:	0070      	lsls	r0, r6, #1
 8001cc2:	0f7a      	lsrs	r2, r7, #29
 8001cc4:	0a49      	lsrs	r1, r1, #9
 8001cc6:	00ff      	lsls	r7, r7, #3
 8001cc8:	469a      	mov	sl, r3
 8001cca:	46b9      	mov	r9, r7
 8001ccc:	0d40      	lsrs	r0, r0, #21
 8001cce:	0ff6      	lsrs	r6, r6, #31
 8001cd0:	4311      	orrs	r1, r2
 8001cd2:	42a0      	cmp	r0, r4
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dsub+0x40>
 8001cd6:	e0b1      	b.n	8001e3c <__aeabi_dsub+0x1a4>
 8001cd8:	2201      	movs	r2, #1
 8001cda:	4056      	eors	r6, r2
 8001cdc:	46b3      	mov	fp, r6
 8001cde:	42b5      	cmp	r5, r6
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_dsub+0x4c>
 8001ce2:	e088      	b.n	8001df6 <__aeabi_dsub+0x15e>
 8001ce4:	4642      	mov	r2, r8
 8001ce6:	1a12      	subs	r2, r2, r0
 8001ce8:	2a00      	cmp	r2, #0
 8001cea:	dc00      	bgt.n	8001cee <__aeabi_dsub+0x56>
 8001cec:	e0ae      	b.n	8001e4c <__aeabi_dsub+0x1b4>
 8001cee:	2800      	cmp	r0, #0
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dsub+0x5c>
 8001cf2:	e0c1      	b.n	8001e78 <__aeabi_dsub+0x1e0>
 8001cf4:	48be      	ldr	r0, [pc, #760]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001cf6:	4580      	cmp	r8, r0
 8001cf8:	d100      	bne.n	8001cfc <__aeabi_dsub+0x64>
 8001cfa:	e151      	b.n	8001fa0 <__aeabi_dsub+0x308>
 8001cfc:	2080      	movs	r0, #128	; 0x80
 8001cfe:	0400      	lsls	r0, r0, #16
 8001d00:	4301      	orrs	r1, r0
 8001d02:	2a38      	cmp	r2, #56	; 0x38
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dsub+0x70>
 8001d06:	e17b      	b.n	8002000 <__aeabi_dsub+0x368>
 8001d08:	2a1f      	cmp	r2, #31
 8001d0a:	dd00      	ble.n	8001d0e <__aeabi_dsub+0x76>
 8001d0c:	e1ee      	b.n	80020ec <__aeabi_dsub+0x454>
 8001d0e:	2020      	movs	r0, #32
 8001d10:	003e      	movs	r6, r7
 8001d12:	1a80      	subs	r0, r0, r2
 8001d14:	000c      	movs	r4, r1
 8001d16:	40d6      	lsrs	r6, r2
 8001d18:	40d1      	lsrs	r1, r2
 8001d1a:	4087      	lsls	r7, r0
 8001d1c:	4662      	mov	r2, ip
 8001d1e:	4084      	lsls	r4, r0
 8001d20:	1a52      	subs	r2, r2, r1
 8001d22:	1e78      	subs	r0, r7, #1
 8001d24:	4187      	sbcs	r7, r0
 8001d26:	4694      	mov	ip, r2
 8001d28:	4334      	orrs	r4, r6
 8001d2a:	4327      	orrs	r7, r4
 8001d2c:	1bdc      	subs	r4, r3, r7
 8001d2e:	42a3      	cmp	r3, r4
 8001d30:	419b      	sbcs	r3, r3
 8001d32:	4662      	mov	r2, ip
 8001d34:	425b      	negs	r3, r3
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	4699      	mov	r9, r3
 8001d3a:	464b      	mov	r3, r9
 8001d3c:	021b      	lsls	r3, r3, #8
 8001d3e:	d400      	bmi.n	8001d42 <__aeabi_dsub+0xaa>
 8001d40:	e118      	b.n	8001f74 <__aeabi_dsub+0x2dc>
 8001d42:	464b      	mov	r3, r9
 8001d44:	0258      	lsls	r0, r3, #9
 8001d46:	0a43      	lsrs	r3, r0, #9
 8001d48:	4699      	mov	r9, r3
 8001d4a:	464b      	mov	r3, r9
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d100      	bne.n	8001d52 <__aeabi_dsub+0xba>
 8001d50:	e137      	b.n	8001fc2 <__aeabi_dsub+0x32a>
 8001d52:	4648      	mov	r0, r9
 8001d54:	f000 fc28 	bl	80025a8 <__clzsi2>
 8001d58:	0001      	movs	r1, r0
 8001d5a:	3908      	subs	r1, #8
 8001d5c:	2320      	movs	r3, #32
 8001d5e:	0022      	movs	r2, r4
 8001d60:	4648      	mov	r0, r9
 8001d62:	1a5b      	subs	r3, r3, r1
 8001d64:	40da      	lsrs	r2, r3
 8001d66:	4088      	lsls	r0, r1
 8001d68:	408c      	lsls	r4, r1
 8001d6a:	4643      	mov	r3, r8
 8001d6c:	4310      	orrs	r0, r2
 8001d6e:	4588      	cmp	r8, r1
 8001d70:	dd00      	ble.n	8001d74 <__aeabi_dsub+0xdc>
 8001d72:	e136      	b.n	8001fe2 <__aeabi_dsub+0x34a>
 8001d74:	1ac9      	subs	r1, r1, r3
 8001d76:	1c4b      	adds	r3, r1, #1
 8001d78:	2b1f      	cmp	r3, #31
 8001d7a:	dd00      	ble.n	8001d7e <__aeabi_dsub+0xe6>
 8001d7c:	e0ea      	b.n	8001f54 <__aeabi_dsub+0x2bc>
 8001d7e:	2220      	movs	r2, #32
 8001d80:	0026      	movs	r6, r4
 8001d82:	1ad2      	subs	r2, r2, r3
 8001d84:	0001      	movs	r1, r0
 8001d86:	4094      	lsls	r4, r2
 8001d88:	40de      	lsrs	r6, r3
 8001d8a:	40d8      	lsrs	r0, r3
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	4091      	lsls	r1, r2
 8001d90:	1e62      	subs	r2, r4, #1
 8001d92:	4194      	sbcs	r4, r2
 8001d94:	4681      	mov	r9, r0
 8001d96:	4698      	mov	r8, r3
 8001d98:	4331      	orrs	r1, r6
 8001d9a:	430c      	orrs	r4, r1
 8001d9c:	0763      	lsls	r3, r4, #29
 8001d9e:	d009      	beq.n	8001db4 <__aeabi_dsub+0x11c>
 8001da0:	230f      	movs	r3, #15
 8001da2:	4023      	ands	r3, r4
 8001da4:	2b04      	cmp	r3, #4
 8001da6:	d005      	beq.n	8001db4 <__aeabi_dsub+0x11c>
 8001da8:	1d23      	adds	r3, r4, #4
 8001daa:	42a3      	cmp	r3, r4
 8001dac:	41a4      	sbcs	r4, r4
 8001dae:	4264      	negs	r4, r4
 8001db0:	44a1      	add	r9, r4
 8001db2:	001c      	movs	r4, r3
 8001db4:	464b      	mov	r3, r9
 8001db6:	021b      	lsls	r3, r3, #8
 8001db8:	d400      	bmi.n	8001dbc <__aeabi_dsub+0x124>
 8001dba:	e0de      	b.n	8001f7a <__aeabi_dsub+0x2e2>
 8001dbc:	4641      	mov	r1, r8
 8001dbe:	4b8c      	ldr	r3, [pc, #560]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001dc0:	3101      	adds	r1, #1
 8001dc2:	4299      	cmp	r1, r3
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_dsub+0x130>
 8001dc6:	e0e7      	b.n	8001f98 <__aeabi_dsub+0x300>
 8001dc8:	464b      	mov	r3, r9
 8001dca:	488a      	ldr	r0, [pc, #552]	; (8001ff4 <__aeabi_dsub+0x35c>)
 8001dcc:	08e4      	lsrs	r4, r4, #3
 8001dce:	4003      	ands	r3, r0
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	0549      	lsls	r1, r1, #21
 8001dd4:	075b      	lsls	r3, r3, #29
 8001dd6:	0240      	lsls	r0, r0, #9
 8001dd8:	4323      	orrs	r3, r4
 8001dda:	0d4a      	lsrs	r2, r1, #21
 8001ddc:	0b04      	lsrs	r4, r0, #12
 8001dde:	0512      	lsls	r2, r2, #20
 8001de0:	07ed      	lsls	r5, r5, #31
 8001de2:	4322      	orrs	r2, r4
 8001de4:	432a      	orrs	r2, r5
 8001de6:	0018      	movs	r0, r3
 8001de8:	0011      	movs	r1, r2
 8001dea:	bcf0      	pop	{r4, r5, r6, r7}
 8001dec:	46bb      	mov	fp, r7
 8001dee:	46b2      	mov	sl, r6
 8001df0:	46a9      	mov	r9, r5
 8001df2:	46a0      	mov	r8, r4
 8001df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001df6:	4642      	mov	r2, r8
 8001df8:	1a12      	subs	r2, r2, r0
 8001dfa:	2a00      	cmp	r2, #0
 8001dfc:	dd52      	ble.n	8001ea4 <__aeabi_dsub+0x20c>
 8001dfe:	2800      	cmp	r0, #0
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x16c>
 8001e02:	e09c      	b.n	8001f3e <__aeabi_dsub+0x2a6>
 8001e04:	45a0      	cmp	r8, r4
 8001e06:	d100      	bne.n	8001e0a <__aeabi_dsub+0x172>
 8001e08:	e0ca      	b.n	8001fa0 <__aeabi_dsub+0x308>
 8001e0a:	2080      	movs	r0, #128	; 0x80
 8001e0c:	0400      	lsls	r0, r0, #16
 8001e0e:	4301      	orrs	r1, r0
 8001e10:	2a38      	cmp	r2, #56	; 0x38
 8001e12:	dd00      	ble.n	8001e16 <__aeabi_dsub+0x17e>
 8001e14:	e149      	b.n	80020aa <__aeabi_dsub+0x412>
 8001e16:	2a1f      	cmp	r2, #31
 8001e18:	dc00      	bgt.n	8001e1c <__aeabi_dsub+0x184>
 8001e1a:	e197      	b.n	800214c <__aeabi_dsub+0x4b4>
 8001e1c:	0010      	movs	r0, r2
 8001e1e:	000e      	movs	r6, r1
 8001e20:	3820      	subs	r0, #32
 8001e22:	40c6      	lsrs	r6, r0
 8001e24:	2a20      	cmp	r2, #32
 8001e26:	d004      	beq.n	8001e32 <__aeabi_dsub+0x19a>
 8001e28:	2040      	movs	r0, #64	; 0x40
 8001e2a:	1a82      	subs	r2, r0, r2
 8001e2c:	4091      	lsls	r1, r2
 8001e2e:	430f      	orrs	r7, r1
 8001e30:	46b9      	mov	r9, r7
 8001e32:	464c      	mov	r4, r9
 8001e34:	1e62      	subs	r2, r4, #1
 8001e36:	4194      	sbcs	r4, r2
 8001e38:	4334      	orrs	r4, r6
 8001e3a:	e13a      	b.n	80020b2 <__aeabi_dsub+0x41a>
 8001e3c:	000a      	movs	r2, r1
 8001e3e:	433a      	orrs	r2, r7
 8001e40:	d028      	beq.n	8001e94 <__aeabi_dsub+0x1fc>
 8001e42:	46b3      	mov	fp, r6
 8001e44:	42b5      	cmp	r5, r6
 8001e46:	d02b      	beq.n	8001ea0 <__aeabi_dsub+0x208>
 8001e48:	4a6b      	ldr	r2, [pc, #428]	; (8001ff8 <__aeabi_dsub+0x360>)
 8001e4a:	4442      	add	r2, r8
 8001e4c:	2a00      	cmp	r2, #0
 8001e4e:	d05d      	beq.n	8001f0c <__aeabi_dsub+0x274>
 8001e50:	4642      	mov	r2, r8
 8001e52:	4644      	mov	r4, r8
 8001e54:	1a82      	subs	r2, r0, r2
 8001e56:	2c00      	cmp	r4, #0
 8001e58:	d000      	beq.n	8001e5c <__aeabi_dsub+0x1c4>
 8001e5a:	e0f5      	b.n	8002048 <__aeabi_dsub+0x3b0>
 8001e5c:	4665      	mov	r5, ip
 8001e5e:	431d      	orrs	r5, r3
 8001e60:	d100      	bne.n	8001e64 <__aeabi_dsub+0x1cc>
 8001e62:	e19c      	b.n	800219e <__aeabi_dsub+0x506>
 8001e64:	1e55      	subs	r5, r2, #1
 8001e66:	2a01      	cmp	r2, #1
 8001e68:	d100      	bne.n	8001e6c <__aeabi_dsub+0x1d4>
 8001e6a:	e1fb      	b.n	8002264 <__aeabi_dsub+0x5cc>
 8001e6c:	4c60      	ldr	r4, [pc, #384]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001e6e:	42a2      	cmp	r2, r4
 8001e70:	d100      	bne.n	8001e74 <__aeabi_dsub+0x1dc>
 8001e72:	e1bd      	b.n	80021f0 <__aeabi_dsub+0x558>
 8001e74:	002a      	movs	r2, r5
 8001e76:	e0f0      	b.n	800205a <__aeabi_dsub+0x3c2>
 8001e78:	0008      	movs	r0, r1
 8001e7a:	4338      	orrs	r0, r7
 8001e7c:	d100      	bne.n	8001e80 <__aeabi_dsub+0x1e8>
 8001e7e:	e0c3      	b.n	8002008 <__aeabi_dsub+0x370>
 8001e80:	1e50      	subs	r0, r2, #1
 8001e82:	2a01      	cmp	r2, #1
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dsub+0x1f0>
 8001e86:	e1a8      	b.n	80021da <__aeabi_dsub+0x542>
 8001e88:	4c59      	ldr	r4, [pc, #356]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001e8a:	42a2      	cmp	r2, r4
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x1f8>
 8001e8e:	e087      	b.n	8001fa0 <__aeabi_dsub+0x308>
 8001e90:	0002      	movs	r2, r0
 8001e92:	e736      	b.n	8001d02 <__aeabi_dsub+0x6a>
 8001e94:	2201      	movs	r2, #1
 8001e96:	4056      	eors	r6, r2
 8001e98:	46b3      	mov	fp, r6
 8001e9a:	42b5      	cmp	r5, r6
 8001e9c:	d000      	beq.n	8001ea0 <__aeabi_dsub+0x208>
 8001e9e:	e721      	b.n	8001ce4 <__aeabi_dsub+0x4c>
 8001ea0:	4a55      	ldr	r2, [pc, #340]	; (8001ff8 <__aeabi_dsub+0x360>)
 8001ea2:	4442      	add	r2, r8
 8001ea4:	2a00      	cmp	r2, #0
 8001ea6:	d100      	bne.n	8001eaa <__aeabi_dsub+0x212>
 8001ea8:	e0b5      	b.n	8002016 <__aeabi_dsub+0x37e>
 8001eaa:	4642      	mov	r2, r8
 8001eac:	4644      	mov	r4, r8
 8001eae:	1a82      	subs	r2, r0, r2
 8001eb0:	2c00      	cmp	r4, #0
 8001eb2:	d100      	bne.n	8001eb6 <__aeabi_dsub+0x21e>
 8001eb4:	e138      	b.n	8002128 <__aeabi_dsub+0x490>
 8001eb6:	4e4e      	ldr	r6, [pc, #312]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001eb8:	42b0      	cmp	r0, r6
 8001eba:	d100      	bne.n	8001ebe <__aeabi_dsub+0x226>
 8001ebc:	e1de      	b.n	800227c <__aeabi_dsub+0x5e4>
 8001ebe:	2680      	movs	r6, #128	; 0x80
 8001ec0:	4664      	mov	r4, ip
 8001ec2:	0436      	lsls	r6, r6, #16
 8001ec4:	4334      	orrs	r4, r6
 8001ec6:	46a4      	mov	ip, r4
 8001ec8:	2a38      	cmp	r2, #56	; 0x38
 8001eca:	dd00      	ble.n	8001ece <__aeabi_dsub+0x236>
 8001ecc:	e196      	b.n	80021fc <__aeabi_dsub+0x564>
 8001ece:	2a1f      	cmp	r2, #31
 8001ed0:	dd00      	ble.n	8001ed4 <__aeabi_dsub+0x23c>
 8001ed2:	e224      	b.n	800231e <__aeabi_dsub+0x686>
 8001ed4:	2620      	movs	r6, #32
 8001ed6:	1ab4      	subs	r4, r6, r2
 8001ed8:	46a2      	mov	sl, r4
 8001eda:	4664      	mov	r4, ip
 8001edc:	4656      	mov	r6, sl
 8001ede:	40b4      	lsls	r4, r6
 8001ee0:	46a1      	mov	r9, r4
 8001ee2:	001c      	movs	r4, r3
 8001ee4:	464e      	mov	r6, r9
 8001ee6:	40d4      	lsrs	r4, r2
 8001ee8:	4326      	orrs	r6, r4
 8001eea:	0034      	movs	r4, r6
 8001eec:	4656      	mov	r6, sl
 8001eee:	40b3      	lsls	r3, r6
 8001ef0:	1e5e      	subs	r6, r3, #1
 8001ef2:	41b3      	sbcs	r3, r6
 8001ef4:	431c      	orrs	r4, r3
 8001ef6:	4663      	mov	r3, ip
 8001ef8:	40d3      	lsrs	r3, r2
 8001efa:	18c9      	adds	r1, r1, r3
 8001efc:	19e4      	adds	r4, r4, r7
 8001efe:	42bc      	cmp	r4, r7
 8001f00:	41bf      	sbcs	r7, r7
 8001f02:	427f      	negs	r7, r7
 8001f04:	46b9      	mov	r9, r7
 8001f06:	4680      	mov	r8, r0
 8001f08:	4489      	add	r9, r1
 8001f0a:	e0d8      	b.n	80020be <__aeabi_dsub+0x426>
 8001f0c:	4640      	mov	r0, r8
 8001f0e:	4c3b      	ldr	r4, [pc, #236]	; (8001ffc <__aeabi_dsub+0x364>)
 8001f10:	3001      	adds	r0, #1
 8001f12:	4220      	tst	r0, r4
 8001f14:	d000      	beq.n	8001f18 <__aeabi_dsub+0x280>
 8001f16:	e0b4      	b.n	8002082 <__aeabi_dsub+0x3ea>
 8001f18:	4640      	mov	r0, r8
 8001f1a:	2800      	cmp	r0, #0
 8001f1c:	d000      	beq.n	8001f20 <__aeabi_dsub+0x288>
 8001f1e:	e144      	b.n	80021aa <__aeabi_dsub+0x512>
 8001f20:	4660      	mov	r0, ip
 8001f22:	4318      	orrs	r0, r3
 8001f24:	d100      	bne.n	8001f28 <__aeabi_dsub+0x290>
 8001f26:	e190      	b.n	800224a <__aeabi_dsub+0x5b2>
 8001f28:	0008      	movs	r0, r1
 8001f2a:	4338      	orrs	r0, r7
 8001f2c:	d000      	beq.n	8001f30 <__aeabi_dsub+0x298>
 8001f2e:	e1aa      	b.n	8002286 <__aeabi_dsub+0x5ee>
 8001f30:	4661      	mov	r1, ip
 8001f32:	08db      	lsrs	r3, r3, #3
 8001f34:	0749      	lsls	r1, r1, #29
 8001f36:	430b      	orrs	r3, r1
 8001f38:	4661      	mov	r1, ip
 8001f3a:	08cc      	lsrs	r4, r1, #3
 8001f3c:	e027      	b.n	8001f8e <__aeabi_dsub+0x2f6>
 8001f3e:	0008      	movs	r0, r1
 8001f40:	4338      	orrs	r0, r7
 8001f42:	d061      	beq.n	8002008 <__aeabi_dsub+0x370>
 8001f44:	1e50      	subs	r0, r2, #1
 8001f46:	2a01      	cmp	r2, #1
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dsub+0x2b4>
 8001f4a:	e139      	b.n	80021c0 <__aeabi_dsub+0x528>
 8001f4c:	42a2      	cmp	r2, r4
 8001f4e:	d027      	beq.n	8001fa0 <__aeabi_dsub+0x308>
 8001f50:	0002      	movs	r2, r0
 8001f52:	e75d      	b.n	8001e10 <__aeabi_dsub+0x178>
 8001f54:	0002      	movs	r2, r0
 8001f56:	391f      	subs	r1, #31
 8001f58:	40ca      	lsrs	r2, r1
 8001f5a:	0011      	movs	r1, r2
 8001f5c:	2b20      	cmp	r3, #32
 8001f5e:	d003      	beq.n	8001f68 <__aeabi_dsub+0x2d0>
 8001f60:	2240      	movs	r2, #64	; 0x40
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	4098      	lsls	r0, r3
 8001f66:	4304      	orrs	r4, r0
 8001f68:	1e63      	subs	r3, r4, #1
 8001f6a:	419c      	sbcs	r4, r3
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	4699      	mov	r9, r3
 8001f70:	4698      	mov	r8, r3
 8001f72:	430c      	orrs	r4, r1
 8001f74:	0763      	lsls	r3, r4, #29
 8001f76:	d000      	beq.n	8001f7a <__aeabi_dsub+0x2e2>
 8001f78:	e712      	b.n	8001da0 <__aeabi_dsub+0x108>
 8001f7a:	464b      	mov	r3, r9
 8001f7c:	464a      	mov	r2, r9
 8001f7e:	08e4      	lsrs	r4, r4, #3
 8001f80:	075b      	lsls	r3, r3, #29
 8001f82:	4323      	orrs	r3, r4
 8001f84:	08d4      	lsrs	r4, r2, #3
 8001f86:	4642      	mov	r2, r8
 8001f88:	4919      	ldr	r1, [pc, #100]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001f8a:	428a      	cmp	r2, r1
 8001f8c:	d00e      	beq.n	8001fac <__aeabi_dsub+0x314>
 8001f8e:	0324      	lsls	r4, r4, #12
 8001f90:	0552      	lsls	r2, r2, #21
 8001f92:	0b24      	lsrs	r4, r4, #12
 8001f94:	0d52      	lsrs	r2, r2, #21
 8001f96:	e722      	b.n	8001dde <__aeabi_dsub+0x146>
 8001f98:	000a      	movs	r2, r1
 8001f9a:	2400      	movs	r4, #0
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	e71e      	b.n	8001dde <__aeabi_dsub+0x146>
 8001fa0:	08db      	lsrs	r3, r3, #3
 8001fa2:	4662      	mov	r2, ip
 8001fa4:	0752      	lsls	r2, r2, #29
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	4662      	mov	r2, ip
 8001faa:	08d4      	lsrs	r4, r2, #3
 8001fac:	001a      	movs	r2, r3
 8001fae:	4322      	orrs	r2, r4
 8001fb0:	d100      	bne.n	8001fb4 <__aeabi_dsub+0x31c>
 8001fb2:	e1fc      	b.n	80023ae <__aeabi_dsub+0x716>
 8001fb4:	2280      	movs	r2, #128	; 0x80
 8001fb6:	0312      	lsls	r2, r2, #12
 8001fb8:	4314      	orrs	r4, r2
 8001fba:	0324      	lsls	r4, r4, #12
 8001fbc:	4a0c      	ldr	r2, [pc, #48]	; (8001ff0 <__aeabi_dsub+0x358>)
 8001fbe:	0b24      	lsrs	r4, r4, #12
 8001fc0:	e70d      	b.n	8001dde <__aeabi_dsub+0x146>
 8001fc2:	0020      	movs	r0, r4
 8001fc4:	f000 faf0 	bl	80025a8 <__clzsi2>
 8001fc8:	0001      	movs	r1, r0
 8001fca:	3118      	adds	r1, #24
 8001fcc:	291f      	cmp	r1, #31
 8001fce:	dc00      	bgt.n	8001fd2 <__aeabi_dsub+0x33a>
 8001fd0:	e6c4      	b.n	8001d5c <__aeabi_dsub+0xc4>
 8001fd2:	3808      	subs	r0, #8
 8001fd4:	4084      	lsls	r4, r0
 8001fd6:	4643      	mov	r3, r8
 8001fd8:	0020      	movs	r0, r4
 8001fda:	2400      	movs	r4, #0
 8001fdc:	4588      	cmp	r8, r1
 8001fde:	dc00      	bgt.n	8001fe2 <__aeabi_dsub+0x34a>
 8001fe0:	e6c8      	b.n	8001d74 <__aeabi_dsub+0xdc>
 8001fe2:	4a04      	ldr	r2, [pc, #16]	; (8001ff4 <__aeabi_dsub+0x35c>)
 8001fe4:	1a5b      	subs	r3, r3, r1
 8001fe6:	4010      	ands	r0, r2
 8001fe8:	4698      	mov	r8, r3
 8001fea:	4681      	mov	r9, r0
 8001fec:	e6d6      	b.n	8001d9c <__aeabi_dsub+0x104>
 8001fee:	46c0      	nop			; (mov r8, r8)
 8001ff0:	000007ff 	.word	0x000007ff
 8001ff4:	ff7fffff 	.word	0xff7fffff
 8001ff8:	fffff801 	.word	0xfffff801
 8001ffc:	000007fe 	.word	0x000007fe
 8002000:	430f      	orrs	r7, r1
 8002002:	1e7a      	subs	r2, r7, #1
 8002004:	4197      	sbcs	r7, r2
 8002006:	e691      	b.n	8001d2c <__aeabi_dsub+0x94>
 8002008:	4661      	mov	r1, ip
 800200a:	08db      	lsrs	r3, r3, #3
 800200c:	0749      	lsls	r1, r1, #29
 800200e:	430b      	orrs	r3, r1
 8002010:	4661      	mov	r1, ip
 8002012:	08cc      	lsrs	r4, r1, #3
 8002014:	e7b8      	b.n	8001f88 <__aeabi_dsub+0x2f0>
 8002016:	4640      	mov	r0, r8
 8002018:	4cd3      	ldr	r4, [pc, #844]	; (8002368 <__aeabi_dsub+0x6d0>)
 800201a:	3001      	adds	r0, #1
 800201c:	4220      	tst	r0, r4
 800201e:	d000      	beq.n	8002022 <__aeabi_dsub+0x38a>
 8002020:	e0a2      	b.n	8002168 <__aeabi_dsub+0x4d0>
 8002022:	4640      	mov	r0, r8
 8002024:	2800      	cmp	r0, #0
 8002026:	d000      	beq.n	800202a <__aeabi_dsub+0x392>
 8002028:	e101      	b.n	800222e <__aeabi_dsub+0x596>
 800202a:	4660      	mov	r0, ip
 800202c:	4318      	orrs	r0, r3
 800202e:	d100      	bne.n	8002032 <__aeabi_dsub+0x39a>
 8002030:	e15e      	b.n	80022f0 <__aeabi_dsub+0x658>
 8002032:	0008      	movs	r0, r1
 8002034:	4338      	orrs	r0, r7
 8002036:	d000      	beq.n	800203a <__aeabi_dsub+0x3a2>
 8002038:	e15f      	b.n	80022fa <__aeabi_dsub+0x662>
 800203a:	4661      	mov	r1, ip
 800203c:	08db      	lsrs	r3, r3, #3
 800203e:	0749      	lsls	r1, r1, #29
 8002040:	430b      	orrs	r3, r1
 8002042:	4661      	mov	r1, ip
 8002044:	08cc      	lsrs	r4, r1, #3
 8002046:	e7a2      	b.n	8001f8e <__aeabi_dsub+0x2f6>
 8002048:	4dc8      	ldr	r5, [pc, #800]	; (800236c <__aeabi_dsub+0x6d4>)
 800204a:	42a8      	cmp	r0, r5
 800204c:	d100      	bne.n	8002050 <__aeabi_dsub+0x3b8>
 800204e:	e0cf      	b.n	80021f0 <__aeabi_dsub+0x558>
 8002050:	2580      	movs	r5, #128	; 0x80
 8002052:	4664      	mov	r4, ip
 8002054:	042d      	lsls	r5, r5, #16
 8002056:	432c      	orrs	r4, r5
 8002058:	46a4      	mov	ip, r4
 800205a:	2a38      	cmp	r2, #56	; 0x38
 800205c:	dc56      	bgt.n	800210c <__aeabi_dsub+0x474>
 800205e:	2a1f      	cmp	r2, #31
 8002060:	dd00      	ble.n	8002064 <__aeabi_dsub+0x3cc>
 8002062:	e0d1      	b.n	8002208 <__aeabi_dsub+0x570>
 8002064:	2520      	movs	r5, #32
 8002066:	001e      	movs	r6, r3
 8002068:	1aad      	subs	r5, r5, r2
 800206a:	4664      	mov	r4, ip
 800206c:	40ab      	lsls	r3, r5
 800206e:	40ac      	lsls	r4, r5
 8002070:	40d6      	lsrs	r6, r2
 8002072:	1e5d      	subs	r5, r3, #1
 8002074:	41ab      	sbcs	r3, r5
 8002076:	4334      	orrs	r4, r6
 8002078:	4323      	orrs	r3, r4
 800207a:	4664      	mov	r4, ip
 800207c:	40d4      	lsrs	r4, r2
 800207e:	1b09      	subs	r1, r1, r4
 8002080:	e049      	b.n	8002116 <__aeabi_dsub+0x47e>
 8002082:	4660      	mov	r0, ip
 8002084:	1bdc      	subs	r4, r3, r7
 8002086:	1a46      	subs	r6, r0, r1
 8002088:	42a3      	cmp	r3, r4
 800208a:	4180      	sbcs	r0, r0
 800208c:	4240      	negs	r0, r0
 800208e:	4681      	mov	r9, r0
 8002090:	0030      	movs	r0, r6
 8002092:	464e      	mov	r6, r9
 8002094:	1b80      	subs	r0, r0, r6
 8002096:	4681      	mov	r9, r0
 8002098:	0200      	lsls	r0, r0, #8
 800209a:	d476      	bmi.n	800218a <__aeabi_dsub+0x4f2>
 800209c:	464b      	mov	r3, r9
 800209e:	4323      	orrs	r3, r4
 80020a0:	d000      	beq.n	80020a4 <__aeabi_dsub+0x40c>
 80020a2:	e652      	b.n	8001d4a <__aeabi_dsub+0xb2>
 80020a4:	2400      	movs	r4, #0
 80020a6:	2500      	movs	r5, #0
 80020a8:	e771      	b.n	8001f8e <__aeabi_dsub+0x2f6>
 80020aa:	4339      	orrs	r1, r7
 80020ac:	000c      	movs	r4, r1
 80020ae:	1e62      	subs	r2, r4, #1
 80020b0:	4194      	sbcs	r4, r2
 80020b2:	18e4      	adds	r4, r4, r3
 80020b4:	429c      	cmp	r4, r3
 80020b6:	419b      	sbcs	r3, r3
 80020b8:	425b      	negs	r3, r3
 80020ba:	4463      	add	r3, ip
 80020bc:	4699      	mov	r9, r3
 80020be:	464b      	mov	r3, r9
 80020c0:	021b      	lsls	r3, r3, #8
 80020c2:	d400      	bmi.n	80020c6 <__aeabi_dsub+0x42e>
 80020c4:	e756      	b.n	8001f74 <__aeabi_dsub+0x2dc>
 80020c6:	2301      	movs	r3, #1
 80020c8:	469c      	mov	ip, r3
 80020ca:	4ba8      	ldr	r3, [pc, #672]	; (800236c <__aeabi_dsub+0x6d4>)
 80020cc:	44e0      	add	r8, ip
 80020ce:	4598      	cmp	r8, r3
 80020d0:	d038      	beq.n	8002144 <__aeabi_dsub+0x4ac>
 80020d2:	464b      	mov	r3, r9
 80020d4:	48a6      	ldr	r0, [pc, #664]	; (8002370 <__aeabi_dsub+0x6d8>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	4003      	ands	r3, r0
 80020da:	0018      	movs	r0, r3
 80020dc:	0863      	lsrs	r3, r4, #1
 80020de:	4014      	ands	r4, r2
 80020e0:	431c      	orrs	r4, r3
 80020e2:	07c3      	lsls	r3, r0, #31
 80020e4:	431c      	orrs	r4, r3
 80020e6:	0843      	lsrs	r3, r0, #1
 80020e8:	4699      	mov	r9, r3
 80020ea:	e657      	b.n	8001d9c <__aeabi_dsub+0x104>
 80020ec:	0010      	movs	r0, r2
 80020ee:	000e      	movs	r6, r1
 80020f0:	3820      	subs	r0, #32
 80020f2:	40c6      	lsrs	r6, r0
 80020f4:	2a20      	cmp	r2, #32
 80020f6:	d004      	beq.n	8002102 <__aeabi_dsub+0x46a>
 80020f8:	2040      	movs	r0, #64	; 0x40
 80020fa:	1a82      	subs	r2, r0, r2
 80020fc:	4091      	lsls	r1, r2
 80020fe:	430f      	orrs	r7, r1
 8002100:	46b9      	mov	r9, r7
 8002102:	464f      	mov	r7, r9
 8002104:	1e7a      	subs	r2, r7, #1
 8002106:	4197      	sbcs	r7, r2
 8002108:	4337      	orrs	r7, r6
 800210a:	e60f      	b.n	8001d2c <__aeabi_dsub+0x94>
 800210c:	4662      	mov	r2, ip
 800210e:	431a      	orrs	r2, r3
 8002110:	0013      	movs	r3, r2
 8002112:	1e5a      	subs	r2, r3, #1
 8002114:	4193      	sbcs	r3, r2
 8002116:	1afc      	subs	r4, r7, r3
 8002118:	42a7      	cmp	r7, r4
 800211a:	41bf      	sbcs	r7, r7
 800211c:	427f      	negs	r7, r7
 800211e:	1bcb      	subs	r3, r1, r7
 8002120:	4699      	mov	r9, r3
 8002122:	465d      	mov	r5, fp
 8002124:	4680      	mov	r8, r0
 8002126:	e608      	b.n	8001d3a <__aeabi_dsub+0xa2>
 8002128:	4666      	mov	r6, ip
 800212a:	431e      	orrs	r6, r3
 800212c:	d100      	bne.n	8002130 <__aeabi_dsub+0x498>
 800212e:	e0be      	b.n	80022ae <__aeabi_dsub+0x616>
 8002130:	1e56      	subs	r6, r2, #1
 8002132:	2a01      	cmp	r2, #1
 8002134:	d100      	bne.n	8002138 <__aeabi_dsub+0x4a0>
 8002136:	e109      	b.n	800234c <__aeabi_dsub+0x6b4>
 8002138:	4c8c      	ldr	r4, [pc, #560]	; (800236c <__aeabi_dsub+0x6d4>)
 800213a:	42a2      	cmp	r2, r4
 800213c:	d100      	bne.n	8002140 <__aeabi_dsub+0x4a8>
 800213e:	e119      	b.n	8002374 <__aeabi_dsub+0x6dc>
 8002140:	0032      	movs	r2, r6
 8002142:	e6c1      	b.n	8001ec8 <__aeabi_dsub+0x230>
 8002144:	4642      	mov	r2, r8
 8002146:	2400      	movs	r4, #0
 8002148:	2300      	movs	r3, #0
 800214a:	e648      	b.n	8001dde <__aeabi_dsub+0x146>
 800214c:	2020      	movs	r0, #32
 800214e:	000c      	movs	r4, r1
 8002150:	1a80      	subs	r0, r0, r2
 8002152:	003e      	movs	r6, r7
 8002154:	4087      	lsls	r7, r0
 8002156:	4084      	lsls	r4, r0
 8002158:	40d6      	lsrs	r6, r2
 800215a:	1e78      	subs	r0, r7, #1
 800215c:	4187      	sbcs	r7, r0
 800215e:	40d1      	lsrs	r1, r2
 8002160:	4334      	orrs	r4, r6
 8002162:	433c      	orrs	r4, r7
 8002164:	448c      	add	ip, r1
 8002166:	e7a4      	b.n	80020b2 <__aeabi_dsub+0x41a>
 8002168:	4a80      	ldr	r2, [pc, #512]	; (800236c <__aeabi_dsub+0x6d4>)
 800216a:	4290      	cmp	r0, r2
 800216c:	d100      	bne.n	8002170 <__aeabi_dsub+0x4d8>
 800216e:	e0e9      	b.n	8002344 <__aeabi_dsub+0x6ac>
 8002170:	19df      	adds	r7, r3, r7
 8002172:	429f      	cmp	r7, r3
 8002174:	419b      	sbcs	r3, r3
 8002176:	4461      	add	r1, ip
 8002178:	425b      	negs	r3, r3
 800217a:	18c9      	adds	r1, r1, r3
 800217c:	07cc      	lsls	r4, r1, #31
 800217e:	087f      	lsrs	r7, r7, #1
 8002180:	084b      	lsrs	r3, r1, #1
 8002182:	4699      	mov	r9, r3
 8002184:	4680      	mov	r8, r0
 8002186:	433c      	orrs	r4, r7
 8002188:	e6f4      	b.n	8001f74 <__aeabi_dsub+0x2dc>
 800218a:	1afc      	subs	r4, r7, r3
 800218c:	42a7      	cmp	r7, r4
 800218e:	41bf      	sbcs	r7, r7
 8002190:	4663      	mov	r3, ip
 8002192:	427f      	negs	r7, r7
 8002194:	1ac9      	subs	r1, r1, r3
 8002196:	1bcb      	subs	r3, r1, r7
 8002198:	4699      	mov	r9, r3
 800219a:	465d      	mov	r5, fp
 800219c:	e5d5      	b.n	8001d4a <__aeabi_dsub+0xb2>
 800219e:	08ff      	lsrs	r7, r7, #3
 80021a0:	074b      	lsls	r3, r1, #29
 80021a2:	465d      	mov	r5, fp
 80021a4:	433b      	orrs	r3, r7
 80021a6:	08cc      	lsrs	r4, r1, #3
 80021a8:	e6ee      	b.n	8001f88 <__aeabi_dsub+0x2f0>
 80021aa:	4662      	mov	r2, ip
 80021ac:	431a      	orrs	r2, r3
 80021ae:	d000      	beq.n	80021b2 <__aeabi_dsub+0x51a>
 80021b0:	e082      	b.n	80022b8 <__aeabi_dsub+0x620>
 80021b2:	000b      	movs	r3, r1
 80021b4:	433b      	orrs	r3, r7
 80021b6:	d11b      	bne.n	80021f0 <__aeabi_dsub+0x558>
 80021b8:	2480      	movs	r4, #128	; 0x80
 80021ba:	2500      	movs	r5, #0
 80021bc:	0324      	lsls	r4, r4, #12
 80021be:	e6f9      	b.n	8001fb4 <__aeabi_dsub+0x31c>
 80021c0:	19dc      	adds	r4, r3, r7
 80021c2:	429c      	cmp	r4, r3
 80021c4:	419b      	sbcs	r3, r3
 80021c6:	4461      	add	r1, ip
 80021c8:	4689      	mov	r9, r1
 80021ca:	425b      	negs	r3, r3
 80021cc:	4499      	add	r9, r3
 80021ce:	464b      	mov	r3, r9
 80021d0:	021b      	lsls	r3, r3, #8
 80021d2:	d444      	bmi.n	800225e <__aeabi_dsub+0x5c6>
 80021d4:	2301      	movs	r3, #1
 80021d6:	4698      	mov	r8, r3
 80021d8:	e6cc      	b.n	8001f74 <__aeabi_dsub+0x2dc>
 80021da:	1bdc      	subs	r4, r3, r7
 80021dc:	4662      	mov	r2, ip
 80021de:	42a3      	cmp	r3, r4
 80021e0:	419b      	sbcs	r3, r3
 80021e2:	1a51      	subs	r1, r2, r1
 80021e4:	425b      	negs	r3, r3
 80021e6:	1acb      	subs	r3, r1, r3
 80021e8:	4699      	mov	r9, r3
 80021ea:	2301      	movs	r3, #1
 80021ec:	4698      	mov	r8, r3
 80021ee:	e5a4      	b.n	8001d3a <__aeabi_dsub+0xa2>
 80021f0:	08ff      	lsrs	r7, r7, #3
 80021f2:	074b      	lsls	r3, r1, #29
 80021f4:	465d      	mov	r5, fp
 80021f6:	433b      	orrs	r3, r7
 80021f8:	08cc      	lsrs	r4, r1, #3
 80021fa:	e6d7      	b.n	8001fac <__aeabi_dsub+0x314>
 80021fc:	4662      	mov	r2, ip
 80021fe:	431a      	orrs	r2, r3
 8002200:	0014      	movs	r4, r2
 8002202:	1e63      	subs	r3, r4, #1
 8002204:	419c      	sbcs	r4, r3
 8002206:	e679      	b.n	8001efc <__aeabi_dsub+0x264>
 8002208:	0015      	movs	r5, r2
 800220a:	4664      	mov	r4, ip
 800220c:	3d20      	subs	r5, #32
 800220e:	40ec      	lsrs	r4, r5
 8002210:	46a0      	mov	r8, r4
 8002212:	2a20      	cmp	r2, #32
 8002214:	d005      	beq.n	8002222 <__aeabi_dsub+0x58a>
 8002216:	2540      	movs	r5, #64	; 0x40
 8002218:	4664      	mov	r4, ip
 800221a:	1aaa      	subs	r2, r5, r2
 800221c:	4094      	lsls	r4, r2
 800221e:	4323      	orrs	r3, r4
 8002220:	469a      	mov	sl, r3
 8002222:	4654      	mov	r4, sl
 8002224:	1e63      	subs	r3, r4, #1
 8002226:	419c      	sbcs	r4, r3
 8002228:	4643      	mov	r3, r8
 800222a:	4323      	orrs	r3, r4
 800222c:	e773      	b.n	8002116 <__aeabi_dsub+0x47e>
 800222e:	4662      	mov	r2, ip
 8002230:	431a      	orrs	r2, r3
 8002232:	d023      	beq.n	800227c <__aeabi_dsub+0x5e4>
 8002234:	000a      	movs	r2, r1
 8002236:	433a      	orrs	r2, r7
 8002238:	d000      	beq.n	800223c <__aeabi_dsub+0x5a4>
 800223a:	e0a0      	b.n	800237e <__aeabi_dsub+0x6e6>
 800223c:	4662      	mov	r2, ip
 800223e:	08db      	lsrs	r3, r3, #3
 8002240:	0752      	lsls	r2, r2, #29
 8002242:	4313      	orrs	r3, r2
 8002244:	4662      	mov	r2, ip
 8002246:	08d4      	lsrs	r4, r2, #3
 8002248:	e6b0      	b.n	8001fac <__aeabi_dsub+0x314>
 800224a:	000b      	movs	r3, r1
 800224c:	433b      	orrs	r3, r7
 800224e:	d100      	bne.n	8002252 <__aeabi_dsub+0x5ba>
 8002250:	e728      	b.n	80020a4 <__aeabi_dsub+0x40c>
 8002252:	08ff      	lsrs	r7, r7, #3
 8002254:	074b      	lsls	r3, r1, #29
 8002256:	465d      	mov	r5, fp
 8002258:	433b      	orrs	r3, r7
 800225a:	08cc      	lsrs	r4, r1, #3
 800225c:	e697      	b.n	8001f8e <__aeabi_dsub+0x2f6>
 800225e:	2302      	movs	r3, #2
 8002260:	4698      	mov	r8, r3
 8002262:	e736      	b.n	80020d2 <__aeabi_dsub+0x43a>
 8002264:	1afc      	subs	r4, r7, r3
 8002266:	42a7      	cmp	r7, r4
 8002268:	41bf      	sbcs	r7, r7
 800226a:	4663      	mov	r3, ip
 800226c:	427f      	negs	r7, r7
 800226e:	1ac9      	subs	r1, r1, r3
 8002270:	1bcb      	subs	r3, r1, r7
 8002272:	4699      	mov	r9, r3
 8002274:	2301      	movs	r3, #1
 8002276:	465d      	mov	r5, fp
 8002278:	4698      	mov	r8, r3
 800227a:	e55e      	b.n	8001d3a <__aeabi_dsub+0xa2>
 800227c:	074b      	lsls	r3, r1, #29
 800227e:	08ff      	lsrs	r7, r7, #3
 8002280:	433b      	orrs	r3, r7
 8002282:	08cc      	lsrs	r4, r1, #3
 8002284:	e692      	b.n	8001fac <__aeabi_dsub+0x314>
 8002286:	1bdc      	subs	r4, r3, r7
 8002288:	4660      	mov	r0, ip
 800228a:	42a3      	cmp	r3, r4
 800228c:	41b6      	sbcs	r6, r6
 800228e:	1a40      	subs	r0, r0, r1
 8002290:	4276      	negs	r6, r6
 8002292:	1b80      	subs	r0, r0, r6
 8002294:	4681      	mov	r9, r0
 8002296:	0200      	lsls	r0, r0, #8
 8002298:	d560      	bpl.n	800235c <__aeabi_dsub+0x6c4>
 800229a:	1afc      	subs	r4, r7, r3
 800229c:	42a7      	cmp	r7, r4
 800229e:	41bf      	sbcs	r7, r7
 80022a0:	4663      	mov	r3, ip
 80022a2:	427f      	negs	r7, r7
 80022a4:	1ac9      	subs	r1, r1, r3
 80022a6:	1bcb      	subs	r3, r1, r7
 80022a8:	4699      	mov	r9, r3
 80022aa:	465d      	mov	r5, fp
 80022ac:	e576      	b.n	8001d9c <__aeabi_dsub+0x104>
 80022ae:	08ff      	lsrs	r7, r7, #3
 80022b0:	074b      	lsls	r3, r1, #29
 80022b2:	433b      	orrs	r3, r7
 80022b4:	08cc      	lsrs	r4, r1, #3
 80022b6:	e667      	b.n	8001f88 <__aeabi_dsub+0x2f0>
 80022b8:	000a      	movs	r2, r1
 80022ba:	08db      	lsrs	r3, r3, #3
 80022bc:	433a      	orrs	r2, r7
 80022be:	d100      	bne.n	80022c2 <__aeabi_dsub+0x62a>
 80022c0:	e66f      	b.n	8001fa2 <__aeabi_dsub+0x30a>
 80022c2:	4662      	mov	r2, ip
 80022c4:	0752      	lsls	r2, r2, #29
 80022c6:	4313      	orrs	r3, r2
 80022c8:	4662      	mov	r2, ip
 80022ca:	08d4      	lsrs	r4, r2, #3
 80022cc:	2280      	movs	r2, #128	; 0x80
 80022ce:	0312      	lsls	r2, r2, #12
 80022d0:	4214      	tst	r4, r2
 80022d2:	d007      	beq.n	80022e4 <__aeabi_dsub+0x64c>
 80022d4:	08c8      	lsrs	r0, r1, #3
 80022d6:	4210      	tst	r0, r2
 80022d8:	d104      	bne.n	80022e4 <__aeabi_dsub+0x64c>
 80022da:	465d      	mov	r5, fp
 80022dc:	0004      	movs	r4, r0
 80022de:	08fb      	lsrs	r3, r7, #3
 80022e0:	0749      	lsls	r1, r1, #29
 80022e2:	430b      	orrs	r3, r1
 80022e4:	0f5a      	lsrs	r2, r3, #29
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	08db      	lsrs	r3, r3, #3
 80022ea:	0752      	lsls	r2, r2, #29
 80022ec:	4313      	orrs	r3, r2
 80022ee:	e65d      	b.n	8001fac <__aeabi_dsub+0x314>
 80022f0:	074b      	lsls	r3, r1, #29
 80022f2:	08ff      	lsrs	r7, r7, #3
 80022f4:	433b      	orrs	r3, r7
 80022f6:	08cc      	lsrs	r4, r1, #3
 80022f8:	e649      	b.n	8001f8e <__aeabi_dsub+0x2f6>
 80022fa:	19dc      	adds	r4, r3, r7
 80022fc:	429c      	cmp	r4, r3
 80022fe:	419b      	sbcs	r3, r3
 8002300:	4461      	add	r1, ip
 8002302:	4689      	mov	r9, r1
 8002304:	425b      	negs	r3, r3
 8002306:	4499      	add	r9, r3
 8002308:	464b      	mov	r3, r9
 800230a:	021b      	lsls	r3, r3, #8
 800230c:	d400      	bmi.n	8002310 <__aeabi_dsub+0x678>
 800230e:	e631      	b.n	8001f74 <__aeabi_dsub+0x2dc>
 8002310:	464a      	mov	r2, r9
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <__aeabi_dsub+0x6d8>)
 8002314:	401a      	ands	r2, r3
 8002316:	2301      	movs	r3, #1
 8002318:	4691      	mov	r9, r2
 800231a:	4698      	mov	r8, r3
 800231c:	e62a      	b.n	8001f74 <__aeabi_dsub+0x2dc>
 800231e:	0016      	movs	r6, r2
 8002320:	4664      	mov	r4, ip
 8002322:	3e20      	subs	r6, #32
 8002324:	40f4      	lsrs	r4, r6
 8002326:	46a0      	mov	r8, r4
 8002328:	2a20      	cmp	r2, #32
 800232a:	d005      	beq.n	8002338 <__aeabi_dsub+0x6a0>
 800232c:	2640      	movs	r6, #64	; 0x40
 800232e:	4664      	mov	r4, ip
 8002330:	1ab2      	subs	r2, r6, r2
 8002332:	4094      	lsls	r4, r2
 8002334:	4323      	orrs	r3, r4
 8002336:	469a      	mov	sl, r3
 8002338:	4654      	mov	r4, sl
 800233a:	1e63      	subs	r3, r4, #1
 800233c:	419c      	sbcs	r4, r3
 800233e:	4643      	mov	r3, r8
 8002340:	431c      	orrs	r4, r3
 8002342:	e5db      	b.n	8001efc <__aeabi_dsub+0x264>
 8002344:	0002      	movs	r2, r0
 8002346:	2400      	movs	r4, #0
 8002348:	2300      	movs	r3, #0
 800234a:	e548      	b.n	8001dde <__aeabi_dsub+0x146>
 800234c:	19dc      	adds	r4, r3, r7
 800234e:	42bc      	cmp	r4, r7
 8002350:	41bf      	sbcs	r7, r7
 8002352:	4461      	add	r1, ip
 8002354:	4689      	mov	r9, r1
 8002356:	427f      	negs	r7, r7
 8002358:	44b9      	add	r9, r7
 800235a:	e738      	b.n	80021ce <__aeabi_dsub+0x536>
 800235c:	464b      	mov	r3, r9
 800235e:	4323      	orrs	r3, r4
 8002360:	d100      	bne.n	8002364 <__aeabi_dsub+0x6cc>
 8002362:	e69f      	b.n	80020a4 <__aeabi_dsub+0x40c>
 8002364:	e606      	b.n	8001f74 <__aeabi_dsub+0x2dc>
 8002366:	46c0      	nop			; (mov r8, r8)
 8002368:	000007fe 	.word	0x000007fe
 800236c:	000007ff 	.word	0x000007ff
 8002370:	ff7fffff 	.word	0xff7fffff
 8002374:	08ff      	lsrs	r7, r7, #3
 8002376:	074b      	lsls	r3, r1, #29
 8002378:	433b      	orrs	r3, r7
 800237a:	08cc      	lsrs	r4, r1, #3
 800237c:	e616      	b.n	8001fac <__aeabi_dsub+0x314>
 800237e:	4662      	mov	r2, ip
 8002380:	08db      	lsrs	r3, r3, #3
 8002382:	0752      	lsls	r2, r2, #29
 8002384:	4313      	orrs	r3, r2
 8002386:	4662      	mov	r2, ip
 8002388:	08d4      	lsrs	r4, r2, #3
 800238a:	2280      	movs	r2, #128	; 0x80
 800238c:	0312      	lsls	r2, r2, #12
 800238e:	4214      	tst	r4, r2
 8002390:	d007      	beq.n	80023a2 <__aeabi_dsub+0x70a>
 8002392:	08c8      	lsrs	r0, r1, #3
 8002394:	4210      	tst	r0, r2
 8002396:	d104      	bne.n	80023a2 <__aeabi_dsub+0x70a>
 8002398:	465d      	mov	r5, fp
 800239a:	0004      	movs	r4, r0
 800239c:	08fb      	lsrs	r3, r7, #3
 800239e:	0749      	lsls	r1, r1, #29
 80023a0:	430b      	orrs	r3, r1
 80023a2:	0f5a      	lsrs	r2, r3, #29
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	0752      	lsls	r2, r2, #29
 80023a8:	08db      	lsrs	r3, r3, #3
 80023aa:	4313      	orrs	r3, r2
 80023ac:	e5fe      	b.n	8001fac <__aeabi_dsub+0x314>
 80023ae:	2300      	movs	r3, #0
 80023b0:	4a01      	ldr	r2, [pc, #4]	; (80023b8 <__aeabi_dsub+0x720>)
 80023b2:	001c      	movs	r4, r3
 80023b4:	e513      	b.n	8001dde <__aeabi_dsub+0x146>
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	000007ff 	.word	0x000007ff

080023bc <__aeabi_ui2d>:
 80023bc:	b510      	push	{r4, lr}
 80023be:	1e04      	subs	r4, r0, #0
 80023c0:	d010      	beq.n	80023e4 <__aeabi_ui2d+0x28>
 80023c2:	f000 f8f1 	bl	80025a8 <__clzsi2>
 80023c6:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <__aeabi_ui2d+0x48>)
 80023c8:	1a1b      	subs	r3, r3, r0
 80023ca:	280a      	cmp	r0, #10
 80023cc:	dc11      	bgt.n	80023f2 <__aeabi_ui2d+0x36>
 80023ce:	220b      	movs	r2, #11
 80023d0:	0021      	movs	r1, r4
 80023d2:	1a12      	subs	r2, r2, r0
 80023d4:	40d1      	lsrs	r1, r2
 80023d6:	3015      	adds	r0, #21
 80023d8:	030a      	lsls	r2, r1, #12
 80023da:	055b      	lsls	r3, r3, #21
 80023dc:	4084      	lsls	r4, r0
 80023de:	0b12      	lsrs	r2, r2, #12
 80023e0:	0d5b      	lsrs	r3, r3, #21
 80023e2:	e001      	b.n	80023e8 <__aeabi_ui2d+0x2c>
 80023e4:	2300      	movs	r3, #0
 80023e6:	2200      	movs	r2, #0
 80023e8:	051b      	lsls	r3, r3, #20
 80023ea:	4313      	orrs	r3, r2
 80023ec:	0020      	movs	r0, r4
 80023ee:	0019      	movs	r1, r3
 80023f0:	bd10      	pop	{r4, pc}
 80023f2:	0022      	movs	r2, r4
 80023f4:	380b      	subs	r0, #11
 80023f6:	4082      	lsls	r2, r0
 80023f8:	055b      	lsls	r3, r3, #21
 80023fa:	0312      	lsls	r2, r2, #12
 80023fc:	2400      	movs	r4, #0
 80023fe:	0b12      	lsrs	r2, r2, #12
 8002400:	0d5b      	lsrs	r3, r3, #21
 8002402:	e7f1      	b.n	80023e8 <__aeabi_ui2d+0x2c>
 8002404:	0000041e 	.word	0x0000041e

08002408 <__aeabi_f2d>:
 8002408:	b570      	push	{r4, r5, r6, lr}
 800240a:	0043      	lsls	r3, r0, #1
 800240c:	0246      	lsls	r6, r0, #9
 800240e:	0fc4      	lsrs	r4, r0, #31
 8002410:	20fe      	movs	r0, #254	; 0xfe
 8002412:	0e1b      	lsrs	r3, r3, #24
 8002414:	1c59      	adds	r1, r3, #1
 8002416:	0a75      	lsrs	r5, r6, #9
 8002418:	4208      	tst	r0, r1
 800241a:	d00c      	beq.n	8002436 <__aeabi_f2d+0x2e>
 800241c:	22e0      	movs	r2, #224	; 0xe0
 800241e:	0092      	lsls	r2, r2, #2
 8002420:	4694      	mov	ip, r2
 8002422:	076d      	lsls	r5, r5, #29
 8002424:	0b36      	lsrs	r6, r6, #12
 8002426:	4463      	add	r3, ip
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4333      	orrs	r3, r6
 800242c:	07e4      	lsls	r4, r4, #31
 800242e:	4323      	orrs	r3, r4
 8002430:	0028      	movs	r0, r5
 8002432:	0019      	movs	r1, r3
 8002434:	bd70      	pop	{r4, r5, r6, pc}
 8002436:	2b00      	cmp	r3, #0
 8002438:	d114      	bne.n	8002464 <__aeabi_f2d+0x5c>
 800243a:	2d00      	cmp	r5, #0
 800243c:	d01b      	beq.n	8002476 <__aeabi_f2d+0x6e>
 800243e:	0028      	movs	r0, r5
 8002440:	f000 f8b2 	bl	80025a8 <__clzsi2>
 8002444:	280a      	cmp	r0, #10
 8002446:	dc1c      	bgt.n	8002482 <__aeabi_f2d+0x7a>
 8002448:	230b      	movs	r3, #11
 800244a:	002e      	movs	r6, r5
 800244c:	1a1b      	subs	r3, r3, r0
 800244e:	40de      	lsrs	r6, r3
 8002450:	0003      	movs	r3, r0
 8002452:	3315      	adds	r3, #21
 8002454:	409d      	lsls	r5, r3
 8002456:	4a0e      	ldr	r2, [pc, #56]	; (8002490 <__aeabi_f2d+0x88>)
 8002458:	0336      	lsls	r6, r6, #12
 800245a:	1a12      	subs	r2, r2, r0
 800245c:	0552      	lsls	r2, r2, #21
 800245e:	0b36      	lsrs	r6, r6, #12
 8002460:	0d53      	lsrs	r3, r2, #21
 8002462:	e7e1      	b.n	8002428 <__aeabi_f2d+0x20>
 8002464:	2d00      	cmp	r5, #0
 8002466:	d009      	beq.n	800247c <__aeabi_f2d+0x74>
 8002468:	2280      	movs	r2, #128	; 0x80
 800246a:	0b36      	lsrs	r6, r6, #12
 800246c:	0312      	lsls	r2, r2, #12
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <__aeabi_f2d+0x8c>)
 8002470:	076d      	lsls	r5, r5, #29
 8002472:	4316      	orrs	r6, r2
 8002474:	e7d8      	b.n	8002428 <__aeabi_f2d+0x20>
 8002476:	2300      	movs	r3, #0
 8002478:	2600      	movs	r6, #0
 800247a:	e7d5      	b.n	8002428 <__aeabi_f2d+0x20>
 800247c:	2600      	movs	r6, #0
 800247e:	4b05      	ldr	r3, [pc, #20]	; (8002494 <__aeabi_f2d+0x8c>)
 8002480:	e7d2      	b.n	8002428 <__aeabi_f2d+0x20>
 8002482:	0003      	movs	r3, r0
 8002484:	3b0b      	subs	r3, #11
 8002486:	409d      	lsls	r5, r3
 8002488:	002e      	movs	r6, r5
 800248a:	2500      	movs	r5, #0
 800248c:	e7e3      	b.n	8002456 <__aeabi_f2d+0x4e>
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	00000389 	.word	0x00000389
 8002494:	000007ff 	.word	0x000007ff

08002498 <__aeabi_d2f>:
 8002498:	0002      	movs	r2, r0
 800249a:	004b      	lsls	r3, r1, #1
 800249c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800249e:	0d5b      	lsrs	r3, r3, #21
 80024a0:	030c      	lsls	r4, r1, #12
 80024a2:	4e3d      	ldr	r6, [pc, #244]	; (8002598 <__aeabi_d2f+0x100>)
 80024a4:	0a64      	lsrs	r4, r4, #9
 80024a6:	0f40      	lsrs	r0, r0, #29
 80024a8:	1c5f      	adds	r7, r3, #1
 80024aa:	0fc9      	lsrs	r1, r1, #31
 80024ac:	4304      	orrs	r4, r0
 80024ae:	00d5      	lsls	r5, r2, #3
 80024b0:	4237      	tst	r7, r6
 80024b2:	d00a      	beq.n	80024ca <__aeabi_d2f+0x32>
 80024b4:	4839      	ldr	r0, [pc, #228]	; (800259c <__aeabi_d2f+0x104>)
 80024b6:	181e      	adds	r6, r3, r0
 80024b8:	2efe      	cmp	r6, #254	; 0xfe
 80024ba:	dd16      	ble.n	80024ea <__aeabi_d2f+0x52>
 80024bc:	20ff      	movs	r0, #255	; 0xff
 80024be:	2400      	movs	r4, #0
 80024c0:	05c0      	lsls	r0, r0, #23
 80024c2:	4320      	orrs	r0, r4
 80024c4:	07c9      	lsls	r1, r1, #31
 80024c6:	4308      	orrs	r0, r1
 80024c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d106      	bne.n	80024dc <__aeabi_d2f+0x44>
 80024ce:	432c      	orrs	r4, r5
 80024d0:	d026      	beq.n	8002520 <__aeabi_d2f+0x88>
 80024d2:	2205      	movs	r2, #5
 80024d4:	0192      	lsls	r2, r2, #6
 80024d6:	0a54      	lsrs	r4, r2, #9
 80024d8:	b2d8      	uxtb	r0, r3
 80024da:	e7f1      	b.n	80024c0 <__aeabi_d2f+0x28>
 80024dc:	4325      	orrs	r5, r4
 80024de:	d0ed      	beq.n	80024bc <__aeabi_d2f+0x24>
 80024e0:	2080      	movs	r0, #128	; 0x80
 80024e2:	03c0      	lsls	r0, r0, #15
 80024e4:	4304      	orrs	r4, r0
 80024e6:	20ff      	movs	r0, #255	; 0xff
 80024e8:	e7ea      	b.n	80024c0 <__aeabi_d2f+0x28>
 80024ea:	2e00      	cmp	r6, #0
 80024ec:	dd1b      	ble.n	8002526 <__aeabi_d2f+0x8e>
 80024ee:	0192      	lsls	r2, r2, #6
 80024f0:	1e53      	subs	r3, r2, #1
 80024f2:	419a      	sbcs	r2, r3
 80024f4:	00e4      	lsls	r4, r4, #3
 80024f6:	0f6d      	lsrs	r5, r5, #29
 80024f8:	4322      	orrs	r2, r4
 80024fa:	432a      	orrs	r2, r5
 80024fc:	0753      	lsls	r3, r2, #29
 80024fe:	d048      	beq.n	8002592 <__aeabi_d2f+0xfa>
 8002500:	230f      	movs	r3, #15
 8002502:	4013      	ands	r3, r2
 8002504:	2b04      	cmp	r3, #4
 8002506:	d000      	beq.n	800250a <__aeabi_d2f+0x72>
 8002508:	3204      	adds	r2, #4
 800250a:	2380      	movs	r3, #128	; 0x80
 800250c:	04db      	lsls	r3, r3, #19
 800250e:	4013      	ands	r3, r2
 8002510:	d03f      	beq.n	8002592 <__aeabi_d2f+0xfa>
 8002512:	1c70      	adds	r0, r6, #1
 8002514:	2efe      	cmp	r6, #254	; 0xfe
 8002516:	d0d1      	beq.n	80024bc <__aeabi_d2f+0x24>
 8002518:	0192      	lsls	r2, r2, #6
 800251a:	0a54      	lsrs	r4, r2, #9
 800251c:	b2c0      	uxtb	r0, r0
 800251e:	e7cf      	b.n	80024c0 <__aeabi_d2f+0x28>
 8002520:	2000      	movs	r0, #0
 8002522:	2400      	movs	r4, #0
 8002524:	e7cc      	b.n	80024c0 <__aeabi_d2f+0x28>
 8002526:	0032      	movs	r2, r6
 8002528:	3217      	adds	r2, #23
 800252a:	db22      	blt.n	8002572 <__aeabi_d2f+0xda>
 800252c:	2080      	movs	r0, #128	; 0x80
 800252e:	0400      	lsls	r0, r0, #16
 8002530:	4320      	orrs	r0, r4
 8002532:	241e      	movs	r4, #30
 8002534:	1ba4      	subs	r4, r4, r6
 8002536:	2c1f      	cmp	r4, #31
 8002538:	dd1d      	ble.n	8002576 <__aeabi_d2f+0xde>
 800253a:	2202      	movs	r2, #2
 800253c:	4252      	negs	r2, r2
 800253e:	1b96      	subs	r6, r2, r6
 8002540:	0002      	movs	r2, r0
 8002542:	40f2      	lsrs	r2, r6
 8002544:	0016      	movs	r6, r2
 8002546:	2c20      	cmp	r4, #32
 8002548:	d004      	beq.n	8002554 <__aeabi_d2f+0xbc>
 800254a:	4a15      	ldr	r2, [pc, #84]	; (80025a0 <__aeabi_d2f+0x108>)
 800254c:	4694      	mov	ip, r2
 800254e:	4463      	add	r3, ip
 8002550:	4098      	lsls	r0, r3
 8002552:	4305      	orrs	r5, r0
 8002554:	002a      	movs	r2, r5
 8002556:	1e53      	subs	r3, r2, #1
 8002558:	419a      	sbcs	r2, r3
 800255a:	4332      	orrs	r2, r6
 800255c:	2600      	movs	r6, #0
 800255e:	0753      	lsls	r3, r2, #29
 8002560:	d1ce      	bne.n	8002500 <__aeabi_d2f+0x68>
 8002562:	2480      	movs	r4, #128	; 0x80
 8002564:	0013      	movs	r3, r2
 8002566:	04e4      	lsls	r4, r4, #19
 8002568:	2001      	movs	r0, #1
 800256a:	4023      	ands	r3, r4
 800256c:	4222      	tst	r2, r4
 800256e:	d1d3      	bne.n	8002518 <__aeabi_d2f+0x80>
 8002570:	e7b0      	b.n	80024d4 <__aeabi_d2f+0x3c>
 8002572:	2300      	movs	r3, #0
 8002574:	e7ad      	b.n	80024d2 <__aeabi_d2f+0x3a>
 8002576:	4a0b      	ldr	r2, [pc, #44]	; (80025a4 <__aeabi_d2f+0x10c>)
 8002578:	4694      	mov	ip, r2
 800257a:	002a      	movs	r2, r5
 800257c:	40e2      	lsrs	r2, r4
 800257e:	0014      	movs	r4, r2
 8002580:	002a      	movs	r2, r5
 8002582:	4463      	add	r3, ip
 8002584:	409a      	lsls	r2, r3
 8002586:	4098      	lsls	r0, r3
 8002588:	1e55      	subs	r5, r2, #1
 800258a:	41aa      	sbcs	r2, r5
 800258c:	4302      	orrs	r2, r0
 800258e:	4322      	orrs	r2, r4
 8002590:	e7e4      	b.n	800255c <__aeabi_d2f+0xc4>
 8002592:	0033      	movs	r3, r6
 8002594:	e79e      	b.n	80024d4 <__aeabi_d2f+0x3c>
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	000007fe 	.word	0x000007fe
 800259c:	fffffc80 	.word	0xfffffc80
 80025a0:	fffffca2 	.word	0xfffffca2
 80025a4:	fffffc82 	.word	0xfffffc82

080025a8 <__clzsi2>:
 80025a8:	211c      	movs	r1, #28
 80025aa:	2301      	movs	r3, #1
 80025ac:	041b      	lsls	r3, r3, #16
 80025ae:	4298      	cmp	r0, r3
 80025b0:	d301      	bcc.n	80025b6 <__clzsi2+0xe>
 80025b2:	0c00      	lsrs	r0, r0, #16
 80025b4:	3910      	subs	r1, #16
 80025b6:	0a1b      	lsrs	r3, r3, #8
 80025b8:	4298      	cmp	r0, r3
 80025ba:	d301      	bcc.n	80025c0 <__clzsi2+0x18>
 80025bc:	0a00      	lsrs	r0, r0, #8
 80025be:	3908      	subs	r1, #8
 80025c0:	091b      	lsrs	r3, r3, #4
 80025c2:	4298      	cmp	r0, r3
 80025c4:	d301      	bcc.n	80025ca <__clzsi2+0x22>
 80025c6:	0900      	lsrs	r0, r0, #4
 80025c8:	3904      	subs	r1, #4
 80025ca:	a202      	add	r2, pc, #8	; (adr r2, 80025d4 <__clzsi2+0x2c>)
 80025cc:	5c10      	ldrb	r0, [r2, r0]
 80025ce:	1840      	adds	r0, r0, r1
 80025d0:	4770      	bx	lr
 80025d2:	46c0      	nop			; (mov r8, r8)
 80025d4:	02020304 	.word	0x02020304
 80025d8:	01010101 	.word	0x01010101
	...

080025e4 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	0004      	movs	r4, r0
 80025ec:	0008      	movs	r0, r1
 80025ee:	0011      	movs	r1, r2
 80025f0:	1dbb      	adds	r3, r7, #6
 80025f2:	1c22      	adds	r2, r4, #0
 80025f4:	801a      	strh	r2, [r3, #0]
 80025f6:	1d3b      	adds	r3, r7, #4
 80025f8:	1c02      	adds	r2, r0, #0
 80025fa:	801a      	strh	r2, [r3, #0]
 80025fc:	1cbb      	adds	r3, r7, #2
 80025fe:	1c0a      	adds	r2, r1, #0
 8002600:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(x, y, color);
 8002602:	1dbb      	adds	r3, r7, #6
 8002604:	8818      	ldrh	r0, [r3, #0]
 8002606:	1d3b      	adds	r3, r7, #4
 8002608:	8819      	ldrh	r1, [r3, #0]
 800260a:	1cbb      	adds	r3, r7, #2
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	001a      	movs	r2, r3
 8002610:	f000 fe2c 	bl	800326c <ST7735_DrawPixel>
}
 8002614:	46c0      	nop			; (mov r8, r8)
 8002616:	46bd      	mov	sp, r7
 8002618:	b003      	add	sp, #12
 800261a:	bd90      	pop	{r4, r7, pc}

0800261c <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 800261c:	b5b0      	push	{r4, r5, r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af02      	add	r7, sp, #8
 8002622:	0005      	movs	r5, r0
 8002624:	000c      	movs	r4, r1
 8002626:	0010      	movs	r0, r2
 8002628:	0019      	movs	r1, r3
 800262a:	1dbb      	adds	r3, r7, #6
 800262c:	1c2a      	adds	r2, r5, #0
 800262e:	801a      	strh	r2, [r3, #0]
 8002630:	1d3b      	adds	r3, r7, #4
 8002632:	1c22      	adds	r2, r4, #0
 8002634:	801a      	strh	r2, [r3, #0]
 8002636:	1cbb      	adds	r3, r7, #2
 8002638:	1c02      	adds	r2, r0, #0
 800263a:	801a      	strh	r2, [r3, #0]
 800263c:	003b      	movs	r3, r7
 800263e:	1c0a      	adds	r2, r1, #0
 8002640:	801a      	strh	r2, [r3, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8002642:	1dbb      	adds	r3, r7, #6
 8002644:	8818      	ldrh	r0, [r3, #0]
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	8819      	ldrh	r1, [r3, #0]
 800264a:	1cbb      	adds	r3, r7, #2
 800264c:	881a      	ldrh	r2, [r3, #0]
 800264e:	003b      	movs	r3, r7
 8002650:	881c      	ldrh	r4, [r3, #0]
 8002652:	2318      	movs	r3, #24
 8002654:	18fb      	adds	r3, r7, r3
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	0023      	movs	r3, r4
 800265c:	f000 ff82 	bl	8003564 <ST7735_FillRectangle>
}
 8002660:	46c0      	nop			; (mov r8, r8)
 8002662:	46bd      	mov	sp, r7
 8002664:	b002      	add	sp, #8
 8002666:	bdb0      	pop	{r4, r5, r7, pc}

08002668 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	0004      	movs	r4, r0
 8002670:	0008      	movs	r0, r1
 8002672:	0011      	movs	r1, r2
 8002674:	1dbb      	adds	r3, r7, #6
 8002676:	1c22      	adds	r2, r4, #0
 8002678:	801a      	strh	r2, [r3, #0]
 800267a:	1d3b      	adds	r3, r7, #4
 800267c:	1c02      	adds	r2, r0, #0
 800267e:	801a      	strh	r2, [r3, #0]
 8002680:	1cbb      	adds	r3, r7, #2
 8002682:	1c0a      	adds	r2, r1, #0
 8002684:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8002686:	1cbb      	adds	r3, r7, #2
 8002688:	881a      	ldrh	r2, [r3, #0]
 800268a:	1d3b      	adds	r3, r7, #4
 800268c:	2100      	movs	r1, #0
 800268e:	5e59      	ldrsh	r1, [r3, r1]
 8002690:	1dbb      	adds	r3, r7, #6
 8002692:	2000      	movs	r0, #0
 8002694:	5e1b      	ldrsh	r3, [r3, r0]
 8002696:	0018      	movs	r0, r3
 8002698:	f7ff ffa4 	bl	80025e4 <drawPixel>
}
 800269c:	46c0      	nop			; (mov r8, r8)
 800269e:	46bd      	mov	sp, r7
 80026a0:	b003      	add	sp, #12
 80026a2:	bd90      	pop	{r4, r7, pc}

080026a4 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80026a4:	b5b0      	push	{r4, r5, r7, lr}
 80026a6:	b088      	sub	sp, #32
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	0005      	movs	r5, r0
 80026ac:	000c      	movs	r4, r1
 80026ae:	0010      	movs	r0, r2
 80026b0:	0019      	movs	r1, r3
 80026b2:	1dbb      	adds	r3, r7, #6
 80026b4:	1c2a      	adds	r2, r5, #0
 80026b6:	801a      	strh	r2, [r3, #0]
 80026b8:	1d3b      	adds	r3, r7, #4
 80026ba:	1c22      	adds	r2, r4, #0
 80026bc:	801a      	strh	r2, [r3, #0]
 80026be:	1cbb      	adds	r3, r7, #2
 80026c0:	1c02      	adds	r2, r0, #0
 80026c2:	801a      	strh	r2, [r3, #0]
 80026c4:	003b      	movs	r3, r7
 80026c6:	1c0a      	adds	r2, r1, #0
 80026c8:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80026ca:	003b      	movs	r3, r7
 80026cc:	2200      	movs	r2, #0
 80026ce:	5e9a      	ldrsh	r2, [r3, r2]
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	2100      	movs	r1, #0
 80026d4:	5e5b      	ldrsh	r3, [r3, r1]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	17d9      	asrs	r1, r3, #31
 80026da:	185a      	adds	r2, r3, r1
 80026dc:	404a      	eors	r2, r1
 80026de:	1cbb      	adds	r3, r7, #2
 80026e0:	2100      	movs	r1, #0
 80026e2:	5e59      	ldrsh	r1, [r3, r1]
 80026e4:	1dbb      	adds	r3, r7, #6
 80026e6:	2000      	movs	r0, #0
 80026e8:	5e1b      	ldrsh	r3, [r3, r0]
 80026ea:	1acb      	subs	r3, r1, r3
 80026ec:	17d9      	asrs	r1, r3, #31
 80026ee:	185b      	adds	r3, r3, r1
 80026f0:	404b      	eors	r3, r1
 80026f2:	2101      	movs	r1, #1
 80026f4:	429a      	cmp	r2, r3
 80026f6:	dc01      	bgt.n	80026fc <writeLine+0x58>
 80026f8:	2300      	movs	r3, #0
 80026fa:	1c19      	adds	r1, r3, #0
 80026fc:	b2ca      	uxtb	r2, r1
 80026fe:	211a      	movs	r1, #26
 8002700:	187b      	adds	r3, r7, r1
 8002702:	801a      	strh	r2, [r3, #0]
    if (steep) {
 8002704:	187b      	adds	r3, r7, r1
 8002706:	2200      	movs	r2, #0
 8002708:	5e9b      	ldrsh	r3, [r3, r2]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d019      	beq.n	8002742 <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 800270e:	2118      	movs	r1, #24
 8002710:	187b      	adds	r3, r7, r1
 8002712:	1dba      	adds	r2, r7, #6
 8002714:	8812      	ldrh	r2, [r2, #0]
 8002716:	801a      	strh	r2, [r3, #0]
 8002718:	1dbb      	adds	r3, r7, #6
 800271a:	1d3a      	adds	r2, r7, #4
 800271c:	8812      	ldrh	r2, [r2, #0]
 800271e:	801a      	strh	r2, [r3, #0]
 8002720:	1d3b      	adds	r3, r7, #4
 8002722:	187a      	adds	r2, r7, r1
 8002724:	8812      	ldrh	r2, [r2, #0]
 8002726:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8002728:	2116      	movs	r1, #22
 800272a:	187b      	adds	r3, r7, r1
 800272c:	1cba      	adds	r2, r7, #2
 800272e:	8812      	ldrh	r2, [r2, #0]
 8002730:	801a      	strh	r2, [r3, #0]
 8002732:	1cbb      	adds	r3, r7, #2
 8002734:	003a      	movs	r2, r7
 8002736:	8812      	ldrh	r2, [r2, #0]
 8002738:	801a      	strh	r2, [r3, #0]
 800273a:	003b      	movs	r3, r7
 800273c:	187a      	adds	r2, r7, r1
 800273e:	8812      	ldrh	r2, [r2, #0]
 8002740:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 8002742:	1dba      	adds	r2, r7, #6
 8002744:	1cbb      	adds	r3, r7, #2
 8002746:	2100      	movs	r1, #0
 8002748:	5e52      	ldrsh	r2, [r2, r1]
 800274a:	2100      	movs	r1, #0
 800274c:	5e5b      	ldrsh	r3, [r3, r1]
 800274e:	429a      	cmp	r2, r3
 8002750:	dd19      	ble.n	8002786 <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 8002752:	2114      	movs	r1, #20
 8002754:	187b      	adds	r3, r7, r1
 8002756:	1dba      	adds	r2, r7, #6
 8002758:	8812      	ldrh	r2, [r2, #0]
 800275a:	801a      	strh	r2, [r3, #0]
 800275c:	1dbb      	adds	r3, r7, #6
 800275e:	1cba      	adds	r2, r7, #2
 8002760:	8812      	ldrh	r2, [r2, #0]
 8002762:	801a      	strh	r2, [r3, #0]
 8002764:	1cbb      	adds	r3, r7, #2
 8002766:	187a      	adds	r2, r7, r1
 8002768:	8812      	ldrh	r2, [r2, #0]
 800276a:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 800276c:	2112      	movs	r1, #18
 800276e:	187b      	adds	r3, r7, r1
 8002770:	1d3a      	adds	r2, r7, #4
 8002772:	8812      	ldrh	r2, [r2, #0]
 8002774:	801a      	strh	r2, [r3, #0]
 8002776:	1d3b      	adds	r3, r7, #4
 8002778:	003a      	movs	r2, r7
 800277a:	8812      	ldrh	r2, [r2, #0]
 800277c:	801a      	strh	r2, [r3, #0]
 800277e:	003b      	movs	r3, r7
 8002780:	187a      	adds	r2, r7, r1
 8002782:	8812      	ldrh	r2, [r2, #0]
 8002784:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8002786:	1cbb      	adds	r3, r7, #2
 8002788:	881a      	ldrh	r2, [r3, #0]
 800278a:	1dbb      	adds	r3, r7, #6
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	b29a      	uxth	r2, r3
 8002792:	2110      	movs	r1, #16
 8002794:	187b      	adds	r3, r7, r1
 8002796:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 8002798:	003b      	movs	r3, r7
 800279a:	2200      	movs	r2, #0
 800279c:	5e9a      	ldrsh	r2, [r3, r2]
 800279e:	1d3b      	adds	r3, r7, #4
 80027a0:	2000      	movs	r0, #0
 80027a2:	5e1b      	ldrsh	r3, [r3, r0]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	17d8      	asrs	r0, r3, #31
 80027a8:	181a      	adds	r2, r3, r0
 80027aa:	4042      	eors	r2, r0
 80027ac:	230e      	movs	r3, #14
 80027ae:	18fb      	adds	r3, r7, r3
 80027b0:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 80027b2:	231e      	movs	r3, #30
 80027b4:	18fa      	adds	r2, r7, r3
 80027b6:	187b      	adds	r3, r7, r1
 80027b8:	2100      	movs	r1, #0
 80027ba:	5e5b      	ldrsh	r3, [r3, r1]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	da00      	bge.n	80027c2 <writeLine+0x11e>
 80027c0:	3301      	adds	r3, #1
 80027c2:	105b      	asrs	r3, r3, #1
 80027c4:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 80027c6:	1d3a      	adds	r2, r7, #4
 80027c8:	003b      	movs	r3, r7
 80027ca:	2100      	movs	r1, #0
 80027cc:	5e52      	ldrsh	r2, [r2, r1]
 80027ce:	2100      	movs	r1, #0
 80027d0:	5e5b      	ldrsh	r3, [r3, r1]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	da04      	bge.n	80027e0 <writeLine+0x13c>
        ystep = 1;
 80027d6:	231c      	movs	r3, #28
 80027d8:	18fb      	adds	r3, r7, r3
 80027da:	2201      	movs	r2, #1
 80027dc:	801a      	strh	r2, [r3, #0]
 80027de:	e04d      	b.n	800287c <writeLine+0x1d8>
    } else {
        ystep = -1;
 80027e0:	231c      	movs	r3, #28
 80027e2:	18fb      	adds	r3, r7, r3
 80027e4:	2201      	movs	r2, #1
 80027e6:	4252      	negs	r2, r2
 80027e8:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 80027ea:	e047      	b.n	800287c <writeLine+0x1d8>
        if (steep) {
 80027ec:	231a      	movs	r3, #26
 80027ee:	18fb      	adds	r3, r7, r3
 80027f0:	2200      	movs	r2, #0
 80027f2:	5e9b      	ldrsh	r3, [r3, r2]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00c      	beq.n	8002812 <writeLine+0x16e>
            writePixel(y0, x0, color);
 80027f8:	2330      	movs	r3, #48	; 0x30
 80027fa:	18fb      	adds	r3, r7, r3
 80027fc:	881a      	ldrh	r2, [r3, #0]
 80027fe:	1dbb      	adds	r3, r7, #6
 8002800:	2100      	movs	r1, #0
 8002802:	5e59      	ldrsh	r1, [r3, r1]
 8002804:	1d3b      	adds	r3, r7, #4
 8002806:	2000      	movs	r0, #0
 8002808:	5e1b      	ldrsh	r3, [r3, r0]
 800280a:	0018      	movs	r0, r3
 800280c:	f7ff ff2c 	bl	8002668 <writePixel>
 8002810:	e00b      	b.n	800282a <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 8002812:	2330      	movs	r3, #48	; 0x30
 8002814:	18fb      	adds	r3, r7, r3
 8002816:	881a      	ldrh	r2, [r3, #0]
 8002818:	1d3b      	adds	r3, r7, #4
 800281a:	2100      	movs	r1, #0
 800281c:	5e59      	ldrsh	r1, [r3, r1]
 800281e:	1dbb      	adds	r3, r7, #6
 8002820:	2000      	movs	r0, #0
 8002822:	5e1b      	ldrsh	r3, [r3, r0]
 8002824:	0018      	movs	r0, r3
 8002826:	f7ff ff1f 	bl	8002668 <writePixel>
        }
        err -= dy;
 800282a:	211e      	movs	r1, #30
 800282c:	187b      	adds	r3, r7, r1
 800282e:	881a      	ldrh	r2, [r3, #0]
 8002830:	230e      	movs	r3, #14
 8002832:	18fb      	adds	r3, r7, r3
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	b29a      	uxth	r2, r3
 800283a:	187b      	adds	r3, r7, r1
 800283c:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 800283e:	187b      	adds	r3, r7, r1
 8002840:	2200      	movs	r2, #0
 8002842:	5e9b      	ldrsh	r3, [r3, r2]
 8002844:	2b00      	cmp	r3, #0
 8002846:	da11      	bge.n	800286c <writeLine+0x1c8>
            y0 += ystep;
 8002848:	1d3b      	adds	r3, r7, #4
 800284a:	881a      	ldrh	r2, [r3, #0]
 800284c:	231c      	movs	r3, #28
 800284e:	18fb      	adds	r3, r7, r3
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	18d3      	adds	r3, r2, r3
 8002854:	b29a      	uxth	r2, r3
 8002856:	1d3b      	adds	r3, r7, #4
 8002858:	801a      	strh	r2, [r3, #0]
            err += dx;
 800285a:	187b      	adds	r3, r7, r1
 800285c:	881a      	ldrh	r2, [r3, #0]
 800285e:	2310      	movs	r3, #16
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	18d3      	adds	r3, r2, r3
 8002866:	b29a      	uxth	r2, r3
 8002868:	187b      	adds	r3, r7, r1
 800286a:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 800286c:	1dbb      	adds	r3, r7, #6
 800286e:	2200      	movs	r2, #0
 8002870:	5e9b      	ldrsh	r3, [r3, r2]
 8002872:	b29b      	uxth	r3, r3
 8002874:	3301      	adds	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	1dbb      	adds	r3, r7, #6
 800287a:	801a      	strh	r2, [r3, #0]
 800287c:	1dba      	adds	r2, r7, #6
 800287e:	1cbb      	adds	r3, r7, #2
 8002880:	2100      	movs	r1, #0
 8002882:	5e52      	ldrsh	r2, [r2, r1]
 8002884:	2100      	movs	r1, #0
 8002886:	5e5b      	ldrsh	r3, [r3, r1]
 8002888:	429a      	cmp	r2, r3
 800288a:	ddaf      	ble.n	80027ec <writeLine+0x148>
        }
    }
}
 800288c:	46c0      	nop			; (mov r8, r8)
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	46bd      	mov	sp, r7
 8002892:	b008      	add	sp, #32
 8002894:	bdb0      	pop	{r4, r5, r7, pc}

08002896 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8002896:	b5b0      	push	{r4, r5, r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af02      	add	r7, sp, #8
 800289c:	0005      	movs	r5, r0
 800289e:	000c      	movs	r4, r1
 80028a0:	0010      	movs	r0, r2
 80028a2:	0019      	movs	r1, r3
 80028a4:	1dbb      	adds	r3, r7, #6
 80028a6:	1c2a      	adds	r2, r5, #0
 80028a8:	801a      	strh	r2, [r3, #0]
 80028aa:	1d3b      	adds	r3, r7, #4
 80028ac:	1c22      	adds	r2, r4, #0
 80028ae:	801a      	strh	r2, [r3, #0]
 80028b0:	1cbb      	adds	r3, r7, #2
 80028b2:	1c02      	adds	r2, r0, #0
 80028b4:	801a      	strh	r2, [r3, #0]
 80028b6:	003b      	movs	r3, r7
 80028b8:	1c0a      	adds	r2, r1, #0
 80028ba:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x, y + h - 1, color);
 80028bc:	1d3b      	adds	r3, r7, #4
 80028be:	881a      	ldrh	r2, [r3, #0]
 80028c0:	1cbb      	adds	r3, r7, #2
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	18d3      	adds	r3, r2, r3
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	3b01      	subs	r3, #1
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	b21c      	sxth	r4, r3
 80028ce:	1dbb      	adds	r3, r7, #6
 80028d0:	2200      	movs	r2, #0
 80028d2:	5e9a      	ldrsh	r2, [r3, r2]
 80028d4:	1d3b      	adds	r3, r7, #4
 80028d6:	2100      	movs	r1, #0
 80028d8:	5e59      	ldrsh	r1, [r3, r1]
 80028da:	1dbb      	adds	r3, r7, #6
 80028dc:	2000      	movs	r0, #0
 80028de:	5e18      	ldrsh	r0, [r3, r0]
 80028e0:	003b      	movs	r3, r7
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	0023      	movs	r3, r4
 80028e8:	f7ff fedc 	bl	80026a4 <writeLine>
}
 80028ec:	46c0      	nop			; (mov r8, r8)
 80028ee:	46bd      	mov	sp, r7
 80028f0:	b002      	add	sp, #8
 80028f2:	bdb0      	pop	{r4, r5, r7, pc}

080028f4 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 80028f4:	b5b0      	push	{r4, r5, r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af02      	add	r7, sp, #8
 80028fa:	0005      	movs	r5, r0
 80028fc:	000c      	movs	r4, r1
 80028fe:	0010      	movs	r0, r2
 8002900:	0019      	movs	r1, r3
 8002902:	1dbb      	adds	r3, r7, #6
 8002904:	1c2a      	adds	r2, r5, #0
 8002906:	801a      	strh	r2, [r3, #0]
 8002908:	1d3b      	adds	r3, r7, #4
 800290a:	1c22      	adds	r2, r4, #0
 800290c:	801a      	strh	r2, [r3, #0]
 800290e:	1cbb      	adds	r3, r7, #2
 8002910:	1c02      	adds	r2, r0, #0
 8002912:	801a      	strh	r2, [r3, #0]
 8002914:	003b      	movs	r3, r7
 8002916:	1c0a      	adds	r2, r1, #0
 8002918:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x + w - 1, y, color);
 800291a:	1dbb      	adds	r3, r7, #6
 800291c:	881a      	ldrh	r2, [r3, #0]
 800291e:	1cbb      	adds	r3, r7, #2
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	18d3      	adds	r3, r2, r3
 8002924:	b29b      	uxth	r3, r3
 8002926:	3b01      	subs	r3, #1
 8002928:	b29b      	uxth	r3, r3
 800292a:	b21a      	sxth	r2, r3
 800292c:	1d3b      	adds	r3, r7, #4
 800292e:	2400      	movs	r4, #0
 8002930:	5f1c      	ldrsh	r4, [r3, r4]
 8002932:	1d3b      	adds	r3, r7, #4
 8002934:	2100      	movs	r1, #0
 8002936:	5e59      	ldrsh	r1, [r3, r1]
 8002938:	1dbb      	adds	r3, r7, #6
 800293a:	2000      	movs	r0, #0
 800293c:	5e18      	ldrsh	r0, [r3, r0]
 800293e:	003b      	movs	r3, r7
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	0023      	movs	r3, r4
 8002946:	f7ff fead 	bl	80026a4 <writeLine>
}
 800294a:	46c0      	nop			; (mov r8, r8)
 800294c:	46bd      	mov	sp, r7
 800294e:	b002      	add	sp, #8
 8002950:	bdb0      	pop	{r4, r5, r7, pc}

08002952 <drawRect>:
}



void drawRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8002952:	b5b0      	push	{r4, r5, r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	0005      	movs	r5, r0
 800295a:	000c      	movs	r4, r1
 800295c:	0010      	movs	r0, r2
 800295e:	0019      	movs	r1, r3
 8002960:	1dbb      	adds	r3, r7, #6
 8002962:	1c2a      	adds	r2, r5, #0
 8002964:	801a      	strh	r2, [r3, #0]
 8002966:	1d3b      	adds	r3, r7, #4
 8002968:	1c22      	adds	r2, r4, #0
 800296a:	801a      	strh	r2, [r3, #0]
 800296c:	1cbb      	adds	r3, r7, #2
 800296e:	1c02      	adds	r2, r0, #0
 8002970:	801a      	strh	r2, [r3, #0]
 8002972:	003b      	movs	r3, r7
 8002974:	1c0a      	adds	r2, r1, #0
 8002976:	801a      	strh	r2, [r3, #0]
    drawFastHLine(x, y, w, color);
 8002978:	2518      	movs	r5, #24
 800297a:	197b      	adds	r3, r7, r5
 800297c:	881c      	ldrh	r4, [r3, #0]
 800297e:	1cbb      	adds	r3, r7, #2
 8002980:	2200      	movs	r2, #0
 8002982:	5e9a      	ldrsh	r2, [r3, r2]
 8002984:	1d3b      	adds	r3, r7, #4
 8002986:	2100      	movs	r1, #0
 8002988:	5e59      	ldrsh	r1, [r3, r1]
 800298a:	1dbb      	adds	r3, r7, #6
 800298c:	2000      	movs	r0, #0
 800298e:	5e18      	ldrsh	r0, [r3, r0]
 8002990:	0023      	movs	r3, r4
 8002992:	f7ff ffaf 	bl	80028f4 <drawFastHLine>
    drawFastHLine(x, y+h-1, w, color);
 8002996:	1d3b      	adds	r3, r7, #4
 8002998:	881a      	ldrh	r2, [r3, #0]
 800299a:	003b      	movs	r3, r7
 800299c:	881b      	ldrh	r3, [r3, #0]
 800299e:	18d3      	adds	r3, r2, r3
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	b219      	sxth	r1, r3
 80029a8:	197b      	adds	r3, r7, r5
 80029aa:	881c      	ldrh	r4, [r3, #0]
 80029ac:	1cbb      	adds	r3, r7, #2
 80029ae:	2200      	movs	r2, #0
 80029b0:	5e9a      	ldrsh	r2, [r3, r2]
 80029b2:	1dbb      	adds	r3, r7, #6
 80029b4:	2000      	movs	r0, #0
 80029b6:	5e18      	ldrsh	r0, [r3, r0]
 80029b8:	0023      	movs	r3, r4
 80029ba:	f7ff ff9b 	bl	80028f4 <drawFastHLine>
    drawFastVLine(x, y, h, color);
 80029be:	197b      	adds	r3, r7, r5
 80029c0:	881c      	ldrh	r4, [r3, #0]
 80029c2:	003b      	movs	r3, r7
 80029c4:	2200      	movs	r2, #0
 80029c6:	5e9a      	ldrsh	r2, [r3, r2]
 80029c8:	1d3b      	adds	r3, r7, #4
 80029ca:	2100      	movs	r1, #0
 80029cc:	5e59      	ldrsh	r1, [r3, r1]
 80029ce:	1dbb      	adds	r3, r7, #6
 80029d0:	2000      	movs	r0, #0
 80029d2:	5e18      	ldrsh	r0, [r3, r0]
 80029d4:	0023      	movs	r3, r4
 80029d6:	f7ff ff5e 	bl	8002896 <drawFastVLine>
    drawFastVLine(x+w-1, y, h, color);
 80029da:	1dbb      	adds	r3, r7, #6
 80029dc:	881a      	ldrh	r2, [r3, #0]
 80029de:	1cbb      	adds	r3, r7, #2
 80029e0:	881b      	ldrh	r3, [r3, #0]
 80029e2:	18d3      	adds	r3, r2, r3
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	b218      	sxth	r0, r3
 80029ec:	197b      	adds	r3, r7, r5
 80029ee:	881c      	ldrh	r4, [r3, #0]
 80029f0:	003b      	movs	r3, r7
 80029f2:	2200      	movs	r2, #0
 80029f4:	5e9a      	ldrsh	r2, [r3, r2]
 80029f6:	1d3b      	adds	r3, r7, #4
 80029f8:	2100      	movs	r1, #0
 80029fa:	5e59      	ldrsh	r1, [r3, r1]
 80029fc:	0023      	movs	r3, r4
 80029fe:	f7ff ff4a 	bl	8002896 <drawFastVLine>
}
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	46bd      	mov	sp, r7
 8002a06:	b002      	add	sp, #8
 8002a08:	bdb0      	pop	{r4, r5, r7, pc}

08002a0a <fillTriangle>:
    drawLine(x2, y2, x0, y0, color);
}


void fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8002a0a:	b5b0      	push	{r4, r5, r7, lr}
 8002a0c:	b08e      	sub	sp, #56	; 0x38
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	0005      	movs	r5, r0
 8002a12:	000c      	movs	r4, r1
 8002a14:	0010      	movs	r0, r2
 8002a16:	0019      	movs	r1, r3
 8002a18:	1dbb      	adds	r3, r7, #6
 8002a1a:	1c2a      	adds	r2, r5, #0
 8002a1c:	801a      	strh	r2, [r3, #0]
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	1c22      	adds	r2, r4, #0
 8002a22:	801a      	strh	r2, [r3, #0]
 8002a24:	1cbb      	adds	r3, r7, #2
 8002a26:	1c02      	adds	r2, r0, #0
 8002a28:	801a      	strh	r2, [r3, #0]
 8002a2a:	003b      	movs	r3, r7
 8002a2c:	1c0a      	adds	r2, r1, #0
 8002a2e:	801a      	strh	r2, [r3, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 8002a30:	1d3a      	adds	r2, r7, #4
 8002a32:	003b      	movs	r3, r7
 8002a34:	2100      	movs	r1, #0
 8002a36:	5e52      	ldrsh	r2, [r2, r1]
 8002a38:	2100      	movs	r1, #0
 8002a3a:	5e5b      	ldrsh	r3, [r3, r1]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	dd19      	ble.n	8002a74 <fillTriangle+0x6a>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8002a40:	2126      	movs	r1, #38	; 0x26
 8002a42:	187b      	adds	r3, r7, r1
 8002a44:	1d3a      	adds	r2, r7, #4
 8002a46:	8812      	ldrh	r2, [r2, #0]
 8002a48:	801a      	strh	r2, [r3, #0]
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	003a      	movs	r2, r7
 8002a4e:	8812      	ldrh	r2, [r2, #0]
 8002a50:	801a      	strh	r2, [r3, #0]
 8002a52:	003b      	movs	r3, r7
 8002a54:	187a      	adds	r2, r7, r1
 8002a56:	8812      	ldrh	r2, [r2, #0]
 8002a58:	801a      	strh	r2, [r3, #0]
 8002a5a:	2124      	movs	r1, #36	; 0x24
 8002a5c:	187b      	adds	r3, r7, r1
 8002a5e:	1dba      	adds	r2, r7, #6
 8002a60:	8812      	ldrh	r2, [r2, #0]
 8002a62:	801a      	strh	r2, [r3, #0]
 8002a64:	1dbb      	adds	r3, r7, #6
 8002a66:	1cba      	adds	r2, r7, #2
 8002a68:	8812      	ldrh	r2, [r2, #0]
 8002a6a:	801a      	strh	r2, [r3, #0]
 8002a6c:	1cbb      	adds	r3, r7, #2
 8002a6e:	187a      	adds	r2, r7, r1
 8002a70:	8812      	ldrh	r2, [r2, #0]
 8002a72:	801a      	strh	r2, [r3, #0]
    }
    if (y1 > y2) {
 8002a74:	003a      	movs	r2, r7
 8002a76:	214c      	movs	r1, #76	; 0x4c
 8002a78:	187b      	adds	r3, r7, r1
 8002a7a:	2000      	movs	r0, #0
 8002a7c:	5e12      	ldrsh	r2, [r2, r0]
 8002a7e:	2000      	movs	r0, #0
 8002a80:	5e1b      	ldrsh	r3, [r3, r0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	dd1a      	ble.n	8002abc <fillTriangle+0xb2>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 8002a86:	2022      	movs	r0, #34	; 0x22
 8002a88:	183b      	adds	r3, r7, r0
 8002a8a:	187a      	adds	r2, r7, r1
 8002a8c:	8812      	ldrh	r2, [r2, #0]
 8002a8e:	801a      	strh	r2, [r3, #0]
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	003a      	movs	r2, r7
 8002a94:	8812      	ldrh	r2, [r2, #0]
 8002a96:	801a      	strh	r2, [r3, #0]
 8002a98:	003b      	movs	r3, r7
 8002a9a:	183a      	adds	r2, r7, r0
 8002a9c:	8812      	ldrh	r2, [r2, #0]
 8002a9e:	801a      	strh	r2, [r3, #0]
 8002aa0:	2120      	movs	r1, #32
 8002aa2:	187a      	adds	r2, r7, r1
 8002aa4:	2048      	movs	r0, #72	; 0x48
 8002aa6:	183b      	adds	r3, r7, r0
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	8013      	strh	r3, [r2, #0]
 8002aac:	183b      	adds	r3, r7, r0
 8002aae:	1cba      	adds	r2, r7, #2
 8002ab0:	8812      	ldrh	r2, [r2, #0]
 8002ab2:	801a      	strh	r2, [r3, #0]
 8002ab4:	1cbb      	adds	r3, r7, #2
 8002ab6:	187a      	adds	r2, r7, r1
 8002ab8:	8812      	ldrh	r2, [r2, #0]
 8002aba:	801a      	strh	r2, [r3, #0]
    }
    if (y0 > y1) {
 8002abc:	1d3a      	adds	r2, r7, #4
 8002abe:	003b      	movs	r3, r7
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	5e52      	ldrsh	r2, [r2, r1]
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	5e5b      	ldrsh	r3, [r3, r1]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	dd19      	ble.n	8002b00 <fillTriangle+0xf6>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8002acc:	211e      	movs	r1, #30
 8002ace:	187b      	adds	r3, r7, r1
 8002ad0:	1d3a      	adds	r2, r7, #4
 8002ad2:	8812      	ldrh	r2, [r2, #0]
 8002ad4:	801a      	strh	r2, [r3, #0]
 8002ad6:	1d3b      	adds	r3, r7, #4
 8002ad8:	003a      	movs	r2, r7
 8002ada:	8812      	ldrh	r2, [r2, #0]
 8002adc:	801a      	strh	r2, [r3, #0]
 8002ade:	003b      	movs	r3, r7
 8002ae0:	187a      	adds	r2, r7, r1
 8002ae2:	8812      	ldrh	r2, [r2, #0]
 8002ae4:	801a      	strh	r2, [r3, #0]
 8002ae6:	211c      	movs	r1, #28
 8002ae8:	187b      	adds	r3, r7, r1
 8002aea:	1dba      	adds	r2, r7, #6
 8002aec:	8812      	ldrh	r2, [r2, #0]
 8002aee:	801a      	strh	r2, [r3, #0]
 8002af0:	1dbb      	adds	r3, r7, #6
 8002af2:	1cba      	adds	r2, r7, #2
 8002af4:	8812      	ldrh	r2, [r2, #0]
 8002af6:	801a      	strh	r2, [r3, #0]
 8002af8:	1cbb      	adds	r3, r7, #2
 8002afa:	187a      	adds	r2, r7, r1
 8002afc:	8812      	ldrh	r2, [r2, #0]
 8002afe:	801a      	strh	r2, [r3, #0]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 8002b00:	1d3a      	adds	r2, r7, #4
 8002b02:	234c      	movs	r3, #76	; 0x4c
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	2100      	movs	r1, #0
 8002b08:	5e52      	ldrsh	r2, [r2, r1]
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	5e5b      	ldrsh	r3, [r3, r1]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d158      	bne.n	8002bc4 <fillTriangle+0x1ba>
        a = b = x0;
 8002b12:	2034      	movs	r0, #52	; 0x34
 8002b14:	183b      	adds	r3, r7, r0
 8002b16:	1dba      	adds	r2, r7, #6
 8002b18:	8812      	ldrh	r2, [r2, #0]
 8002b1a:	801a      	strh	r2, [r3, #0]
 8002b1c:	2136      	movs	r1, #54	; 0x36
 8002b1e:	187b      	adds	r3, r7, r1
 8002b20:	183a      	adds	r2, r7, r0
 8002b22:	8812      	ldrh	r2, [r2, #0]
 8002b24:	801a      	strh	r2, [r3, #0]
        if(x1 < a)      a = x1;
 8002b26:	1cba      	adds	r2, r7, #2
 8002b28:	187b      	adds	r3, r7, r1
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	5e12      	ldrsh	r2, [r2, r0]
 8002b2e:	2000      	movs	r0, #0
 8002b30:	5e1b      	ldrsh	r3, [r3, r0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	da04      	bge.n	8002b40 <fillTriangle+0x136>
 8002b36:	187b      	adds	r3, r7, r1
 8002b38:	1cba      	adds	r2, r7, #2
 8002b3a:	8812      	ldrh	r2, [r2, #0]
 8002b3c:	801a      	strh	r2, [r3, #0]
 8002b3e:	e00c      	b.n	8002b5a <fillTriangle+0x150>
        else if(x1 > b) b = x1;
 8002b40:	1cba      	adds	r2, r7, #2
 8002b42:	2134      	movs	r1, #52	; 0x34
 8002b44:	187b      	adds	r3, r7, r1
 8002b46:	2000      	movs	r0, #0
 8002b48:	5e12      	ldrsh	r2, [r2, r0]
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	5e1b      	ldrsh	r3, [r3, r0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	dd03      	ble.n	8002b5a <fillTriangle+0x150>
 8002b52:	187b      	adds	r3, r7, r1
 8002b54:	1cba      	adds	r2, r7, #2
 8002b56:	8812      	ldrh	r2, [r2, #0]
 8002b58:	801a      	strh	r2, [r3, #0]
        if(x2 < a)      a = x2;
 8002b5a:	2048      	movs	r0, #72	; 0x48
 8002b5c:	183b      	adds	r3, r7, r0
 8002b5e:	2436      	movs	r4, #54	; 0x36
 8002b60:	1939      	adds	r1, r7, r4
 8002b62:	2200      	movs	r2, #0
 8002b64:	5e9a      	ldrsh	r2, [r3, r2]
 8002b66:	2300      	movs	r3, #0
 8002b68:	5ecb      	ldrsh	r3, [r1, r3]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	da04      	bge.n	8002b78 <fillTriangle+0x16e>
 8002b6e:	193a      	adds	r2, r7, r4
 8002b70:	183b      	adds	r3, r7, r0
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	8013      	strh	r3, [r2, #0]
 8002b76:	e00d      	b.n	8002b94 <fillTriangle+0x18a>
        else if(x2 > b) b = x2;
 8002b78:	2048      	movs	r0, #72	; 0x48
 8002b7a:	183b      	adds	r3, r7, r0
 8002b7c:	2434      	movs	r4, #52	; 0x34
 8002b7e:	1939      	adds	r1, r7, r4
 8002b80:	2200      	movs	r2, #0
 8002b82:	5e9a      	ldrsh	r2, [r3, r2]
 8002b84:	2300      	movs	r3, #0
 8002b86:	5ecb      	ldrsh	r3, [r1, r3]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	dd03      	ble.n	8002b94 <fillTriangle+0x18a>
 8002b8c:	193a      	adds	r2, r7, r4
 8002b8e:	183b      	adds	r3, r7, r0
 8002b90:	881b      	ldrh	r3, [r3, #0]
 8002b92:	8013      	strh	r3, [r2, #0]
        drawFastHLine(a, y0, b-a+1, color);
 8002b94:	2334      	movs	r3, #52	; 0x34
 8002b96:	18fb      	adds	r3, r7, r3
 8002b98:	881a      	ldrh	r2, [r3, #0]
 8002b9a:	2036      	movs	r0, #54	; 0x36
 8002b9c:	183b      	adds	r3, r7, r0
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	b21a      	sxth	r2, r3
 8002baa:	2350      	movs	r3, #80	; 0x50
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	881c      	ldrh	r4, [r3, #0]
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5e59      	ldrsh	r1, [r3, r1]
 8002bb6:	183b      	adds	r3, r7, r0
 8002bb8:	2000      	movs	r0, #0
 8002bba:	5e18      	ldrsh	r0, [r3, r0]
 8002bbc:	0023      	movs	r3, r4
 8002bbe:	f7ff fe99 	bl	80028f4 <drawFastHLine>
        return;
 8002bc2:	e151      	b.n	8002e68 <fillTriangle+0x45e>
    }

    int16_t
    dx01 = x1 - x0,
 8002bc4:	1cbb      	adds	r3, r7, #2
 8002bc6:	881a      	ldrh	r2, [r3, #0]
 8002bc8:	1dbb      	adds	r3, r7, #6
 8002bca:	881b      	ldrh	r3, [r3, #0]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	231a      	movs	r3, #26
 8002bd2:	18fb      	adds	r3, r7, r3
 8002bd4:	801a      	strh	r2, [r3, #0]
    dy01 = y1 - y0,
 8002bd6:	003b      	movs	r3, r7
 8002bd8:	881a      	ldrh	r2, [r3, #0]
 8002bda:	1d3b      	adds	r3, r7, #4
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	2318      	movs	r3, #24
 8002be4:	18fb      	adds	r3, r7, r3
 8002be6:	801a      	strh	r2, [r3, #0]
    dx02 = x2 - x0,
 8002be8:	2048      	movs	r0, #72	; 0x48
 8002bea:	183b      	adds	r3, r7, r0
 8002bec:	881a      	ldrh	r2, [r3, #0]
 8002bee:	1dbb      	adds	r3, r7, #6
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	2316      	movs	r3, #22
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	801a      	strh	r2, [r3, #0]
    dy02 = y2 - y0,
 8002bfc:	214c      	movs	r1, #76	; 0x4c
 8002bfe:	187b      	adds	r3, r7, r1
 8002c00:	881a      	ldrh	r2, [r3, #0]
 8002c02:	1d3b      	adds	r3, r7, #4
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	2314      	movs	r3, #20
 8002c0c:	18fb      	adds	r3, r7, r3
 8002c0e:	801a      	strh	r2, [r3, #0]
    dx12 = x2 - x1,
 8002c10:	183b      	adds	r3, r7, r0
 8002c12:	881a      	ldrh	r2, [r3, #0]
 8002c14:	1cbb      	adds	r3, r7, #2
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	2312      	movs	r3, #18
 8002c1e:	18fb      	adds	r3, r7, r3
 8002c20:	801a      	strh	r2, [r3, #0]
    dy12 = y2 - y1;
 8002c22:	187b      	adds	r3, r7, r1
 8002c24:	881a      	ldrh	r2, [r3, #0]
 8002c26:	003b      	movs	r3, r7
 8002c28:	881b      	ldrh	r3, [r3, #0]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	2310      	movs	r3, #16
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	801a      	strh	r2, [r3, #0]
    int32_t
    sa   = 0,
 8002c34:	2300      	movs	r3, #0
 8002c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb   = 0;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	62bb      	str	r3, [r7, #40]	; 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 8002c3c:	003a      	movs	r2, r7
 8002c3e:	187b      	adds	r3, r7, r1
 8002c40:	2100      	movs	r1, #0
 8002c42:	5e52      	ldrsh	r2, [r2, r1]
 8002c44:	2100      	movs	r1, #0
 8002c46:	5e5b      	ldrsh	r3, [r3, r1]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d105      	bne.n	8002c58 <fillTriangle+0x24e>
 8002c4c:	2330      	movs	r3, #48	; 0x30
 8002c4e:	18fb      	adds	r3, r7, r3
 8002c50:	003a      	movs	r2, r7
 8002c52:	8812      	ldrh	r2, [r2, #0]
 8002c54:	801a      	strh	r2, [r3, #0]
 8002c56:	e006      	b.n	8002c66 <fillTriangle+0x25c>
    else         last = y1-1; // Skip it
 8002c58:	003b      	movs	r3, r7
 8002c5a:	881b      	ldrh	r3, [r3, #0]
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	2330      	movs	r3, #48	; 0x30
 8002c62:	18fb      	adds	r3, r7, r3
 8002c64:	801a      	strh	r2, [r3, #0]

    for(y=y0; y<=last; y++) {
 8002c66:	2332      	movs	r3, #50	; 0x32
 8002c68:	18fb      	adds	r3, r7, r3
 8002c6a:	1d3a      	adds	r2, r7, #4
 8002c6c:	8812      	ldrh	r2, [r2, #0]
 8002c6e:	801a      	strh	r2, [r3, #0]
 8002c70:	e065      	b.n	8002d3e <fillTriangle+0x334>
        a   = x0 + sa / dy01;
 8002c72:	2318      	movs	r3, #24
 8002c74:	18fb      	adds	r3, r7, r3
 8002c76:	2200      	movs	r2, #0
 8002c78:	5e9b      	ldrsh	r3, [r3, r2]
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c7e:	f7fd facb 	bl	8000218 <__divsi3>
 8002c82:	0003      	movs	r3, r0
 8002c84:	b29a      	uxth	r2, r3
 8002c86:	1dbb      	adds	r3, r7, #6
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	18d3      	adds	r3, r2, r3
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	2436      	movs	r4, #54	; 0x36
 8002c90:	193b      	adds	r3, r7, r4
 8002c92:	801a      	strh	r2, [r3, #0]
        b   = x0 + sb / dy02;
 8002c94:	2314      	movs	r3, #20
 8002c96:	18fb      	adds	r3, r7, r3
 8002c98:	2200      	movs	r2, #0
 8002c9a:	5e9b      	ldrsh	r3, [r3, r2]
 8002c9c:	0019      	movs	r1, r3
 8002c9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ca0:	f7fd faba 	bl	8000218 <__divsi3>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	1dbb      	adds	r3, r7, #6
 8002caa:	881b      	ldrh	r3, [r3, #0]
 8002cac:	18d3      	adds	r3, r2, r3
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	2134      	movs	r1, #52	; 0x34
 8002cb2:	187b      	adds	r3, r7, r1
 8002cb4:	801a      	strh	r2, [r3, #0]
        sa += dx01;
 8002cb6:	231a      	movs	r3, #26
 8002cb8:	18fb      	adds	r3, r7, r3
 8002cba:	2200      	movs	r2, #0
 8002cbc:	5e9b      	ldrsh	r3, [r3, r2]
 8002cbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cc0:	18d3      	adds	r3, r2, r3
 8002cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8002cc4:	2316      	movs	r3, #22
 8002cc6:	18fb      	adds	r3, r7, r3
 8002cc8:	2200      	movs	r2, #0
 8002cca:	5e9b      	ldrsh	r3, [r3, r2]
 8002ccc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cce:	18d3      	adds	r3, r2, r3
 8002cd0:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8002cd2:	193a      	adds	r2, r7, r4
 8002cd4:	187b      	adds	r3, r7, r1
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	5e12      	ldrsh	r2, [r2, r0]
 8002cda:	2000      	movs	r0, #0
 8002cdc:	5e1b      	ldrsh	r3, [r3, r0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	dd0c      	ble.n	8002cfc <fillTriangle+0x2f2>
 8002ce2:	200c      	movs	r0, #12
 8002ce4:	183b      	adds	r3, r7, r0
 8002ce6:	193a      	adds	r2, r7, r4
 8002ce8:	8812      	ldrh	r2, [r2, #0]
 8002cea:	801a      	strh	r2, [r3, #0]
 8002cec:	193b      	adds	r3, r7, r4
 8002cee:	187a      	adds	r2, r7, r1
 8002cf0:	8812      	ldrh	r2, [r2, #0]
 8002cf2:	801a      	strh	r2, [r3, #0]
 8002cf4:	187b      	adds	r3, r7, r1
 8002cf6:	183a      	adds	r2, r7, r0
 8002cf8:	8812      	ldrh	r2, [r2, #0]
 8002cfa:	801a      	strh	r2, [r3, #0]
        drawFastHLine(a, y, b-a+1, color);
 8002cfc:	2334      	movs	r3, #52	; 0x34
 8002cfe:	18fb      	adds	r3, r7, r3
 8002d00:	881a      	ldrh	r2, [r3, #0]
 8002d02:	2036      	movs	r0, #54	; 0x36
 8002d04:	183b      	adds	r3, r7, r0
 8002d06:	881b      	ldrh	r3, [r3, #0]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	b21a      	sxth	r2, r3
 8002d12:	2350      	movs	r3, #80	; 0x50
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	881c      	ldrh	r4, [r3, #0]
 8002d18:	2532      	movs	r5, #50	; 0x32
 8002d1a:	197b      	adds	r3, r7, r5
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	5e59      	ldrsh	r1, [r3, r1]
 8002d20:	183b      	adds	r3, r7, r0
 8002d22:	2000      	movs	r0, #0
 8002d24:	5e18      	ldrsh	r0, [r3, r0]
 8002d26:	0023      	movs	r3, r4
 8002d28:	f7ff fde4 	bl	80028f4 <drawFastHLine>
    for(y=y0; y<=last; y++) {
 8002d2c:	0029      	movs	r1, r5
 8002d2e:	187b      	adds	r3, r7, r1
 8002d30:	2200      	movs	r2, #0
 8002d32:	5e9b      	ldrsh	r3, [r3, r2]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	3301      	adds	r3, #1
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	801a      	strh	r2, [r3, #0]
 8002d3e:	2032      	movs	r0, #50	; 0x32
 8002d40:	183a      	adds	r2, r7, r0
 8002d42:	2330      	movs	r3, #48	; 0x30
 8002d44:	18fb      	adds	r3, r7, r3
 8002d46:	2100      	movs	r1, #0
 8002d48:	5e52      	ldrsh	r2, [r2, r1]
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	5e5b      	ldrsh	r3, [r3, r1]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	dd8f      	ble.n	8002c72 <fillTriangle+0x268>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 8002d52:	2312      	movs	r3, #18
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	2200      	movs	r2, #0
 8002d58:	5e9b      	ldrsh	r3, [r3, r2]
 8002d5a:	183a      	adds	r2, r7, r0
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	5e51      	ldrsh	r1, [r2, r1]
 8002d60:	003a      	movs	r2, r7
 8002d62:	2400      	movs	r4, #0
 8002d64:	5f12      	ldrsh	r2, [r2, r4]
 8002d66:	1a8a      	subs	r2, r1, r2
 8002d68:	4353      	muls	r3, r2
 8002d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb = (int32_t)dx02 * (y - y0);
 8002d6c:	2316      	movs	r3, #22
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	2200      	movs	r2, #0
 8002d72:	5e9b      	ldrsh	r3, [r3, r2]
 8002d74:	183a      	adds	r2, r7, r0
 8002d76:	2100      	movs	r1, #0
 8002d78:	5e51      	ldrsh	r1, [r2, r1]
 8002d7a:	1d3a      	adds	r2, r7, #4
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	5e12      	ldrsh	r2, [r2, r0]
 8002d80:	1a8a      	subs	r2, r1, r2
 8002d82:	4353      	muls	r3, r2
 8002d84:	62bb      	str	r3, [r7, #40]	; 0x28
    for(; y<=y2; y++) {
 8002d86:	e065      	b.n	8002e54 <fillTriangle+0x44a>
        a   = x1 + sa / dy12;
 8002d88:	2310      	movs	r3, #16
 8002d8a:	18fb      	adds	r3, r7, r3
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	5e9b      	ldrsh	r3, [r3, r2]
 8002d90:	0019      	movs	r1, r3
 8002d92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d94:	f7fd fa40 	bl	8000218 <__divsi3>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	1cbb      	adds	r3, r7, #2
 8002d9e:	881b      	ldrh	r3, [r3, #0]
 8002da0:	18d3      	adds	r3, r2, r3
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	2436      	movs	r4, #54	; 0x36
 8002da6:	193b      	adds	r3, r7, r4
 8002da8:	801a      	strh	r2, [r3, #0]
        b   = x0 + sb / dy02;
 8002daa:	2314      	movs	r3, #20
 8002dac:	18fb      	adds	r3, r7, r3
 8002dae:	2200      	movs	r2, #0
 8002db0:	5e9b      	ldrsh	r3, [r3, r2]
 8002db2:	0019      	movs	r1, r3
 8002db4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002db6:	f7fd fa2f 	bl	8000218 <__divsi3>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	b29a      	uxth	r2, r3
 8002dbe:	1dbb      	adds	r3, r7, #6
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	18d3      	adds	r3, r2, r3
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	2134      	movs	r1, #52	; 0x34
 8002dc8:	187b      	adds	r3, r7, r1
 8002dca:	801a      	strh	r2, [r3, #0]
        sa += dx12;
 8002dcc:	2312      	movs	r3, #18
 8002dce:	18fb      	adds	r3, r7, r3
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	5e9b      	ldrsh	r3, [r3, r2]
 8002dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dd6:	18d3      	adds	r3, r2, r3
 8002dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8002dda:	2316      	movs	r3, #22
 8002ddc:	18fb      	adds	r3, r7, r3
 8002dde:	2200      	movs	r2, #0
 8002de0:	5e9b      	ldrsh	r3, [r3, r2]
 8002de2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002de4:	18d3      	adds	r3, r2, r3
 8002de6:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8002de8:	193a      	adds	r2, r7, r4
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	2000      	movs	r0, #0
 8002dee:	5e12      	ldrsh	r2, [r2, r0]
 8002df0:	2000      	movs	r0, #0
 8002df2:	5e1b      	ldrsh	r3, [r3, r0]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	dd0c      	ble.n	8002e12 <fillTriangle+0x408>
 8002df8:	200e      	movs	r0, #14
 8002dfa:	183b      	adds	r3, r7, r0
 8002dfc:	193a      	adds	r2, r7, r4
 8002dfe:	8812      	ldrh	r2, [r2, #0]
 8002e00:	801a      	strh	r2, [r3, #0]
 8002e02:	193b      	adds	r3, r7, r4
 8002e04:	187a      	adds	r2, r7, r1
 8002e06:	8812      	ldrh	r2, [r2, #0]
 8002e08:	801a      	strh	r2, [r3, #0]
 8002e0a:	187b      	adds	r3, r7, r1
 8002e0c:	183a      	adds	r2, r7, r0
 8002e0e:	8812      	ldrh	r2, [r2, #0]
 8002e10:	801a      	strh	r2, [r3, #0]
        drawFastHLine(a, y, b-a+1, color);
 8002e12:	2334      	movs	r3, #52	; 0x34
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	881a      	ldrh	r2, [r3, #0]
 8002e18:	2036      	movs	r0, #54	; 0x36
 8002e1a:	183b      	adds	r3, r7, r0
 8002e1c:	881b      	ldrh	r3, [r3, #0]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	3301      	adds	r3, #1
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	b21a      	sxth	r2, r3
 8002e28:	2350      	movs	r3, #80	; 0x50
 8002e2a:	18fb      	adds	r3, r7, r3
 8002e2c:	881c      	ldrh	r4, [r3, #0]
 8002e2e:	2532      	movs	r5, #50	; 0x32
 8002e30:	197b      	adds	r3, r7, r5
 8002e32:	2100      	movs	r1, #0
 8002e34:	5e59      	ldrsh	r1, [r3, r1]
 8002e36:	183b      	adds	r3, r7, r0
 8002e38:	2000      	movs	r0, #0
 8002e3a:	5e18      	ldrsh	r0, [r3, r0]
 8002e3c:	0023      	movs	r3, r4
 8002e3e:	f7ff fd59 	bl	80028f4 <drawFastHLine>
    for(; y<=y2; y++) {
 8002e42:	0029      	movs	r1, r5
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	2200      	movs	r2, #0
 8002e48:	5e9b      	ldrsh	r3, [r3, r2]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	187b      	adds	r3, r7, r1
 8002e52:	801a      	strh	r2, [r3, #0]
 8002e54:	2332      	movs	r3, #50	; 0x32
 8002e56:	18fa      	adds	r2, r7, r3
 8002e58:	234c      	movs	r3, #76	; 0x4c
 8002e5a:	18fb      	adds	r3, r7, r3
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	5e52      	ldrsh	r2, [r2, r1]
 8002e60:	2100      	movs	r1, #0
 8002e62:	5e5b      	ldrsh	r3, [r3, r1]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	dd8f      	ble.n	8002d88 <fillTriangle+0x37e>
    }
}
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	b00e      	add	sp, #56	; 0x38
 8002e6c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002e70 <fillScreen>:

void fillScreen(uint16_t color) {
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af02      	add	r7, sp, #8
 8002e76:	0002      	movs	r2, r0
 8002e78:	1dbb      	adds	r3, r7, #6
 8002e7a:	801a      	strh	r2, [r3, #0]
    fillRect(0, 0, _width, _height, color);
 8002e7c:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <fillScreen+0x30>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	5e9a      	ldrsh	r2, [r3, r2]
 8002e82:	4b08      	ldr	r3, [pc, #32]	; (8002ea4 <fillScreen+0x34>)
 8002e84:	2100      	movs	r1, #0
 8002e86:	5e59      	ldrsh	r1, [r3, r1]
 8002e88:	1dbb      	adds	r3, r7, #6
 8002e8a:	881b      	ldrh	r3, [r3, #0]
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	000b      	movs	r3, r1
 8002e90:	2100      	movs	r1, #0
 8002e92:	2000      	movs	r0, #0
 8002e94:	f7ff fbc2 	bl	800261c <fillRect>
}
 8002e98:	46c0      	nop			; (mov r8, r8)
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	b002      	add	sp, #8
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000048 	.word	0x20000048
 8002ea4:	2000004a 	.word	0x2000004a

08002ea8 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8002eac:	2380      	movs	r3, #128	; 0x80
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4803      	ldr	r0, [pc, #12]	; (8002ec0 <ST7735_Select+0x18>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	0019      	movs	r1, r3
 8002eb6:	f002 f82b 	bl	8004f10 <HAL_GPIO_WritePin>
}
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	48000400 	.word	0x48000400

08002ec4 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8002ec8:	2380      	movs	r3, #128	; 0x80
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	4803      	ldr	r0, [pc, #12]	; (8002edc <ST7735_Unselect+0x18>)
 8002ece:	2201      	movs	r2, #1
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	f002 f81d 	bl	8004f10 <HAL_GPIO_WritePin>
}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	48000400 	.word	0x48000400

08002ee0 <ST7735_Reset>:

void ST7735_Reset()
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8002ee4:	4b08      	ldr	r3, [pc, #32]	; (8002f08 <ST7735_Reset+0x28>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2104      	movs	r1, #4
 8002eea:	0018      	movs	r0, r3
 8002eec:	f002 f810 	bl	8004f10 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8002ef0:	2005      	movs	r0, #5
 8002ef2:	f001 faab 	bl	800444c <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8002ef6:	4b04      	ldr	r3, [pc, #16]	; (8002f08 <ST7735_Reset+0x28>)
 8002ef8:	2201      	movs	r2, #1
 8002efa:	2104      	movs	r1, #4
 8002efc:	0018      	movs	r0, r3
 8002efe:	f002 f807 	bl	8004f10 <HAL_GPIO_WritePin>
}
 8002f02:	46c0      	nop			; (mov r8, r8)
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	48000400 	.word	0x48000400

08002f0c <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	0002      	movs	r2, r0
 8002f14:	1dfb      	adds	r3, r7, #7
 8002f16:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_RESET);
 8002f18:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <ST7735_WriteCommand+0x30>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2102      	movs	r1, #2
 8002f1e:	0018      	movs	r0, r3
 8002f20:	f001 fff6 	bl	8004f10 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002f24:	2301      	movs	r3, #1
 8002f26:	425b      	negs	r3, r3
 8002f28:	1df9      	adds	r1, r7, #7
 8002f2a:	4805      	ldr	r0, [pc, #20]	; (8002f40 <ST7735_WriteCommand+0x34>)
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f002 fd09 	bl	8005944 <HAL_SPI_Transmit>
}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b002      	add	sp, #8
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	46c0      	nop			; (mov r8, r8)
 8002f3c:	48000400 	.word	0x48000400
 8002f40:	20000094 	.word	0x20000094

08002f44 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_SET);
 8002f4e:	4b09      	ldr	r3, [pc, #36]	; (8002f74 <ST7735_WriteData+0x30>)
 8002f50:	2201      	movs	r2, #1
 8002f52:	2102      	movs	r1, #2
 8002f54:	0018      	movs	r0, r3
 8002f56:	f001 ffdb 	bl	8004f10 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	2301      	movs	r3, #1
 8002f60:	425b      	negs	r3, r3
 8002f62:	6879      	ldr	r1, [r7, #4]
 8002f64:	4804      	ldr	r0, [pc, #16]	; (8002f78 <ST7735_WriteData+0x34>)
 8002f66:	f002 fced 	bl	8005944 <HAL_SPI_Transmit>
}
 8002f6a:	46c0      	nop			; (mov r8, r8)
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	b002      	add	sp, #8
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	48000400 	.word	0x48000400
 8002f78:	20000094 	.word	0x20000094

08002f7c <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8002f7c:	b590      	push	{r4, r7, lr}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	1c5a      	adds	r2, r3, #1
 8002f88:	607a      	str	r2, [r7, #4]
 8002f8a:	220f      	movs	r2, #15
 8002f8c:	18ba      	adds	r2, r7, r2
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 8002f92:	e04a      	b.n	800302a <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	1c5a      	adds	r2, r3, #1
 8002f98:	607a      	str	r2, [r7, #4]
 8002f9a:	210b      	movs	r1, #11
 8002f9c:	187a      	adds	r2, r7, r1
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 8002fa2:	187b      	adds	r3, r7, r1
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f7ff ffb0 	bl	8002f0c <ST7735_WriteCommand>

        numArgs = *addr++;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	607a      	str	r2, [r7, #4]
 8002fb2:	200a      	movs	r0, #10
 8002fb4:	183a      	adds	r2, r7, r0
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8002fba:	183b      	adds	r3, r7, r0
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	230c      	movs	r3, #12
 8002fc2:	18fb      	adds	r3, r7, r3
 8002fc4:	2180      	movs	r1, #128	; 0x80
 8002fc6:	400a      	ands	r2, r1
 8002fc8:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 8002fca:	183b      	adds	r3, r7, r0
 8002fcc:	183a      	adds	r2, r7, r0
 8002fce:	7812      	ldrb	r2, [r2, #0]
 8002fd0:	217f      	movs	r1, #127	; 0x7f
 8002fd2:	400a      	ands	r2, r1
 8002fd4:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8002fd6:	183b      	adds	r3, r7, r0
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00c      	beq.n	8002ff8 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8002fde:	0004      	movs	r4, r0
 8002fe0:	183b      	adds	r3, r7, r0
 8002fe2:	781a      	ldrb	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	0011      	movs	r1, r2
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f7ff ffab 	bl	8002f44 <ST7735_WriteData>
            addr += numArgs;
 8002fee:	193b      	adds	r3, r7, r4
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	18d3      	adds	r3, r2, r3
 8002ff6:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8002ff8:	210c      	movs	r1, #12
 8002ffa:	187b      	adds	r3, r7, r1
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d013      	beq.n	800302a <DisplayInit+0xae>
            ms = *addr++;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	1c5a      	adds	r2, r3, #1
 8003006:	607a      	str	r2, [r7, #4]
 8003008:	781a      	ldrb	r2, [r3, #0]
 800300a:	187b      	adds	r3, r7, r1
 800300c:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 800300e:	187b      	adds	r3, r7, r1
 8003010:	881b      	ldrh	r3, [r3, #0]
 8003012:	2bff      	cmp	r3, #255	; 0xff
 8003014:	d103      	bne.n	800301e <DisplayInit+0xa2>
 8003016:	187b      	adds	r3, r7, r1
 8003018:	22fa      	movs	r2, #250	; 0xfa
 800301a:	0052      	lsls	r2, r2, #1
 800301c:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 800301e:	230c      	movs	r3, #12
 8003020:	18fb      	adds	r3, r7, r3
 8003022:	881b      	ldrh	r3, [r3, #0]
 8003024:	0018      	movs	r0, r3
 8003026:	f001 fa11 	bl	800444c <HAL_Delay>
    while(numCommands--) {
 800302a:	220f      	movs	r2, #15
 800302c:	18bb      	adds	r3, r7, r2
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	18ba      	adds	r2, r7, r2
 8003032:	1e59      	subs	r1, r3, #1
 8003034:	7011      	strb	r1, [r2, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1ac      	bne.n	8002f94 <DisplayInit+0x18>
        }
    }
}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	46c0      	nop			; (mov r8, r8)
 800303e:	46bd      	mov	sp, r7
 8003040:	b005      	add	sp, #20
 8003042:	bd90      	pop	{r4, r7, pc}

08003044 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8003044:	b5b0      	push	{r4, r5, r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	0005      	movs	r5, r0
 800304c:	000c      	movs	r4, r1
 800304e:	0010      	movs	r0, r2
 8003050:	0019      	movs	r1, r3
 8003052:	1dfb      	adds	r3, r7, #7
 8003054:	1c2a      	adds	r2, r5, #0
 8003056:	701a      	strb	r2, [r3, #0]
 8003058:	1dbb      	adds	r3, r7, #6
 800305a:	1c22      	adds	r2, r4, #0
 800305c:	701a      	strb	r2, [r3, #0]
 800305e:	1d7b      	adds	r3, r7, #5
 8003060:	1c02      	adds	r2, r0, #0
 8003062:	701a      	strb	r2, [r3, #0]
 8003064:	1d3b      	adds	r3, r7, #4
 8003066:	1c0a      	adds	r2, r1, #0
 8003068:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800306a:	202a      	movs	r0, #42	; 0x2a
 800306c:	f7ff ff4e 	bl	8002f0c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8003070:	210c      	movs	r1, #12
 8003072:	187b      	adds	r3, r7, r1
 8003074:	2200      	movs	r2, #0
 8003076:	701a      	strb	r2, [r3, #0]
 8003078:	4b1c      	ldr	r3, [pc, #112]	; (80030ec <ST7735_SetAddressWindow+0xa8>)
 800307a:	781a      	ldrb	r2, [r3, #0]
 800307c:	1dfb      	adds	r3, r7, #7
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	18d3      	adds	r3, r2, r3
 8003082:	b2da      	uxtb	r2, r3
 8003084:	187b      	adds	r3, r7, r1
 8003086:	705a      	strb	r2, [r3, #1]
 8003088:	187b      	adds	r3, r7, r1
 800308a:	2200      	movs	r2, #0
 800308c:	709a      	strb	r2, [r3, #2]
 800308e:	4b17      	ldr	r3, [pc, #92]	; (80030ec <ST7735_SetAddressWindow+0xa8>)
 8003090:	781a      	ldrb	r2, [r3, #0]
 8003092:	1d7b      	adds	r3, r7, #5
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	18d3      	adds	r3, r2, r3
 8003098:	b2da      	uxtb	r2, r3
 800309a:	187b      	adds	r3, r7, r1
 800309c:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 800309e:	000c      	movs	r4, r1
 80030a0:	187b      	adds	r3, r7, r1
 80030a2:	2104      	movs	r1, #4
 80030a4:	0018      	movs	r0, r3
 80030a6:	f7ff ff4d 	bl	8002f44 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80030aa:	202b      	movs	r0, #43	; 0x2b
 80030ac:	f7ff ff2e 	bl	8002f0c <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80030b0:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <ST7735_SetAddressWindow+0xac>)
 80030b2:	781a      	ldrb	r2, [r3, #0]
 80030b4:	1dbb      	adds	r3, r7, #6
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	18d3      	adds	r3, r2, r3
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	0021      	movs	r1, r4
 80030be:	187b      	adds	r3, r7, r1
 80030c0:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 80030c2:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <ST7735_SetAddressWindow+0xac>)
 80030c4:	781a      	ldrb	r2, [r3, #0]
 80030c6:	1d3b      	adds	r3, r7, #4
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	18d3      	adds	r3, r2, r3
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	187b      	adds	r3, r7, r1
 80030d0:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80030d2:	187b      	adds	r3, r7, r1
 80030d4:	2104      	movs	r1, #4
 80030d6:	0018      	movs	r0, r3
 80030d8:	f7ff ff34 	bl	8002f44 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80030dc:	202c      	movs	r0, #44	; 0x2c
 80030de:	f7ff ff15 	bl	8002f0c <ST7735_WriteCommand>
}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	46bd      	mov	sp, r7
 80030e6:	b004      	add	sp, #16
 80030e8:	bdb0      	pop	{r4, r5, r7, pc}
 80030ea:	46c0      	nop			; (mov r8, r8)
 80030ec:	2000004f 	.word	0x2000004f
 80030f0:	20000050 	.word	0x20000050

080030f4 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	0002      	movs	r2, r0
 80030fc:	1dfb      	adds	r3, r7, #7
 80030fe:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 8003100:	f7ff fed2 	bl	8002ea8 <ST7735_Select>
    ST7735_Reset();
 8003104:	f7ff feec 	bl	8002ee0 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8003108:	4b0e      	ldr	r3, [pc, #56]	; (8003144 <ST7735_Init+0x50>)
 800310a:	0018      	movs	r0, r3
 800310c:	f7ff ff36 	bl	8002f7c <DisplayInit>
    DisplayInit(init_cmds2);
 8003110:	4b0d      	ldr	r3, [pc, #52]	; (8003148 <ST7735_Init+0x54>)
 8003112:	0018      	movs	r0, r3
 8003114:	f7ff ff32 	bl	8002f7c <DisplayInit>
    DisplayInit(init_cmds3);
 8003118:	4b0c      	ldr	r3, [pc, #48]	; (800314c <ST7735_Init+0x58>)
 800311a:	0018      	movs	r0, r3
 800311c:	f7ff ff2e 	bl	8002f7c <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8003120:	4b0b      	ldr	r3, [pc, #44]	; (8003150 <ST7735_Init+0x5c>)
 8003122:	2200      	movs	r2, #0
 8003124:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8003126:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <ST7735_Init+0x60>)
 8003128:	2200      	movs	r2, #0
 800312a:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 800312c:	1dfb      	adds	r3, r7, #7
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	0018      	movs	r0, r3
 8003132:	f000 f811 	bl	8003158 <ST7735_SetRotation>
    ST7735_Unselect();
 8003136:	f7ff fec5 	bl	8002ec4 <ST7735_Unselect>

}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	46bd      	mov	sp, r7
 800313e:	b002      	add	sp, #8
 8003140:	bd80      	pop	{r7, pc}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	080060b0 	.word	0x080060b0
 8003148:	080060e8 	.word	0x080060e8
 800314c:	080060f8 	.word	0x080060f8
 8003150:	2000004d 	.word	0x2000004d
 8003154:	2000004e 	.word	0x2000004e

08003158 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	0002      	movs	r2, r0
 8003160:	1dfb      	adds	r3, r7, #7
 8003162:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 8003164:	230f      	movs	r3, #15
 8003166:	18fb      	adds	r3, r7, r3
 8003168:	2200      	movs	r2, #0
 800316a:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 800316c:	1dfb      	adds	r3, r7, #7
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2203      	movs	r2, #3
 8003172:	4013      	ands	r3, r2
 8003174:	b2da      	uxtb	r2, r3
 8003176:	4b36      	ldr	r3, [pc, #216]	; (8003250 <ST7735_SetRotation+0xf8>)
 8003178:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 800317a:	4b35      	ldr	r3, [pc, #212]	; (8003250 <ST7735_SetRotation+0xf8>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b03      	cmp	r3, #3
 8003180:	d041      	beq.n	8003206 <ST7735_SetRotation+0xae>
 8003182:	dc53      	bgt.n	800322c <ST7735_SetRotation+0xd4>
 8003184:	2b02      	cmp	r3, #2
 8003186:	d02b      	beq.n	80031e0 <ST7735_SetRotation+0x88>
 8003188:	dc50      	bgt.n	800322c <ST7735_SetRotation+0xd4>
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <ST7735_SetRotation+0x3c>
 800318e:	2b01      	cmp	r3, #1
 8003190:	d013      	beq.n	80031ba <ST7735_SetRotation+0x62>
 8003192:	e04b      	b.n	800322c <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8003194:	230f      	movs	r3, #15
 8003196:	18fb      	adds	r3, r7, r3
 8003198:	22c0      	movs	r2, #192	; 0xc0
 800319a:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 800319c:	4b2d      	ldr	r3, [pc, #180]	; (8003254 <ST7735_SetRotation+0xfc>)
 800319e:	22a0      	movs	r2, #160	; 0xa0
 80031a0:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80031a2:	4b2d      	ldr	r3, [pc, #180]	; (8003258 <ST7735_SetRotation+0x100>)
 80031a4:	2280      	movs	r2, #128	; 0x80
 80031a6:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80031a8:	4b2c      	ldr	r3, [pc, #176]	; (800325c <ST7735_SetRotation+0x104>)
 80031aa:	781a      	ldrb	r2, [r3, #0]
 80031ac:	4b2c      	ldr	r3, [pc, #176]	; (8003260 <ST7735_SetRotation+0x108>)
 80031ae:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80031b0:	4b2c      	ldr	r3, [pc, #176]	; (8003264 <ST7735_SetRotation+0x10c>)
 80031b2:	781a      	ldrb	r2, [r3, #0]
 80031b4:	4b2c      	ldr	r3, [pc, #176]	; (8003268 <ST7735_SetRotation+0x110>)
 80031b6:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80031b8:	e038      	b.n	800322c <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80031ba:	230f      	movs	r3, #15
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	22a0      	movs	r2, #160	; 0xa0
 80031c0:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80031c2:	4b25      	ldr	r3, [pc, #148]	; (8003258 <ST7735_SetRotation+0x100>)
 80031c4:	22a0      	movs	r2, #160	; 0xa0
 80031c6:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80031c8:	4b22      	ldr	r3, [pc, #136]	; (8003254 <ST7735_SetRotation+0xfc>)
 80031ca:	2280      	movs	r2, #128	; 0x80
 80031cc:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80031ce:	4b23      	ldr	r3, [pc, #140]	; (800325c <ST7735_SetRotation+0x104>)
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	4b25      	ldr	r3, [pc, #148]	; (8003268 <ST7735_SetRotation+0x110>)
 80031d4:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80031d6:	4b23      	ldr	r3, [pc, #140]	; (8003264 <ST7735_SetRotation+0x10c>)
 80031d8:	781a      	ldrb	r2, [r3, #0]
 80031da:	4b21      	ldr	r3, [pc, #132]	; (8003260 <ST7735_SetRotation+0x108>)
 80031dc:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80031de:	e025      	b.n	800322c <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 80031e0:	230f      	movs	r3, #15
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	2200      	movs	r2, #0
 80031e6:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80031e8:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <ST7735_SetRotation+0xfc>)
 80031ea:	22a0      	movs	r2, #160	; 0xa0
 80031ec:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <ST7735_SetRotation+0x100>)
 80031f0:	2280      	movs	r2, #128	; 0x80
 80031f2:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80031f4:	4b19      	ldr	r3, [pc, #100]	; (800325c <ST7735_SetRotation+0x104>)
 80031f6:	781a      	ldrb	r2, [r3, #0]
 80031f8:	4b19      	ldr	r3, [pc, #100]	; (8003260 <ST7735_SetRotation+0x108>)
 80031fa:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80031fc:	4b19      	ldr	r3, [pc, #100]	; (8003264 <ST7735_SetRotation+0x10c>)
 80031fe:	781a      	ldrb	r2, [r3, #0]
 8003200:	4b19      	ldr	r3, [pc, #100]	; (8003268 <ST7735_SetRotation+0x110>)
 8003202:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003204:	e012      	b.n	800322c <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8003206:	230f      	movs	r3, #15
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	2260      	movs	r2, #96	; 0x60
 800320c:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 800320e:	4b12      	ldr	r3, [pc, #72]	; (8003258 <ST7735_SetRotation+0x100>)
 8003210:	22a0      	movs	r2, #160	; 0xa0
 8003212:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8003214:	4b0f      	ldr	r3, [pc, #60]	; (8003254 <ST7735_SetRotation+0xfc>)
 8003216:	2280      	movs	r2, #128	; 0x80
 8003218:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800321a:	4b10      	ldr	r3, [pc, #64]	; (800325c <ST7735_SetRotation+0x104>)
 800321c:	781a      	ldrb	r2, [r3, #0]
 800321e:	4b12      	ldr	r3, [pc, #72]	; (8003268 <ST7735_SetRotation+0x110>)
 8003220:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8003222:	4b10      	ldr	r3, [pc, #64]	; (8003264 <ST7735_SetRotation+0x10c>)
 8003224:	781a      	ldrb	r2, [r3, #0]
 8003226:	4b0e      	ldr	r3, [pc, #56]	; (8003260 <ST7735_SetRotation+0x108>)
 8003228:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800322a:	46c0      	nop			; (mov r8, r8)
  }
  ST7735_Select();
 800322c:	f7ff fe3c 	bl	8002ea8 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8003230:	2036      	movs	r0, #54	; 0x36
 8003232:	f7ff fe6b 	bl	8002f0c <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8003236:	230f      	movs	r3, #15
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	2101      	movs	r1, #1
 800323c:	0018      	movs	r0, r3
 800323e:	f7ff fe81 	bl	8002f44 <ST7735_WriteData>
  ST7735_Unselect();
 8003242:	f7ff fe3f 	bl	8002ec4 <ST7735_Unselect>
}
 8003246:	46c0      	nop			; (mov r8, r8)
 8003248:	46bd      	mov	sp, r7
 800324a:	b004      	add	sp, #16
 800324c:	bd80      	pop	{r7, pc}
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	2000004c 	.word	0x2000004c
 8003254:	2000004a 	.word	0x2000004a
 8003258:	20000048 	.word	0x20000048
 800325c:	2000004d 	.word	0x2000004d
 8003260:	2000004f 	.word	0x2000004f
 8003264:	2000004e 	.word	0x2000004e
 8003268:	20000050 	.word	0x20000050

0800326c <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 800326c:	b590      	push	{r4, r7, lr}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	0004      	movs	r4, r0
 8003274:	0008      	movs	r0, r1
 8003276:	0011      	movs	r1, r2
 8003278:	1dbb      	adds	r3, r7, #6
 800327a:	1c22      	adds	r2, r4, #0
 800327c:	801a      	strh	r2, [r3, #0]
 800327e:	1d3b      	adds	r3, r7, #4
 8003280:	1c02      	adds	r2, r0, #0
 8003282:	801a      	strh	r2, [r3, #0]
 8003284:	1cbb      	adds	r3, r7, #2
 8003286:	1c0a      	adds	r2, r1, #0
 8003288:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 800328a:	1dbb      	adds	r3, r7, #6
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	4a1c      	ldr	r2, [pc, #112]	; (8003300 <ST7735_DrawPixel+0x94>)
 8003290:	2100      	movs	r1, #0
 8003292:	5e52      	ldrsh	r2, [r2, r1]
 8003294:	4293      	cmp	r3, r2
 8003296:	da2f      	bge.n	80032f8 <ST7735_DrawPixel+0x8c>
 8003298:	1d3b      	adds	r3, r7, #4
 800329a:	881b      	ldrh	r3, [r3, #0]
 800329c:	4a19      	ldr	r2, [pc, #100]	; (8003304 <ST7735_DrawPixel+0x98>)
 800329e:	2100      	movs	r1, #0
 80032a0:	5e52      	ldrsh	r2, [r2, r1]
 80032a2:	4293      	cmp	r3, r2
 80032a4:	da28      	bge.n	80032f8 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 80032a6:	f7ff fdff 	bl	8002ea8 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80032aa:	1dbb      	adds	r3, r7, #6
 80032ac:	881b      	ldrh	r3, [r3, #0]
 80032ae:	b2d8      	uxtb	r0, r3
 80032b0:	1d3b      	adds	r3, r7, #4
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	b2d9      	uxtb	r1, r3
 80032b6:	1dbb      	adds	r3, r7, #6
 80032b8:	881b      	ldrh	r3, [r3, #0]
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	3301      	adds	r3, #1
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	1d3b      	adds	r3, r7, #4
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	3301      	adds	r3, #1
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	f7ff febb 	bl	8003044 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80032ce:	1cbb      	adds	r3, r7, #2
 80032d0:	881b      	ldrh	r3, [r3, #0]
 80032d2:	0a1b      	lsrs	r3, r3, #8
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	210c      	movs	r1, #12
 80032da:	187b      	adds	r3, r7, r1
 80032dc:	701a      	strb	r2, [r3, #0]
 80032de:	1cbb      	adds	r3, r7, #2
 80032e0:	881b      	ldrh	r3, [r3, #0]
 80032e2:	b2da      	uxtb	r2, r3
 80032e4:	187b      	adds	r3, r7, r1
 80032e6:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 80032e8:	187b      	adds	r3, r7, r1
 80032ea:	2102      	movs	r1, #2
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7ff fe29 	bl	8002f44 <ST7735_WriteData>

    ST7735_Unselect();
 80032f2:	f7ff fde7 	bl	8002ec4 <ST7735_Unselect>
 80032f6:	e000      	b.n	80032fa <ST7735_DrawPixel+0x8e>
        return;
 80032f8:	46c0      	nop			; (mov r8, r8)
}
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b005      	add	sp, #20
 80032fe:	bd90      	pop	{r4, r7, pc}
 8003300:	20000048 	.word	0x20000048
 8003304:	2000004a 	.word	0x2000004a

08003308 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003308:	b082      	sub	sp, #8
 800330a:	b5b0      	push	{r4, r5, r7, lr}
 800330c:	b088      	sub	sp, #32
 800330e:	af00      	add	r7, sp, #0
 8003310:	0004      	movs	r4, r0
 8003312:	0008      	movs	r0, r1
 8003314:	0011      	movs	r1, r2
 8003316:	2204      	movs	r2, #4
 8003318:	2530      	movs	r5, #48	; 0x30
 800331a:	1952      	adds	r2, r2, r5
 800331c:	19d2      	adds	r2, r2, r7
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	1dbb      	adds	r3, r7, #6
 8003322:	1c22      	adds	r2, r4, #0
 8003324:	801a      	strh	r2, [r3, #0]
 8003326:	1d3b      	adds	r3, r7, #4
 8003328:	1c02      	adds	r2, r0, #0
 800332a:	801a      	strh	r2, [r3, #0]
 800332c:	1cfb      	adds	r3, r7, #3
 800332e:	1c0a      	adds	r2, r1, #0
 8003330:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8003332:	1dbb      	adds	r3, r7, #6
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	b2d8      	uxtb	r0, r3
 8003338:	1d3b      	adds	r3, r7, #4
 800333a:	881b      	ldrh	r3, [r3, #0]
 800333c:	b2d9      	uxtb	r1, r3
 800333e:	1dbb      	adds	r3, r7, #6
 8003340:	881b      	ldrh	r3, [r3, #0]
 8003342:	b2da      	uxtb	r2, r3
 8003344:	2304      	movs	r3, #4
 8003346:	195b      	adds	r3, r3, r5
 8003348:	19db      	adds	r3, r3, r7
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	18d3      	adds	r3, r2, r3
 800334e:	b2db      	uxtb	r3, r3
 8003350:	3b01      	subs	r3, #1
 8003352:	b2dc      	uxtb	r4, r3
 8003354:	1d3b      	adds	r3, r7, #4
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	b2da      	uxtb	r2, r3
 800335a:	2304      	movs	r3, #4
 800335c:	195b      	adds	r3, r3, r5
 800335e:	19db      	adds	r3, r3, r7
 8003360:	785b      	ldrb	r3, [r3, #1]
 8003362:	18d3      	adds	r3, r2, r3
 8003364:	b2db      	uxtb	r3, r3
 8003366:	3b01      	subs	r3, #1
 8003368:	b2db      	uxtb	r3, r3
 800336a:	0022      	movs	r2, r4
 800336c:	f7ff fe6a 	bl	8003044 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8003370:	2300      	movs	r3, #0
 8003372:	61fb      	str	r3, [r7, #28]
 8003374:	e053      	b.n	800341e <ST7735_WriteChar+0x116>
        b = font.data[(ch - 32) * font.height + i];
 8003376:	2304      	movs	r3, #4
 8003378:	2030      	movs	r0, #48	; 0x30
 800337a:	181b      	adds	r3, r3, r0
 800337c:	19db      	adds	r3, r3, r7
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	1cfb      	adds	r3, r7, #3
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	3b20      	subs	r3, #32
 8003386:	2104      	movs	r1, #4
 8003388:	1809      	adds	r1, r1, r0
 800338a:	19c9      	adds	r1, r1, r7
 800338c:	7849      	ldrb	r1, [r1, #1]
 800338e:	434b      	muls	r3, r1
 8003390:	0019      	movs	r1, r3
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	18cb      	adds	r3, r1, r3
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	18d3      	adds	r3, r2, r3
 800339a:	881b      	ldrh	r3, [r3, #0]
 800339c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800339e:	2300      	movs	r3, #0
 80033a0:	61bb      	str	r3, [r7, #24]
 80033a2:	e030      	b.n	8003406 <ST7735_WriteChar+0xfe>
            if((b << j) & 0x8000)  {
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	409a      	lsls	r2, r3
 80033aa:	2380      	movs	r3, #128	; 0x80
 80033ac:	021b      	lsls	r3, r3, #8
 80033ae:	4013      	ands	r3, r2
 80033b0:	d013      	beq.n	80033da <ST7735_WriteChar+0xd2>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80033b2:	203c      	movs	r0, #60	; 0x3c
 80033b4:	183b      	adds	r3, r7, r0
 80033b6:	881b      	ldrh	r3, [r3, #0]
 80033b8:	0a1b      	lsrs	r3, r3, #8
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	b2da      	uxtb	r2, r3
 80033be:	2110      	movs	r1, #16
 80033c0:	187b      	adds	r3, r7, r1
 80033c2:	701a      	strb	r2, [r3, #0]
 80033c4:	183b      	adds	r3, r7, r0
 80033c6:	881b      	ldrh	r3, [r3, #0]
 80033c8:	b2da      	uxtb	r2, r3
 80033ca:	187b      	adds	r3, r7, r1
 80033cc:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 80033ce:	187b      	adds	r3, r7, r1
 80033d0:	2102      	movs	r1, #2
 80033d2:	0018      	movs	r0, r3
 80033d4:	f7ff fdb6 	bl	8002f44 <ST7735_WriteData>
 80033d8:	e012      	b.n	8003400 <ST7735_WriteChar+0xf8>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80033da:	2040      	movs	r0, #64	; 0x40
 80033dc:	183b      	adds	r3, r7, r0
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	0a1b      	lsrs	r3, r3, #8
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	b2da      	uxtb	r2, r3
 80033e6:	210c      	movs	r1, #12
 80033e8:	187b      	adds	r3, r7, r1
 80033ea:	701a      	strb	r2, [r3, #0]
 80033ec:	183b      	adds	r3, r7, r0
 80033ee:	881b      	ldrh	r3, [r3, #0]
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	187b      	adds	r3, r7, r1
 80033f4:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 80033f6:	187b      	adds	r3, r7, r1
 80033f8:	2102      	movs	r1, #2
 80033fa:	0018      	movs	r0, r3
 80033fc:	f7ff fda2 	bl	8002f44 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	3301      	adds	r3, #1
 8003404:	61bb      	str	r3, [r7, #24]
 8003406:	2304      	movs	r3, #4
 8003408:	2230      	movs	r2, #48	; 0x30
 800340a:	189b      	adds	r3, r3, r2
 800340c:	19db      	adds	r3, r3, r7
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	001a      	movs	r2, r3
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	4293      	cmp	r3, r2
 8003416:	d3c5      	bcc.n	80033a4 <ST7735_WriteChar+0x9c>
    for(i = 0; i < font.height; i++) {
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	3301      	adds	r3, #1
 800341c:	61fb      	str	r3, [r7, #28]
 800341e:	2304      	movs	r3, #4
 8003420:	2230      	movs	r2, #48	; 0x30
 8003422:	189b      	adds	r3, r3, r2
 8003424:	19db      	adds	r3, r3, r7
 8003426:	785b      	ldrb	r3, [r3, #1]
 8003428:	001a      	movs	r2, r3
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	4293      	cmp	r3, r2
 800342e:	d3a2      	bcc.n	8003376 <ST7735_WriteChar+0x6e>
            }
        }
    }
}
 8003430:	46c0      	nop			; (mov r8, r8)
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	46bd      	mov	sp, r7
 8003436:	b008      	add	sp, #32
 8003438:	bcb0      	pop	{r4, r5, r7}
 800343a:	bc08      	pop	{r3}
 800343c:	b002      	add	sp, #8
 800343e:	4718      	bx	r3

08003440 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003440:	b082      	sub	sp, #8
 8003442:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003444:	b087      	sub	sp, #28
 8003446:	af04      	add	r7, sp, #16
 8003448:	603a      	str	r2, [r7, #0]
 800344a:	2204      	movs	r2, #4
 800344c:	2418      	movs	r4, #24
 800344e:	1912      	adds	r2, r2, r4
 8003450:	2408      	movs	r4, #8
 8003452:	46a4      	mov	ip, r4
 8003454:	44bc      	add	ip, r7
 8003456:	4462      	add	r2, ip
 8003458:	6013      	str	r3, [r2, #0]
 800345a:	1dbb      	adds	r3, r7, #6
 800345c:	1c02      	adds	r2, r0, #0
 800345e:	801a      	strh	r2, [r3, #0]
 8003460:	1d3b      	adds	r3, r7, #4
 8003462:	1c0a      	adds	r2, r1, #0
 8003464:	801a      	strh	r2, [r3, #0]
    ST7735_Select();
 8003466:	f7ff fd1f 	bl	8002ea8 <ST7735_Select>

    while(*str) {
 800346a:	e067      	b.n	800353c <ST7735_WriteString+0xfc>
        if(x + font.width >= _width) {
 800346c:	1dbb      	adds	r3, r7, #6
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	2204      	movs	r2, #4
 8003472:	2118      	movs	r1, #24
 8003474:	1852      	adds	r2, r2, r1
 8003476:	2008      	movs	r0, #8
 8003478:	4684      	mov	ip, r0
 800347a:	44bc      	add	ip, r7
 800347c:	4462      	add	r2, ip
 800347e:	7812      	ldrb	r2, [r2, #0]
 8003480:	189b      	adds	r3, r3, r2
 8003482:	4a36      	ldr	r2, [pc, #216]	; (800355c <ST7735_WriteString+0x11c>)
 8003484:	2000      	movs	r0, #0
 8003486:	5e12      	ldrsh	r2, [r2, r0]
 8003488:	4293      	cmp	r3, r2
 800348a:	db27      	blt.n	80034dc <ST7735_WriteString+0x9c>
            x = 0;
 800348c:	1dbb      	adds	r3, r7, #6
 800348e:	2200      	movs	r2, #0
 8003490:	801a      	strh	r2, [r3, #0]
            y += font.height;
 8003492:	2304      	movs	r3, #4
 8003494:	0008      	movs	r0, r1
 8003496:	185b      	adds	r3, r3, r1
 8003498:	2208      	movs	r2, #8
 800349a:	4694      	mov	ip, r2
 800349c:	44bc      	add	ip, r7
 800349e:	4463      	add	r3, ip
 80034a0:	785b      	ldrb	r3, [r3, #1]
 80034a2:	b299      	uxth	r1, r3
 80034a4:	1d3b      	adds	r3, r7, #4
 80034a6:	1d3a      	adds	r2, r7, #4
 80034a8:	8812      	ldrh	r2, [r2, #0]
 80034aa:	188a      	adds	r2, r1, r2
 80034ac:	801a      	strh	r2, [r3, #0]
            if(y + font.height >= _height) {
 80034ae:	1d3b      	adds	r3, r7, #4
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	2204      	movs	r2, #4
 80034b4:	1812      	adds	r2, r2, r0
 80034b6:	2108      	movs	r1, #8
 80034b8:	468c      	mov	ip, r1
 80034ba:	44bc      	add	ip, r7
 80034bc:	4462      	add	r2, ip
 80034be:	7852      	ldrb	r2, [r2, #1]
 80034c0:	189b      	adds	r3, r3, r2
 80034c2:	4a27      	ldr	r2, [pc, #156]	; (8003560 <ST7735_WriteString+0x120>)
 80034c4:	2100      	movs	r1, #0
 80034c6:	5e52      	ldrsh	r2, [r2, r1]
 80034c8:	4293      	cmp	r3, r2
 80034ca:	da3c      	bge.n	8003546 <ST7735_WriteString+0x106>
                break;
            }

            if(*str == ' ') {
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b20      	cmp	r3, #32
 80034d2:	d103      	bne.n	80034dc <ST7735_WriteString+0x9c>
                // skip spaces in the beginning of the new line
                str++;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	3301      	adds	r3, #1
 80034d8:	603b      	str	r3, [r7, #0]
                continue;
 80034da:	e02f      	b.n	800353c <ST7735_WriteString+0xfc>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	781d      	ldrb	r5, [r3, #0]
 80034e0:	2304      	movs	r3, #4
 80034e2:	2618      	movs	r6, #24
 80034e4:	199b      	adds	r3, r3, r6
 80034e6:	2208      	movs	r2, #8
 80034e8:	4694      	mov	ip, r2
 80034ea:	44bc      	add	ip, r7
 80034ec:	4463      	add	r3, ip
 80034ee:	1d3a      	adds	r2, r7, #4
 80034f0:	8814      	ldrh	r4, [r2, #0]
 80034f2:	1dba      	adds	r2, r7, #6
 80034f4:	8810      	ldrh	r0, [r2, #0]
 80034f6:	2228      	movs	r2, #40	; 0x28
 80034f8:	2108      	movs	r1, #8
 80034fa:	1852      	adds	r2, r2, r1
 80034fc:	19d2      	adds	r2, r2, r7
 80034fe:	8812      	ldrh	r2, [r2, #0]
 8003500:	9202      	str	r2, [sp, #8]
 8003502:	2224      	movs	r2, #36	; 0x24
 8003504:	1852      	adds	r2, r2, r1
 8003506:	19d2      	adds	r2, r2, r7
 8003508:	8812      	ldrh	r2, [r2, #0]
 800350a:	9201      	str	r2, [sp, #4]
 800350c:	466a      	mov	r2, sp
 800350e:	6859      	ldr	r1, [r3, #4]
 8003510:	6011      	str	r1, [r2, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	002a      	movs	r2, r5
 8003516:	0021      	movs	r1, r4
 8003518:	f7ff fef6 	bl	8003308 <ST7735_WriteChar>
        x += font.width;
 800351c:	2304      	movs	r3, #4
 800351e:	199b      	adds	r3, r3, r6
 8003520:	2208      	movs	r2, #8
 8003522:	4694      	mov	ip, r2
 8003524:	44bc      	add	ip, r7
 8003526:	4463      	add	r3, ip
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	b299      	uxth	r1, r3
 800352c:	1dbb      	adds	r3, r7, #6
 800352e:	1dba      	adds	r2, r7, #6
 8003530:	8812      	ldrh	r2, [r2, #0]
 8003532:	188a      	adds	r2, r1, r2
 8003534:	801a      	strh	r2, [r3, #0]
        str++;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	3301      	adds	r3, #1
 800353a:	603b      	str	r3, [r7, #0]
    while(*str) {
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d193      	bne.n	800346c <ST7735_WriteString+0x2c>
 8003544:	e000      	b.n	8003548 <ST7735_WriteString+0x108>
                break;
 8003546:	46c0      	nop			; (mov r8, r8)
    }

    ST7735_Unselect();
 8003548:	f7ff fcbc 	bl	8002ec4 <ST7735_Unselect>
}
 800354c:	46c0      	nop			; (mov r8, r8)
 800354e:	46bd      	mov	sp, r7
 8003550:	b003      	add	sp, #12
 8003552:	bcf0      	pop	{r4, r5, r6, r7}
 8003554:	bc08      	pop	{r3}
 8003556:	b002      	add	sp, #8
 8003558:	4718      	bx	r3
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	20000048 	.word	0x20000048
 8003560:	2000004a 	.word	0x2000004a

08003564 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8003564:	b5b0      	push	{r4, r5, r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	0005      	movs	r5, r0
 800356c:	000c      	movs	r4, r1
 800356e:	0010      	movs	r0, r2
 8003570:	0019      	movs	r1, r3
 8003572:	1dbb      	adds	r3, r7, #6
 8003574:	1c2a      	adds	r2, r5, #0
 8003576:	801a      	strh	r2, [r3, #0]
 8003578:	1d3b      	adds	r3, r7, #4
 800357a:	1c22      	adds	r2, r4, #0
 800357c:	801a      	strh	r2, [r3, #0]
 800357e:	1cbb      	adds	r3, r7, #2
 8003580:	1c02      	adds	r2, r0, #0
 8003582:	801a      	strh	r2, [r3, #0]
 8003584:	003b      	movs	r3, r7
 8003586:	1c0a      	adds	r2, r1, #0
 8003588:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 800358a:	1dbb      	adds	r3, r7, #6
 800358c:	881b      	ldrh	r3, [r3, #0]
 800358e:	4a49      	ldr	r2, [pc, #292]	; (80036b4 <ST7735_FillRectangle+0x150>)
 8003590:	2100      	movs	r1, #0
 8003592:	5e52      	ldrsh	r2, [r2, r1]
 8003594:	4293      	cmp	r3, r2
 8003596:	db00      	blt.n	800359a <ST7735_FillRectangle+0x36>
 8003598:	e087      	b.n	80036aa <ST7735_FillRectangle+0x146>
 800359a:	1d3b      	adds	r3, r7, #4
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	4a46      	ldr	r2, [pc, #280]	; (80036b8 <ST7735_FillRectangle+0x154>)
 80035a0:	2100      	movs	r1, #0
 80035a2:	5e52      	ldrsh	r2, [r2, r1]
 80035a4:	4293      	cmp	r3, r2
 80035a6:	db00      	blt.n	80035aa <ST7735_FillRectangle+0x46>
 80035a8:	e07f      	b.n	80036aa <ST7735_FillRectangle+0x146>
    if((x + w - 1) >= _width) w = _width - x;
 80035aa:	1dbb      	adds	r3, r7, #6
 80035ac:	881a      	ldrh	r2, [r3, #0]
 80035ae:	1cbb      	adds	r3, r7, #2
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	18d3      	adds	r3, r2, r3
 80035b4:	4a3f      	ldr	r2, [pc, #252]	; (80036b4 <ST7735_FillRectangle+0x150>)
 80035b6:	2100      	movs	r1, #0
 80035b8:	5e52      	ldrsh	r2, [r2, r1]
 80035ba:	4293      	cmp	r3, r2
 80035bc:	dd08      	ble.n	80035d0 <ST7735_FillRectangle+0x6c>
 80035be:	4b3d      	ldr	r3, [pc, #244]	; (80036b4 <ST7735_FillRectangle+0x150>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	5e9b      	ldrsh	r3, [r3, r2]
 80035c4:	b299      	uxth	r1, r3
 80035c6:	1cbb      	adds	r3, r7, #2
 80035c8:	1dba      	adds	r2, r7, #6
 80035ca:	8812      	ldrh	r2, [r2, #0]
 80035cc:	1a8a      	subs	r2, r1, r2
 80035ce:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= _height) h = _height - y;
 80035d0:	1d3b      	adds	r3, r7, #4
 80035d2:	881a      	ldrh	r2, [r3, #0]
 80035d4:	003b      	movs	r3, r7
 80035d6:	881b      	ldrh	r3, [r3, #0]
 80035d8:	18d3      	adds	r3, r2, r3
 80035da:	4a37      	ldr	r2, [pc, #220]	; (80036b8 <ST7735_FillRectangle+0x154>)
 80035dc:	2100      	movs	r1, #0
 80035de:	5e52      	ldrsh	r2, [r2, r1]
 80035e0:	4293      	cmp	r3, r2
 80035e2:	dd08      	ble.n	80035f6 <ST7735_FillRectangle+0x92>
 80035e4:	4b34      	ldr	r3, [pc, #208]	; (80036b8 <ST7735_FillRectangle+0x154>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	5e9b      	ldrsh	r3, [r3, r2]
 80035ea:	b299      	uxth	r1, r3
 80035ec:	003b      	movs	r3, r7
 80035ee:	1d3a      	adds	r2, r7, #4
 80035f0:	8812      	ldrh	r2, [r2, #0]
 80035f2:	1a8a      	subs	r2, r1, r2
 80035f4:	801a      	strh	r2, [r3, #0]

    ST7735_Select();
 80035f6:	f7ff fc57 	bl	8002ea8 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80035fa:	1dbb      	adds	r3, r7, #6
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	b2d8      	uxtb	r0, r3
 8003600:	1d3b      	adds	r3, r7, #4
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	b2d9      	uxtb	r1, r3
 8003606:	1dbb      	adds	r3, r7, #6
 8003608:	881b      	ldrh	r3, [r3, #0]
 800360a:	b2da      	uxtb	r2, r3
 800360c:	1cbb      	adds	r3, r7, #2
 800360e:	881b      	ldrh	r3, [r3, #0]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	18d3      	adds	r3, r2, r3
 8003614:	b2db      	uxtb	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b2dc      	uxtb	r4, r3
 800361a:	1d3b      	adds	r3, r7, #4
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	b2da      	uxtb	r2, r3
 8003620:	003b      	movs	r3, r7
 8003622:	881b      	ldrh	r3, [r3, #0]
 8003624:	b2db      	uxtb	r3, r3
 8003626:	18d3      	adds	r3, r2, r3
 8003628:	b2db      	uxtb	r3, r3
 800362a:	3b01      	subs	r3, #1
 800362c:	b2db      	uxtb	r3, r3
 800362e:	0022      	movs	r2, r4
 8003630:	f7ff fd08 	bl	8003044 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8003634:	2120      	movs	r1, #32
 8003636:	187b      	adds	r3, r7, r1
 8003638:	881b      	ldrh	r3, [r3, #0]
 800363a:	0a1b      	lsrs	r3, r3, #8
 800363c:	b29b      	uxth	r3, r3
 800363e:	b2da      	uxtb	r2, r3
 8003640:	200c      	movs	r0, #12
 8003642:	183b      	adds	r3, r7, r0
 8003644:	701a      	strb	r2, [r3, #0]
 8003646:	187b      	adds	r3, r7, r1
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	b2da      	uxtb	r2, r3
 800364c:	183b      	adds	r3, r7, r0
 800364e:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_SET);
 8003650:	4b1a      	ldr	r3, [pc, #104]	; (80036bc <ST7735_FillRectangle+0x158>)
 8003652:	2201      	movs	r2, #1
 8003654:	2102      	movs	r1, #2
 8003656:	0018      	movs	r0, r3
 8003658:	f001 fc5a 	bl	8004f10 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 800365c:	1d3b      	adds	r3, r7, #4
 800365e:	003a      	movs	r2, r7
 8003660:	8812      	ldrh	r2, [r2, #0]
 8003662:	801a      	strh	r2, [r3, #0]
 8003664:	e01a      	b.n	800369c <ST7735_FillRectangle+0x138>
        for(x = w; x > 0; x--) {
 8003666:	1dbb      	adds	r3, r7, #6
 8003668:	1cba      	adds	r2, r7, #2
 800366a:	8812      	ldrh	r2, [r2, #0]
 800366c:	801a      	strh	r2, [r3, #0]
 800366e:	e00c      	b.n	800368a <ST7735_FillRectangle+0x126>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8003670:	2301      	movs	r3, #1
 8003672:	425b      	negs	r3, r3
 8003674:	220c      	movs	r2, #12
 8003676:	18b9      	adds	r1, r7, r2
 8003678:	4811      	ldr	r0, [pc, #68]	; (80036c0 <ST7735_FillRectangle+0x15c>)
 800367a:	2202      	movs	r2, #2
 800367c:	f002 f962 	bl	8005944 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8003680:	1dbb      	adds	r3, r7, #6
 8003682:	881a      	ldrh	r2, [r3, #0]
 8003684:	1dbb      	adds	r3, r7, #6
 8003686:	3a01      	subs	r2, #1
 8003688:	801a      	strh	r2, [r3, #0]
 800368a:	1dbb      	adds	r3, r7, #6
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1ee      	bne.n	8003670 <ST7735_FillRectangle+0x10c>
    for(y = h; y > 0; y--) {
 8003692:	1d3b      	adds	r3, r7, #4
 8003694:	881a      	ldrh	r2, [r3, #0]
 8003696:	1d3b      	adds	r3, r7, #4
 8003698:	3a01      	subs	r2, #1
 800369a:	801a      	strh	r2, [r3, #0]
 800369c:	1d3b      	adds	r3, r7, #4
 800369e:	881b      	ldrh	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1e0      	bne.n	8003666 <ST7735_FillRectangle+0x102>
        }
    }

    ST7735_Unselect();
 80036a4:	f7ff fc0e 	bl	8002ec4 <ST7735_Unselect>
 80036a8:	e000      	b.n	80036ac <ST7735_FillRectangle+0x148>
    if((x >= _width) || (y >= _height)) return;
 80036aa:	46c0      	nop			; (mov r8, r8)
}
 80036ac:	46bd      	mov	sp, r7
 80036ae:	b004      	add	sp, #16
 80036b0:	bdb0      	pop	{r4, r5, r7, pc}
 80036b2:	46c0      	nop			; (mov r8, r8)
 80036b4:	20000048 	.word	0x20000048
 80036b8:	2000004a 	.word	0x2000004a
 80036bc:	48000400 	.word	0x48000400
 80036c0:	20000094 	.word	0x20000094

080036c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036c8:	f000 fe5c 	bl	8004384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036cc:	f000 f822 	bl	8003714 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036d0:	f000 f90c 	bl	80038ec <MX_GPIO_Init>
  MX_ADC_Init();
 80036d4:	f000 f870 	bl	80037b8 <MX_ADC_Init>
  MX_SPI1_Init();
 80036d8:	f000 f8ca 	bl	8003870 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc);
 80036dc:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <main+0x4c>)
 80036de:	0018      	movs	r0, r3
 80036e0:	f001 f818 	bl	8004714 <HAL_ADC_Start>

  ST7735_Init(0);
 80036e4:	2000      	movs	r0, #0
 80036e6:	f7ff fd05 	bl	80030f4 <ST7735_Init>
  fillScreen(BLACK);
 80036ea:	2000      	movs	r0, #0
 80036ec:	f7ff fbc0 	bl	8002e70 <fillScreen>
  HAL_Delay(500);
 80036f0:	23fa      	movs	r3, #250	; 0xfa
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	0018      	movs	r0, r3
 80036f6:	f000 fea9 	bl	800444c <HAL_Delay>

  st7735_hallScreen();
 80036fa:	f000 fb3d 	bl	8003d78 <st7735_hallScreen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	HAL_Delay(1000);
 80036fe:	23fa      	movs	r3, #250	; 0xfa
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	0018      	movs	r0, r3
 8003704:	f000 fea2 	bl	800444c <HAL_Delay>

	pHMeter_process();
 8003708:	f000 f98e 	bl	8003a28 <pHMeter_process>
	HAL_Delay(1000);
 800370c:	e7f7      	b.n	80036fe <main+0x3a>
 800370e:	46c0      	nop			; (mov r8, r8)
 8003710:	20000054 	.word	0x20000054

08003714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003714:	b590      	push	{r4, r7, lr}
 8003716:	b091      	sub	sp, #68	; 0x44
 8003718:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800371a:	2410      	movs	r4, #16
 800371c:	193b      	adds	r3, r7, r4
 800371e:	0018      	movs	r0, r3
 8003720:	2330      	movs	r3, #48	; 0x30
 8003722:	001a      	movs	r2, r3
 8003724:	2100      	movs	r1, #0
 8003726:	f002 fc07 	bl	8005f38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800372a:	003b      	movs	r3, r7
 800372c:	0018      	movs	r0, r3
 800372e:	2310      	movs	r3, #16
 8003730:	001a      	movs	r2, r3
 8003732:	2100      	movs	r1, #0
 8003734:	f002 fc00 	bl	8005f38 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8003738:	0021      	movs	r1, r4
 800373a:	187b      	adds	r3, r7, r1
 800373c:	2212      	movs	r2, #18
 800373e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003740:	187b      	adds	r3, r7, r1
 8003742:	2201      	movs	r2, #1
 8003744:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003746:	187b      	adds	r3, r7, r1
 8003748:	2201      	movs	r2, #1
 800374a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800374c:	187b      	adds	r3, r7, r1
 800374e:	2210      	movs	r2, #16
 8003750:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003752:	187b      	adds	r3, r7, r1
 8003754:	2210      	movs	r2, #16
 8003756:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003758:	187b      	adds	r3, r7, r1
 800375a:	2202      	movs	r2, #2
 800375c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800375e:	187b      	adds	r3, r7, r1
 8003760:	2280      	movs	r2, #128	; 0x80
 8003762:	0212      	lsls	r2, r2, #8
 8003764:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 8003766:	187b      	adds	r3, r7, r1
 8003768:	22c0      	movs	r2, #192	; 0xc0
 800376a:	0312      	lsls	r2, r2, #12
 800376c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800376e:	187b      	adds	r3, r7, r1
 8003770:	2200      	movs	r2, #0
 8003772:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003774:	187b      	adds	r3, r7, r1
 8003776:	0018      	movs	r0, r3
 8003778:	f001 fbe8 	bl	8004f4c <HAL_RCC_OscConfig>
 800377c:	1e03      	subs	r3, r0, #0
 800377e:	d001      	beq.n	8003784 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8003780:	f000 f94c 	bl	8003a1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003784:	003b      	movs	r3, r7
 8003786:	2207      	movs	r2, #7
 8003788:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800378a:	003b      	movs	r3, r7
 800378c:	2202      	movs	r2, #2
 800378e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8003790:	003b      	movs	r3, r7
 8003792:	2280      	movs	r2, #128	; 0x80
 8003794:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003796:	003b      	movs	r3, r7
 8003798:	2200      	movs	r2, #0
 800379a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800379c:	003b      	movs	r3, r7
 800379e:	2101      	movs	r1, #1
 80037a0:	0018      	movs	r0, r3
 80037a2:	f001 fef1 	bl	8005588 <HAL_RCC_ClockConfig>
 80037a6:	1e03      	subs	r3, r0, #0
 80037a8:	d001      	beq.n	80037ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80037aa:	f000 f937 	bl	8003a1c <Error_Handler>
  }
}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b011      	add	sp, #68	; 0x44
 80037b4:	bd90      	pop	{r4, r7, pc}
	...

080037b8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80037be:	1d3b      	adds	r3, r7, #4
 80037c0:	0018      	movs	r0, r3
 80037c2:	230c      	movs	r3, #12
 80037c4:	001a      	movs	r2, r3
 80037c6:	2100      	movs	r1, #0
 80037c8:	f002 fbb6 	bl	8005f38 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80037cc:	4b26      	ldr	r3, [pc, #152]	; (8003868 <MX_ADC_Init+0xb0>)
 80037ce:	4a27      	ldr	r2, [pc, #156]	; (800386c <MX_ADC_Init+0xb4>)
 80037d0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80037d2:	4b25      	ldr	r3, [pc, #148]	; (8003868 <MX_ADC_Init+0xb0>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80037d8:	4b23      	ldr	r3, [pc, #140]	; (8003868 <MX_ADC_Init+0xb0>)
 80037da:	2200      	movs	r2, #0
 80037dc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037de:	4b22      	ldr	r3, [pc, #136]	; (8003868 <MX_ADC_Init+0xb0>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80037e4:	4b20      	ldr	r3, [pc, #128]	; (8003868 <MX_ADC_Init+0xb0>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80037ea:	4b1f      	ldr	r3, [pc, #124]	; (8003868 <MX_ADC_Init+0xb0>)
 80037ec:	2204      	movs	r2, #4
 80037ee:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80037f0:	4b1d      	ldr	r3, [pc, #116]	; (8003868 <MX_ADC_Init+0xb0>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80037f6:	4b1c      	ldr	r3, [pc, #112]	; (8003868 <MX_ADC_Init+0xb0>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80037fc:	4b1a      	ldr	r3, [pc, #104]	; (8003868 <MX_ADC_Init+0xb0>)
 80037fe:	2200      	movs	r2, #0
 8003800:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003802:	4b19      	ldr	r3, [pc, #100]	; (8003868 <MX_ADC_Init+0xb0>)
 8003804:	2200      	movs	r2, #0
 8003806:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003808:	4b17      	ldr	r3, [pc, #92]	; (8003868 <MX_ADC_Init+0xb0>)
 800380a:	22c2      	movs	r2, #194	; 0xc2
 800380c:	32ff      	adds	r2, #255	; 0xff
 800380e:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003810:	4b15      	ldr	r3, [pc, #84]	; (8003868 <MX_ADC_Init+0xb0>)
 8003812:	2200      	movs	r2, #0
 8003814:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003816:	4b14      	ldr	r3, [pc, #80]	; (8003868 <MX_ADC_Init+0xb0>)
 8003818:	2224      	movs	r2, #36	; 0x24
 800381a:	2100      	movs	r1, #0
 800381c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800381e:	4b12      	ldr	r3, [pc, #72]	; (8003868 <MX_ADC_Init+0xb0>)
 8003820:	2201      	movs	r2, #1
 8003822:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003824:	4b10      	ldr	r3, [pc, #64]	; (8003868 <MX_ADC_Init+0xb0>)
 8003826:	0018      	movs	r0, r3
 8003828:	f000 fe34 	bl	8004494 <HAL_ADC_Init>
 800382c:	1e03      	subs	r3, r0, #0
 800382e:	d001      	beq.n	8003834 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8003830:	f000 f8f4 	bl	8003a1c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003834:	1d3b      	adds	r3, r7, #4
 8003836:	2208      	movs	r2, #8
 8003838:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800383a:	1d3b      	adds	r3, r7, #4
 800383c:	2280      	movs	r2, #128	; 0x80
 800383e:	0152      	lsls	r2, r2, #5
 8003840:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003842:	1d3b      	adds	r3, r7, #4
 8003844:	2280      	movs	r2, #128	; 0x80
 8003846:	0552      	lsls	r2, r2, #21
 8003848:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800384a:	1d3a      	adds	r2, r7, #4
 800384c:	4b06      	ldr	r3, [pc, #24]	; (8003868 <MX_ADC_Init+0xb0>)
 800384e:	0011      	movs	r1, r2
 8003850:	0018      	movs	r0, r3
 8003852:	f000 ffbf 	bl	80047d4 <HAL_ADC_ConfigChannel>
 8003856:	1e03      	subs	r3, r0, #0
 8003858:	d001      	beq.n	800385e <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800385a:	f000 f8df 	bl	8003a1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800385e:	46c0      	nop			; (mov r8, r8)
 8003860:	46bd      	mov	sp, r7
 8003862:	b004      	add	sp, #16
 8003864:	bd80      	pop	{r7, pc}
 8003866:	46c0      	nop			; (mov r8, r8)
 8003868:	20000054 	.word	0x20000054
 800386c:	40012400 	.word	0x40012400

08003870 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003874:	4b1b      	ldr	r3, [pc, #108]	; (80038e4 <MX_SPI1_Init+0x74>)
 8003876:	4a1c      	ldr	r2, [pc, #112]	; (80038e8 <MX_SPI1_Init+0x78>)
 8003878:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800387a:	4b1a      	ldr	r3, [pc, #104]	; (80038e4 <MX_SPI1_Init+0x74>)
 800387c:	2282      	movs	r2, #130	; 0x82
 800387e:	0052      	lsls	r2, r2, #1
 8003880:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003882:	4b18      	ldr	r3, [pc, #96]	; (80038e4 <MX_SPI1_Init+0x74>)
 8003884:	2200      	movs	r2, #0
 8003886:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003888:	4b16      	ldr	r3, [pc, #88]	; (80038e4 <MX_SPI1_Init+0x74>)
 800388a:	22e0      	movs	r2, #224	; 0xe0
 800388c:	00d2      	lsls	r2, r2, #3
 800388e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003890:	4b14      	ldr	r3, [pc, #80]	; (80038e4 <MX_SPI1_Init+0x74>)
 8003892:	2200      	movs	r2, #0
 8003894:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003896:	4b13      	ldr	r3, [pc, #76]	; (80038e4 <MX_SPI1_Init+0x74>)
 8003898:	2200      	movs	r2, #0
 800389a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800389c:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <MX_SPI1_Init+0x74>)
 800389e:	2280      	movs	r2, #128	; 0x80
 80038a0:	0092      	lsls	r2, r2, #2
 80038a2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80038a4:	4b0f      	ldr	r3, [pc, #60]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038a6:	2208      	movs	r2, #8
 80038a8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038aa:	4b0e      	ldr	r3, [pc, #56]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80038b0:	4b0c      	ldr	r3, [pc, #48]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038b6:	4b0b      	ldr	r3, [pc, #44]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80038bc:	4b09      	ldr	r3, [pc, #36]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038be:	2207      	movs	r2, #7
 80038c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80038c2:	4b08      	ldr	r3, [pc, #32]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80038c8:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038ca:	2208      	movs	r2, #8
 80038cc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80038ce:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <MX_SPI1_Init+0x74>)
 80038d0:	0018      	movs	r0, r3
 80038d2:	f001 ff7f 	bl	80057d4 <HAL_SPI_Init>
 80038d6:	1e03      	subs	r3, r0, #0
 80038d8:	d001      	beq.n	80038de <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80038da:	f000 f89f 	bl	8003a1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80038de:	46c0      	nop			; (mov r8, r8)
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	20000094 	.word	0x20000094
 80038e8:	40013000 	.word	0x40013000

080038ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038ec:	b590      	push	{r4, r7, lr}
 80038ee:	b08b      	sub	sp, #44	; 0x2c
 80038f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f2:	2414      	movs	r4, #20
 80038f4:	193b      	adds	r3, r7, r4
 80038f6:	0018      	movs	r0, r3
 80038f8:	2314      	movs	r3, #20
 80038fa:	001a      	movs	r2, r3
 80038fc:	2100      	movs	r1, #0
 80038fe:	f002 fb1b 	bl	8005f38 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003902:	4b42      	ldr	r3, [pc, #264]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003904:	695a      	ldr	r2, [r3, #20]
 8003906:	4b41      	ldr	r3, [pc, #260]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003908:	2180      	movs	r1, #128	; 0x80
 800390a:	0309      	lsls	r1, r1, #12
 800390c:	430a      	orrs	r2, r1
 800390e:	615a      	str	r2, [r3, #20]
 8003910:	4b3e      	ldr	r3, [pc, #248]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003912:	695a      	ldr	r2, [r3, #20]
 8003914:	2380      	movs	r3, #128	; 0x80
 8003916:	031b      	lsls	r3, r3, #12
 8003918:	4013      	ands	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
 800391c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800391e:	4b3b      	ldr	r3, [pc, #236]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003920:	695a      	ldr	r2, [r3, #20]
 8003922:	4b3a      	ldr	r3, [pc, #232]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003924:	2180      	movs	r1, #128	; 0x80
 8003926:	03c9      	lsls	r1, r1, #15
 8003928:	430a      	orrs	r2, r1
 800392a:	615a      	str	r2, [r3, #20]
 800392c:	4b37      	ldr	r3, [pc, #220]	; (8003a0c <MX_GPIO_Init+0x120>)
 800392e:	695a      	ldr	r2, [r3, #20]
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	03db      	lsls	r3, r3, #15
 8003934:	4013      	ands	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800393a:	4b34      	ldr	r3, [pc, #208]	; (8003a0c <MX_GPIO_Init+0x120>)
 800393c:	695a      	ldr	r2, [r3, #20]
 800393e:	4b33      	ldr	r3, [pc, #204]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003940:	2180      	movs	r1, #128	; 0x80
 8003942:	0289      	lsls	r1, r1, #10
 8003944:	430a      	orrs	r2, r1
 8003946:	615a      	str	r2, [r3, #20]
 8003948:	4b30      	ldr	r3, [pc, #192]	; (8003a0c <MX_GPIO_Init+0x120>)
 800394a:	695a      	ldr	r2, [r3, #20]
 800394c:	2380      	movs	r3, #128	; 0x80
 800394e:	029b      	lsls	r3, r3, #10
 8003950:	4013      	ands	r3, r2
 8003952:	60bb      	str	r3, [r7, #8]
 8003954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003956:	4b2d      	ldr	r3, [pc, #180]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003958:	695a      	ldr	r2, [r3, #20]
 800395a:	4b2c      	ldr	r3, [pc, #176]	; (8003a0c <MX_GPIO_Init+0x120>)
 800395c:	2180      	movs	r1, #128	; 0x80
 800395e:	02c9      	lsls	r1, r1, #11
 8003960:	430a      	orrs	r2, r1
 8003962:	615a      	str	r2, [r3, #20]
 8003964:	4b29      	ldr	r3, [pc, #164]	; (8003a0c <MX_GPIO_Init+0x120>)
 8003966:	695a      	ldr	r2, [r3, #20]
 8003968:	2380      	movs	r3, #128	; 0x80
 800396a:	02db      	lsls	r3, r3, #11
 800396c:	4013      	ands	r3, r2
 800396e:	607b      	str	r3, [r7, #4]
 8003970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ST7735_AD_Pin|ST7735_RESET_Pin|ST7735_CS_Pin, GPIO_PIN_RESET);
 8003972:	4927      	ldr	r1, [pc, #156]	; (8003a10 <MX_GPIO_Init+0x124>)
 8003974:	4b27      	ldr	r3, [pc, #156]	; (8003a14 <MX_GPIO_Init+0x128>)
 8003976:	2200      	movs	r2, #0
 8003978:	0018      	movs	r0, r3
 800397a:	f001 fac9 	bl	8004f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UP_Pin DOWN_Pin SEL_Pin */
  GPIO_InitStruct.Pin = UP_Pin|DOWN_Pin|SEL_Pin;
 800397e:	193b      	adds	r3, r7, r4
 8003980:	22e0      	movs	r2, #224	; 0xe0
 8003982:	0212      	lsls	r2, r2, #8
 8003984:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003986:	193b      	adds	r3, r7, r4
 8003988:	2200      	movs	r2, #0
 800398a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800398c:	193b      	adds	r3, r7, r4
 800398e:	2200      	movs	r2, #0
 8003990:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003992:	193b      	adds	r3, r7, r4
 8003994:	4a20      	ldr	r2, [pc, #128]	; (8003a18 <MX_GPIO_Init+0x12c>)
 8003996:	0019      	movs	r1, r3
 8003998:	0010      	movs	r0, r2
 800399a:	f001 f949 	bl	8004c30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_Pin RIGHT_Pin */
  GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin;
 800399e:	193b      	adds	r3, r7, r4
 80039a0:	2203      	movs	r2, #3
 80039a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039a4:	193b      	adds	r3, r7, r4
 80039a6:	2200      	movs	r2, #0
 80039a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039aa:	193b      	adds	r3, r7, r4
 80039ac:	2200      	movs	r2, #0
 80039ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b0:	193a      	adds	r2, r7, r4
 80039b2:	2390      	movs	r3, #144	; 0x90
 80039b4:	05db      	lsls	r3, r3, #23
 80039b6:	0011      	movs	r1, r2
 80039b8:	0018      	movs	r0, r3
 80039ba:	f001 f939 	bl	8004c30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ST7735_AD_Pin ST7735_RESET_Pin ST7735_CS_Pin */
  GPIO_InitStruct.Pin = ST7735_AD_Pin|ST7735_RESET_Pin|ST7735_CS_Pin;
 80039be:	193b      	adds	r3, r7, r4
 80039c0:	4a13      	ldr	r2, [pc, #76]	; (8003a10 <MX_GPIO_Init+0x124>)
 80039c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039c4:	193b      	adds	r3, r7, r4
 80039c6:	2201      	movs	r2, #1
 80039c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ca:	193b      	adds	r3, r7, r4
 80039cc:	2200      	movs	r2, #0
 80039ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d0:	193b      	adds	r3, r7, r4
 80039d2:	2200      	movs	r2, #0
 80039d4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d6:	193b      	adds	r3, r7, r4
 80039d8:	4a0e      	ldr	r2, [pc, #56]	; (8003a14 <MX_GPIO_Init+0x128>)
 80039da:	0019      	movs	r1, r3
 80039dc:	0010      	movs	r0, r2
 80039de:	f001 f927 	bl	8004c30 <HAL_GPIO_Init>

  /*Configure GPIO pin : OPAMP_CALIB_Pin */
  GPIO_InitStruct.Pin = OPAMP_CALIB_Pin;
 80039e2:	0021      	movs	r1, r4
 80039e4:	187b      	adds	r3, r7, r1
 80039e6:	2280      	movs	r2, #128	; 0x80
 80039e8:	0152      	lsls	r2, r2, #5
 80039ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039ec:	187b      	adds	r3, r7, r1
 80039ee:	2200      	movs	r2, #0
 80039f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f2:	187b      	adds	r3, r7, r1
 80039f4:	2200      	movs	r2, #0
 80039f6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(OPAMP_CALIB_GPIO_Port, &GPIO_InitStruct);
 80039f8:	187b      	adds	r3, r7, r1
 80039fa:	4a06      	ldr	r2, [pc, #24]	; (8003a14 <MX_GPIO_Init+0x128>)
 80039fc:	0019      	movs	r1, r3
 80039fe:	0010      	movs	r0, r2
 8003a00:	f001 f916 	bl	8004c30 <HAL_GPIO_Init>

}
 8003a04:	46c0      	nop			; (mov r8, r8)
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b00b      	add	sp, #44	; 0x2c
 8003a0a:	bd90      	pop	{r4, r7, pc}
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	00000406 	.word	0x00000406
 8003a14:	48000400 	.word	0x48000400
 8003a18:	48000800 	.word	0x48000800

08003a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a20:	b672      	cpsid	i
}
 8003a22:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a24:	e7fe      	b.n	8003a24 <Error_Handler+0x8>
	...

08003a28 <pHMeter_process>:


/************** pH **************/

void pHMeter_process(void)
{
 8003a28:	b5b0      	push	{r4, r5, r7, lr}
 8003a2a:	b088      	sub	sp, #32
 8003a2c:	af04      	add	r7, sp, #16

	uint8_t processState;
	static uint16_t color = GREEN;
	static uint8_t first = 1;

	pH_read();
 8003a2e:	f000 fa29 	bl	8003e84 <pH_read>

	//pH_current = 7.0;

	if(pH_current >= 10.5)
 8003a32:	4bc4      	ldr	r3, [pc, #784]	; (8003d44 <pHMeter_process+0x31c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	49c4      	ldr	r1, [pc, #784]	; (8003d48 <pHMeter_process+0x320>)
 8003a38:	1c18      	adds	r0, r3, #0
 8003a3a:	f7fc fd09 	bl	8000450 <__aeabi_fcmpge>
 8003a3e:	1e03      	subs	r3, r0, #0
 8003a40:	d004      	beq.n	8003a4c <pHMeter_process+0x24>
		processState = STRONG_BASE;
 8003a42:	230f      	movs	r3, #15
 8003a44:	18fb      	adds	r3, r7, r3
 8003a46:	2200      	movs	r2, #0
 8003a48:	701a      	strb	r2, [r3, #0]
 8003a4a:	e03a      	b.n	8003ac2 <pHMeter_process+0x9a>
	else if(( pH_current > 8.5 ) && ( pH_current < 10.5 ))
 8003a4c:	4bbd      	ldr	r3, [pc, #756]	; (8003d44 <pHMeter_process+0x31c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	49be      	ldr	r1, [pc, #760]	; (8003d4c <pHMeter_process+0x324>)
 8003a52:	1c18      	adds	r0, r3, #0
 8003a54:	f7fc fcf2 	bl	800043c <__aeabi_fcmpgt>
 8003a58:	1e03      	subs	r3, r0, #0
 8003a5a:	d00c      	beq.n	8003a76 <pHMeter_process+0x4e>
 8003a5c:	4bb9      	ldr	r3, [pc, #740]	; (8003d44 <pHMeter_process+0x31c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	49b9      	ldr	r1, [pc, #740]	; (8003d48 <pHMeter_process+0x320>)
 8003a62:	1c18      	adds	r0, r3, #0
 8003a64:	f7fc fcd6 	bl	8000414 <__aeabi_fcmplt>
 8003a68:	1e03      	subs	r3, r0, #0
 8003a6a:	d004      	beq.n	8003a76 <pHMeter_process+0x4e>
		processState = BASE;
 8003a6c:	230f      	movs	r3, #15
 8003a6e:	18fb      	adds	r3, r7, r3
 8003a70:	2201      	movs	r2, #1
 8003a72:	701a      	strb	r2, [r3, #0]
 8003a74:	e025      	b.n	8003ac2 <pHMeter_process+0x9a>
	else if(( pH_current > 3.5 ) && ( pH_current < 5.5 ))
 8003a76:	4bb3      	ldr	r3, [pc, #716]	; (8003d44 <pHMeter_process+0x31c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	49b5      	ldr	r1, [pc, #724]	; (8003d50 <pHMeter_process+0x328>)
 8003a7c:	1c18      	adds	r0, r3, #0
 8003a7e:	f7fc fcdd 	bl	800043c <__aeabi_fcmpgt>
 8003a82:	1e03      	subs	r3, r0, #0
 8003a84:	d00c      	beq.n	8003aa0 <pHMeter_process+0x78>
 8003a86:	4baf      	ldr	r3, [pc, #700]	; (8003d44 <pHMeter_process+0x31c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	49b2      	ldr	r1, [pc, #712]	; (8003d54 <pHMeter_process+0x32c>)
 8003a8c:	1c18      	adds	r0, r3, #0
 8003a8e:	f7fc fcc1 	bl	8000414 <__aeabi_fcmplt>
 8003a92:	1e03      	subs	r3, r0, #0
 8003a94:	d004      	beq.n	8003aa0 <pHMeter_process+0x78>
		processState = ACID;
 8003a96:	230f      	movs	r3, #15
 8003a98:	18fb      	adds	r3, r7, r3
 8003a9a:	2203      	movs	r2, #3
 8003a9c:	701a      	strb	r2, [r3, #0]
 8003a9e:	e010      	b.n	8003ac2 <pHMeter_process+0x9a>
	else if(pH_current <= 3.5)
 8003aa0:	4ba8      	ldr	r3, [pc, #672]	; (8003d44 <pHMeter_process+0x31c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	49aa      	ldr	r1, [pc, #680]	; (8003d50 <pHMeter_process+0x328>)
 8003aa6:	1c18      	adds	r0, r3, #0
 8003aa8:	f7fc fcbe 	bl	8000428 <__aeabi_fcmple>
 8003aac:	1e03      	subs	r3, r0, #0
 8003aae:	d004      	beq.n	8003aba <pHMeter_process+0x92>
		processState = STRONG_ACID;
 8003ab0:	230f      	movs	r3, #15
 8003ab2:	18fb      	adds	r3, r7, r3
 8003ab4:	2204      	movs	r2, #4
 8003ab6:	701a      	strb	r2, [r3, #0]
 8003ab8:	e003      	b.n	8003ac2 <pHMeter_process+0x9a>
	else
		processState = NEUTRAL;
 8003aba:	230f      	movs	r3, #15
 8003abc:	18fb      	adds	r3, r7, r3
 8003abe:	2202      	movs	r2, #2
 8003ac0:	701a      	strb	r2, [r3, #0]

	if(( first == 1 ) || ( pH_status != processState ))
 8003ac2:	4ba5      	ldr	r3, [pc, #660]	; (8003d58 <pHMeter_process+0x330>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d006      	beq.n	8003ad8 <pHMeter_process+0xb0>
 8003aca:	4ba4      	ldr	r3, [pc, #656]	; (8003d5c <pHMeter_process+0x334>)
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	220f      	movs	r2, #15
 8003ad0:	18ba      	adds	r2, r7, r2
 8003ad2:	7812      	ldrb	r2, [r2, #0]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d04f      	beq.n	8003b78 <pHMeter_process+0x150>
	{

		switch(processState)
 8003ad8:	230f      	movs	r3, #15
 8003ada:	18fb      	adds	r3, r7, r3
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	2b04      	cmp	r3, #4
 8003ae0:	d016      	beq.n	8003b10 <pHMeter_process+0xe8>
 8003ae2:	dc06      	bgt.n	8003af2 <pHMeter_process+0xca>
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d021      	beq.n	8003b2c <pHMeter_process+0x104>
 8003ae8:	dc03      	bgt.n	8003af2 <pHMeter_process+0xca>
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d038      	beq.n	8003b60 <pHMeter_process+0x138>
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d02a      	beq.n	8003b48 <pHMeter_process+0x120>
		{

			default:
			case NEUTRAL:

				pH_status = NEUTRAL;
 8003af2:	4b9a      	ldr	r3, [pc, #616]	; (8003d5c <pHMeter_process+0x334>)
 8003af4:	2202      	movs	r2, #2
 8003af6:	701a      	strb	r2, [r3, #0]

				fillScreen(GREEN);
 8003af8:	23fc      	movs	r3, #252	; 0xfc
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	0018      	movs	r0, r3
 8003afe:	f7ff f9b7 	bl	8002e70 <fillScreen>
				st7735_mainScreen();
 8003b02:	f000 f9b1 	bl	8003e68 <st7735_mainScreen>

				color = GREEN;
 8003b06:	4b96      	ldr	r3, [pc, #600]	; (8003d60 <pHMeter_process+0x338>)
 8003b08:	22fc      	movs	r2, #252	; 0xfc
 8003b0a:	00d2      	lsls	r2, r2, #3
 8003b0c:	801a      	strh	r2, [r3, #0]

				break;
 8003b0e:	e034      	b.n	8003b7a <pHMeter_process+0x152>

			case STRONG_ACID:

				pH_status = STRONG_ACID;
 8003b10:	4b92      	ldr	r3, [pc, #584]	; (8003d5c <pHMeter_process+0x334>)
 8003b12:	2204      	movs	r2, #4
 8003b14:	701a      	strb	r2, [r3, #0]

				fillScreen(RED);
 8003b16:	23f8      	movs	r3, #248	; 0xf8
 8003b18:	021b      	lsls	r3, r3, #8
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f7ff f9a8 	bl	8002e70 <fillScreen>
				st7735_mainScreen();
 8003b20:	f000 f9a2 	bl	8003e68 <st7735_mainScreen>

				color = RED;
 8003b24:	4b8e      	ldr	r3, [pc, #568]	; (8003d60 <pHMeter_process+0x338>)
 8003b26:	4a8f      	ldr	r2, [pc, #572]	; (8003d64 <pHMeter_process+0x33c>)
 8003b28:	801a      	strh	r2, [r3, #0]

				break;
 8003b2a:	e026      	b.n	8003b7a <pHMeter_process+0x152>

			case ACID:

				pH_status = ACID;
 8003b2c:	4b8b      	ldr	r3, [pc, #556]	; (8003d5c <pHMeter_process+0x334>)
 8003b2e:	2203      	movs	r2, #3
 8003b30:	701a      	strb	r2, [r3, #0]

				fillScreen(YELLOW);
 8003b32:	4b8d      	ldr	r3, [pc, #564]	; (8003d68 <pHMeter_process+0x340>)
 8003b34:	0018      	movs	r0, r3
 8003b36:	f7ff f99b 	bl	8002e70 <fillScreen>
				st7735_mainScreen();
 8003b3a:	f000 f995 	bl	8003e68 <st7735_mainScreen>

				color = YELLOW;
 8003b3e:	4b88      	ldr	r3, [pc, #544]	; (8003d60 <pHMeter_process+0x338>)
 8003b40:	2220      	movs	r2, #32
 8003b42:	4252      	negs	r2, r2
 8003b44:	801a      	strh	r2, [r3, #0]

				break;
 8003b46:	e018      	b.n	8003b7a <pHMeter_process+0x152>

			case BASE:

				pH_status = BASE;
 8003b48:	4b84      	ldr	r3, [pc, #528]	; (8003d5c <pHMeter_process+0x334>)
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	701a      	strb	r2, [r3, #0]

				fillScreen(BLUE);
 8003b4e:	20ff      	movs	r0, #255	; 0xff
 8003b50:	f7ff f98e 	bl	8002e70 <fillScreen>
				st7735_mainScreen();
 8003b54:	f000 f988 	bl	8003e68 <st7735_mainScreen>

				color = BLUE;
 8003b58:	4b81      	ldr	r3, [pc, #516]	; (8003d60 <pHMeter_process+0x338>)
 8003b5a:	22ff      	movs	r2, #255	; 0xff
 8003b5c:	801a      	strh	r2, [r3, #0]

				break;
 8003b5e:	e00c      	b.n	8003b7a <pHMeter_process+0x152>

			case STRONG_BASE:

				pH_status = STRONG_BASE;
 8003b60:	4b7e      	ldr	r3, [pc, #504]	; (8003d5c <pHMeter_process+0x334>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	701a      	strb	r2, [r3, #0]

				fillScreen(DARK_BLUE);
 8003b66:	201f      	movs	r0, #31
 8003b68:	f7ff f982 	bl	8002e70 <fillScreen>
				st7735_mainScreen();
 8003b6c:	f000 f97c 	bl	8003e68 <st7735_mainScreen>

				color = DARK_BLUE;
 8003b70:	4b7b      	ldr	r3, [pc, #492]	; (8003d60 <pHMeter_process+0x338>)
 8003b72:	221f      	movs	r2, #31
 8003b74:	801a      	strh	r2, [r3, #0]

				break;
 8003b76:	e000      	b.n	8003b7a <pHMeter_process+0x152>

		}

	}
 8003b78:	46c0      	nop			; (mov r8, r8)


	uint16_t upH = (uint16_t)( pH_current * 100 );
 8003b7a:	4b72      	ldr	r3, [pc, #456]	; (8003d44 <pHMeter_process+0x31c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	497b      	ldr	r1, [pc, #492]	; (8003d6c <pHMeter_process+0x344>)
 8003b80:	1c18      	adds	r0, r3, #0
 8003b82:	f7fc ffed 	bl	8000b60 <__aeabi_fmul>
 8003b86:	1c03      	adds	r3, r0, #0
 8003b88:	250c      	movs	r5, #12
 8003b8a:	197c      	adds	r4, r7, r5
 8003b8c:	1c18      	adds	r0, r3, #0
 8003b8e:	f7fc fc69 	bl	8000464 <__aeabi_f2uiz>
 8003b92:	0003      	movs	r3, r0
 8003b94:	8023      	strh	r3, [r4, #0]

	char pHstring[6];

	if(upH >= 1000)
 8003b96:	197b      	adds	r3, r7, r5
 8003b98:	881a      	ldrh	r2, [r3, #0]
 8003b9a:	23fa      	movs	r3, #250	; 0xfa
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d368      	bcc.n	8003c74 <pHMeter_process+0x24c>
	{

		pHstring[5] = 0;
 8003ba2:	1d3b      	adds	r3, r7, #4
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	715a      	strb	r2, [r3, #5]

		pHstring[0] = (uint8_t)( upH / 1000 ) + 0x30;
 8003ba8:	197b      	adds	r3, r7, r5
 8003baa:	881b      	ldrh	r3, [r3, #0]
 8003bac:	22fa      	movs	r2, #250	; 0xfa
 8003bae:	0091      	lsls	r1, r2, #2
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f7fc faa7 	bl	8000104 <__udivsi3>
 8003bb6:	0003      	movs	r3, r0
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	3330      	adds	r3, #48	; 0x30
 8003bbe:	b2da      	uxtb	r2, r3
 8003bc0:	1d3b      	adds	r3, r7, #4
 8003bc2:	701a      	strb	r2, [r3, #0]
		pHstring[1] = (uint8_t)( ( upH - ( ( upH / 1000 ) * 1000 ) ) / 100 ) + 0x30;
 8003bc4:	197b      	adds	r3, r7, r5
 8003bc6:	881c      	ldrh	r4, [r3, #0]
 8003bc8:	197b      	adds	r3, r7, r5
 8003bca:	881b      	ldrh	r3, [r3, #0]
 8003bcc:	22fa      	movs	r2, #250	; 0xfa
 8003bce:	0091      	lsls	r1, r2, #2
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f7fc fa97 	bl	8000104 <__udivsi3>
 8003bd6:	0003      	movs	r3, r0
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	001a      	movs	r2, r3
 8003bdc:	0013      	movs	r3, r2
 8003bde:	059b      	lsls	r3, r3, #22
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	019b      	lsls	r3, r3, #6
 8003be4:	189b      	adds	r3, r3, r2
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	189b      	adds	r3, r3, r2
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	18e3      	adds	r3, r4, r3
 8003bee:	2164      	movs	r1, #100	; 0x64
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f7fc fb11 	bl	8000218 <__divsi3>
 8003bf6:	0003      	movs	r3, r0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	3330      	adds	r3, #48	; 0x30
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	1d3b      	adds	r3, r7, #4
 8003c00:	705a      	strb	r2, [r3, #1]
		pHstring[2] = '.';
 8003c02:	1d3b      	adds	r3, r7, #4
 8003c04:	222e      	movs	r2, #46	; 0x2e
 8003c06:	709a      	strb	r2, [r3, #2]
		pHstring[3] = (uint8_t)( ( upH - ( ( upH / 100 ) * 100 ) ) / 10 ) + 0x30;
 8003c08:	197b      	adds	r3, r7, r5
 8003c0a:	881c      	ldrh	r4, [r3, #0]
 8003c0c:	197b      	adds	r3, r7, r5
 8003c0e:	881b      	ldrh	r3, [r3, #0]
 8003c10:	2164      	movs	r1, #100	; 0x64
 8003c12:	0018      	movs	r0, r3
 8003c14:	f7fc fa76 	bl	8000104 <__udivsi3>
 8003c18:	0003      	movs	r3, r0
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	001a      	movs	r2, r3
 8003c1e:	0013      	movs	r3, r2
 8003c20:	065b      	lsls	r3, r3, #25
 8003c22:	1a9b      	subs	r3, r3, r2
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	189b      	adds	r3, r3, r2
 8003c28:	00db      	lsls	r3, r3, #3
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	18e3      	adds	r3, r4, r3
 8003c30:	210a      	movs	r1, #10
 8003c32:	0018      	movs	r0, r3
 8003c34:	f7fc faf0 	bl	8000218 <__divsi3>
 8003c38:	0003      	movs	r3, r0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	3330      	adds	r3, #48	; 0x30
 8003c3e:	b2da      	uxtb	r2, r3
 8003c40:	1d3b      	adds	r3, r7, #4
 8003c42:	70da      	strb	r2, [r3, #3]
		pHstring[4] = (uint8_t)( upH - ( ( upH / 10 ) * 10 ) ) + 0x30;
 8003c44:	197b      	adds	r3, r7, r5
 8003c46:	881b      	ldrh	r3, [r3, #0]
 8003c48:	b2dc      	uxtb	r4, r3
 8003c4a:	197b      	adds	r3, r7, r5
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	210a      	movs	r1, #10
 8003c50:	0018      	movs	r0, r3
 8003c52:	f7fc fa57 	bl	8000104 <__udivsi3>
 8003c56:	0003      	movs	r3, r0
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	1c1a      	adds	r2, r3, #0
 8003c5e:	0092      	lsls	r2, r2, #2
 8003c60:	18d3      	adds	r3, r2, r3
 8003c62:	18db      	adds	r3, r3, r3
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	1ae3      	subs	r3, r4, r3
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	3330      	adds	r3, #48	; 0x30
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	1d3b      	adds	r3, r7, #4
 8003c70:	711a      	strb	r2, [r3, #4]
 8003c72:	e048      	b.n	8003d06 <pHMeter_process+0x2de>

	}
	else
	{

		pHstring[4] = 0;
 8003c74:	1d3b      	adds	r3, r7, #4
 8003c76:	2200      	movs	r2, #0
 8003c78:	711a      	strb	r2, [r3, #4]

		pHstring[0] = (uint8_t)( upH / 100 ) + 0x30;
 8003c7a:	250c      	movs	r5, #12
 8003c7c:	197b      	adds	r3, r7, r5
 8003c7e:	881b      	ldrh	r3, [r3, #0]
 8003c80:	2164      	movs	r1, #100	; 0x64
 8003c82:	0018      	movs	r0, r3
 8003c84:	f7fc fa3e 	bl	8000104 <__udivsi3>
 8003c88:	0003      	movs	r3, r0
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	3330      	adds	r3, #48	; 0x30
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	1d3b      	adds	r3, r7, #4
 8003c94:	701a      	strb	r2, [r3, #0]
		pHstring[1] = '.';
 8003c96:	1d3b      	adds	r3, r7, #4
 8003c98:	222e      	movs	r2, #46	; 0x2e
 8003c9a:	705a      	strb	r2, [r3, #1]
		pHstring[2] = (uint8_t)( ( upH - ( ( upH / 100 ) * 100 ) ) / 10 ) + 0x30;
 8003c9c:	197b      	adds	r3, r7, r5
 8003c9e:	881c      	ldrh	r4, [r3, #0]
 8003ca0:	197b      	adds	r3, r7, r5
 8003ca2:	881b      	ldrh	r3, [r3, #0]
 8003ca4:	2164      	movs	r1, #100	; 0x64
 8003ca6:	0018      	movs	r0, r3
 8003ca8:	f7fc fa2c 	bl	8000104 <__udivsi3>
 8003cac:	0003      	movs	r3, r0
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	001a      	movs	r2, r3
 8003cb2:	0013      	movs	r3, r2
 8003cb4:	065b      	lsls	r3, r3, #25
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	189b      	adds	r3, r3, r2
 8003cbc:	00db      	lsls	r3, r3, #3
 8003cbe:	1a9b      	subs	r3, r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	18e3      	adds	r3, r4, r3
 8003cc4:	210a      	movs	r1, #10
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f7fc faa6 	bl	8000218 <__divsi3>
 8003ccc:	0003      	movs	r3, r0
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	3330      	adds	r3, #48	; 0x30
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	1d3b      	adds	r3, r7, #4
 8003cd6:	709a      	strb	r2, [r3, #2]
		pHstring[3] = (uint8_t)( upH - ( ( upH / 10 ) * 10 ) ) + 0x30;
 8003cd8:	197b      	adds	r3, r7, r5
 8003cda:	881b      	ldrh	r3, [r3, #0]
 8003cdc:	b2dc      	uxtb	r4, r3
 8003cde:	197b      	adds	r3, r7, r5
 8003ce0:	881b      	ldrh	r3, [r3, #0]
 8003ce2:	210a      	movs	r1, #10
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f7fc fa0d 	bl	8000104 <__udivsi3>
 8003cea:	0003      	movs	r3, r0
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	1c1a      	adds	r2, r3, #0
 8003cf2:	0092      	lsls	r2, r2, #2
 8003cf4:	18d3      	adds	r3, r2, r3
 8003cf6:	18db      	adds	r3, r3, r3
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	1ae3      	subs	r3, r4, r3
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	3330      	adds	r3, #48	; 0x30
 8003d00:	b2da      	uxtb	r2, r3
 8003d02:	1d3b      	adds	r3, r7, #4
 8003d04:	70da      	strb	r2, [r3, #3]

	}

	ST7735_SetRotation(1);
 8003d06:	2001      	movs	r0, #1
 8003d08:	f7ff fa26 	bl	8003158 <ST7735_SetRotation>
	ST7735_WriteString(40, 50, pHstring, Font_16x26, WHITE, color);
 8003d0c:	4b14      	ldr	r3, [pc, #80]	; (8003d60 <pHMeter_process+0x338>)
 8003d0e:	881a      	ldrh	r2, [r3, #0]
 8003d10:	4b17      	ldr	r3, [pc, #92]	; (8003d70 <pHMeter_process+0x348>)
 8003d12:	1d38      	adds	r0, r7, #4
 8003d14:	9202      	str	r2, [sp, #8]
 8003d16:	4a17      	ldr	r2, [pc, #92]	; (8003d74 <pHMeter_process+0x34c>)
 8003d18:	9201      	str	r2, [sp, #4]
 8003d1a:	466a      	mov	r2, sp
 8003d1c:	6859      	ldr	r1, [r3, #4]
 8003d1e:	6011      	str	r1, [r2, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	0002      	movs	r2, r0
 8003d24:	2132      	movs	r1, #50	; 0x32
 8003d26:	2028      	movs	r0, #40	; 0x28
 8003d28:	f7ff fb8a 	bl	8003440 <ST7735_WriteString>

	if(first == 1)
 8003d2c:	4b0a      	ldr	r3, [pc, #40]	; (8003d58 <pHMeter_process+0x330>)
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d102      	bne.n	8003d3a <pHMeter_process+0x312>
		first = 0;
 8003d34:	4b08      	ldr	r3, [pc, #32]	; (8003d58 <pHMeter_process+0x330>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	701a      	strb	r2, [r3, #0]

}
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	b004      	add	sp, #16
 8003d40:	bdb0      	pop	{r4, r5, r7, pc}
 8003d42:	46c0      	nop			; (mov r8, r8)
 8003d44:	20000018 	.word	0x20000018
 8003d48:	41280000 	.word	0x41280000
 8003d4c:	41080000 	.word	0x41080000
 8003d50:	40600000 	.word	0x40600000
 8003d54:	40b00000 	.word	0x40b00000
 8003d58:	2000001d 	.word	0x2000001d
 8003d5c:	2000001c 	.word	0x2000001c
 8003d60:	2000001e 	.word	0x2000001e
 8003d64:	fffff800 	.word	0xfffff800
 8003d68:	0000ffe0 	.word	0x0000ffe0
 8003d6c:	42c80000 	.word	0x42c80000
 8003d70:	20000010 	.word	0x20000010
 8003d74:	0000ffff 	.word	0x0000ffff

08003d78 <st7735_hallScreen>:
/*
 * 	@ Function: st7735_hallScreen
 * 	@ Description: Presentation screen
 */
void st7735_hallScreen(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af04      	add	r7, sp, #16

	  ST7735_SetRotation(1);
 8003d7e:	2001      	movs	r0, #1
 8003d80:	f7ff f9ea 	bl	8003158 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "UnNatural presents", Font_7x10, WHITE,BLACK);
 8003d84:	4b31      	ldr	r3, [pc, #196]	; (8003e4c <st7735_hallScreen+0xd4>)
 8003d86:	4832      	ldr	r0, [pc, #200]	; (8003e50 <st7735_hallScreen+0xd8>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	9202      	str	r2, [sp, #8]
 8003d8c:	4a31      	ldr	r2, [pc, #196]	; (8003e54 <st7735_hallScreen+0xdc>)
 8003d8e:	9201      	str	r2, [sp, #4]
 8003d90:	466a      	mov	r2, sp
 8003d92:	6859      	ldr	r1, [r3, #4]
 8003d94:	6011      	str	r1, [r2, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	0002      	movs	r2, r0
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	f7ff fb4f 	bl	8003440 <ST7735_WriteString>
	  HAL_Delay(1000);
 8003da2:	23fa      	movs	r3, #250	; 0xfa
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	0018      	movs	r0, r3
 8003da8:	f000 fb50 	bl	800444c <HAL_Delay>
	  fillScreen(BLACK);
 8003dac:	2000      	movs	r0, #0
 8003dae:	f7ff f85f 	bl	8002e70 <fillScreen>

	  ST7735_SetRotation(1);
 8003db2:	2001      	movs	r0, #1
 8003db4:	f7ff f9d0 	bl	8003158 <ST7735_SetRotation>
	  ST7735_WriteString(20, 50, "pH-METER V0", Font_11x18, GREEN,BLACK);
 8003db8:	4b27      	ldr	r3, [pc, #156]	; (8003e58 <st7735_hallScreen+0xe0>)
 8003dba:	4828      	ldr	r0, [pc, #160]	; (8003e5c <st7735_hallScreen+0xe4>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	9202      	str	r2, [sp, #8]
 8003dc0:	22fc      	movs	r2, #252	; 0xfc
 8003dc2:	00d2      	lsls	r2, r2, #3
 8003dc4:	9201      	str	r2, [sp, #4]
 8003dc6:	466a      	mov	r2, sp
 8003dc8:	6859      	ldr	r1, [r3, #4]
 8003dca:	6011      	str	r1, [r2, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	0002      	movs	r2, r0
 8003dd0:	2132      	movs	r1, #50	; 0x32
 8003dd2:	2014      	movs	r0, #20
 8003dd4:	f7ff fb34 	bl	8003440 <ST7735_WriteString>
	  HAL_Delay(1000);
 8003dd8:	23fa      	movs	r3, #250	; 0xfa
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f000 fb35 	bl	800444c <HAL_Delay>
	  fillScreen(BLACK);
 8003de2:	2000      	movs	r0, #0
 8003de4:	f7ff f844 	bl	8002e70 <fillScreen>

	  ST7735_SetRotation(1);
 8003de8:	2001      	movs	r0, #1
 8003dea:	f7ff f9b5 	bl	8003158 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "A product developed by", Font_7x10, WHITE,BLACK);
 8003dee:	4b17      	ldr	r3, [pc, #92]	; (8003e4c <st7735_hallScreen+0xd4>)
 8003df0:	481b      	ldr	r0, [pc, #108]	; (8003e60 <st7735_hallScreen+0xe8>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	9202      	str	r2, [sp, #8]
 8003df6:	4a17      	ldr	r2, [pc, #92]	; (8003e54 <st7735_hallScreen+0xdc>)
 8003df8:	9201      	str	r2, [sp, #4]
 8003dfa:	466a      	mov	r2, sp
 8003dfc:	6859      	ldr	r1, [r3, #4]
 8003dfe:	6011      	str	r1, [r2, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	0002      	movs	r2, r0
 8003e04:	2100      	movs	r1, #0
 8003e06:	2000      	movs	r0, #0
 8003e08:	f7ff fb1a 	bl	8003440 <ST7735_WriteString>
	  HAL_Delay(1000);
 8003e0c:	23fa      	movs	r3, #250	; 0xfa
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	0018      	movs	r0, r3
 8003e12:	f000 fb1b 	bl	800444c <HAL_Delay>
	  ST7735_WriteString(20, 50, "Eng. Andrea", Font_11x18, GREEN,BLACK);
 8003e16:	4b10      	ldr	r3, [pc, #64]	; (8003e58 <st7735_hallScreen+0xe0>)
 8003e18:	4812      	ldr	r0, [pc, #72]	; (8003e64 <st7735_hallScreen+0xec>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	9202      	str	r2, [sp, #8]
 8003e1e:	22fc      	movs	r2, #252	; 0xfc
 8003e20:	00d2      	lsls	r2, r2, #3
 8003e22:	9201      	str	r2, [sp, #4]
 8003e24:	466a      	mov	r2, sp
 8003e26:	6859      	ldr	r1, [r3, #4]
 8003e28:	6011      	str	r1, [r2, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	0002      	movs	r2, r0
 8003e2e:	2132      	movs	r1, #50	; 0x32
 8003e30:	2014      	movs	r0, #20
 8003e32:	f7ff fb05 	bl	8003440 <ST7735_WriteString>
	  HAL_Delay(1000);
 8003e36:	23fa      	movs	r3, #250	; 0xfa
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f000 fb06 	bl	800444c <HAL_Delay>
	  fillScreen(BLACK);
 8003e40:	2000      	movs	r0, #0
 8003e42:	f7ff f815 	bl	8002e70 <fillScreen>

}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	20000000 	.word	0x20000000
 8003e50:	08005f60 	.word	0x08005f60
 8003e54:	0000ffff 	.word	0x0000ffff
 8003e58:	20000008 	.word	0x20000008
 8003e5c:	08005f74 	.word	0x08005f74
 8003e60:	08005f80 	.word	0x08005f80
 8003e64:	08005f98 	.word	0x08005f98

08003e68 <st7735_mainScreen>:
/*
 * 	@ Function: st7735_mainScreen
 * 	@ Description: Presentation main screen for current pH measure
 */
void st7735_mainScreen(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0

	// 1. Title
	pageTitle_graphics("Current pH");
 8003e6c:	4b04      	ldr	r3, [pc, #16]	; (8003e80 <st7735_mainScreen+0x18>)
 8003e6e:	0018      	movs	r0, r3
 8003e70:	f000 f896 	bl	8003fa0 <pageTitle_graphics>

	// 2. Color scale
	colorBar_graphics();
 8003e74:	f000 f8d6 	bl	8004024 <colorBar_graphics>

}
 8003e78:	46c0      	nop			; (mov r8, r8)
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	46c0      	nop			; (mov r8, r8)
 8003e80:	08005fa4 	.word	0x08005fa4

08003e84 <pH_read>:

/**************** PRIVATE FUNCTIONS ******************/


static void pH_read(void)
{
 8003e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0

	uint32_t rawAdcData;
	float rawAdcmV;
	float pHValue = 0.0;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60fb      	str	r3, [r7, #12]

	static float buff[6] = {0};
	static uint32_t count = 0;

	rawAdcData = HAL_ADC_GetValue(&hadc);
 8003e8e:	4b3a      	ldr	r3, [pc, #232]	; (8003f78 <pH_read+0xf4>)
 8003e90:	0018      	movs	r0, r3
 8003e92:	f000 fc93 	bl	80047bc <HAL_ADC_GetValue>
 8003e96:	0003      	movs	r3, r0
 8003e98:	607b      	str	r3, [r7, #4]

	rawAdcmV = ( rawAdcData * ( 3.3 / 4096.0 ) );
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7fe fa8e 	bl	80023bc <__aeabi_ui2d>
 8003ea0:	4a36      	ldr	r2, [pc, #216]	; (8003f7c <pH_read+0xf8>)
 8003ea2:	4b37      	ldr	r3, [pc, #220]	; (8003f80 <pH_read+0xfc>)
 8003ea4:	f7fd fc8c 	bl	80017c0 <__aeabi_dmul>
 8003ea8:	0002      	movs	r2, r0
 8003eaa:	000b      	movs	r3, r1
 8003eac:	0010      	movs	r0, r2
 8003eae:	0019      	movs	r1, r3
 8003eb0:	f7fe faf2 	bl	8002498 <__aeabi_d2f>
 8003eb4:	1c03      	adds	r3, r0, #0
 8003eb6:	603b      	str	r3, [r7, #0]

	buff[count%10] = ( ( PH_V_SLOPE * ( rawAdcmV - V_OFFSET ) ) + PH_OFFSET );
 8003eb8:	6838      	ldr	r0, [r7, #0]
 8003eba:	f7fe faa5 	bl	8002408 <__aeabi_f2d>
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	4b30      	ldr	r3, [pc, #192]	; (8003f84 <pH_read+0x100>)
 8003ec2:	f7fd fee9 	bl	8001c98 <__aeabi_dsub>
 8003ec6:	0002      	movs	r2, r0
 8003ec8:	000b      	movs	r3, r1
 8003eca:	0010      	movs	r0, r2
 8003ecc:	0019      	movs	r1, r3
 8003ece:	2200      	movs	r2, #0
 8003ed0:	4b2d      	ldr	r3, [pc, #180]	; (8003f88 <pH_read+0x104>)
 8003ed2:	f7fd fc75 	bl	80017c0 <__aeabi_dmul>
 8003ed6:	0002      	movs	r2, r0
 8003ed8:	000b      	movs	r3, r1
 8003eda:	0010      	movs	r0, r2
 8003edc:	0019      	movs	r1, r3
 8003ede:	2200      	movs	r2, #0
 8003ee0:	4b2a      	ldr	r3, [pc, #168]	; (8003f8c <pH_read+0x108>)
 8003ee2:	f7fd f931 	bl	8001148 <__aeabi_dadd>
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	000b      	movs	r3, r1
 8003eea:	0014      	movs	r4, r2
 8003eec:	001d      	movs	r5, r3
 8003eee:	4b28      	ldr	r3, [pc, #160]	; (8003f90 <pH_read+0x10c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	210a      	movs	r1, #10
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f7fc f98b 	bl	8000210 <__aeabi_uidivmod>
 8003efa:	000b      	movs	r3, r1
 8003efc:	001e      	movs	r6, r3
 8003efe:	0020      	movs	r0, r4
 8003f00:	0029      	movs	r1, r5
 8003f02:	f7fe fac9 	bl	8002498 <__aeabi_d2f>
 8003f06:	1c01      	adds	r1, r0, #0
 8003f08:	4b22      	ldr	r3, [pc, #136]	; (8003f94 <pH_read+0x110>)
 8003f0a:	00b2      	lsls	r2, r6, #2
 8003f0c:	50d1      	str	r1, [r2, r3]

	pHValue = buff[count];
 8003f0e:	4b20      	ldr	r3, [pc, #128]	; (8003f90 <pH_read+0x10c>)
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	4b20      	ldr	r3, [pc, #128]	; (8003f94 <pH_read+0x110>)
 8003f14:	0092      	lsls	r2, r2, #2
 8003f16:	58d3      	ldr	r3, [r2, r3]
 8003f18:	60fb      	str	r3, [r7, #12]

	count++;
 8003f1a:	4b1d      	ldr	r3, [pc, #116]	; (8003f90 <pH_read+0x10c>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	4b1b      	ldr	r3, [pc, #108]	; (8003f90 <pH_read+0x10c>)
 8003f22:	601a      	str	r2, [r3, #0]

	if(count > 9)
 8003f24:	4b1a      	ldr	r3, [pc, #104]	; (8003f90 <pH_read+0x10c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b09      	cmp	r3, #9
 8003f2a:	d91a      	bls.n	8003f62 <pH_read+0xde>
	{

		pHValue = 0.0;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60fb      	str	r3, [r7, #12]
		for(int i = 0 ; i < 10 ; i++)
 8003f30:	2300      	movs	r3, #0
 8003f32:	60bb      	str	r3, [r7, #8]
 8003f34:	e00c      	b.n	8003f50 <pH_read+0xcc>
			pHValue += buff[i];
 8003f36:	4b17      	ldr	r3, [pc, #92]	; (8003f94 <pH_read+0x110>)
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	0092      	lsls	r2, r2, #2
 8003f3c:	58d3      	ldr	r3, [r2, r3]
 8003f3e:	1c19      	adds	r1, r3, #0
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f7fc faa7 	bl	8000494 <__aeabi_fadd>
 8003f46:	1c03      	adds	r3, r0, #0
 8003f48:	60fb      	str	r3, [r7, #12]
		for(int i = 0 ; i < 10 ; i++)
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	60bb      	str	r3, [r7, #8]
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b09      	cmp	r3, #9
 8003f54:	ddef      	ble.n	8003f36 <pH_read+0xb2>

		pHValue = ( pHValue / 10 );
 8003f56:	4910      	ldr	r1, [pc, #64]	; (8003f98 <pH_read+0x114>)
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f7fc fc39 	bl	80007d0 <__aeabi_fdiv>
 8003f5e:	1c03      	adds	r3, r0, #0
 8003f60:	60fb      	str	r3, [r7, #12]

	}

	pH_current = pHValue;
 8003f62:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <pH_read+0x118>)
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start(&hadc);
 8003f68:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <pH_read+0xf4>)
 8003f6a:	0018      	movs	r0, r3
 8003f6c:	f000 fbd2 	bl	8004714 <HAL_ADC_Start>




}
 8003f70:	46c0      	nop			; (mov r8, r8)
 8003f72:	46bd      	mov	sp, r7
 8003f74:	b005      	add	sp, #20
 8003f76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f78:	20000054 	.word	0x20000054
 8003f7c:	66666666 	.word	0x66666666
 8003f80:	3f4a6666 	.word	0x3f4a6666
 8003f84:	3ff40000 	.word	0x3ff40000
 8003f88:	c02e0000 	.word	0xc02e0000
 8003f8c:	401c0000 	.word	0x401c0000
 8003f90:	200000f8 	.word	0x200000f8
 8003f94:	200000fc 	.word	0x200000fc
 8003f98:	41200000 	.word	0x41200000
 8003f9c:	20000018 	.word	0x20000018

08003fa0 <pageTitle_graphics>:


static void pageTitle_graphics(const char *title)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af04      	add	r7, sp, #16
 8003fa6:	6078      	str	r0, [r7, #4]
	 *  \---------------------------/
	 *   \						   /
	 *	  \-----------------------/
	 */

	ST7735_SetRotation(1);
 8003fa8:	2001      	movs	r0, #1
 8003faa:	f7ff f8d5 	bl	8003158 <ST7735_SetRotation>

	fillTriangle(30, 0, 50, 0, 50, 20, MAIN_COLOR);
 8003fae:	23c3      	movs	r3, #195	; 0xc3
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	9302      	str	r3, [sp, #8]
 8003fb4:	2314      	movs	r3, #20
 8003fb6:	9301      	str	r3, [sp, #4]
 8003fb8:	2332      	movs	r3, #50	; 0x32
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	2232      	movs	r2, #50	; 0x32
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	201e      	movs	r0, #30
 8003fc4:	f7fe fd21 	bl	8002a0a <fillTriangle>
	fillTriangle(110, 0, 130, 0, 110, 20, MAIN_COLOR);
 8003fc8:	23c3      	movs	r3, #195	; 0xc3
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	9302      	str	r3, [sp, #8]
 8003fce:	2314      	movs	r3, #20
 8003fd0:	9301      	str	r3, [sp, #4]
 8003fd2:	236e      	movs	r3, #110	; 0x6e
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	2282      	movs	r2, #130	; 0x82
 8003fda:	2100      	movs	r1, #0
 8003fdc:	206e      	movs	r0, #110	; 0x6e
 8003fde:	f7fe fd14 	bl	8002a0a <fillTriangle>
    fillRect(50, 0, 60, 21, MAIN_COLOR);
 8003fe2:	23c3      	movs	r3, #195	; 0xc3
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	2315      	movs	r3, #21
 8003fea:	223c      	movs	r2, #60	; 0x3c
 8003fec:	2100      	movs	r1, #0
 8003fee:	2032      	movs	r0, #50	; 0x32
 8003ff0:	f7fe fb14 	bl	800261c <fillRect>

    ST7735_WriteString(45, 3, title, Font_7x10, WHITE, MAIN_COLOR);
 8003ff4:	4b09      	ldr	r3, [pc, #36]	; (800401c <pageTitle_graphics+0x7c>)
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	22c3      	movs	r2, #195	; 0xc3
 8003ffa:	0112      	lsls	r2, r2, #4
 8003ffc:	9202      	str	r2, [sp, #8]
 8003ffe:	4a08      	ldr	r2, [pc, #32]	; (8004020 <pageTitle_graphics+0x80>)
 8004000:	9201      	str	r2, [sp, #4]
 8004002:	466a      	mov	r2, sp
 8004004:	6859      	ldr	r1, [r3, #4]
 8004006:	6011      	str	r1, [r2, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	0002      	movs	r2, r0
 800400c:	2103      	movs	r1, #3
 800400e:	202d      	movs	r0, #45	; 0x2d
 8004010:	f7ff fa16 	bl	8003440 <ST7735_WriteString>

}
 8004014:	46c0      	nop			; (mov r8, r8)
 8004016:	46bd      	mov	sp, r7
 8004018:	b002      	add	sp, #8
 800401a:	bd80      	pop	{r7, pc}
 800401c:	20000000 	.word	0x20000000
 8004020:	0000ffff 	.word	0x0000ffff

08004024 <colorBar_graphics>:

static void colorBar_graphics(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af02      	add	r7, sp, #8
	 * |________|
	 * |________|	0
	 *
	 */

	ST7735_SetRotation(1);
 800402a:	2001      	movs	r0, #1
 800402c:	f7ff f894 	bl	8003158 <ST7735_SetRotation>

	uint8_t x = 120;
 8004030:	1dfb      	adds	r3, r7, #7
 8004032:	2278      	movs	r2, #120	; 0x78
 8004034:	701a      	strb	r2, [r3, #0]
	uint8_t y = 100;
 8004036:	1dbb      	adds	r3, r7, #6
 8004038:	2264      	movs	r2, #100	; 0x64
 800403a:	701a      	strb	r2, [r3, #0]

	drawRect(x, y-80, 40, 20, BLACK);
 800403c:	1dfb      	adds	r3, r7, #7
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	b218      	sxth	r0, r3
 8004042:	1dbb      	adds	r3, r7, #6
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	b29b      	uxth	r3, r3
 8004048:	3b50      	subs	r3, #80	; 0x50
 800404a:	b29b      	uxth	r3, r3
 800404c:	b219      	sxth	r1, r3
 800404e:	2300      	movs	r3, #0
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	2314      	movs	r3, #20
 8004054:	2228      	movs	r2, #40	; 0x28
 8004056:	f7fe fc7c 	bl	8002952 <drawRect>
	drawRect(x, y-60, 40, 20, BLACK);
 800405a:	1dfb      	adds	r3, r7, #7
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	b218      	sxth	r0, r3
 8004060:	1dbb      	adds	r3, r7, #6
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	b29b      	uxth	r3, r3
 8004066:	3b3c      	subs	r3, #60	; 0x3c
 8004068:	b29b      	uxth	r3, r3
 800406a:	b219      	sxth	r1, r3
 800406c:	2300      	movs	r3, #0
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	2314      	movs	r3, #20
 8004072:	2228      	movs	r2, #40	; 0x28
 8004074:	f7fe fc6d 	bl	8002952 <drawRect>
	drawRect(x, y-40, 40, 20, BLACK);
 8004078:	1dfb      	adds	r3, r7, #7
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	b218      	sxth	r0, r3
 800407e:	1dbb      	adds	r3, r7, #6
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	b29b      	uxth	r3, r3
 8004084:	3b28      	subs	r3, #40	; 0x28
 8004086:	b29b      	uxth	r3, r3
 8004088:	b219      	sxth	r1, r3
 800408a:	2300      	movs	r3, #0
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	2314      	movs	r3, #20
 8004090:	2228      	movs	r2, #40	; 0x28
 8004092:	f7fe fc5e 	bl	8002952 <drawRect>
	drawRect(x, y-20, 40, 20, BLACK);
 8004096:	1dfb      	adds	r3, r7, #7
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	b218      	sxth	r0, r3
 800409c:	1dbb      	adds	r3, r7, #6
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	3b14      	subs	r3, #20
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	b219      	sxth	r1, r3
 80040a8:	2300      	movs	r3, #0
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	2314      	movs	r3, #20
 80040ae:	2228      	movs	r2, #40	; 0x28
 80040b0:	f7fe fc4f 	bl	8002952 <drawRect>
	drawRect(x, y, 40, 20, BLACK);
 80040b4:	1dfb      	adds	r3, r7, #7
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	b218      	sxth	r0, r3
 80040ba:	1dbb      	adds	r3, r7, #6
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	b219      	sxth	r1, r3
 80040c0:	2300      	movs	r3, #0
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	2314      	movs	r3, #20
 80040c6:	2228      	movs	r2, #40	; 0x28
 80040c8:	f7fe fc43 	bl	8002952 <drawRect>

	fillRect(x+1, y-80, 39, 19, DARK_BLUE);
 80040cc:	1dfb      	adds	r3, r7, #7
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3301      	adds	r3, #1
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	b218      	sxth	r0, r3
 80040d8:	1dbb      	adds	r3, r7, #6
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3b50      	subs	r3, #80	; 0x50
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	b219      	sxth	r1, r3
 80040e4:	231f      	movs	r3, #31
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	2313      	movs	r3, #19
 80040ea:	2227      	movs	r2, #39	; 0x27
 80040ec:	f7fe fa96 	bl	800261c <fillRect>
	fillRect(x+1, y-60, 39, 19, BLUE);
 80040f0:	1dfb      	adds	r3, r7, #7
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	3301      	adds	r3, #1
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	b218      	sxth	r0, r3
 80040fc:	1dbb      	adds	r3, r7, #6
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b3c      	subs	r3, #60	; 0x3c
 8004104:	b29b      	uxth	r3, r3
 8004106:	b219      	sxth	r1, r3
 8004108:	23ff      	movs	r3, #255	; 0xff
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	2313      	movs	r3, #19
 800410e:	2227      	movs	r2, #39	; 0x27
 8004110:	f7fe fa84 	bl	800261c <fillRect>
	fillRect(x+1, y-40, 39, 19, GREEN);
 8004114:	1dfb      	adds	r3, r7, #7
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	b29b      	uxth	r3, r3
 800411a:	3301      	adds	r3, #1
 800411c:	b29b      	uxth	r3, r3
 800411e:	b218      	sxth	r0, r3
 8004120:	1dbb      	adds	r3, r7, #6
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	b29b      	uxth	r3, r3
 8004126:	3b28      	subs	r3, #40	; 0x28
 8004128:	b29b      	uxth	r3, r3
 800412a:	b219      	sxth	r1, r3
 800412c:	23fc      	movs	r3, #252	; 0xfc
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	2313      	movs	r3, #19
 8004134:	2227      	movs	r2, #39	; 0x27
 8004136:	f7fe fa71 	bl	800261c <fillRect>
	fillRect(x+1, y-20, 39, 19, YELLOW);
 800413a:	1dfb      	adds	r3, r7, #7
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	3301      	adds	r3, #1
 8004142:	b29b      	uxth	r3, r3
 8004144:	b218      	sxth	r0, r3
 8004146:	1dbb      	adds	r3, r7, #6
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	b29b      	uxth	r3, r3
 800414c:	3b14      	subs	r3, #20
 800414e:	b29b      	uxth	r3, r3
 8004150:	b219      	sxth	r1, r3
 8004152:	4b0d      	ldr	r3, [pc, #52]	; (8004188 <colorBar_graphics+0x164>)
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	2313      	movs	r3, #19
 8004158:	2227      	movs	r2, #39	; 0x27
 800415a:	f7fe fa5f 	bl	800261c <fillRect>
	fillRect(x+1, y, 39, 19, RED);
 800415e:	1dfb      	adds	r3, r7, #7
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	b29b      	uxth	r3, r3
 8004164:	3301      	adds	r3, #1
 8004166:	b29b      	uxth	r3, r3
 8004168:	b218      	sxth	r0, r3
 800416a:	1dbb      	adds	r3, r7, #6
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	b219      	sxth	r1, r3
 8004170:	23f8      	movs	r3, #248	; 0xf8
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	2313      	movs	r3, #19
 8004178:	2227      	movs	r2, #39	; 0x27
 800417a:	f7fe fa4f 	bl	800261c <fillRect>

}
 800417e:	46c0      	nop			; (mov r8, r8)
 8004180:	46bd      	mov	sp, r7
 8004182:	b002      	add	sp, #8
 8004184:	bd80      	pop	{r7, pc}
 8004186:	46c0      	nop			; (mov r8, r8)
 8004188:	0000ffe0 	.word	0x0000ffe0

0800418c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004192:	4b0f      	ldr	r3, [pc, #60]	; (80041d0 <HAL_MspInit+0x44>)
 8004194:	699a      	ldr	r2, [r3, #24]
 8004196:	4b0e      	ldr	r3, [pc, #56]	; (80041d0 <HAL_MspInit+0x44>)
 8004198:	2101      	movs	r1, #1
 800419a:	430a      	orrs	r2, r1
 800419c:	619a      	str	r2, [r3, #24]
 800419e:	4b0c      	ldr	r3, [pc, #48]	; (80041d0 <HAL_MspInit+0x44>)
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	2201      	movs	r2, #1
 80041a4:	4013      	ands	r3, r2
 80041a6:	607b      	str	r3, [r7, #4]
 80041a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041aa:	4b09      	ldr	r3, [pc, #36]	; (80041d0 <HAL_MspInit+0x44>)
 80041ac:	69da      	ldr	r2, [r3, #28]
 80041ae:	4b08      	ldr	r3, [pc, #32]	; (80041d0 <HAL_MspInit+0x44>)
 80041b0:	2180      	movs	r1, #128	; 0x80
 80041b2:	0549      	lsls	r1, r1, #21
 80041b4:	430a      	orrs	r2, r1
 80041b6:	61da      	str	r2, [r3, #28]
 80041b8:	4b05      	ldr	r3, [pc, #20]	; (80041d0 <HAL_MspInit+0x44>)
 80041ba:	69da      	ldr	r2, [r3, #28]
 80041bc:	2380      	movs	r3, #128	; 0x80
 80041be:	055b      	lsls	r3, r3, #21
 80041c0:	4013      	ands	r3, r2
 80041c2:	603b      	str	r3, [r7, #0]
 80041c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041c6:	46c0      	nop			; (mov r8, r8)
 80041c8:	46bd      	mov	sp, r7
 80041ca:	b002      	add	sp, #8
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	40021000 	.word	0x40021000

080041d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041d4:	b590      	push	{r4, r7, lr}
 80041d6:	b08b      	sub	sp, #44	; 0x2c
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041dc:	2414      	movs	r4, #20
 80041de:	193b      	adds	r3, r7, r4
 80041e0:	0018      	movs	r0, r3
 80041e2:	2314      	movs	r3, #20
 80041e4:	001a      	movs	r2, r3
 80041e6:	2100      	movs	r1, #0
 80041e8:	f001 fea6 	bl	8005f38 <memset>
  if(hadc->Instance==ADC1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a18      	ldr	r2, [pc, #96]	; (8004254 <HAL_ADC_MspInit+0x80>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d12a      	bne.n	800424c <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80041f6:	4b18      	ldr	r3, [pc, #96]	; (8004258 <HAL_ADC_MspInit+0x84>)
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	4b17      	ldr	r3, [pc, #92]	; (8004258 <HAL_ADC_MspInit+0x84>)
 80041fc:	2180      	movs	r1, #128	; 0x80
 80041fe:	0089      	lsls	r1, r1, #2
 8004200:	430a      	orrs	r2, r1
 8004202:	619a      	str	r2, [r3, #24]
 8004204:	4b14      	ldr	r3, [pc, #80]	; (8004258 <HAL_ADC_MspInit+0x84>)
 8004206:	699a      	ldr	r2, [r3, #24]
 8004208:	2380      	movs	r3, #128	; 0x80
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4013      	ands	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004212:	4b11      	ldr	r3, [pc, #68]	; (8004258 <HAL_ADC_MspInit+0x84>)
 8004214:	695a      	ldr	r2, [r3, #20]
 8004216:	4b10      	ldr	r3, [pc, #64]	; (8004258 <HAL_ADC_MspInit+0x84>)
 8004218:	2180      	movs	r1, #128	; 0x80
 800421a:	02c9      	lsls	r1, r1, #11
 800421c:	430a      	orrs	r2, r1
 800421e:	615a      	str	r2, [r3, #20]
 8004220:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <HAL_ADC_MspInit+0x84>)
 8004222:	695a      	ldr	r2, [r3, #20]
 8004224:	2380      	movs	r3, #128	; 0x80
 8004226:	02db      	lsls	r3, r3, #11
 8004228:	4013      	ands	r3, r2
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = ADC1_IN8_Pin;
 800422e:	193b      	adds	r3, r7, r4
 8004230:	2201      	movs	r2, #1
 8004232:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004234:	193b      	adds	r3, r7, r4
 8004236:	2203      	movs	r2, #3
 8004238:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800423a:	193b      	adds	r3, r7, r4
 800423c:	2200      	movs	r2, #0
 800423e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC1_IN8_GPIO_Port, &GPIO_InitStruct);
 8004240:	193b      	adds	r3, r7, r4
 8004242:	4a06      	ldr	r2, [pc, #24]	; (800425c <HAL_ADC_MspInit+0x88>)
 8004244:	0019      	movs	r1, r3
 8004246:	0010      	movs	r0, r2
 8004248:	f000 fcf2 	bl	8004c30 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800424c:	46c0      	nop			; (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	b00b      	add	sp, #44	; 0x2c
 8004252:	bd90      	pop	{r4, r7, pc}
 8004254:	40012400 	.word	0x40012400
 8004258:	40021000 	.word	0x40021000
 800425c:	48000400 	.word	0x48000400

08004260 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004260:	b590      	push	{r4, r7, lr}
 8004262:	b08b      	sub	sp, #44	; 0x2c
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004268:	2414      	movs	r4, #20
 800426a:	193b      	adds	r3, r7, r4
 800426c:	0018      	movs	r0, r3
 800426e:	2314      	movs	r3, #20
 8004270:	001a      	movs	r2, r3
 8004272:	2100      	movs	r1, #0
 8004274:	f001 fe60 	bl	8005f38 <memset>
  if(hspi->Instance==SPI1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a1c      	ldr	r2, [pc, #112]	; (80042f0 <HAL_SPI_MspInit+0x90>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d132      	bne.n	80042e8 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004282:	4b1c      	ldr	r3, [pc, #112]	; (80042f4 <HAL_SPI_MspInit+0x94>)
 8004284:	699a      	ldr	r2, [r3, #24]
 8004286:	4b1b      	ldr	r3, [pc, #108]	; (80042f4 <HAL_SPI_MspInit+0x94>)
 8004288:	2180      	movs	r1, #128	; 0x80
 800428a:	0149      	lsls	r1, r1, #5
 800428c:	430a      	orrs	r2, r1
 800428e:	619a      	str	r2, [r3, #24]
 8004290:	4b18      	ldr	r3, [pc, #96]	; (80042f4 <HAL_SPI_MspInit+0x94>)
 8004292:	699a      	ldr	r2, [r3, #24]
 8004294:	2380      	movs	r3, #128	; 0x80
 8004296:	015b      	lsls	r3, r3, #5
 8004298:	4013      	ands	r3, r2
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800429e:	4b15      	ldr	r3, [pc, #84]	; (80042f4 <HAL_SPI_MspInit+0x94>)
 80042a0:	695a      	ldr	r2, [r3, #20]
 80042a2:	4b14      	ldr	r3, [pc, #80]	; (80042f4 <HAL_SPI_MspInit+0x94>)
 80042a4:	2180      	movs	r1, #128	; 0x80
 80042a6:	0289      	lsls	r1, r1, #10
 80042a8:	430a      	orrs	r2, r1
 80042aa:	615a      	str	r2, [r3, #20]
 80042ac:	4b11      	ldr	r3, [pc, #68]	; (80042f4 <HAL_SPI_MspInit+0x94>)
 80042ae:	695a      	ldr	r2, [r3, #20]
 80042b0:	2380      	movs	r3, #128	; 0x80
 80042b2:	029b      	lsls	r3, r3, #10
 80042b4:	4013      	ands	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042ba:	0021      	movs	r1, r4
 80042bc:	187b      	adds	r3, r7, r1
 80042be:	22e0      	movs	r2, #224	; 0xe0
 80042c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c2:	187b      	adds	r3, r7, r1
 80042c4:	2202      	movs	r2, #2
 80042c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c8:	187b      	adds	r3, r7, r1
 80042ca:	2200      	movs	r2, #0
 80042cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042ce:	187b      	adds	r3, r7, r1
 80042d0:	2203      	movs	r2, #3
 80042d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80042d4:	187b      	adds	r3, r7, r1
 80042d6:	2200      	movs	r2, #0
 80042d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042da:	187a      	adds	r2, r7, r1
 80042dc:	2390      	movs	r3, #144	; 0x90
 80042de:	05db      	lsls	r3, r3, #23
 80042e0:	0011      	movs	r1, r2
 80042e2:	0018      	movs	r0, r3
 80042e4:	f000 fca4 	bl	8004c30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80042e8:	46c0      	nop			; (mov r8, r8)
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b00b      	add	sp, #44	; 0x2c
 80042ee:	bd90      	pop	{r4, r7, pc}
 80042f0:	40013000 	.word	0x40013000
 80042f4:	40021000 	.word	0x40021000

080042f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80042fc:	e7fe      	b.n	80042fc <NMI_Handler+0x4>

080042fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004302:	e7fe      	b.n	8004302 <HardFault_Handler+0x4>

08004304 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800430e:	b580      	push	{r7, lr}
 8004310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004312:	46c0      	nop			; (mov r8, r8)
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800431c:	f000 f87a 	bl	8004414 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004320:	46c0      	nop			; (mov r8, r8)
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800432a:	46c0      	nop			; (mov r8, r8)
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004330:	480d      	ldr	r0, [pc, #52]	; (8004368 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004332:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004334:	f7ff fff7 	bl	8004326 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004338:	480c      	ldr	r0, [pc, #48]	; (800436c <LoopForever+0x6>)
  ldr r1, =_edata
 800433a:	490d      	ldr	r1, [pc, #52]	; (8004370 <LoopForever+0xa>)
  ldr r2, =_sidata
 800433c:	4a0d      	ldr	r2, [pc, #52]	; (8004374 <LoopForever+0xe>)
  movs r3, #0
 800433e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004340:	e002      	b.n	8004348 <LoopCopyDataInit>

08004342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004346:	3304      	adds	r3, #4

08004348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800434a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800434c:	d3f9      	bcc.n	8004342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800434e:	4a0a      	ldr	r2, [pc, #40]	; (8004378 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004350:	4c0a      	ldr	r4, [pc, #40]	; (800437c <LoopForever+0x16>)
  movs r3, #0
 8004352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004354:	e001      	b.n	800435a <LoopFillZerobss>

08004356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004358:	3204      	adds	r2, #4

0800435a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800435a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800435c:	d3fb      	bcc.n	8004356 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800435e:	f001 fdc7 	bl	8005ef0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004362:	f7ff f9af 	bl	80036c4 <main>

08004366 <LoopForever>:

LoopForever:
    b LoopForever
 8004366:	e7fe      	b.n	8004366 <LoopForever>
  ldr   r0, =_estack
 8004368:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800436c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004370:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8004374:	08008970 	.word	0x08008970
  ldr r2, =_sbss
 8004378:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 800437c:	20000118 	.word	0x20000118

08004380 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004380:	e7fe      	b.n	8004380 <ADC1_IRQHandler>
	...

08004384 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004388:	4b07      	ldr	r3, [pc, #28]	; (80043a8 <HAL_Init+0x24>)
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	4b06      	ldr	r3, [pc, #24]	; (80043a8 <HAL_Init+0x24>)
 800438e:	2110      	movs	r1, #16
 8004390:	430a      	orrs	r2, r1
 8004392:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004394:	2003      	movs	r0, #3
 8004396:	f000 f809 	bl	80043ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800439a:	f7ff fef7 	bl	800418c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	0018      	movs	r0, r3
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	46c0      	nop			; (mov r8, r8)
 80043a8:	40022000 	.word	0x40022000

080043ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043ac:	b590      	push	{r4, r7, lr}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043b4:	4b14      	ldr	r3, [pc, #80]	; (8004408 <HAL_InitTick+0x5c>)
 80043b6:	681c      	ldr	r4, [r3, #0]
 80043b8:	4b14      	ldr	r3, [pc, #80]	; (800440c <HAL_InitTick+0x60>)
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	0019      	movs	r1, r3
 80043be:	23fa      	movs	r3, #250	; 0xfa
 80043c0:	0098      	lsls	r0, r3, #2
 80043c2:	f7fb fe9f 	bl	8000104 <__udivsi3>
 80043c6:	0003      	movs	r3, r0
 80043c8:	0019      	movs	r1, r3
 80043ca:	0020      	movs	r0, r4
 80043cc:	f7fb fe9a 	bl	8000104 <__udivsi3>
 80043d0:	0003      	movs	r3, r0
 80043d2:	0018      	movs	r0, r3
 80043d4:	f000 fc1f 	bl	8004c16 <HAL_SYSTICK_Config>
 80043d8:	1e03      	subs	r3, r0, #0
 80043da:	d001      	beq.n	80043e0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e00f      	b.n	8004400 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b03      	cmp	r3, #3
 80043e4:	d80b      	bhi.n	80043fe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043e6:	6879      	ldr	r1, [r7, #4]
 80043e8:	2301      	movs	r3, #1
 80043ea:	425b      	negs	r3, r3
 80043ec:	2200      	movs	r2, #0
 80043ee:	0018      	movs	r0, r3
 80043f0:	f000 fbfc 	bl	8004bec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043f4:	4b06      	ldr	r3, [pc, #24]	; (8004410 <HAL_InitTick+0x64>)
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	e000      	b.n	8004400 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
}
 8004400:	0018      	movs	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	b003      	add	sp, #12
 8004406:	bd90      	pop	{r4, r7, pc}
 8004408:	20000020 	.word	0x20000020
 800440c:	20000028 	.word	0x20000028
 8004410:	20000024 	.word	0x20000024

08004414 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004418:	4b05      	ldr	r3, [pc, #20]	; (8004430 <HAL_IncTick+0x1c>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	001a      	movs	r2, r3
 800441e:	4b05      	ldr	r3, [pc, #20]	; (8004434 <HAL_IncTick+0x20>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	18d2      	adds	r2, r2, r3
 8004424:	4b03      	ldr	r3, [pc, #12]	; (8004434 <HAL_IncTick+0x20>)
 8004426:	601a      	str	r2, [r3, #0]
}
 8004428:	46c0      	nop			; (mov r8, r8)
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	46c0      	nop			; (mov r8, r8)
 8004430:	20000028 	.word	0x20000028
 8004434:	20000114 	.word	0x20000114

08004438 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  return uwTick;
 800443c:	4b02      	ldr	r3, [pc, #8]	; (8004448 <HAL_GetTick+0x10>)
 800443e:	681b      	ldr	r3, [r3, #0]
}
 8004440:	0018      	movs	r0, r3
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	20000114 	.word	0x20000114

0800444c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004454:	f7ff fff0 	bl	8004438 <HAL_GetTick>
 8004458:	0003      	movs	r3, r0
 800445a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	3301      	adds	r3, #1
 8004464:	d005      	beq.n	8004472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004466:	4b0a      	ldr	r3, [pc, #40]	; (8004490 <HAL_Delay+0x44>)
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	001a      	movs	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	189b      	adds	r3, r3, r2
 8004470:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	f7ff ffe0 	bl	8004438 <HAL_GetTick>
 8004478:	0002      	movs	r2, r0
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	429a      	cmp	r2, r3
 8004482:	d8f7      	bhi.n	8004474 <HAL_Delay+0x28>
  {
  }
}
 8004484:	46c0      	nop			; (mov r8, r8)
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	46bd      	mov	sp, r7
 800448a:	b004      	add	sp, #16
 800448c:	bd80      	pop	{r7, pc}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	20000028 	.word	0x20000028

08004494 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800449c:	230f      	movs	r3, #15
 800449e:	18fb      	adds	r3, r7, r3
 80044a0:	2200      	movs	r2, #0
 80044a2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d101      	bne.n	80044b2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e125      	b.n	80046fe <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10a      	bne.n	80044d0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2234      	movs	r2, #52	; 0x34
 80044c4:	2100      	movs	r1, #0
 80044c6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	0018      	movs	r0, r3
 80044cc:	f7ff fe82 	bl	80041d4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d4:	2210      	movs	r2, #16
 80044d6:	4013      	ands	r3, r2
 80044d8:	d000      	beq.n	80044dc <HAL_ADC_Init+0x48>
 80044da:	e103      	b.n	80046e4 <HAL_ADC_Init+0x250>
 80044dc:	230f      	movs	r3, #15
 80044de:	18fb      	adds	r3, r7, r3
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d000      	beq.n	80044e8 <HAL_ADC_Init+0x54>
 80044e6:	e0fd      	b.n	80046e4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	2204      	movs	r2, #4
 80044f0:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80044f2:	d000      	beq.n	80044f6 <HAL_ADC_Init+0x62>
 80044f4:	e0f6      	b.n	80046e4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fa:	4a83      	ldr	r2, [pc, #524]	; (8004708 <HAL_ADC_Init+0x274>)
 80044fc:	4013      	ands	r3, r2
 80044fe:	2202      	movs	r2, #2
 8004500:	431a      	orrs	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	2203      	movs	r2, #3
 800450e:	4013      	ands	r3, r2
 8004510:	2b01      	cmp	r3, #1
 8004512:	d112      	bne.n	800453a <HAL_ADC_Init+0xa6>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2201      	movs	r2, #1
 800451c:	4013      	ands	r3, r2
 800451e:	2b01      	cmp	r3, #1
 8004520:	d009      	beq.n	8004536 <HAL_ADC_Init+0xa2>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	2380      	movs	r3, #128	; 0x80
 800452a:	021b      	lsls	r3, r3, #8
 800452c:	401a      	ands	r2, r3
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	021b      	lsls	r3, r3, #8
 8004532:	429a      	cmp	r2, r3
 8004534:	d101      	bne.n	800453a <HAL_ADC_Init+0xa6>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <HAL_ADC_Init+0xa8>
 800453a:	2300      	movs	r3, #0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d116      	bne.n	800456e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	2218      	movs	r2, #24
 8004548:	4393      	bics	r3, r2
 800454a:	0019      	movs	r1, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	0899      	lsrs	r1, r3, #2
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685a      	ldr	r2, [r3, #4]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4964      	ldr	r1, [pc, #400]	; (800470c <HAL_ADC_Init+0x278>)
 800457a:	400a      	ands	r2, r1
 800457c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	7e1b      	ldrb	r3, [r3, #24]
 8004582:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	7e5b      	ldrb	r3, [r3, #25]
 8004588:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800458a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	7e9b      	ldrb	r3, [r3, #26]
 8004590:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004592:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004598:	2b01      	cmp	r3, #1
 800459a:	d002      	beq.n	80045a2 <HAL_ADC_Init+0x10e>
 800459c:	2380      	movs	r3, #128	; 0x80
 800459e:	015b      	lsls	r3, r3, #5
 80045a0:	e000      	b.n	80045a4 <HAL_ADC_Init+0x110>
 80045a2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80045a4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80045aa:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d101      	bne.n	80045b8 <HAL_ADC_Init+0x124>
 80045b4:	2304      	movs	r3, #4
 80045b6:	e000      	b.n	80045ba <HAL_ADC_Init+0x126>
 80045b8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80045ba:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2124      	movs	r1, #36	; 0x24
 80045c0:	5c5b      	ldrb	r3, [r3, r1]
 80045c2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80045c4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	7edb      	ldrb	r3, [r3, #27]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d115      	bne.n	8004600 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	7e9b      	ldrb	r3, [r3, #26]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d105      	bne.n	80045e8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2280      	movs	r2, #128	; 0x80
 80045e0:	0252      	lsls	r2, r2, #9
 80045e2:	4313      	orrs	r3, r2
 80045e4:	60bb      	str	r3, [r7, #8]
 80045e6:	e00b      	b.n	8004600 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ec:	2220      	movs	r2, #32
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f8:	2201      	movs	r2, #1
 80045fa:	431a      	orrs	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	69da      	ldr	r2, [r3, #28]
 8004604:	23c2      	movs	r3, #194	; 0xc2
 8004606:	33ff      	adds	r3, #255	; 0xff
 8004608:	429a      	cmp	r2, r3
 800460a:	d007      	beq.n	800461c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004614:	4313      	orrs	r3, r2
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	4313      	orrs	r3, r2
 800461a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68d9      	ldr	r1, [r3, #12]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68ba      	ldr	r2, [r7, #8]
 8004628:	430a      	orrs	r2, r1
 800462a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004630:	2380      	movs	r3, #128	; 0x80
 8004632:	055b      	lsls	r3, r3, #21
 8004634:	429a      	cmp	r2, r3
 8004636:	d01b      	beq.n	8004670 <HAL_ADC_Init+0x1dc>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463c:	2b01      	cmp	r3, #1
 800463e:	d017      	beq.n	8004670 <HAL_ADC_Init+0x1dc>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	2b02      	cmp	r3, #2
 8004646:	d013      	beq.n	8004670 <HAL_ADC_Init+0x1dc>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464c:	2b03      	cmp	r3, #3
 800464e:	d00f      	beq.n	8004670 <HAL_ADC_Init+0x1dc>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004654:	2b04      	cmp	r3, #4
 8004656:	d00b      	beq.n	8004670 <HAL_ADC_Init+0x1dc>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465c:	2b05      	cmp	r3, #5
 800465e:	d007      	beq.n	8004670 <HAL_ADC_Init+0x1dc>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	2b06      	cmp	r3, #6
 8004666:	d003      	beq.n	8004670 <HAL_ADC_Init+0x1dc>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466c:	2b07      	cmp	r3, #7
 800466e:	d112      	bne.n	8004696 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695a      	ldr	r2, [r3, #20]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2107      	movs	r1, #7
 800467c:	438a      	bics	r2, r1
 800467e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6959      	ldr	r1, [r3, #20]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	2207      	movs	r2, #7
 800468c:	401a      	ands	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4a1c      	ldr	r2, [pc, #112]	; (8004710 <HAL_ADC_Init+0x27c>)
 800469e:	4013      	ands	r3, r2
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d10b      	bne.n	80046be <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b0:	2203      	movs	r2, #3
 80046b2:	4393      	bics	r3, r2
 80046b4:	2201      	movs	r2, #1
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80046bc:	e01c      	b.n	80046f8 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c2:	2212      	movs	r2, #18
 80046c4:	4393      	bics	r3, r2
 80046c6:	2210      	movs	r2, #16
 80046c8:	431a      	orrs	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d2:	2201      	movs	r2, #1
 80046d4:	431a      	orrs	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80046da:	230f      	movs	r3, #15
 80046dc:	18fb      	adds	r3, r7, r3
 80046de:	2201      	movs	r2, #1
 80046e0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80046e2:	e009      	b.n	80046f8 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e8:	2210      	movs	r2, #16
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80046f0:	230f      	movs	r3, #15
 80046f2:	18fb      	adds	r3, r7, r3
 80046f4:	2201      	movs	r2, #1
 80046f6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80046f8:	230f      	movs	r3, #15
 80046fa:	18fb      	adds	r3, r7, r3
 80046fc:	781b      	ldrb	r3, [r3, #0]
}
 80046fe:	0018      	movs	r0, r3
 8004700:	46bd      	mov	sp, r7
 8004702:	b004      	add	sp, #16
 8004704:	bd80      	pop	{r7, pc}
 8004706:	46c0      	nop			; (mov r8, r8)
 8004708:	fffffefd 	.word	0xfffffefd
 800470c:	fffe0219 	.word	0xfffe0219
 8004710:	833fffe7 	.word	0x833fffe7

08004714 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004714:	b590      	push	{r4, r7, lr}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800471c:	230f      	movs	r3, #15
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	2200      	movs	r2, #0
 8004722:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2204      	movs	r2, #4
 800472c:	4013      	ands	r3, r2
 800472e:	d138      	bne.n	80047a2 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2234      	movs	r2, #52	; 0x34
 8004734:	5c9b      	ldrb	r3, [r3, r2]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d101      	bne.n	800473e <HAL_ADC_Start+0x2a>
 800473a:	2302      	movs	r3, #2
 800473c:	e038      	b.n	80047b0 <HAL_ADC_Start+0x9c>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2234      	movs	r2, #52	; 0x34
 8004742:	2101      	movs	r1, #1
 8004744:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	7e5b      	ldrb	r3, [r3, #25]
 800474a:	2b01      	cmp	r3, #1
 800474c:	d007      	beq.n	800475e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800474e:	230f      	movs	r3, #15
 8004750:	18fc      	adds	r4, r7, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	0018      	movs	r0, r3
 8004756:	f000 f933 	bl	80049c0 <ADC_Enable>
 800475a:	0003      	movs	r3, r0
 800475c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800475e:	230f      	movs	r3, #15
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d120      	bne.n	80047aa <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	4a12      	ldr	r2, [pc, #72]	; (80047b8 <HAL_ADC_Start+0xa4>)
 800476e:	4013      	ands	r3, r2
 8004770:	2280      	movs	r2, #128	; 0x80
 8004772:	0052      	lsls	r2, r2, #1
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2234      	movs	r2, #52	; 0x34
 8004784:	2100      	movs	r1, #0
 8004786:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	221c      	movs	r2, #28
 800478e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2104      	movs	r1, #4
 800479c:	430a      	orrs	r2, r1
 800479e:	609a      	str	r2, [r3, #8]
 80047a0:	e003      	b.n	80047aa <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80047a2:	230f      	movs	r3, #15
 80047a4:	18fb      	adds	r3, r7, r3
 80047a6:	2202      	movs	r2, #2
 80047a8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80047aa:	230f      	movs	r3, #15
 80047ac:	18fb      	adds	r3, r7, r3
 80047ae:	781b      	ldrb	r3, [r3, #0]
}
 80047b0:	0018      	movs	r0, r3
 80047b2:	46bd      	mov	sp, r7
 80047b4:	b005      	add	sp, #20
 80047b6:	bd90      	pop	{r4, r7, pc}
 80047b8:	fffff0fe 	.word	0xfffff0fe

080047bc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80047ca:	0018      	movs	r0, r3
 80047cc:	46bd      	mov	sp, r7
 80047ce:	b002      	add	sp, #8
 80047d0:	bd80      	pop	{r7, pc}
	...

080047d4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047de:	230f      	movs	r3, #15
 80047e0:	18fb      	adds	r3, r7, r3
 80047e2:	2200      	movs	r2, #0
 80047e4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80047e6:	2300      	movs	r3, #0
 80047e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ee:	2380      	movs	r3, #128	; 0x80
 80047f0:	055b      	lsls	r3, r3, #21
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d011      	beq.n	800481a <HAL_ADC_ConfigChannel+0x46>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d00d      	beq.n	800481a <HAL_ADC_ConfigChannel+0x46>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004802:	2b02      	cmp	r3, #2
 8004804:	d009      	beq.n	800481a <HAL_ADC_ConfigChannel+0x46>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480a:	2b03      	cmp	r3, #3
 800480c:	d005      	beq.n	800481a <HAL_ADC_ConfigChannel+0x46>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004812:	2b04      	cmp	r3, #4
 8004814:	d001      	beq.n	800481a <HAL_ADC_ConfigChannel+0x46>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2234      	movs	r2, #52	; 0x34
 800481e:	5c9b      	ldrb	r3, [r3, r2]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d101      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x54>
 8004824:	2302      	movs	r3, #2
 8004826:	e0bb      	b.n	80049a0 <HAL_ADC_ConfigChannel+0x1cc>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2234      	movs	r2, #52	; 0x34
 800482c:	2101      	movs	r1, #1
 800482e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2204      	movs	r2, #4
 8004838:	4013      	ands	r3, r2
 800483a:	d000      	beq.n	800483e <HAL_ADC_ConfigChannel+0x6a>
 800483c:	e09f      	b.n	800497e <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	4a59      	ldr	r2, [pc, #356]	; (80049a8 <HAL_ADC_ConfigChannel+0x1d4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d100      	bne.n	800484a <HAL_ADC_ConfigChannel+0x76>
 8004848:	e077      	b.n	800493a <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2201      	movs	r2, #1
 8004856:	409a      	lsls	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	430a      	orrs	r2, r1
 800485e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004864:	2380      	movs	r3, #128	; 0x80
 8004866:	055b      	lsls	r3, r3, #21
 8004868:	429a      	cmp	r2, r3
 800486a:	d037      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d033      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004878:	2b02      	cmp	r3, #2
 800487a:	d02f      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004880:	2b03      	cmp	r3, #3
 8004882:	d02b      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004888:	2b04      	cmp	r3, #4
 800488a:	d027      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004890:	2b05      	cmp	r3, #5
 8004892:	d023      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004898:	2b06      	cmp	r3, #6
 800489a:	d01f      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a0:	2b07      	cmp	r3, #7
 80048a2:	d01b      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	2107      	movs	r1, #7
 80048b0:	400b      	ands	r3, r1
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d012      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	695a      	ldr	r2, [r3, #20]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2107      	movs	r1, #7
 80048c2:	438a      	bics	r2, r1
 80048c4:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6959      	ldr	r1, [r3, #20]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	2207      	movs	r2, #7
 80048d2:	401a      	ands	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b10      	cmp	r3, #16
 80048e2:	d003      	beq.n	80048ec <HAL_ADC_ConfigChannel+0x118>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2b11      	cmp	r3, #17
 80048ea:	d152      	bne.n	8004992 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80048ec:	4b2f      	ldr	r3, [pc, #188]	; (80049ac <HAL_ADC_ConfigChannel+0x1d8>)
 80048ee:	6819      	ldr	r1, [r3, #0]
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2b10      	cmp	r3, #16
 80048f6:	d102      	bne.n	80048fe <HAL_ADC_ConfigChannel+0x12a>
 80048f8:	2380      	movs	r3, #128	; 0x80
 80048fa:	041b      	lsls	r3, r3, #16
 80048fc:	e001      	b.n	8004902 <HAL_ADC_ConfigChannel+0x12e>
 80048fe:	2380      	movs	r3, #128	; 0x80
 8004900:	03db      	lsls	r3, r3, #15
 8004902:	4a2a      	ldr	r2, [pc, #168]	; (80049ac <HAL_ADC_ConfigChannel+0x1d8>)
 8004904:	430b      	orrs	r3, r1
 8004906:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2b10      	cmp	r3, #16
 800490e:	d140      	bne.n	8004992 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004910:	4b27      	ldr	r3, [pc, #156]	; (80049b0 <HAL_ADC_ConfigChannel+0x1dc>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4927      	ldr	r1, [pc, #156]	; (80049b4 <HAL_ADC_ConfigChannel+0x1e0>)
 8004916:	0018      	movs	r0, r3
 8004918:	f7fb fbf4 	bl	8000104 <__udivsi3>
 800491c:	0003      	movs	r3, r0
 800491e:	001a      	movs	r2, r3
 8004920:	0013      	movs	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	189b      	adds	r3, r3, r2
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800492a:	e002      	b.n	8004932 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	3b01      	subs	r3, #1
 8004930:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1f9      	bne.n	800492c <HAL_ADC_ConfigChannel+0x158>
 8004938:	e02b      	b.n	8004992 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2101      	movs	r1, #1
 8004946:	4099      	lsls	r1, r3
 8004948:	000b      	movs	r3, r1
 800494a:	43d9      	mvns	r1, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	400a      	ands	r2, r1
 8004952:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2b10      	cmp	r3, #16
 800495a:	d003      	beq.n	8004964 <HAL_ADC_ConfigChannel+0x190>
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2b11      	cmp	r3, #17
 8004962:	d116      	bne.n	8004992 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004964:	4b11      	ldr	r3, [pc, #68]	; (80049ac <HAL_ADC_ConfigChannel+0x1d8>)
 8004966:	6819      	ldr	r1, [r3, #0]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b10      	cmp	r3, #16
 800496e:	d101      	bne.n	8004974 <HAL_ADC_ConfigChannel+0x1a0>
 8004970:	4a11      	ldr	r2, [pc, #68]	; (80049b8 <HAL_ADC_ConfigChannel+0x1e4>)
 8004972:	e000      	b.n	8004976 <HAL_ADC_ConfigChannel+0x1a2>
 8004974:	4a11      	ldr	r2, [pc, #68]	; (80049bc <HAL_ADC_ConfigChannel+0x1e8>)
 8004976:	4b0d      	ldr	r3, [pc, #52]	; (80049ac <HAL_ADC_ConfigChannel+0x1d8>)
 8004978:	400a      	ands	r2, r1
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	e009      	b.n	8004992 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004982:	2220      	movs	r2, #32
 8004984:	431a      	orrs	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800498a:	230f      	movs	r3, #15
 800498c:	18fb      	adds	r3, r7, r3
 800498e:	2201      	movs	r2, #1
 8004990:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2234      	movs	r2, #52	; 0x34
 8004996:	2100      	movs	r1, #0
 8004998:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800499a:	230f      	movs	r3, #15
 800499c:	18fb      	adds	r3, r7, r3
 800499e:	781b      	ldrb	r3, [r3, #0]
}
 80049a0:	0018      	movs	r0, r3
 80049a2:	46bd      	mov	sp, r7
 80049a4:	b004      	add	sp, #16
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	00001001 	.word	0x00001001
 80049ac:	40012708 	.word	0x40012708
 80049b0:	20000020 	.word	0x20000020
 80049b4:	000f4240 	.word	0x000f4240
 80049b8:	ff7fffff 	.word	0xff7fffff
 80049bc:	ffbfffff 	.word	0xffbfffff

080049c0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	2203      	movs	r2, #3
 80049d8:	4013      	ands	r3, r2
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d112      	bne.n	8004a04 <ADC_Enable+0x44>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2201      	movs	r2, #1
 80049e6:	4013      	ands	r3, r2
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d009      	beq.n	8004a00 <ADC_Enable+0x40>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	2380      	movs	r3, #128	; 0x80
 80049f4:	021b      	lsls	r3, r3, #8
 80049f6:	401a      	ands	r2, r3
 80049f8:	2380      	movs	r3, #128	; 0x80
 80049fa:	021b      	lsls	r3, r3, #8
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d101      	bne.n	8004a04 <ADC_Enable+0x44>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e000      	b.n	8004a06 <ADC_Enable+0x46>
 8004a04:	2300      	movs	r3, #0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d152      	bne.n	8004ab0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	4a2a      	ldr	r2, [pc, #168]	; (8004abc <ADC_Enable+0xfc>)
 8004a12:	4013      	ands	r3, r2
 8004a14:	d00d      	beq.n	8004a32 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1a:	2210      	movs	r2, #16
 8004a1c:	431a      	orrs	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a26:	2201      	movs	r2, #1
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e03f      	b.n	8004ab2 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004a42:	4b1f      	ldr	r3, [pc, #124]	; (8004ac0 <ADC_Enable+0x100>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	491f      	ldr	r1, [pc, #124]	; (8004ac4 <ADC_Enable+0x104>)
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f7fb fb5b 	bl	8000104 <__udivsi3>
 8004a4e:	0003      	movs	r3, r0
 8004a50:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004a52:	e002      	b.n	8004a5a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1f9      	bne.n	8004a54 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a60:	f7ff fcea 	bl	8004438 <HAL_GetTick>
 8004a64:	0003      	movs	r3, r0
 8004a66:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004a68:	e01b      	b.n	8004aa2 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a6a:	f7ff fce5 	bl	8004438 <HAL_GetTick>
 8004a6e:	0002      	movs	r2, r0
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d914      	bls.n	8004aa2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	4013      	ands	r3, r2
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d00d      	beq.n	8004aa2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8a:	2210      	movs	r2, #16
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a96:	2201      	movs	r2, #1
 8004a98:	431a      	orrs	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e007      	b.n	8004ab2 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	4013      	ands	r3, r2
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d1dc      	bne.n	8004a6a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	b004      	add	sp, #16
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	46c0      	nop			; (mov r8, r8)
 8004abc:	80000017 	.word	0x80000017
 8004ac0:	20000020 	.word	0x20000020
 8004ac4:	000f4240 	.word	0x000f4240

08004ac8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ac8:	b590      	push	{r4, r7, lr}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	0002      	movs	r2, r0
 8004ad0:	6039      	str	r1, [r7, #0]
 8004ad2:	1dfb      	adds	r3, r7, #7
 8004ad4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004ad6:	1dfb      	adds	r3, r7, #7
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	2b7f      	cmp	r3, #127	; 0x7f
 8004adc:	d828      	bhi.n	8004b30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ade:	4a2f      	ldr	r2, [pc, #188]	; (8004b9c <__NVIC_SetPriority+0xd4>)
 8004ae0:	1dfb      	adds	r3, r7, #7
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	b25b      	sxtb	r3, r3
 8004ae6:	089b      	lsrs	r3, r3, #2
 8004ae8:	33c0      	adds	r3, #192	; 0xc0
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	589b      	ldr	r3, [r3, r2]
 8004aee:	1dfa      	adds	r2, r7, #7
 8004af0:	7812      	ldrb	r2, [r2, #0]
 8004af2:	0011      	movs	r1, r2
 8004af4:	2203      	movs	r2, #3
 8004af6:	400a      	ands	r2, r1
 8004af8:	00d2      	lsls	r2, r2, #3
 8004afa:	21ff      	movs	r1, #255	; 0xff
 8004afc:	4091      	lsls	r1, r2
 8004afe:	000a      	movs	r2, r1
 8004b00:	43d2      	mvns	r2, r2
 8004b02:	401a      	ands	r2, r3
 8004b04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	019b      	lsls	r3, r3, #6
 8004b0a:	22ff      	movs	r2, #255	; 0xff
 8004b0c:	401a      	ands	r2, r3
 8004b0e:	1dfb      	adds	r3, r7, #7
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	0018      	movs	r0, r3
 8004b14:	2303      	movs	r3, #3
 8004b16:	4003      	ands	r3, r0
 8004b18:	00db      	lsls	r3, r3, #3
 8004b1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b1c:	481f      	ldr	r0, [pc, #124]	; (8004b9c <__NVIC_SetPriority+0xd4>)
 8004b1e:	1dfb      	adds	r3, r7, #7
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	b25b      	sxtb	r3, r3
 8004b24:	089b      	lsrs	r3, r3, #2
 8004b26:	430a      	orrs	r2, r1
 8004b28:	33c0      	adds	r3, #192	; 0xc0
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004b2e:	e031      	b.n	8004b94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b30:	4a1b      	ldr	r2, [pc, #108]	; (8004ba0 <__NVIC_SetPriority+0xd8>)
 8004b32:	1dfb      	adds	r3, r7, #7
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	0019      	movs	r1, r3
 8004b38:	230f      	movs	r3, #15
 8004b3a:	400b      	ands	r3, r1
 8004b3c:	3b08      	subs	r3, #8
 8004b3e:	089b      	lsrs	r3, r3, #2
 8004b40:	3306      	adds	r3, #6
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	18d3      	adds	r3, r2, r3
 8004b46:	3304      	adds	r3, #4
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	1dfa      	adds	r2, r7, #7
 8004b4c:	7812      	ldrb	r2, [r2, #0]
 8004b4e:	0011      	movs	r1, r2
 8004b50:	2203      	movs	r2, #3
 8004b52:	400a      	ands	r2, r1
 8004b54:	00d2      	lsls	r2, r2, #3
 8004b56:	21ff      	movs	r1, #255	; 0xff
 8004b58:	4091      	lsls	r1, r2
 8004b5a:	000a      	movs	r2, r1
 8004b5c:	43d2      	mvns	r2, r2
 8004b5e:	401a      	ands	r2, r3
 8004b60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	019b      	lsls	r3, r3, #6
 8004b66:	22ff      	movs	r2, #255	; 0xff
 8004b68:	401a      	ands	r2, r3
 8004b6a:	1dfb      	adds	r3, r7, #7
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	0018      	movs	r0, r3
 8004b70:	2303      	movs	r3, #3
 8004b72:	4003      	ands	r3, r0
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b78:	4809      	ldr	r0, [pc, #36]	; (8004ba0 <__NVIC_SetPriority+0xd8>)
 8004b7a:	1dfb      	adds	r3, r7, #7
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	001c      	movs	r4, r3
 8004b80:	230f      	movs	r3, #15
 8004b82:	4023      	ands	r3, r4
 8004b84:	3b08      	subs	r3, #8
 8004b86:	089b      	lsrs	r3, r3, #2
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	3306      	adds	r3, #6
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	18c3      	adds	r3, r0, r3
 8004b90:	3304      	adds	r3, #4
 8004b92:	601a      	str	r2, [r3, #0]
}
 8004b94:	46c0      	nop			; (mov r8, r8)
 8004b96:	46bd      	mov	sp, r7
 8004b98:	b003      	add	sp, #12
 8004b9a:	bd90      	pop	{r4, r7, pc}
 8004b9c:	e000e100 	.word	0xe000e100
 8004ba0:	e000ed00 	.word	0xe000ed00

08004ba4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	1e5a      	subs	r2, r3, #1
 8004bb0:	2380      	movs	r3, #128	; 0x80
 8004bb2:	045b      	lsls	r3, r3, #17
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d301      	bcc.n	8004bbc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e010      	b.n	8004bde <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bbc:	4b0a      	ldr	r3, [pc, #40]	; (8004be8 <SysTick_Config+0x44>)
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	3a01      	subs	r2, #1
 8004bc2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	425b      	negs	r3, r3
 8004bc8:	2103      	movs	r1, #3
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f7ff ff7c 	bl	8004ac8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bd0:	4b05      	ldr	r3, [pc, #20]	; (8004be8 <SysTick_Config+0x44>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bd6:	4b04      	ldr	r3, [pc, #16]	; (8004be8 <SysTick_Config+0x44>)
 8004bd8:	2207      	movs	r2, #7
 8004bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	0018      	movs	r0, r3
 8004be0:	46bd      	mov	sp, r7
 8004be2:	b002      	add	sp, #8
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	46c0      	nop			; (mov r8, r8)
 8004be8:	e000e010 	.word	0xe000e010

08004bec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	607a      	str	r2, [r7, #4]
 8004bf6:	210f      	movs	r1, #15
 8004bf8:	187b      	adds	r3, r7, r1
 8004bfa:	1c02      	adds	r2, r0, #0
 8004bfc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004bfe:	68ba      	ldr	r2, [r7, #8]
 8004c00:	187b      	adds	r3, r7, r1
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	b25b      	sxtb	r3, r3
 8004c06:	0011      	movs	r1, r2
 8004c08:	0018      	movs	r0, r3
 8004c0a:	f7ff ff5d 	bl	8004ac8 <__NVIC_SetPriority>
}
 8004c0e:	46c0      	nop			; (mov r8, r8)
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b004      	add	sp, #16
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b082      	sub	sp, #8
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	0018      	movs	r0, r3
 8004c22:	f7ff ffbf 	bl	8004ba4 <SysTick_Config>
 8004c26:	0003      	movs	r3, r0
}
 8004c28:	0018      	movs	r0, r3
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b002      	add	sp, #8
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c3e:	e14f      	b.n	8004ee0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2101      	movs	r1, #1
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	4091      	lsls	r1, r2
 8004c4a:	000a      	movs	r2, r1
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d100      	bne.n	8004c58 <HAL_GPIO_Init+0x28>
 8004c56:	e140      	b.n	8004eda <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	2203      	movs	r2, #3
 8004c5e:	4013      	ands	r3, r2
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d005      	beq.n	8004c70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	2203      	movs	r2, #3
 8004c6a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d130      	bne.n	8004cd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	2203      	movs	r2, #3
 8004c7c:	409a      	lsls	r2, r3
 8004c7e:	0013      	movs	r3, r2
 8004c80:	43da      	mvns	r2, r3
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	4013      	ands	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	005b      	lsls	r3, r3, #1
 8004c90:	409a      	lsls	r2, r3
 8004c92:	0013      	movs	r3, r2
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	409a      	lsls	r2, r3
 8004cac:	0013      	movs	r3, r2
 8004cae:	43da      	mvns	r2, r3
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	091b      	lsrs	r3, r3, #4
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	401a      	ands	r2, r3
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	409a      	lsls	r2, r3
 8004cc4:	0013      	movs	r3, r2
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	2203      	movs	r2, #3
 8004cd8:	4013      	ands	r3, r2
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	d017      	beq.n	8004d0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	2203      	movs	r2, #3
 8004cea:	409a      	lsls	r2, r3
 8004cec:	0013      	movs	r3, r2
 8004cee:	43da      	mvns	r2, r3
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	689a      	ldr	r2, [r3, #8]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	409a      	lsls	r2, r3
 8004d00:	0013      	movs	r3, r2
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2203      	movs	r2, #3
 8004d14:	4013      	ands	r3, r2
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d123      	bne.n	8004d62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	08da      	lsrs	r2, r3, #3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	3208      	adds	r2, #8
 8004d22:	0092      	lsls	r2, r2, #2
 8004d24:	58d3      	ldr	r3, [r2, r3]
 8004d26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	2207      	movs	r2, #7
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	220f      	movs	r2, #15
 8004d32:	409a      	lsls	r2, r3
 8004d34:	0013      	movs	r3, r2
 8004d36:	43da      	mvns	r2, r3
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	691a      	ldr	r2, [r3, #16]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2107      	movs	r1, #7
 8004d46:	400b      	ands	r3, r1
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	409a      	lsls	r2, r3
 8004d4c:	0013      	movs	r3, r2
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	08da      	lsrs	r2, r3, #3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3208      	adds	r2, #8
 8004d5c:	0092      	lsls	r2, r2, #2
 8004d5e:	6939      	ldr	r1, [r7, #16]
 8004d60:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	2203      	movs	r2, #3
 8004d6e:	409a      	lsls	r2, r3
 8004d70:	0013      	movs	r3, r2
 8004d72:	43da      	mvns	r2, r3
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4013      	ands	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2203      	movs	r2, #3
 8004d80:	401a      	ands	r2, r3
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	005b      	lsls	r3, r3, #1
 8004d86:	409a      	lsls	r2, r3
 8004d88:	0013      	movs	r3, r2
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	23c0      	movs	r3, #192	; 0xc0
 8004d9c:	029b      	lsls	r3, r3, #10
 8004d9e:	4013      	ands	r3, r2
 8004da0:	d100      	bne.n	8004da4 <HAL_GPIO_Init+0x174>
 8004da2:	e09a      	b.n	8004eda <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004da4:	4b54      	ldr	r3, [pc, #336]	; (8004ef8 <HAL_GPIO_Init+0x2c8>)
 8004da6:	699a      	ldr	r2, [r3, #24]
 8004da8:	4b53      	ldr	r3, [pc, #332]	; (8004ef8 <HAL_GPIO_Init+0x2c8>)
 8004daa:	2101      	movs	r1, #1
 8004dac:	430a      	orrs	r2, r1
 8004dae:	619a      	str	r2, [r3, #24]
 8004db0:	4b51      	ldr	r3, [pc, #324]	; (8004ef8 <HAL_GPIO_Init+0x2c8>)
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	2201      	movs	r2, #1
 8004db6:	4013      	ands	r3, r2
 8004db8:	60bb      	str	r3, [r7, #8]
 8004dba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004dbc:	4a4f      	ldr	r2, [pc, #316]	; (8004efc <HAL_GPIO_Init+0x2cc>)
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	089b      	lsrs	r3, r3, #2
 8004dc2:	3302      	adds	r3, #2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	589b      	ldr	r3, [r3, r2]
 8004dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2203      	movs	r2, #3
 8004dce:	4013      	ands	r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	220f      	movs	r2, #15
 8004dd4:	409a      	lsls	r2, r3
 8004dd6:	0013      	movs	r3, r2
 8004dd8:	43da      	mvns	r2, r3
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	2390      	movs	r3, #144	; 0x90
 8004de4:	05db      	lsls	r3, r3, #23
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d013      	beq.n	8004e12 <HAL_GPIO_Init+0x1e2>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a44      	ldr	r2, [pc, #272]	; (8004f00 <HAL_GPIO_Init+0x2d0>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00d      	beq.n	8004e0e <HAL_GPIO_Init+0x1de>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a43      	ldr	r2, [pc, #268]	; (8004f04 <HAL_GPIO_Init+0x2d4>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d007      	beq.n	8004e0a <HAL_GPIO_Init+0x1da>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a42      	ldr	r2, [pc, #264]	; (8004f08 <HAL_GPIO_Init+0x2d8>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d101      	bne.n	8004e06 <HAL_GPIO_Init+0x1d6>
 8004e02:	2303      	movs	r3, #3
 8004e04:	e006      	b.n	8004e14 <HAL_GPIO_Init+0x1e4>
 8004e06:	2305      	movs	r3, #5
 8004e08:	e004      	b.n	8004e14 <HAL_GPIO_Init+0x1e4>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e002      	b.n	8004e14 <HAL_GPIO_Init+0x1e4>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e000      	b.n	8004e14 <HAL_GPIO_Init+0x1e4>
 8004e12:	2300      	movs	r3, #0
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	2103      	movs	r1, #3
 8004e18:	400a      	ands	r2, r1
 8004e1a:	0092      	lsls	r2, r2, #2
 8004e1c:	4093      	lsls	r3, r2
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e24:	4935      	ldr	r1, [pc, #212]	; (8004efc <HAL_GPIO_Init+0x2cc>)
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	089b      	lsrs	r3, r3, #2
 8004e2a:	3302      	adds	r3, #2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e32:	4b36      	ldr	r3, [pc, #216]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	43da      	mvns	r2, r3
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	4013      	ands	r3, r2
 8004e40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	2380      	movs	r3, #128	; 0x80
 8004e48:	035b      	lsls	r3, r3, #13
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	d003      	beq.n	8004e56 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004e56:	4b2d      	ldr	r3, [pc, #180]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004e5c:	4b2b      	ldr	r3, [pc, #172]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	43da      	mvns	r2, r3
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685a      	ldr	r2, [r3, #4]
 8004e70:	2380      	movs	r3, #128	; 0x80
 8004e72:	039b      	lsls	r3, r3, #14
 8004e74:	4013      	ands	r3, r2
 8004e76:	d003      	beq.n	8004e80 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004e80:	4b22      	ldr	r3, [pc, #136]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8004e86:	4b21      	ldr	r3, [pc, #132]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	43da      	mvns	r2, r3
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	4013      	ands	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	2380      	movs	r3, #128	; 0x80
 8004e9c:	029b      	lsls	r3, r3, #10
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d003      	beq.n	8004eaa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004eaa:	4b18      	ldr	r3, [pc, #96]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8004eb0:	4b16      	ldr	r3, [pc, #88]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	43da      	mvns	r2, r3
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	025b      	lsls	r3, r3, #9
 8004ec8:	4013      	ands	r3, r2
 8004eca:	d003      	beq.n	8004ed4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004ed4:	4b0d      	ldr	r3, [pc, #52]	; (8004f0c <HAL_GPIO_Init+0x2dc>)
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	3301      	adds	r3, #1
 8004ede:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	40da      	lsrs	r2, r3
 8004ee8:	1e13      	subs	r3, r2, #0
 8004eea:	d000      	beq.n	8004eee <HAL_GPIO_Init+0x2be>
 8004eec:	e6a8      	b.n	8004c40 <HAL_GPIO_Init+0x10>
  } 
}
 8004eee:	46c0      	nop			; (mov r8, r8)
 8004ef0:	46c0      	nop			; (mov r8, r8)
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	b006      	add	sp, #24
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	40021000 	.word	0x40021000
 8004efc:	40010000 	.word	0x40010000
 8004f00:	48000400 	.word	0x48000400
 8004f04:	48000800 	.word	0x48000800
 8004f08:	48000c00 	.word	0x48000c00
 8004f0c:	40010400 	.word	0x40010400

08004f10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	0008      	movs	r0, r1
 8004f1a:	0011      	movs	r1, r2
 8004f1c:	1cbb      	adds	r3, r7, #2
 8004f1e:	1c02      	adds	r2, r0, #0
 8004f20:	801a      	strh	r2, [r3, #0]
 8004f22:	1c7b      	adds	r3, r7, #1
 8004f24:	1c0a      	adds	r2, r1, #0
 8004f26:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f28:	1c7b      	adds	r3, r7, #1
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d004      	beq.n	8004f3a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f30:	1cbb      	adds	r3, r7, #2
 8004f32:	881a      	ldrh	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f38:	e003      	b.n	8004f42 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f3a:	1cbb      	adds	r3, r7, #2
 8004f3c:	881a      	ldrh	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f42:	46c0      	nop			; (mov r8, r8)
 8004f44:	46bd      	mov	sp, r7
 8004f46:	b002      	add	sp, #8
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b088      	sub	sp, #32
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e305      	b.n	800556a <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2201      	movs	r2, #1
 8004f64:	4013      	ands	r3, r2
 8004f66:	d100      	bne.n	8004f6a <HAL_RCC_OscConfig+0x1e>
 8004f68:	e08d      	b.n	8005086 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004f6a:	4bc5      	ldr	r3, [pc, #788]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	220c      	movs	r2, #12
 8004f70:	4013      	ands	r3, r2
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d00e      	beq.n	8004f94 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f76:	4bc2      	ldr	r3, [pc, #776]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	220c      	movs	r2, #12
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	2b08      	cmp	r3, #8
 8004f80:	d116      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x64>
 8004f82:	4bbf      	ldr	r3, [pc, #764]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	23c0      	movs	r3, #192	; 0xc0
 8004f88:	025b      	lsls	r3, r3, #9
 8004f8a:	401a      	ands	r2, r3
 8004f8c:	2380      	movs	r3, #128	; 0x80
 8004f8e:	025b      	lsls	r3, r3, #9
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d10d      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f94:	4bba      	ldr	r3, [pc, #744]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	2380      	movs	r3, #128	; 0x80
 8004f9a:	029b      	lsls	r3, r3, #10
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	d100      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x56>
 8004fa0:	e070      	b.n	8005084 <HAL_RCC_OscConfig+0x138>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d000      	beq.n	8004fac <HAL_RCC_OscConfig+0x60>
 8004faa:	e06b      	b.n	8005084 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e2dc      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d107      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x7c>
 8004fb8:	4bb1      	ldr	r3, [pc, #708]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	4bb0      	ldr	r3, [pc, #704]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004fbe:	2180      	movs	r1, #128	; 0x80
 8004fc0:	0249      	lsls	r1, r1, #9
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	e02f      	b.n	8005028 <HAL_RCC_OscConfig+0xdc>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10c      	bne.n	8004fea <HAL_RCC_OscConfig+0x9e>
 8004fd0:	4bab      	ldr	r3, [pc, #684]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	4baa      	ldr	r3, [pc, #680]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004fd6:	49ab      	ldr	r1, [pc, #684]	; (8005284 <HAL_RCC_OscConfig+0x338>)
 8004fd8:	400a      	ands	r2, r1
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	4ba8      	ldr	r3, [pc, #672]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	4ba7      	ldr	r3, [pc, #668]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004fe2:	49a9      	ldr	r1, [pc, #676]	; (8005288 <HAL_RCC_OscConfig+0x33c>)
 8004fe4:	400a      	ands	r2, r1
 8004fe6:	601a      	str	r2, [r3, #0]
 8004fe8:	e01e      	b.n	8005028 <HAL_RCC_OscConfig+0xdc>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	2b05      	cmp	r3, #5
 8004ff0:	d10e      	bne.n	8005010 <HAL_RCC_OscConfig+0xc4>
 8004ff2:	4ba3      	ldr	r3, [pc, #652]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	4ba2      	ldr	r3, [pc, #648]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8004ff8:	2180      	movs	r1, #128	; 0x80
 8004ffa:	02c9      	lsls	r1, r1, #11
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	601a      	str	r2, [r3, #0]
 8005000:	4b9f      	ldr	r3, [pc, #636]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	4b9e      	ldr	r3, [pc, #632]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005006:	2180      	movs	r1, #128	; 0x80
 8005008:	0249      	lsls	r1, r1, #9
 800500a:	430a      	orrs	r2, r1
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	e00b      	b.n	8005028 <HAL_RCC_OscConfig+0xdc>
 8005010:	4b9b      	ldr	r3, [pc, #620]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4b9a      	ldr	r3, [pc, #616]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005016:	499b      	ldr	r1, [pc, #620]	; (8005284 <HAL_RCC_OscConfig+0x338>)
 8005018:	400a      	ands	r2, r1
 800501a:	601a      	str	r2, [r3, #0]
 800501c:	4b98      	ldr	r3, [pc, #608]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	4b97      	ldr	r3, [pc, #604]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005022:	4999      	ldr	r1, [pc, #612]	; (8005288 <HAL_RCC_OscConfig+0x33c>)
 8005024:	400a      	ands	r2, r1
 8005026:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d014      	beq.n	800505a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005030:	f7ff fa02 	bl	8004438 <HAL_GetTick>
 8005034:	0003      	movs	r3, r0
 8005036:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800503a:	f7ff f9fd 	bl	8004438 <HAL_GetTick>
 800503e:	0002      	movs	r2, r0
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b64      	cmp	r3, #100	; 0x64
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e28e      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504c:	4b8c      	ldr	r3, [pc, #560]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	2380      	movs	r3, #128	; 0x80
 8005052:	029b      	lsls	r3, r3, #10
 8005054:	4013      	ands	r3, r2
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0xee>
 8005058:	e015      	b.n	8005086 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505a:	f7ff f9ed 	bl	8004438 <HAL_GetTick>
 800505e:	0003      	movs	r3, r0
 8005060:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005062:	e008      	b.n	8005076 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005064:	f7ff f9e8 	bl	8004438 <HAL_GetTick>
 8005068:	0002      	movs	r2, r0
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b64      	cmp	r3, #100	; 0x64
 8005070:	d901      	bls.n	8005076 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e279      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005076:	4b82      	ldr	r3, [pc, #520]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	2380      	movs	r3, #128	; 0x80
 800507c:	029b      	lsls	r3, r3, #10
 800507e:	4013      	ands	r3, r2
 8005080:	d1f0      	bne.n	8005064 <HAL_RCC_OscConfig+0x118>
 8005082:	e000      	b.n	8005086 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005084:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2202      	movs	r2, #2
 800508c:	4013      	ands	r3, r2
 800508e:	d100      	bne.n	8005092 <HAL_RCC_OscConfig+0x146>
 8005090:	e06c      	b.n	800516c <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005092:	4b7b      	ldr	r3, [pc, #492]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	220c      	movs	r2, #12
 8005098:	4013      	ands	r3, r2
 800509a:	d00e      	beq.n	80050ba <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800509c:	4b78      	ldr	r3, [pc, #480]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	220c      	movs	r2, #12
 80050a2:	4013      	ands	r3, r2
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	d11f      	bne.n	80050e8 <HAL_RCC_OscConfig+0x19c>
 80050a8:	4b75      	ldr	r3, [pc, #468]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80050aa:	685a      	ldr	r2, [r3, #4]
 80050ac:	23c0      	movs	r3, #192	; 0xc0
 80050ae:	025b      	lsls	r3, r3, #9
 80050b0:	401a      	ands	r2, r3
 80050b2:	2380      	movs	r3, #128	; 0x80
 80050b4:	021b      	lsls	r3, r3, #8
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d116      	bne.n	80050e8 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ba:	4b71      	ldr	r3, [pc, #452]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2202      	movs	r2, #2
 80050c0:	4013      	ands	r3, r2
 80050c2:	d005      	beq.n	80050d0 <HAL_RCC_OscConfig+0x184>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d001      	beq.n	80050d0 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e24c      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d0:	4b6b      	ldr	r3, [pc, #428]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	22f8      	movs	r2, #248	; 0xf8
 80050d6:	4393      	bics	r3, r2
 80050d8:	0019      	movs	r1, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	00da      	lsls	r2, r3, #3
 80050e0:	4b67      	ldr	r3, [pc, #412]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80050e2:	430a      	orrs	r2, r1
 80050e4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050e6:	e041      	b.n	800516c <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d024      	beq.n	800513a <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050f0:	4b63      	ldr	r3, [pc, #396]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	4b62      	ldr	r3, [pc, #392]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80050f6:	2101      	movs	r1, #1
 80050f8:	430a      	orrs	r2, r1
 80050fa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050fc:	f7ff f99c 	bl	8004438 <HAL_GetTick>
 8005100:	0003      	movs	r3, r0
 8005102:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005104:	e008      	b.n	8005118 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005106:	f7ff f997 	bl	8004438 <HAL_GetTick>
 800510a:	0002      	movs	r2, r0
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e228      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005118:	4b59      	ldr	r3, [pc, #356]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2202      	movs	r2, #2
 800511e:	4013      	ands	r3, r2
 8005120:	d0f1      	beq.n	8005106 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005122:	4b57      	ldr	r3, [pc, #348]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	22f8      	movs	r2, #248	; 0xf8
 8005128:	4393      	bics	r3, r2
 800512a:	0019      	movs	r1, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	00da      	lsls	r2, r3, #3
 8005132:	4b53      	ldr	r3, [pc, #332]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005134:	430a      	orrs	r2, r1
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	e018      	b.n	800516c <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800513a:	4b51      	ldr	r3, [pc, #324]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	4b50      	ldr	r3, [pc, #320]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005140:	2101      	movs	r1, #1
 8005142:	438a      	bics	r2, r1
 8005144:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005146:	f7ff f977 	bl	8004438 <HAL_GetTick>
 800514a:	0003      	movs	r3, r0
 800514c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005150:	f7ff f972 	bl	8004438 <HAL_GetTick>
 8005154:	0002      	movs	r2, r0
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b02      	cmp	r3, #2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e203      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005162:	4b47      	ldr	r3, [pc, #284]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2202      	movs	r2, #2
 8005168:	4013      	ands	r3, r2
 800516a:	d1f1      	bne.n	8005150 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2208      	movs	r2, #8
 8005172:	4013      	ands	r3, r2
 8005174:	d036      	beq.n	80051e4 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d019      	beq.n	80051b2 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800517e:	4b40      	ldr	r3, [pc, #256]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005182:	4b3f      	ldr	r3, [pc, #252]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005184:	2101      	movs	r1, #1
 8005186:	430a      	orrs	r2, r1
 8005188:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800518a:	f7ff f955 	bl	8004438 <HAL_GetTick>
 800518e:	0003      	movs	r3, r0
 8005190:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005192:	e008      	b.n	80051a6 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005194:	f7ff f950 	bl	8004438 <HAL_GetTick>
 8005198:	0002      	movs	r2, r0
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e1e1      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051a6:	4b36      	ldr	r3, [pc, #216]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80051a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051aa:	2202      	movs	r2, #2
 80051ac:	4013      	ands	r3, r2
 80051ae:	d0f1      	beq.n	8005194 <HAL_RCC_OscConfig+0x248>
 80051b0:	e018      	b.n	80051e4 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051b2:	4b33      	ldr	r3, [pc, #204]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80051b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051b6:	4b32      	ldr	r3, [pc, #200]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80051b8:	2101      	movs	r1, #1
 80051ba:	438a      	bics	r2, r1
 80051bc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051be:	f7ff f93b 	bl	8004438 <HAL_GetTick>
 80051c2:	0003      	movs	r3, r0
 80051c4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051c8:	f7ff f936 	bl	8004438 <HAL_GetTick>
 80051cc:	0002      	movs	r2, r0
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e1c7      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051da:	4b29      	ldr	r3, [pc, #164]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80051dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051de:	2202      	movs	r2, #2
 80051e0:	4013      	ands	r3, r2
 80051e2:	d1f1      	bne.n	80051c8 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2204      	movs	r2, #4
 80051ea:	4013      	ands	r3, r2
 80051ec:	d100      	bne.n	80051f0 <HAL_RCC_OscConfig+0x2a4>
 80051ee:	e0b5      	b.n	800535c <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051f0:	201f      	movs	r0, #31
 80051f2:	183b      	adds	r3, r7, r0
 80051f4:	2200      	movs	r2, #0
 80051f6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051f8:	4b21      	ldr	r3, [pc, #132]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 80051fa:	69da      	ldr	r2, [r3, #28]
 80051fc:	2380      	movs	r3, #128	; 0x80
 80051fe:	055b      	lsls	r3, r3, #21
 8005200:	4013      	ands	r3, r2
 8005202:	d110      	bne.n	8005226 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005204:	4b1e      	ldr	r3, [pc, #120]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005206:	69da      	ldr	r2, [r3, #28]
 8005208:	4b1d      	ldr	r3, [pc, #116]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 800520a:	2180      	movs	r1, #128	; 0x80
 800520c:	0549      	lsls	r1, r1, #21
 800520e:	430a      	orrs	r2, r1
 8005210:	61da      	str	r2, [r3, #28]
 8005212:	4b1b      	ldr	r3, [pc, #108]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005214:	69da      	ldr	r2, [r3, #28]
 8005216:	2380      	movs	r3, #128	; 0x80
 8005218:	055b      	lsls	r3, r3, #21
 800521a:	4013      	ands	r3, r2
 800521c:	60fb      	str	r3, [r7, #12]
 800521e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005220:	183b      	adds	r3, r7, r0
 8005222:	2201      	movs	r2, #1
 8005224:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005226:	4b19      	ldr	r3, [pc, #100]	; (800528c <HAL_RCC_OscConfig+0x340>)
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	2380      	movs	r3, #128	; 0x80
 800522c:	005b      	lsls	r3, r3, #1
 800522e:	4013      	ands	r3, r2
 8005230:	d11a      	bne.n	8005268 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005232:	4b16      	ldr	r3, [pc, #88]	; (800528c <HAL_RCC_OscConfig+0x340>)
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	4b15      	ldr	r3, [pc, #84]	; (800528c <HAL_RCC_OscConfig+0x340>)
 8005238:	2180      	movs	r1, #128	; 0x80
 800523a:	0049      	lsls	r1, r1, #1
 800523c:	430a      	orrs	r2, r1
 800523e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005240:	f7ff f8fa 	bl	8004438 <HAL_GetTick>
 8005244:	0003      	movs	r3, r0
 8005246:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005248:	e008      	b.n	800525c <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800524a:	f7ff f8f5 	bl	8004438 <HAL_GetTick>
 800524e:	0002      	movs	r2, r0
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b64      	cmp	r3, #100	; 0x64
 8005256:	d901      	bls.n	800525c <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e186      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800525c:	4b0b      	ldr	r3, [pc, #44]	; (800528c <HAL_RCC_OscConfig+0x340>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	2380      	movs	r3, #128	; 0x80
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	4013      	ands	r3, r2
 8005266:	d0f0      	beq.n	800524a <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d10f      	bne.n	8005290 <HAL_RCC_OscConfig+0x344>
 8005270:	4b03      	ldr	r3, [pc, #12]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005272:	6a1a      	ldr	r2, [r3, #32]
 8005274:	4b02      	ldr	r3, [pc, #8]	; (8005280 <HAL_RCC_OscConfig+0x334>)
 8005276:	2101      	movs	r1, #1
 8005278:	430a      	orrs	r2, r1
 800527a:	621a      	str	r2, [r3, #32]
 800527c:	e036      	b.n	80052ec <HAL_RCC_OscConfig+0x3a0>
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	40021000 	.word	0x40021000
 8005284:	fffeffff 	.word	0xfffeffff
 8005288:	fffbffff 	.word	0xfffbffff
 800528c:	40007000 	.word	0x40007000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10c      	bne.n	80052b2 <HAL_RCC_OscConfig+0x366>
 8005298:	4bb6      	ldr	r3, [pc, #728]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 800529a:	6a1a      	ldr	r2, [r3, #32]
 800529c:	4bb5      	ldr	r3, [pc, #724]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 800529e:	2101      	movs	r1, #1
 80052a0:	438a      	bics	r2, r1
 80052a2:	621a      	str	r2, [r3, #32]
 80052a4:	4bb3      	ldr	r3, [pc, #716]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052a6:	6a1a      	ldr	r2, [r3, #32]
 80052a8:	4bb2      	ldr	r3, [pc, #712]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052aa:	2104      	movs	r1, #4
 80052ac:	438a      	bics	r2, r1
 80052ae:	621a      	str	r2, [r3, #32]
 80052b0:	e01c      	b.n	80052ec <HAL_RCC_OscConfig+0x3a0>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	2b05      	cmp	r3, #5
 80052b8:	d10c      	bne.n	80052d4 <HAL_RCC_OscConfig+0x388>
 80052ba:	4bae      	ldr	r3, [pc, #696]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052bc:	6a1a      	ldr	r2, [r3, #32]
 80052be:	4bad      	ldr	r3, [pc, #692]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052c0:	2104      	movs	r1, #4
 80052c2:	430a      	orrs	r2, r1
 80052c4:	621a      	str	r2, [r3, #32]
 80052c6:	4bab      	ldr	r3, [pc, #684]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052c8:	6a1a      	ldr	r2, [r3, #32]
 80052ca:	4baa      	ldr	r3, [pc, #680]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052cc:	2101      	movs	r1, #1
 80052ce:	430a      	orrs	r2, r1
 80052d0:	621a      	str	r2, [r3, #32]
 80052d2:	e00b      	b.n	80052ec <HAL_RCC_OscConfig+0x3a0>
 80052d4:	4ba7      	ldr	r3, [pc, #668]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052d6:	6a1a      	ldr	r2, [r3, #32]
 80052d8:	4ba6      	ldr	r3, [pc, #664]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052da:	2101      	movs	r1, #1
 80052dc:	438a      	bics	r2, r1
 80052de:	621a      	str	r2, [r3, #32]
 80052e0:	4ba4      	ldr	r3, [pc, #656]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052e2:	6a1a      	ldr	r2, [r3, #32]
 80052e4:	4ba3      	ldr	r3, [pc, #652]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80052e6:	2104      	movs	r1, #4
 80052e8:	438a      	bics	r2, r1
 80052ea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d014      	beq.n	800531e <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052f4:	f7ff f8a0 	bl	8004438 <HAL_GetTick>
 80052f8:	0003      	movs	r3, r0
 80052fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052fc:	e009      	b.n	8005312 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052fe:	f7ff f89b 	bl	8004438 <HAL_GetTick>
 8005302:	0002      	movs	r2, r0
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	4a9b      	ldr	r2, [pc, #620]	; (8005578 <HAL_RCC_OscConfig+0x62c>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e12b      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005312:	4b98      	ldr	r3, [pc, #608]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005314:	6a1b      	ldr	r3, [r3, #32]
 8005316:	2202      	movs	r2, #2
 8005318:	4013      	ands	r3, r2
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x3b2>
 800531c:	e013      	b.n	8005346 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800531e:	f7ff f88b 	bl	8004438 <HAL_GetTick>
 8005322:	0003      	movs	r3, r0
 8005324:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005326:	e009      	b.n	800533c <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005328:	f7ff f886 	bl	8004438 <HAL_GetTick>
 800532c:	0002      	movs	r2, r0
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	4a91      	ldr	r2, [pc, #580]	; (8005578 <HAL_RCC_OscConfig+0x62c>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e116      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800533c:	4b8d      	ldr	r3, [pc, #564]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	2202      	movs	r2, #2
 8005342:	4013      	ands	r3, r2
 8005344:	d1f0      	bne.n	8005328 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005346:	231f      	movs	r3, #31
 8005348:	18fb      	adds	r3, r7, r3
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	2b01      	cmp	r3, #1
 800534e:	d105      	bne.n	800535c <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005350:	4b88      	ldr	r3, [pc, #544]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005352:	69da      	ldr	r2, [r3, #28]
 8005354:	4b87      	ldr	r3, [pc, #540]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005356:	4989      	ldr	r1, [pc, #548]	; (800557c <HAL_RCC_OscConfig+0x630>)
 8005358:	400a      	ands	r2, r1
 800535a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2210      	movs	r2, #16
 8005362:	4013      	ands	r3, r2
 8005364:	d063      	beq.n	800542e <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d12a      	bne.n	80053c4 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800536e:	4b81      	ldr	r3, [pc, #516]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005370:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005372:	4b80      	ldr	r3, [pc, #512]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005374:	2104      	movs	r1, #4
 8005376:	430a      	orrs	r2, r1
 8005378:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800537a:	4b7e      	ldr	r3, [pc, #504]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 800537c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800537e:	4b7d      	ldr	r3, [pc, #500]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005380:	2101      	movs	r1, #1
 8005382:	430a      	orrs	r2, r1
 8005384:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005386:	f7ff f857 	bl	8004438 <HAL_GetTick>
 800538a:	0003      	movs	r3, r0
 800538c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800538e:	e008      	b.n	80053a2 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005390:	f7ff f852 	bl	8004438 <HAL_GetTick>
 8005394:	0002      	movs	r2, r0
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	2b02      	cmp	r3, #2
 800539c:	d901      	bls.n	80053a2 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e0e3      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80053a2:	4b74      	ldr	r3, [pc, #464]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a6:	2202      	movs	r2, #2
 80053a8:	4013      	ands	r3, r2
 80053aa:	d0f1      	beq.n	8005390 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053ac:	4b71      	ldr	r3, [pc, #452]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b0:	22f8      	movs	r2, #248	; 0xf8
 80053b2:	4393      	bics	r3, r2
 80053b4:	0019      	movs	r1, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	00da      	lsls	r2, r3, #3
 80053bc:	4b6d      	ldr	r3, [pc, #436]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053be:	430a      	orrs	r2, r1
 80053c0:	635a      	str	r2, [r3, #52]	; 0x34
 80053c2:	e034      	b.n	800542e <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	3305      	adds	r3, #5
 80053ca:	d111      	bne.n	80053f0 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80053cc:	4b69      	ldr	r3, [pc, #420]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053d0:	4b68      	ldr	r3, [pc, #416]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053d2:	2104      	movs	r1, #4
 80053d4:	438a      	bics	r2, r1
 80053d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053d8:	4b66      	ldr	r3, [pc, #408]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053dc:	22f8      	movs	r2, #248	; 0xf8
 80053de:	4393      	bics	r3, r2
 80053e0:	0019      	movs	r1, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	00da      	lsls	r2, r3, #3
 80053e8:	4b62      	ldr	r3, [pc, #392]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053ea:	430a      	orrs	r2, r1
 80053ec:	635a      	str	r2, [r3, #52]	; 0x34
 80053ee:	e01e      	b.n	800542e <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80053f0:	4b60      	ldr	r3, [pc, #384]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053f4:	4b5f      	ldr	r3, [pc, #380]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053f6:	2104      	movs	r1, #4
 80053f8:	430a      	orrs	r2, r1
 80053fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80053fc:	4b5d      	ldr	r3, [pc, #372]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80053fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005400:	4b5c      	ldr	r3, [pc, #368]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005402:	2101      	movs	r1, #1
 8005404:	438a      	bics	r2, r1
 8005406:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005408:	f7ff f816 	bl	8004438 <HAL_GetTick>
 800540c:	0003      	movs	r3, r0
 800540e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005410:	e008      	b.n	8005424 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005412:	f7ff f811 	bl	8004438 <HAL_GetTick>
 8005416:	0002      	movs	r2, r0
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d901      	bls.n	8005424 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e0a2      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005424:	4b53      	ldr	r3, [pc, #332]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005428:	2202      	movs	r2, #2
 800542a:	4013      	ands	r3, r2
 800542c:	d1f1      	bne.n	8005412 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a1b      	ldr	r3, [r3, #32]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d100      	bne.n	8005438 <HAL_RCC_OscConfig+0x4ec>
 8005436:	e097      	b.n	8005568 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005438:	4b4e      	ldr	r3, [pc, #312]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	220c      	movs	r2, #12
 800543e:	4013      	ands	r3, r2
 8005440:	2b08      	cmp	r3, #8
 8005442:	d100      	bne.n	8005446 <HAL_RCC_OscConfig+0x4fa>
 8005444:	e06b      	b.n	800551e <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d14c      	bne.n	80054e8 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800544e:	4b49      	ldr	r3, [pc, #292]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	4b48      	ldr	r3, [pc, #288]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005454:	494a      	ldr	r1, [pc, #296]	; (8005580 <HAL_RCC_OscConfig+0x634>)
 8005456:	400a      	ands	r2, r1
 8005458:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800545a:	f7fe ffed 	bl	8004438 <HAL_GetTick>
 800545e:	0003      	movs	r3, r0
 8005460:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005462:	e008      	b.n	8005476 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005464:	f7fe ffe8 	bl	8004438 <HAL_GetTick>
 8005468:	0002      	movs	r2, r0
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b02      	cmp	r3, #2
 8005470:	d901      	bls.n	8005476 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e079      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005476:	4b3f      	ldr	r3, [pc, #252]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	2380      	movs	r3, #128	; 0x80
 800547c:	049b      	lsls	r3, r3, #18
 800547e:	4013      	ands	r3, r2
 8005480:	d1f0      	bne.n	8005464 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005482:	4b3c      	ldr	r3, [pc, #240]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005486:	220f      	movs	r2, #15
 8005488:	4393      	bics	r3, r2
 800548a:	0019      	movs	r1, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005490:	4b38      	ldr	r3, [pc, #224]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005492:	430a      	orrs	r2, r1
 8005494:	62da      	str	r2, [r3, #44]	; 0x2c
 8005496:	4b37      	ldr	r3, [pc, #220]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	4a3a      	ldr	r2, [pc, #232]	; (8005584 <HAL_RCC_OscConfig+0x638>)
 800549c:	4013      	ands	r3, r2
 800549e:	0019      	movs	r1, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	431a      	orrs	r2, r3
 80054aa:	4b32      	ldr	r3, [pc, #200]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80054ac:	430a      	orrs	r2, r1
 80054ae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054b0:	4b30      	ldr	r3, [pc, #192]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	4b2f      	ldr	r3, [pc, #188]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80054b6:	2180      	movs	r1, #128	; 0x80
 80054b8:	0449      	lsls	r1, r1, #17
 80054ba:	430a      	orrs	r2, r1
 80054bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054be:	f7fe ffbb 	bl	8004438 <HAL_GetTick>
 80054c2:	0003      	movs	r3, r0
 80054c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054c6:	e008      	b.n	80054da <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054c8:	f7fe ffb6 	bl	8004438 <HAL_GetTick>
 80054cc:	0002      	movs	r2, r0
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d901      	bls.n	80054da <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e047      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054da:	4b26      	ldr	r3, [pc, #152]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	2380      	movs	r3, #128	; 0x80
 80054e0:	049b      	lsls	r3, r3, #18
 80054e2:	4013      	ands	r3, r2
 80054e4:	d0f0      	beq.n	80054c8 <HAL_RCC_OscConfig+0x57c>
 80054e6:	e03f      	b.n	8005568 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054e8:	4b22      	ldr	r3, [pc, #136]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	4b21      	ldr	r3, [pc, #132]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 80054ee:	4924      	ldr	r1, [pc, #144]	; (8005580 <HAL_RCC_OscConfig+0x634>)
 80054f0:	400a      	ands	r2, r1
 80054f2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054f4:	f7fe ffa0 	bl	8004438 <HAL_GetTick>
 80054f8:	0003      	movs	r3, r0
 80054fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054fc:	e008      	b.n	8005510 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054fe:	f7fe ff9b 	bl	8004438 <HAL_GetTick>
 8005502:	0002      	movs	r2, r0
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	2b02      	cmp	r3, #2
 800550a:	d901      	bls.n	8005510 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e02c      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005510:	4b18      	ldr	r3, [pc, #96]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	2380      	movs	r3, #128	; 0x80
 8005516:	049b      	lsls	r3, r3, #18
 8005518:	4013      	ands	r3, r2
 800551a:	d1f0      	bne.n	80054fe <HAL_RCC_OscConfig+0x5b2>
 800551c:	e024      	b.n	8005568 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	2b01      	cmp	r3, #1
 8005524:	d101      	bne.n	800552a <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e01f      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800552a:	4b12      	ldr	r3, [pc, #72]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005530:	4b10      	ldr	r3, [pc, #64]	; (8005574 <HAL_RCC_OscConfig+0x628>)
 8005532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005534:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005536:	697a      	ldr	r2, [r7, #20]
 8005538:	23c0      	movs	r3, #192	; 0xc0
 800553a:	025b      	lsls	r3, r3, #9
 800553c:	401a      	ands	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005542:	429a      	cmp	r2, r3
 8005544:	d10e      	bne.n	8005564 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	220f      	movs	r2, #15
 800554a:	401a      	ands	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005550:	429a      	cmp	r2, r3
 8005552:	d107      	bne.n	8005564 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	23f0      	movs	r3, #240	; 0xf0
 8005558:	039b      	lsls	r3, r3, #14
 800555a:	401a      	ands	r2, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e000      	b.n	800556a <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	0018      	movs	r0, r3
 800556c:	46bd      	mov	sp, r7
 800556e:	b008      	add	sp, #32
 8005570:	bd80      	pop	{r7, pc}
 8005572:	46c0      	nop			; (mov r8, r8)
 8005574:	40021000 	.word	0x40021000
 8005578:	00001388 	.word	0x00001388
 800557c:	efffffff 	.word	0xefffffff
 8005580:	feffffff 	.word	0xfeffffff
 8005584:	ffc27fff 	.word	0xffc27fff

08005588 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e0b3      	b.n	8005704 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800559c:	4b5b      	ldr	r3, [pc, #364]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2201      	movs	r2, #1
 80055a2:	4013      	ands	r3, r2
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d911      	bls.n	80055ce <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055aa:	4b58      	ldr	r3, [pc, #352]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2201      	movs	r2, #1
 80055b0:	4393      	bics	r3, r2
 80055b2:	0019      	movs	r1, r3
 80055b4:	4b55      	ldr	r3, [pc, #340]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 80055b6:	683a      	ldr	r2, [r7, #0]
 80055b8:	430a      	orrs	r2, r1
 80055ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055bc:	4b53      	ldr	r3, [pc, #332]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2201      	movs	r2, #1
 80055c2:	4013      	ands	r3, r2
 80055c4:	683a      	ldr	r2, [r7, #0]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d001      	beq.n	80055ce <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e09a      	b.n	8005704 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2202      	movs	r2, #2
 80055d4:	4013      	ands	r3, r2
 80055d6:	d015      	beq.n	8005604 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2204      	movs	r2, #4
 80055de:	4013      	ands	r3, r2
 80055e0:	d006      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80055e2:	4b4b      	ldr	r3, [pc, #300]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	4b4a      	ldr	r3, [pc, #296]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 80055e8:	21e0      	movs	r1, #224	; 0xe0
 80055ea:	00c9      	lsls	r1, r1, #3
 80055ec:	430a      	orrs	r2, r1
 80055ee:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055f0:	4b47      	ldr	r3, [pc, #284]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	22f0      	movs	r2, #240	; 0xf0
 80055f6:	4393      	bics	r3, r2
 80055f8:	0019      	movs	r1, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	689a      	ldr	r2, [r3, #8]
 80055fe:	4b44      	ldr	r3, [pc, #272]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2201      	movs	r2, #1
 800560a:	4013      	ands	r3, r2
 800560c:	d040      	beq.n	8005690 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d107      	bne.n	8005626 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005616:	4b3e      	ldr	r3, [pc, #248]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	2380      	movs	r3, #128	; 0x80
 800561c:	029b      	lsls	r3, r3, #10
 800561e:	4013      	ands	r3, r2
 8005620:	d114      	bne.n	800564c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e06e      	b.n	8005704 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	2b02      	cmp	r3, #2
 800562c:	d107      	bne.n	800563e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800562e:	4b38      	ldr	r3, [pc, #224]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	2380      	movs	r3, #128	; 0x80
 8005634:	049b      	lsls	r3, r3, #18
 8005636:	4013      	ands	r3, r2
 8005638:	d108      	bne.n	800564c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e062      	b.n	8005704 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800563e:	4b34      	ldr	r3, [pc, #208]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2202      	movs	r2, #2
 8005644:	4013      	ands	r3, r2
 8005646:	d101      	bne.n	800564c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e05b      	b.n	8005704 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800564c:	4b30      	ldr	r3, [pc, #192]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	2203      	movs	r2, #3
 8005652:	4393      	bics	r3, r2
 8005654:	0019      	movs	r1, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	4b2d      	ldr	r3, [pc, #180]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 800565c:	430a      	orrs	r2, r1
 800565e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005660:	f7fe feea 	bl	8004438 <HAL_GetTick>
 8005664:	0003      	movs	r3, r0
 8005666:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005668:	e009      	b.n	800567e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800566a:	f7fe fee5 	bl	8004438 <HAL_GetTick>
 800566e:	0002      	movs	r2, r0
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	4a27      	ldr	r2, [pc, #156]	; (8005714 <HAL_RCC_ClockConfig+0x18c>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d901      	bls.n	800567e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e042      	b.n	8005704 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567e:	4b24      	ldr	r3, [pc, #144]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	220c      	movs	r2, #12
 8005684:	401a      	ands	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	429a      	cmp	r2, r3
 800568e:	d1ec      	bne.n	800566a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005690:	4b1e      	ldr	r3, [pc, #120]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2201      	movs	r2, #1
 8005696:	4013      	ands	r3, r2
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	429a      	cmp	r2, r3
 800569c:	d211      	bcs.n	80056c2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800569e:	4b1b      	ldr	r3, [pc, #108]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2201      	movs	r2, #1
 80056a4:	4393      	bics	r3, r2
 80056a6:	0019      	movs	r1, r3
 80056a8:	4b18      	ldr	r3, [pc, #96]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	430a      	orrs	r2, r1
 80056ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056b0:	4b16      	ldr	r3, [pc, #88]	; (800570c <HAL_RCC_ClockConfig+0x184>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2201      	movs	r2, #1
 80056b6:	4013      	ands	r3, r2
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d001      	beq.n	80056c2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e020      	b.n	8005704 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2204      	movs	r2, #4
 80056c8:	4013      	ands	r3, r2
 80056ca:	d009      	beq.n	80056e0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80056cc:	4b10      	ldr	r3, [pc, #64]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	4a11      	ldr	r2, [pc, #68]	; (8005718 <HAL_RCC_ClockConfig+0x190>)
 80056d2:	4013      	ands	r3, r2
 80056d4:	0019      	movs	r1, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68da      	ldr	r2, [r3, #12]
 80056da:	4b0d      	ldr	r3, [pc, #52]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 80056dc:	430a      	orrs	r2, r1
 80056de:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80056e0:	f000 f820 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 80056e4:	0001      	movs	r1, r0
 80056e6:	4b0a      	ldr	r3, [pc, #40]	; (8005710 <HAL_RCC_ClockConfig+0x188>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	091b      	lsrs	r3, r3, #4
 80056ec:	220f      	movs	r2, #15
 80056ee:	4013      	ands	r3, r2
 80056f0:	4a0a      	ldr	r2, [pc, #40]	; (800571c <HAL_RCC_ClockConfig+0x194>)
 80056f2:	5cd3      	ldrb	r3, [r2, r3]
 80056f4:	000a      	movs	r2, r1
 80056f6:	40da      	lsrs	r2, r3
 80056f8:	4b09      	ldr	r3, [pc, #36]	; (8005720 <HAL_RCC_ClockConfig+0x198>)
 80056fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80056fc:	2003      	movs	r0, #3
 80056fe:	f7fe fe55 	bl	80043ac <HAL_InitTick>
  
  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	0018      	movs	r0, r3
 8005706:	46bd      	mov	sp, r7
 8005708:	b004      	add	sp, #16
 800570a:	bd80      	pop	{r7, pc}
 800570c:	40022000 	.word	0x40022000
 8005710:	40021000 	.word	0x40021000
 8005714:	00001388 	.word	0x00001388
 8005718:	fffff8ff 	.word	0xfffff8ff
 800571c:	08008938 	.word	0x08008938
 8005720:	20000020 	.word	0x20000020

08005724 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	2300      	movs	r3, #0
 8005730:	60bb      	str	r3, [r7, #8]
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]
 8005736:	2300      	movs	r3, #0
 8005738:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800573a:	2300      	movs	r3, #0
 800573c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800573e:	4b21      	ldr	r3, [pc, #132]	; (80057c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	220c      	movs	r2, #12
 8005748:	4013      	ands	r3, r2
 800574a:	2b04      	cmp	r3, #4
 800574c:	d002      	beq.n	8005754 <HAL_RCC_GetSysClockFreq+0x30>
 800574e:	2b08      	cmp	r3, #8
 8005750:	d003      	beq.n	800575a <HAL_RCC_GetSysClockFreq+0x36>
 8005752:	e02e      	b.n	80057b2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005754:	4b1c      	ldr	r3, [pc, #112]	; (80057c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005756:	613b      	str	r3, [r7, #16]
      break;
 8005758:	e02e      	b.n	80057b8 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	0c9b      	lsrs	r3, r3, #18
 800575e:	220f      	movs	r2, #15
 8005760:	4013      	ands	r3, r2
 8005762:	4a1a      	ldr	r2, [pc, #104]	; (80057cc <HAL_RCC_GetSysClockFreq+0xa8>)
 8005764:	5cd3      	ldrb	r3, [r2, r3]
 8005766:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005768:	4b16      	ldr	r3, [pc, #88]	; (80057c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800576a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800576c:	220f      	movs	r2, #15
 800576e:	4013      	ands	r3, r2
 8005770:	4a17      	ldr	r2, [pc, #92]	; (80057d0 <HAL_RCC_GetSysClockFreq+0xac>)
 8005772:	5cd3      	ldrb	r3, [r2, r3]
 8005774:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	23c0      	movs	r3, #192	; 0xc0
 800577a:	025b      	lsls	r3, r3, #9
 800577c:	401a      	ands	r2, r3
 800577e:	2380      	movs	r3, #128	; 0x80
 8005780:	025b      	lsls	r3, r3, #9
 8005782:	429a      	cmp	r2, r3
 8005784:	d109      	bne.n	800579a <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005786:	68b9      	ldr	r1, [r7, #8]
 8005788:	480f      	ldr	r0, [pc, #60]	; (80057c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 800578a:	f7fa fcbb 	bl	8000104 <__udivsi3>
 800578e:	0003      	movs	r3, r0
 8005790:	001a      	movs	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4353      	muls	r3, r2
 8005796:	617b      	str	r3, [r7, #20]
 8005798:	e008      	b.n	80057ac <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800579a:	68b9      	ldr	r1, [r7, #8]
 800579c:	480a      	ldr	r0, [pc, #40]	; (80057c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 800579e:	f7fa fcb1 	bl	8000104 <__udivsi3>
 80057a2:	0003      	movs	r3, r0
 80057a4:	001a      	movs	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4353      	muls	r3, r2
 80057aa:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	613b      	str	r3, [r7, #16]
      break;
 80057b0:	e002      	b.n	80057b8 <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80057b2:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80057b4:	613b      	str	r3, [r7, #16]
      break;
 80057b6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80057b8:	693b      	ldr	r3, [r7, #16]
}
 80057ba:	0018      	movs	r0, r3
 80057bc:	46bd      	mov	sp, r7
 80057be:	b006      	add	sp, #24
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	46c0      	nop			; (mov r8, r8)
 80057c4:	40021000 	.word	0x40021000
 80057c8:	007a1200 	.word	0x007a1200
 80057cc:	08008948 	.word	0x08008948
 80057d0:	08008958 	.word	0x08008958

080057d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e0a8      	b.n	8005938 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d109      	bne.n	8005802 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	2382      	movs	r3, #130	; 0x82
 80057f4:	005b      	lsls	r3, r3, #1
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d009      	beq.n	800580e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	61da      	str	r2, [r3, #28]
 8005800:	e005      	b.n	800580e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	225d      	movs	r2, #93	; 0x5d
 8005818:	5c9b      	ldrb	r3, [r3, r2]
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d107      	bne.n	8005830 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	225c      	movs	r2, #92	; 0x5c
 8005824:	2100      	movs	r1, #0
 8005826:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	0018      	movs	r0, r3
 800582c:	f7fe fd18 	bl	8004260 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	225d      	movs	r2, #93	; 0x5d
 8005834:	2102      	movs	r1, #2
 8005836:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2140      	movs	r1, #64	; 0x40
 8005844:	438a      	bics	r2, r1
 8005846:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68da      	ldr	r2, [r3, #12]
 800584c:	23e0      	movs	r3, #224	; 0xe0
 800584e:	00db      	lsls	r3, r3, #3
 8005850:	429a      	cmp	r2, r3
 8005852:	d902      	bls.n	800585a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005854:	2300      	movs	r3, #0
 8005856:	60fb      	str	r3, [r7, #12]
 8005858:	e002      	b.n	8005860 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800585a:	2380      	movs	r3, #128	; 0x80
 800585c:	015b      	lsls	r3, r3, #5
 800585e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	68da      	ldr	r2, [r3, #12]
 8005864:	23f0      	movs	r3, #240	; 0xf0
 8005866:	011b      	lsls	r3, r3, #4
 8005868:	429a      	cmp	r2, r3
 800586a:	d008      	beq.n	800587e <HAL_SPI_Init+0xaa>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	23e0      	movs	r3, #224	; 0xe0
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	429a      	cmp	r2, r3
 8005876:	d002      	beq.n	800587e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	2382      	movs	r3, #130	; 0x82
 8005884:	005b      	lsls	r3, r3, #1
 8005886:	401a      	ands	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6899      	ldr	r1, [r3, #8]
 800588c:	2384      	movs	r3, #132	; 0x84
 800588e:	021b      	lsls	r3, r3, #8
 8005890:	400b      	ands	r3, r1
 8005892:	431a      	orrs	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2102      	movs	r1, #2
 800589a:	400b      	ands	r3, r1
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	2101      	movs	r1, #1
 80058a4:	400b      	ands	r3, r1
 80058a6:	431a      	orrs	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6999      	ldr	r1, [r3, #24]
 80058ac:	2380      	movs	r3, #128	; 0x80
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	400b      	ands	r3, r1
 80058b2:	431a      	orrs	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	69db      	ldr	r3, [r3, #28]
 80058b8:	2138      	movs	r1, #56	; 0x38
 80058ba:	400b      	ands	r3, r1
 80058bc:	431a      	orrs	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	2180      	movs	r1, #128	; 0x80
 80058c4:	400b      	ands	r3, r1
 80058c6:	431a      	orrs	r2, r3
 80058c8:	0011      	movs	r1, r2
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058ce:	2380      	movs	r3, #128	; 0x80
 80058d0:	019b      	lsls	r3, r3, #6
 80058d2:	401a      	ands	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	430a      	orrs	r2, r1
 80058da:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	0c1b      	lsrs	r3, r3, #16
 80058e2:	2204      	movs	r2, #4
 80058e4:	401a      	ands	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	2110      	movs	r1, #16
 80058ec:	400b      	ands	r3, r1
 80058ee:	431a      	orrs	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058f4:	2108      	movs	r1, #8
 80058f6:	400b      	ands	r3, r1
 80058f8:	431a      	orrs	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68d9      	ldr	r1, [r3, #12]
 80058fe:	23f0      	movs	r3, #240	; 0xf0
 8005900:	011b      	lsls	r3, r3, #4
 8005902:	400b      	ands	r3, r1
 8005904:	431a      	orrs	r2, r3
 8005906:	0011      	movs	r1, r2
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	2380      	movs	r3, #128	; 0x80
 800590c:	015b      	lsls	r3, r3, #5
 800590e:	401a      	ands	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	430a      	orrs	r2, r1
 8005916:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	69da      	ldr	r2, [r3, #28]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4907      	ldr	r1, [pc, #28]	; (8005940 <HAL_SPI_Init+0x16c>)
 8005924:	400a      	ands	r2, r1
 8005926:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	225d      	movs	r2, #93	; 0x5d
 8005932:	2101      	movs	r1, #1
 8005934:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	0018      	movs	r0, r3
 800593a:	46bd      	mov	sp, r7
 800593c:	b004      	add	sp, #16
 800593e:	bd80      	pop	{r7, pc}
 8005940:	fffff7ff 	.word	0xfffff7ff

08005944 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b088      	sub	sp, #32
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	603b      	str	r3, [r7, #0]
 8005950:	1dbb      	adds	r3, r7, #6
 8005952:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005954:	231f      	movs	r3, #31
 8005956:	18fb      	adds	r3, r7, r3
 8005958:	2200      	movs	r2, #0
 800595a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	225c      	movs	r2, #92	; 0x5c
 8005960:	5c9b      	ldrb	r3, [r3, r2]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d101      	bne.n	800596a <HAL_SPI_Transmit+0x26>
 8005966:	2302      	movs	r3, #2
 8005968:	e147      	b.n	8005bfa <HAL_SPI_Transmit+0x2b6>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	225c      	movs	r2, #92	; 0x5c
 800596e:	2101      	movs	r1, #1
 8005970:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005972:	f7fe fd61 	bl	8004438 <HAL_GetTick>
 8005976:	0003      	movs	r3, r0
 8005978:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800597a:	2316      	movs	r3, #22
 800597c:	18fb      	adds	r3, r7, r3
 800597e:	1dba      	adds	r2, r7, #6
 8005980:	8812      	ldrh	r2, [r2, #0]
 8005982:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	225d      	movs	r2, #93	; 0x5d
 8005988:	5c9b      	ldrb	r3, [r3, r2]
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b01      	cmp	r3, #1
 800598e:	d004      	beq.n	800599a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005990:	231f      	movs	r3, #31
 8005992:	18fb      	adds	r3, r7, r3
 8005994:	2202      	movs	r2, #2
 8005996:	701a      	strb	r2, [r3, #0]
    goto error;
 8005998:	e128      	b.n	8005bec <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d003      	beq.n	80059a8 <HAL_SPI_Transmit+0x64>
 80059a0:	1dbb      	adds	r3, r7, #6
 80059a2:	881b      	ldrh	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d104      	bne.n	80059b2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80059a8:	231f      	movs	r3, #31
 80059aa:	18fb      	adds	r3, r7, r3
 80059ac:	2201      	movs	r2, #1
 80059ae:	701a      	strb	r2, [r3, #0]
    goto error;
 80059b0:	e11c      	b.n	8005bec <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	225d      	movs	r2, #93	; 0x5d
 80059b6:	2103      	movs	r1, #3
 80059b8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	1dba      	adds	r2, r7, #6
 80059ca:	8812      	ldrh	r2, [r2, #0]
 80059cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	1dba      	adds	r2, r7, #6
 80059d2:	8812      	ldrh	r2, [r2, #0]
 80059d4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2244      	movs	r2, #68	; 0x44
 80059e0:	2100      	movs	r1, #0
 80059e2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2246      	movs	r2, #70	; 0x46
 80059e8:	2100      	movs	r1, #0
 80059ea:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	2380      	movs	r3, #128	; 0x80
 80059fe:	021b      	lsls	r3, r3, #8
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d110      	bne.n	8005a26 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2140      	movs	r1, #64	; 0x40
 8005a10:	438a      	bics	r2, r1
 8005a12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2180      	movs	r1, #128	; 0x80
 8005a20:	01c9      	lsls	r1, r1, #7
 8005a22:	430a      	orrs	r2, r1
 8005a24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2240      	movs	r2, #64	; 0x40
 8005a2e:	4013      	ands	r3, r2
 8005a30:	2b40      	cmp	r3, #64	; 0x40
 8005a32:	d007      	beq.n	8005a44 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2140      	movs	r1, #64	; 0x40
 8005a40:	430a      	orrs	r2, r1
 8005a42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	68da      	ldr	r2, [r3, #12]
 8005a48:	23e0      	movs	r3, #224	; 0xe0
 8005a4a:	00db      	lsls	r3, r3, #3
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d952      	bls.n	8005af6 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d004      	beq.n	8005a62 <HAL_SPI_Transmit+0x11e>
 8005a58:	2316      	movs	r3, #22
 8005a5a:	18fb      	adds	r3, r7, r3
 8005a5c:	881b      	ldrh	r3, [r3, #0]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d143      	bne.n	8005aea <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a66:	881a      	ldrh	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a72:	1c9a      	adds	r2, r3, #2
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	3b01      	subs	r3, #1
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a86:	e030      	b.n	8005aea <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	2202      	movs	r2, #2
 8005a90:	4013      	ands	r3, r2
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d112      	bne.n	8005abc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9a:	881a      	ldrh	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa6:	1c9a      	adds	r2, r3, #2
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005aba:	e016      	b.n	8005aea <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005abc:	f7fe fcbc 	bl	8004438 <HAL_GetTick>
 8005ac0:	0002      	movs	r2, r0
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	683a      	ldr	r2, [r7, #0]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d802      	bhi.n	8005ad2 <HAL_SPI_Transmit+0x18e>
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	d102      	bne.n	8005ad8 <HAL_SPI_Transmit+0x194>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d108      	bne.n	8005aea <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8005ad8:	231f      	movs	r3, #31
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	2203      	movs	r2, #3
 8005ade:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	225d      	movs	r2, #93	; 0x5d
 8005ae4:	2101      	movs	r1, #1
 8005ae6:	5499      	strb	r1, [r3, r2]
          goto error;
 8005ae8:	e080      	b.n	8005bec <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1c9      	bne.n	8005a88 <HAL_SPI_Transmit+0x144>
 8005af4:	e053      	b.n	8005b9e <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d004      	beq.n	8005b08 <HAL_SPI_Transmit+0x1c4>
 8005afe:	2316      	movs	r3, #22
 8005b00:	18fb      	adds	r3, r7, r3
 8005b02:	881b      	ldrh	r3, [r3, #0]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d145      	bne.n	8005b94 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	330c      	adds	r3, #12
 8005b12:	7812      	ldrb	r2, [r2, #0]
 8005b14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1a:	1c5a      	adds	r2, r3, #1
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8005b2e:	e031      	b.n	8005b94 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	2202      	movs	r2, #2
 8005b38:	4013      	ands	r3, r2
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d113      	bne.n	8005b66 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	330c      	adds	r3, #12
 8005b48:	7812      	ldrb	r2, [r2, #0]
 8005b4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b50:	1c5a      	adds	r2, r3, #1
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b64:	e016      	b.n	8005b94 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b66:	f7fe fc67 	bl	8004438 <HAL_GetTick>
 8005b6a:	0002      	movs	r2, r0
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d802      	bhi.n	8005b7c <HAL_SPI_Transmit+0x238>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	d102      	bne.n	8005b82 <HAL_SPI_Transmit+0x23e>
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d108      	bne.n	8005b94 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8005b82:	231f      	movs	r3, #31
 8005b84:	18fb      	adds	r3, r7, r3
 8005b86:	2203      	movs	r2, #3
 8005b88:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	225d      	movs	r2, #93	; 0x5d
 8005b8e:	2101      	movs	r1, #1
 8005b90:	5499      	strb	r1, [r3, r2]
          goto error;
 8005b92:	e02b      	b.n	8005bec <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1c8      	bne.n	8005b30 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b9e:	69ba      	ldr	r2, [r7, #24]
 8005ba0:	6839      	ldr	r1, [r7, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	0018      	movs	r0, r3
 8005ba6:	f000 f95d 	bl	8005e64 <SPI_EndRxTxTransaction>
 8005baa:	1e03      	subs	r3, r0, #0
 8005bac:	d002      	beq.n	8005bb4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10a      	bne.n	8005bd2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	613b      	str	r3, [r7, #16]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	613b      	str	r3, [r7, #16]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	613b      	str	r3, [r7, #16]
 8005bd0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d004      	beq.n	8005be4 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8005bda:	231f      	movs	r3, #31
 8005bdc:	18fb      	adds	r3, r7, r3
 8005bde:	2201      	movs	r2, #1
 8005be0:	701a      	strb	r2, [r3, #0]
 8005be2:	e003      	b.n	8005bec <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	225d      	movs	r2, #93	; 0x5d
 8005be8:	2101      	movs	r1, #1
 8005bea:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	225c      	movs	r2, #92	; 0x5c
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005bf4:	231f      	movs	r3, #31
 8005bf6:	18fb      	adds	r3, r7, r3
 8005bf8:	781b      	ldrb	r3, [r3, #0]
}
 8005bfa:	0018      	movs	r0, r3
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	b008      	add	sp, #32
 8005c00:	bd80      	pop	{r7, pc}
	...

08005c04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b088      	sub	sp, #32
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	603b      	str	r3, [r7, #0]
 8005c10:	1dfb      	adds	r3, r7, #7
 8005c12:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c14:	f7fe fc10 	bl	8004438 <HAL_GetTick>
 8005c18:	0002      	movs	r2, r0
 8005c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	683a      	ldr	r2, [r7, #0]
 8005c20:	18d3      	adds	r3, r2, r3
 8005c22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c24:	f7fe fc08 	bl	8004438 <HAL_GetTick>
 8005c28:	0003      	movs	r3, r0
 8005c2a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c2c:	4b3a      	ldr	r3, [pc, #232]	; (8005d18 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	015b      	lsls	r3, r3, #5
 8005c32:	0d1b      	lsrs	r3, r3, #20
 8005c34:	69fa      	ldr	r2, [r7, #28]
 8005c36:	4353      	muls	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c3a:	e058      	b.n	8005cee <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	d055      	beq.n	8005cee <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c42:	f7fe fbf9 	bl	8004438 <HAL_GetTick>
 8005c46:	0002      	movs	r2, r0
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	1ad3      	subs	r3, r2, r3
 8005c4c:	69fa      	ldr	r2, [r7, #28]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d902      	bls.n	8005c58 <SPI_WaitFlagStateUntilTimeout+0x54>
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d142      	bne.n	8005cde <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	685a      	ldr	r2, [r3, #4]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	21e0      	movs	r1, #224	; 0xe0
 8005c64:	438a      	bics	r2, r1
 8005c66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	2382      	movs	r3, #130	; 0x82
 8005c6e:	005b      	lsls	r3, r3, #1
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d113      	bne.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0x98>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	689a      	ldr	r2, [r3, #8]
 8005c78:	2380      	movs	r3, #128	; 0x80
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d005      	beq.n	8005c8c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	2380      	movs	r3, #128	; 0x80
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d107      	bne.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2140      	movs	r1, #64	; 0x40
 8005c98:	438a      	bics	r2, r1
 8005c9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ca0:	2380      	movs	r3, #128	; 0x80
 8005ca2:	019b      	lsls	r3, r3, #6
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d110      	bne.n	8005cca <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	491a      	ldr	r1, [pc, #104]	; (8005d1c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005cb4:	400a      	ands	r2, r1
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2180      	movs	r1, #128	; 0x80
 8005cc4:	0189      	lsls	r1, r1, #6
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	225d      	movs	r2, #93	; 0x5d
 8005cce:	2101      	movs	r1, #1
 8005cd0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	225c      	movs	r2, #92	; 0x5c
 8005cd6:	2100      	movs	r1, #0
 8005cd8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e017      	b.n	8005d0e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	3b01      	subs	r3, #1
 8005cec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	68ba      	ldr	r2, [r7, #8]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	425a      	negs	r2, r3
 8005cfe:	4153      	adcs	r3, r2
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	001a      	movs	r2, r3
 8005d04:	1dfb      	adds	r3, r7, #7
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d197      	bne.n	8005c3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	0018      	movs	r0, r3
 8005d10:	46bd      	mov	sp, r7
 8005d12:	b008      	add	sp, #32
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	46c0      	nop			; (mov r8, r8)
 8005d18:	20000020 	.word	0x20000020
 8005d1c:	ffffdfff 	.word	0xffffdfff

08005d20 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08a      	sub	sp, #40	; 0x28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
 8005d2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005d2e:	2317      	movs	r3, #23
 8005d30:	18fb      	adds	r3, r7, r3
 8005d32:	2200      	movs	r2, #0
 8005d34:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005d36:	f7fe fb7f 	bl	8004438 <HAL_GetTick>
 8005d3a:	0002      	movs	r2, r0
 8005d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3e:	1a9b      	subs	r3, r3, r2
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	18d3      	adds	r3, r2, r3
 8005d44:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005d46:	f7fe fb77 	bl	8004438 <HAL_GetTick>
 8005d4a:	0003      	movs	r3, r0
 8005d4c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	330c      	adds	r3, #12
 8005d54:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005d56:	4b41      	ldr	r3, [pc, #260]	; (8005e5c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	0013      	movs	r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	189b      	adds	r3, r3, r2
 8005d60:	00da      	lsls	r2, r3, #3
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	0d1b      	lsrs	r3, r3, #20
 8005d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d68:	4353      	muls	r3, r2
 8005d6a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005d6c:	e068      	b.n	8005e40 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005d6e:	68ba      	ldr	r2, [r7, #8]
 8005d70:	23c0      	movs	r3, #192	; 0xc0
 8005d72:	00db      	lsls	r3, r3, #3
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d10a      	bne.n	8005d8e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d107      	bne.n	8005d8e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	b2da      	uxtb	r2, r3
 8005d84:	2117      	movs	r1, #23
 8005d86:	187b      	adds	r3, r7, r1
 8005d88:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d8a:	187b      	adds	r3, r7, r1
 8005d8c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	3301      	adds	r3, #1
 8005d92:	d055      	beq.n	8005e40 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d94:	f7fe fb50 	bl	8004438 <HAL_GetTick>
 8005d98:	0002      	movs	r2, r0
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d902      	bls.n	8005daa <SPI_WaitFifoStateUntilTimeout+0x8a>
 8005da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d142      	bne.n	8005e30 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	21e0      	movs	r1, #224	; 0xe0
 8005db6:	438a      	bics	r2, r1
 8005db8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	685a      	ldr	r2, [r3, #4]
 8005dbe:	2382      	movs	r3, #130	; 0x82
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d113      	bne.n	8005dee <SPI_WaitFifoStateUntilTimeout+0xce>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	689a      	ldr	r2, [r3, #8]
 8005dca:	2380      	movs	r3, #128	; 0x80
 8005dcc:	021b      	lsls	r3, r3, #8
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d005      	beq.n	8005dde <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	689a      	ldr	r2, [r3, #8]
 8005dd6:	2380      	movs	r3, #128	; 0x80
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d107      	bne.n	8005dee <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2140      	movs	r1, #64	; 0x40
 8005dea:	438a      	bics	r2, r1
 8005dec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005df2:	2380      	movs	r3, #128	; 0x80
 8005df4:	019b      	lsls	r3, r3, #6
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d110      	bne.n	8005e1c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4916      	ldr	r1, [pc, #88]	; (8005e60 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8005e06:	400a      	ands	r2, r1
 8005e08:	601a      	str	r2, [r3, #0]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2180      	movs	r1, #128	; 0x80
 8005e16:	0189      	lsls	r1, r1, #6
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	225d      	movs	r2, #93	; 0x5d
 8005e20:	2101      	movs	r1, #1
 8005e22:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	225c      	movs	r2, #92	; 0x5c
 8005e28:	2100      	movs	r1, #0
 8005e2a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005e2c:	2303      	movs	r3, #3
 8005e2e:	e010      	b.n	8005e52 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8005e36:	2300      	movs	r3, #0
 8005e38:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	4013      	ands	r3, r2
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d18e      	bne.n	8005d6e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	0018      	movs	r0, r3
 8005e54:	46bd      	mov	sp, r7
 8005e56:	b00a      	add	sp, #40	; 0x28
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	46c0      	nop			; (mov r8, r8)
 8005e5c:	20000020 	.word	0x20000020
 8005e60:	ffffdfff 	.word	0xffffdfff

08005e64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b086      	sub	sp, #24
 8005e68:	af02      	add	r7, sp, #8
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	23c0      	movs	r3, #192	; 0xc0
 8005e74:	0159      	lsls	r1, r3, #5
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	0013      	movs	r3, r2
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f7ff ff4e 	bl	8005d20 <SPI_WaitFifoStateUntilTimeout>
 8005e84:	1e03      	subs	r3, r0, #0
 8005e86:	d007      	beq.n	8005e98 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e027      	b.n	8005ee8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	0013      	movs	r3, r2
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2180      	movs	r1, #128	; 0x80
 8005ea6:	f7ff fead 	bl	8005c04 <SPI_WaitFlagStateUntilTimeout>
 8005eaa:	1e03      	subs	r3, r0, #0
 8005eac:	d007      	beq.n	8005ebe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	431a      	orrs	r2, r3
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e014      	b.n	8005ee8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	23c0      	movs	r3, #192	; 0xc0
 8005ec2:	00d9      	lsls	r1, r3, #3
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	9300      	str	r3, [sp, #0]
 8005eca:	0013      	movs	r3, r2
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f7ff ff27 	bl	8005d20 <SPI_WaitFifoStateUntilTimeout>
 8005ed2:	1e03      	subs	r3, r0, #0
 8005ed4:	d007      	beq.n	8005ee6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eda:	2220      	movs	r2, #32
 8005edc:	431a      	orrs	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e000      	b.n	8005ee8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	0018      	movs	r0, r3
 8005eea:	46bd      	mov	sp, r7
 8005eec:	b004      	add	sp, #16
 8005eee:	bd80      	pop	{r7, pc}

08005ef0 <__libc_init_array>:
 8005ef0:	b570      	push	{r4, r5, r6, lr}
 8005ef2:	2600      	movs	r6, #0
 8005ef4:	4d0c      	ldr	r5, [pc, #48]	; (8005f28 <__libc_init_array+0x38>)
 8005ef6:	4c0d      	ldr	r4, [pc, #52]	; (8005f2c <__libc_init_array+0x3c>)
 8005ef8:	1b64      	subs	r4, r4, r5
 8005efa:	10a4      	asrs	r4, r4, #2
 8005efc:	42a6      	cmp	r6, r4
 8005efe:	d109      	bne.n	8005f14 <__libc_init_array+0x24>
 8005f00:	2600      	movs	r6, #0
 8005f02:	f000 f821 	bl	8005f48 <_init>
 8005f06:	4d0a      	ldr	r5, [pc, #40]	; (8005f30 <__libc_init_array+0x40>)
 8005f08:	4c0a      	ldr	r4, [pc, #40]	; (8005f34 <__libc_init_array+0x44>)
 8005f0a:	1b64      	subs	r4, r4, r5
 8005f0c:	10a4      	asrs	r4, r4, #2
 8005f0e:	42a6      	cmp	r6, r4
 8005f10:	d105      	bne.n	8005f1e <__libc_init_array+0x2e>
 8005f12:	bd70      	pop	{r4, r5, r6, pc}
 8005f14:	00b3      	lsls	r3, r6, #2
 8005f16:	58eb      	ldr	r3, [r5, r3]
 8005f18:	4798      	blx	r3
 8005f1a:	3601      	adds	r6, #1
 8005f1c:	e7ee      	b.n	8005efc <__libc_init_array+0xc>
 8005f1e:	00b3      	lsls	r3, r6, #2
 8005f20:	58eb      	ldr	r3, [r5, r3]
 8005f22:	4798      	blx	r3
 8005f24:	3601      	adds	r6, #1
 8005f26:	e7f2      	b.n	8005f0e <__libc_init_array+0x1e>
 8005f28:	08008968 	.word	0x08008968
 8005f2c:	08008968 	.word	0x08008968
 8005f30:	08008968 	.word	0x08008968
 8005f34:	0800896c 	.word	0x0800896c

08005f38 <memset>:
 8005f38:	0003      	movs	r3, r0
 8005f3a:	1882      	adds	r2, r0, r2
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d100      	bne.n	8005f42 <memset+0xa>
 8005f40:	4770      	bx	lr
 8005f42:	7019      	strb	r1, [r3, #0]
 8005f44:	3301      	adds	r3, #1
 8005f46:	e7f9      	b.n	8005f3c <memset+0x4>

08005f48 <_init>:
 8005f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4a:	46c0      	nop			; (mov r8, r8)
 8005f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f4e:	bc08      	pop	{r3}
 8005f50:	469e      	mov	lr, r3
 8005f52:	4770      	bx	lr

08005f54 <_fini>:
 8005f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f56:	46c0      	nop			; (mov r8, r8)
 8005f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f5a:	bc08      	pop	{r3}
 8005f5c:	469e      	mov	lr, r3
 8005f5e:	4770      	bx	lr
