// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_inst (
    input wire         A_IO_L3_in_serialize_0_ap_rst_n,
    input wire  [63:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWADDR,
    input wire  [ 1:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWBURST,
    input wire  [ 3:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWCACHE,
    input wire  [ 0:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWID,
    input wire  [ 7:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWLEN,
    input wire  [ 1:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWLOCK,
    input wire  [ 2:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWPROT,
    input wire  [ 3:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWQOS,
    output wire        __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWREADY,
    input wire  [ 2:0] __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWSIZE,
    input wire         __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWVALID,
    input wire         ap_clk,
    output wire [63:0] m_axi_A_AWADDR,
    output wire [ 1:0] m_axi_A_AWBURST,
    output wire [ 3:0] m_axi_A_AWCACHE,
    output wire [ 0:0] m_axi_A_AWID,
    output wire [ 7:0] m_axi_A_AWLEN,
    output wire        m_axi_A_AWLOCK,
    output wire [ 2:0] m_axi_A_AWPROT,
    output wire [ 3:0] m_axi_A_AWQOS,
    input wire         m_axi_A_AWREADY,
    output wire [ 2:0] m_axi_A_AWSIZE,
    output wire        m_axi_A_AWVALID
);




__rs_pt_A_IO_L3_in_serialize_0_1 __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_A_AWADDR  (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWADDR),
    .__rs_pt_m_axi_A_AWBURST (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWBURST),
    .__rs_pt_m_axi_A_AWCACHE (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWCACHE),
    .__rs_pt_m_axi_A_AWID    (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWID),
    .__rs_pt_m_axi_A_AWLEN   (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWLEN),
    .__rs_pt_m_axi_A_AWLOCK  (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWLOCK),
    .__rs_pt_m_axi_A_AWPROT  (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWPROT),
    .__rs_pt_m_axi_A_AWQOS   (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWQOS),
    .__rs_pt_m_axi_A_AWREADY (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWREADY),
    .__rs_pt_m_axi_A_AWSIZE  (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWSIZE),
    .__rs_pt_m_axi_A_AWVALID (__rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_m_axi_A_AWVALID),
    .ap_clk                  (ap_clk),
    .ap_rst_n                (A_IO_L3_in_serialize_0_ap_rst_n),
    .m_axi_A_AWADDR          (m_axi_A_AWADDR),
    .m_axi_A_AWBURST         (m_axi_A_AWBURST),
    .m_axi_A_AWCACHE         (m_axi_A_AWCACHE),
    .m_axi_A_AWID            (m_axi_A_AWID),
    .m_axi_A_AWLEN           (m_axi_A_AWLEN),
    .m_axi_A_AWLOCK          (m_axi_A_AWLOCK),
    .m_axi_A_AWPROT          (m_axi_A_AWPROT),
    .m_axi_A_AWQOS           (m_axi_A_AWQOS),
    .m_axi_A_AWREADY         (m_axi_A_AWREADY),
    .m_axi_A_AWSIZE          (m_axi_A_AWSIZE),
    .m_axi_A_AWVALID         (m_axi_A_AWVALID)
);

endmodule  // __rs_pt_A_IO_L3_in_serialize_0_1_A_IO_L3_in_serialize_0_inst