# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ASK.srcs/sources_1/ip/ROM/sim/ROM.v" \
"../../../../ASK.srcs/sources_1/new/DAC_Interface.v" \
"../../../../ASK.srcs/sources_1/new/ASK_Transmitter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
