multiline_comment|/*&n; *&t;Local APIC handling, local APIC timers&n; *&n; *&t;(c) 1999, 2000 Ingo Molnar &lt;mingo@redhat.com&gt;&n; *&n; *&t;Fixes&n; *&t;Maciej W. Rozycki&t;:&t;Bits for genuine 82489DX APICs;&n; *&t;&t;&t;&t;&t;thanks to Eric Gilmore&n; *&t;&t;&t;&t;&t;and Rolf G. Tews&n; *&t;&t;&t;&t;&t;for testing these extensively.&n; *&t;Maciej W. Rozycki&t;:&t;Various updates and fixes.&n; *&t;Mikael Pettersson&t;:&t;Power Management for UP-APIC.&n; *&t;Pavel Machek and&n; *&t;Mikael Pettersson&t;:&t;PM converted to driver model.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/bootmem.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/mc146818rtc.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/sysdev.h&gt;
macro_line|#include &lt;asm/atomic.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/mtrr.h&gt;
macro_line|#include &lt;asm/mpspec.h&gt;
macro_line|#include &lt;asm/desc.h&gt;
macro_line|#include &lt;asm/arch_hooks.h&gt;
macro_line|#include &lt;asm/hpet.h&gt;
macro_line|#include &lt;mach_apic.h&gt;
macro_line|#include &quot;io_ports.h&quot;
multiline_comment|/*&n; * Debug level&n; */
DECL|variable|apic_verbosity
r_int
id|apic_verbosity
suffix:semicolon
r_static
r_void
id|apic_pm_activate
c_func
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/*&n; * &squot;what should we do if we get a hw irq event on an illegal vector&squot;.&n; * each architecture has to answer this themselves.&n; */
DECL|function|ack_bad_irq
r_void
id|ack_bad_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;unexpected IRQ trap at vector %02x&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Currently unexpected vectors happen only on SMP and APIC.&n;&t; * We _must_ ack these because every local APIC has only N&n;&t; * irq slots per priority level, and a &squot;hanging, unacked&squot; IRQ&n;&t; * holds up an irq slot - in excessive cases (when multiple&n;&t; * unexpected vectors occur) that might lock up the APIC&n;&t; * completely.&n;&t; */
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|apic_intr_init
r_void
id|__init
id|apic_intr_init
c_func
(paren
r_void
)paren
(brace
macro_line|#ifdef CONFIG_SMP
id|smp_intr_init
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* self generated IPI for local APIC timer */
id|set_intr_gate
c_func
(paren
id|LOCAL_TIMER_VECTOR
comma
id|apic_timer_interrupt
)paren
suffix:semicolon
multiline_comment|/* IPI vectors for APIC spurious and error interrupts */
id|set_intr_gate
c_func
(paren
id|SPURIOUS_APIC_VECTOR
comma
id|spurious_interrupt
)paren
suffix:semicolon
id|set_intr_gate
c_func
(paren
id|ERROR_APIC_VECTOR
comma
id|error_interrupt
)paren
suffix:semicolon
multiline_comment|/* thermal monitor LVT interrupt */
macro_line|#ifdef CONFIG_X86_MCE_P4THERMAL
id|set_intr_gate
c_func
(paren
id|THERMAL_APIC_VECTOR
comma
id|thermal_interrupt
)paren
suffix:semicolon
macro_line|#endif
)brace
multiline_comment|/* Using APIC to generate smp_local_timer_interrupt? */
DECL|variable|using_apic_timer
r_int
id|using_apic_timer
op_assign
l_int|0
suffix:semicolon
r_static
id|DEFINE_PER_CPU
c_func
(paren
r_int
comma
id|prof_multiplier
)paren
op_assign
l_int|1
suffix:semicolon
r_static
id|DEFINE_PER_CPU
c_func
(paren
r_int
comma
id|prof_old_multiplier
)paren
op_assign
l_int|1
suffix:semicolon
r_static
id|DEFINE_PER_CPU
c_func
(paren
r_int
comma
id|prof_counter
)paren
op_assign
l_int|1
suffix:semicolon
DECL|variable|enabled_via_apicbase
r_static
r_int
id|enabled_via_apicbase
suffix:semicolon
DECL|function|enable_NMI_through_LVT0
r_void
id|enable_NMI_through_LVT0
(paren
r_void
op_star
id|dummy
)paren
(brace
r_int
r_int
id|v
comma
id|ver
suffix:semicolon
id|ver
op_assign
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
suffix:semicolon
id|ver
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|ver
)paren
suffix:semicolon
id|v
op_assign
id|APIC_DM_NMI
suffix:semicolon
multiline_comment|/* unmask and set to NMI */
r_if
c_cond
(paren
op_logical_neg
id|APIC_INTEGRATED
c_func
(paren
id|ver
)paren
)paren
multiline_comment|/* 82489DX */
id|v
op_or_assign
id|APIC_LVT_LEVEL_TRIGGER
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVT0
comma
id|v
)paren
suffix:semicolon
)brace
DECL|function|get_physical_broadcast
r_int
id|get_physical_broadcast
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|lvr
comma
id|version
suffix:semicolon
id|lvr
op_assign
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
suffix:semicolon
id|version
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|lvr
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|APIC_INTEGRATED
c_func
(paren
id|version
)paren
op_logical_or
id|version
op_ge
l_int|0x14
)paren
r_return
l_int|0xff
suffix:semicolon
r_else
r_return
l_int|0xf
suffix:semicolon
)brace
DECL|function|get_maxlvt
r_int
id|get_maxlvt
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|v
comma
id|ver
comma
id|maxlvt
suffix:semicolon
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
suffix:semicolon
id|ver
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|v
)paren
suffix:semicolon
multiline_comment|/* 82489DXs do not report # of LVT entries. */
id|maxlvt
op_assign
id|APIC_INTEGRATED
c_func
(paren
id|ver
)paren
ques
c_cond
id|GET_APIC_MAXLVT
c_func
(paren
id|v
)paren
suffix:colon
l_int|2
suffix:semicolon
r_return
id|maxlvt
suffix:semicolon
)brace
DECL|function|clear_local_APIC
r_void
id|clear_local_APIC
c_func
(paren
r_void
)paren
(brace
r_int
id|maxlvt
suffix:semicolon
r_int
r_int
id|v
suffix:semicolon
id|maxlvt
op_assign
id|get_maxlvt
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Masking an LVT entry on a P6 can trigger a local APIC error&n;&t; * if the vector is zero. Mask LVTERR first to prevent this.&n;&t; */
r_if
c_cond
(paren
id|maxlvt
op_ge
l_int|3
)paren
(brace
id|v
op_assign
id|ERROR_APIC_VECTOR
suffix:semicolon
multiline_comment|/* any non-zero vector will do */
id|apic_write_around
c_func
(paren
id|APIC_LVTERR
comma
id|v
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Careful: we have to set masks only first to deassert&n;&t; * any level-triggered sources.&n;&t; */
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTT
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVTT
comma
id|v
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVT0
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVT0
comma
id|v
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVT1
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVT1
comma
id|v
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
r_if
c_cond
(paren
id|maxlvt
op_ge
l_int|4
)paren
(brace
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTPC
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVTPC
comma
id|v
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
)brace
multiline_comment|/* lets not touch this if we didn&squot;t frob it */
macro_line|#ifdef CONFIG_X86_MCE_P4THERMAL
r_if
c_cond
(paren
id|maxlvt
op_ge
l_int|5
)paren
(brace
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTTHMR
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVTTHMR
comma
id|v
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/*&n;&t; * Clean APIC state for other OSs:&n;&t; */
id|apic_write_around
c_func
(paren
id|APIC_LVTT
comma
id|APIC_LVT_MASKED
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVT0
comma
id|APIC_LVT_MASKED
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVT1
comma
id|APIC_LVT_MASKED
)paren
suffix:semicolon
r_if
c_cond
(paren
id|maxlvt
op_ge
l_int|3
)paren
id|apic_write_around
c_func
(paren
id|APIC_LVTERR
comma
id|APIC_LVT_MASKED
)paren
suffix:semicolon
r_if
c_cond
(paren
id|maxlvt
op_ge
l_int|4
)paren
id|apic_write_around
c_func
(paren
id|APIC_LVTPC
comma
id|APIC_LVT_MASKED
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_X86_MCE_P4THERMAL
r_if
c_cond
(paren
id|maxlvt
op_ge
l_int|5
)paren
id|apic_write_around
c_func
(paren
id|APIC_LVTTHMR
comma
id|APIC_LVT_MASKED
)paren
suffix:semicolon
macro_line|#endif
id|v
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|APIC_INTEGRATED
c_func
(paren
id|v
)paren
)paren
(brace
multiline_comment|/* !82489DX */
r_if
c_cond
(paren
id|maxlvt
OG
l_int|3
)paren
multiline_comment|/* Due to Pentium errata 3AP and 11AP. */
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|apic_read
c_func
(paren
id|APIC_ESR
)paren
suffix:semicolon
)brace
)brace
DECL|function|connect_bsp_APIC
r_void
id|__init
id|connect_bsp_APIC
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|pic_mode
)paren
(brace
multiline_comment|/*&n;&t;&t; * Do not trust the local APIC being empty at bootup.&n;&t;&t; */
id|clear_local_APIC
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * PIC mode, enable APIC mode in the IMCR, i.e.&n;&t;&t; * connect BSP&squot;s local APIC to INT and NMI lines.&n;&t;&t; */
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;leaving PIC mode, &quot;
l_string|&quot;enabling APIC mode.&bslash;n&quot;
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x70
comma
l_int|0x22
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0x23
)paren
suffix:semicolon
)brace
id|enable_apic_mode
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|disconnect_bsp_APIC
r_void
id|disconnect_bsp_APIC
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|pic_mode
)paren
(brace
multiline_comment|/*&n;&t;&t; * Put the board back into PIC mode (has an effect&n;&t;&t; * only on certain older boards).  Note that APIC&n;&t;&t; * interrupts, including IPIs, won&squot;t work beyond&n;&t;&t; * this point!  The only exception are INIT IPIs.&n;&t;&t; */
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;disabling APIC mode, &quot;
l_string|&quot;entering PIC mode.&bslash;n&quot;
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x70
comma
l_int|0x22
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x00
comma
l_int|0x23
)paren
suffix:semicolon
)brace
)brace
DECL|function|disable_local_APIC
r_void
id|disable_local_APIC
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|value
suffix:semicolon
id|clear_local_APIC
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Disable APIC (implies clearing of registers&n;&t; * for 82489DX!).&n;&t; */
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_SPIV
)paren
suffix:semicolon
id|value
op_and_assign
op_complement
id|APIC_SPIV_APIC_ENABLED
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_SPIV
comma
id|value
)paren
suffix:semicolon
r_if
c_cond
(paren
id|enabled_via_apicbase
)paren
(brace
r_int
r_int
id|l
comma
id|h
suffix:semicolon
id|rdmsr
c_func
(paren
id|MSR_IA32_APICBASE
comma
id|l
comma
id|h
)paren
suffix:semicolon
id|l
op_and_assign
op_complement
id|MSR_IA32_APICBASE_ENABLE
suffix:semicolon
id|wrmsr
c_func
(paren
id|MSR_IA32_APICBASE
comma
id|l
comma
id|h
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * This is to verify that we&squot;re looking at a real local APIC.&n; * Check these against your board if the CPUs aren&squot;t getting&n; * started for no apparent reason.&n; */
DECL|function|verify_local_APIC
r_int
id|__init
id|verify_local_APIC
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|reg0
comma
id|reg1
suffix:semicolon
multiline_comment|/*&n;&t; * The version register is read-only in a real APIC.&n;&t; */
id|reg0
op_assign
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_DEBUG
comma
l_string|&quot;Getting VERSION: %x&bslash;n&quot;
comma
id|reg0
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVR
comma
id|reg0
op_xor
id|APIC_LVR_MASK
)paren
suffix:semicolon
id|reg1
op_assign
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_DEBUG
comma
l_string|&quot;Getting VERSION: %x&bslash;n&quot;
comma
id|reg1
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The two version reads above should print the same&n;&t; * numbers.  If the second one is different, then we&n;&t; * poke at a non-APIC.&n;&t; */
r_if
c_cond
(paren
id|reg1
op_ne
id|reg0
)paren
r_return
l_int|0
suffix:semicolon
multiline_comment|/*&n;&t; * Check if the version looks reasonably.&n;&t; */
id|reg1
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|reg0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg1
op_eq
l_int|0x00
op_logical_or
id|reg1
op_eq
l_int|0xff
)paren
r_return
l_int|0
suffix:semicolon
id|reg1
op_assign
id|get_maxlvt
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg1
OL
l_int|0x02
op_logical_or
id|reg1
op_eq
l_int|0xff
)paren
r_return
l_int|0
suffix:semicolon
multiline_comment|/*&n;&t; * The ID register is read/write in a real APIC.&n;&t; */
id|reg0
op_assign
id|apic_read
c_func
(paren
id|APIC_ID
)paren
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_DEBUG
comma
l_string|&quot;Getting ID: %x&bslash;n&quot;
comma
id|reg0
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The next two are just to see if we have sane values.&n;&t; * They&squot;re only really relevant if we&squot;re in Virtual Wire&n;&t; * compatibility mode, but most boxes are anymore.&n;&t; */
id|reg0
op_assign
id|apic_read
c_func
(paren
id|APIC_LVT0
)paren
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_DEBUG
comma
l_string|&quot;Getting LVT0: %x&bslash;n&quot;
comma
id|reg0
)paren
suffix:semicolon
id|reg1
op_assign
id|apic_read
c_func
(paren
id|APIC_LVT1
)paren
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_DEBUG
comma
l_string|&quot;Getting LVT1: %x&bslash;n&quot;
comma
id|reg1
)paren
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
DECL|function|sync_Arb_IDs
r_void
id|__init
id|sync_Arb_IDs
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Unsupported on P4 - see Intel Dev. Manual Vol. 3, Ch. 8.6.1 */
r_int
r_int
id|ver
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ver
op_ge
l_int|0x14
)paren
multiline_comment|/* P4 or higher */
r_return
suffix:semicolon
multiline_comment|/*&n;&t; * Wait for idle.&n;&t; */
id|apic_wait_icr_idle
c_func
(paren
)paren
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_DEBUG
comma
l_string|&quot;Synchronizing Arb IDs.&bslash;n&quot;
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_ICR
comma
id|APIC_DEST_ALLINC
op_or
id|APIC_INT_LEVELTRIG
op_or
id|APIC_DM_INIT
)paren
suffix:semicolon
)brace
r_extern
r_void
id|__error_in_apic_c
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/*&n; * An initial setup of the virtual wire mode.&n; */
DECL|function|init_bsp_APIC
r_void
id|__init
id|init_bsp_APIC
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|value
comma
id|ver
suffix:semicolon
multiline_comment|/*&n;&t; * Don&squot;t do the setup now if we have a SMP BIOS as the&n;&t; * through-I/O-APIC virtual wire mode might be active.&n;&t; */
r_if
c_cond
(paren
id|smp_found_config
op_logical_or
op_logical_neg
id|cpu_has_apic
)paren
r_return
suffix:semicolon
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
suffix:semicolon
id|ver
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|value
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Do not trust the local APIC being empty at bootup.&n;&t; */
id|clear_local_APIC
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Enable APIC.&n;&t; */
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_SPIV
)paren
suffix:semicolon
id|value
op_and_assign
op_complement
id|APIC_VECTOR_MASK
suffix:semicolon
id|value
op_or_assign
id|APIC_SPIV_APIC_ENABLED
suffix:semicolon
multiline_comment|/* This bit is reserved on P4/Xeon and should be cleared */
r_if
c_cond
(paren
(paren
id|boot_cpu_data.x86_vendor
op_eq
id|X86_VENDOR_INTEL
)paren
op_logical_and
(paren
id|boot_cpu_data.x86
op_eq
l_int|15
)paren
)paren
id|value
op_and_assign
op_complement
id|APIC_SPIV_FOCUS_DISABLED
suffix:semicolon
r_else
id|value
op_or_assign
id|APIC_SPIV_FOCUS_DISABLED
suffix:semicolon
id|value
op_or_assign
id|SPURIOUS_APIC_VECTOR
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_SPIV
comma
id|value
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Set up the virtual wire mode.&n;&t; */
id|apic_write_around
c_func
(paren
id|APIC_LVT0
comma
id|APIC_DM_EXTINT
)paren
suffix:semicolon
id|value
op_assign
id|APIC_DM_NMI
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|APIC_INTEGRATED
c_func
(paren
id|ver
)paren
)paren
multiline_comment|/* 82489DX */
id|value
op_or_assign
id|APIC_LVT_LEVEL_TRIGGER
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVT1
comma
id|value
)paren
suffix:semicolon
)brace
DECL|function|setup_local_APIC
r_void
id|__init
id|setup_local_APIC
(paren
r_void
)paren
(brace
r_int
r_int
id|oldvalue
comma
id|value
comma
id|ver
comma
id|maxlvt
suffix:semicolon
multiline_comment|/* Pound the ESR really hard over the head with a big hammer - mbligh */
r_if
c_cond
(paren
id|esr_disable
)paren
(brace
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
)brace
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
suffix:semicolon
id|ver
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|value
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|SPURIOUS_APIC_VECTOR
op_amp
l_int|0x0f
)paren
op_ne
l_int|0x0f
)paren
id|__error_in_apic_c
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Double-check whether this APIC is really registered.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|apic_id_registered
c_func
(paren
)paren
)paren
id|BUG
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Intel recommends to set DFR, LDR and TPR before enabling&n;&t; * an APIC.  See e.g. &quot;AP-388 82489DX User&squot;s Manual&quot; (Intel&n;&t; * document number 292116).  So here it goes...&n;&t; */
id|init_apic_ldr
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Set Task Priority to &squot;accept all&squot;. We never change this&n;&t; * later on.&n;&t; */
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_TASKPRI
)paren
suffix:semicolon
id|value
op_and_assign
op_complement
id|APIC_TPRI_MASK
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_TASKPRI
comma
id|value
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Now that we are all set up, enable the APIC&n;&t; */
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_SPIV
)paren
suffix:semicolon
id|value
op_and_assign
op_complement
id|APIC_VECTOR_MASK
suffix:semicolon
multiline_comment|/*&n;&t; * Enable APIC&n;&t; */
id|value
op_or_assign
id|APIC_SPIV_APIC_ENABLED
suffix:semicolon
multiline_comment|/*&n;&t; * Some unknown Intel IO/APIC (or APIC) errata is biting us with&n;&t; * certain networking cards. If high frequency interrupts are&n;&t; * happening on a particular IOAPIC pin, plus the IOAPIC routing&n;&t; * entry is masked/unmasked at a high rate as well then sooner or&n;&t; * later IOAPIC line gets &squot;stuck&squot;, no more interrupts are received&n;&t; * from the device. If focus CPU is disabled then the hang goes&n;&t; * away, oh well :-(&n;&t; *&n;&t; * [ This bug can be reproduced easily with a level-triggered&n;&t; *   PCI Ne2000 networking cards and PII/PIII processors, dual&n;&t; *   BX chipset. ]&n;&t; */
multiline_comment|/*&n;&t; * Actually disabling the focus CPU check just makes the hang less&n;&t; * frequent as it makes the interrupt distributon model be more&n;&t; * like LRU than MRU (the short-term load is more even across CPUs).&n;&t; * See also the comment in end_level_ioapic_irq().  --macro&n;&t; */
macro_line|#if 1
multiline_comment|/* Enable focus processor (bit==0) */
id|value
op_and_assign
op_complement
id|APIC_SPIV_FOCUS_DISABLED
suffix:semicolon
macro_line|#else
multiline_comment|/* Disable focus processor (bit==1) */
id|value
op_or_assign
id|APIC_SPIV_FOCUS_DISABLED
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Set spurious IRQ vector&n;&t; */
id|value
op_or_assign
id|SPURIOUS_APIC_VECTOR
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_SPIV
comma
id|value
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Set up LVT0, LVT1:&n;&t; *&n;&t; * set up through-local-APIC on the BP&squot;s LINT0. This is not&n;&t; * strictly necessery in pure symmetric-IO mode, but sometimes&n;&t; * we delegate interrupts to the 8259A.&n;&t; */
multiline_comment|/*&n;&t; * TODO: set up through-local-APIC from through-I/O-APIC? --macro&n;&t; */
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_LVT0
)paren
op_amp
id|APIC_LVT_MASKED
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|smp_processor_id
c_func
(paren
)paren
op_logical_and
(paren
id|pic_mode
op_logical_or
op_logical_neg
id|value
)paren
)paren
(brace
id|value
op_assign
id|APIC_DM_EXTINT
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;enabled ExtINT on CPU#%d&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|value
op_assign
id|APIC_DM_EXTINT
op_or
id|APIC_LVT_MASKED
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;masked ExtINT on CPU#%d&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
)brace
id|apic_write_around
c_func
(paren
id|APIC_LVT0
comma
id|value
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * only the BP should see the LINT1 NMI signal, obviously.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|smp_processor_id
c_func
(paren
)paren
)paren
id|value
op_assign
id|APIC_DM_NMI
suffix:semicolon
r_else
id|value
op_assign
id|APIC_DM_NMI
op_or
id|APIC_LVT_MASKED
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|APIC_INTEGRATED
c_func
(paren
id|ver
)paren
)paren
multiline_comment|/* 82489DX */
id|value
op_or_assign
id|APIC_LVT_LEVEL_TRIGGER
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVT1
comma
id|value
)paren
suffix:semicolon
r_if
c_cond
(paren
id|APIC_INTEGRATED
c_func
(paren
id|ver
)paren
op_logical_and
op_logical_neg
id|esr_disable
)paren
(brace
multiline_comment|/* !82489DX */
id|maxlvt
op_assign
id|get_maxlvt
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|maxlvt
OG
l_int|3
)paren
multiline_comment|/* Due to the Pentium erratum 3AP. */
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|oldvalue
op_assign
id|apic_read
c_func
(paren
id|APIC_ESR
)paren
suffix:semicolon
id|value
op_assign
id|ERROR_APIC_VECTOR
suffix:semicolon
singleline_comment|// enables sending errors
id|apic_write_around
c_func
(paren
id|APIC_LVTERR
comma
id|value
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * spec says clear errors after enabling vector.&n;&t;&t; */
r_if
c_cond
(paren
id|maxlvt
OG
l_int|3
)paren
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|value
op_assign
id|apic_read
c_func
(paren
id|APIC_ESR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|value
op_ne
id|oldvalue
)paren
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;ESR value before enabling &quot;
l_string|&quot;vector: 0x%08lx  after: 0x%08lx&bslash;n&quot;
comma
id|oldvalue
comma
id|value
)paren
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|esr_disable
)paren
multiline_comment|/* &n;&t;&t;&t; * Something untraceble is creating bad interrupts on &n;&t;&t;&t; * secondary quads ... for the moment, just leave the&n;&t;&t;&t; * ESR disabled - we can&squot;t do anything useful with the&n;&t;&t;&t; * errors anyway - mbligh&n;&t;&t;&t; */
id|printk
c_func
(paren
l_string|&quot;Leaving ESR disabled.&bslash;n&quot;
)paren
suffix:semicolon
r_else
id|printk
c_func
(paren
l_string|&quot;No ESR for 82489DX.&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|nmi_watchdog
op_eq
id|NMI_LOCAL_APIC
)paren
id|setup_apic_nmi_watchdog
c_func
(paren
)paren
suffix:semicolon
id|apic_pm_activate
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * If Linux enabled the LAPIC against the BIOS default&n; * disable it down before re-entering the BIOS on shutdown.&n; * Otherwise the BIOS may get confused and not power-off.&n; */
r_void
DECL|function|lapic_shutdown
id|lapic_shutdown
c_func
(paren
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|cpu_has_apic
op_logical_or
op_logical_neg
id|enabled_via_apicbase
)paren
r_return
suffix:semicolon
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
id|disable_local_APIC
c_func
(paren
)paren
suffix:semicolon
id|local_irq_enable
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_PM
r_static
r_struct
(brace
DECL|member|active
r_int
id|active
suffix:semicolon
multiline_comment|/* r/w apic fields */
DECL|member|apic_id
r_int
r_int
id|apic_id
suffix:semicolon
DECL|member|apic_taskpri
r_int
r_int
id|apic_taskpri
suffix:semicolon
DECL|member|apic_ldr
r_int
r_int
id|apic_ldr
suffix:semicolon
DECL|member|apic_dfr
r_int
r_int
id|apic_dfr
suffix:semicolon
DECL|member|apic_spiv
r_int
r_int
id|apic_spiv
suffix:semicolon
DECL|member|apic_lvtt
r_int
r_int
id|apic_lvtt
suffix:semicolon
DECL|member|apic_lvtpc
r_int
r_int
id|apic_lvtpc
suffix:semicolon
DECL|member|apic_lvt0
r_int
r_int
id|apic_lvt0
suffix:semicolon
DECL|member|apic_lvt1
r_int
r_int
id|apic_lvt1
suffix:semicolon
DECL|member|apic_lvterr
r_int
r_int
id|apic_lvterr
suffix:semicolon
DECL|member|apic_tmict
r_int
r_int
id|apic_tmict
suffix:semicolon
DECL|member|apic_tdcr
r_int
r_int
id|apic_tdcr
suffix:semicolon
DECL|member|apic_thmr
r_int
r_int
id|apic_thmr
suffix:semicolon
DECL|variable|apic_pm_state
)brace
id|apic_pm_state
suffix:semicolon
DECL|function|lapic_suspend
r_static
r_int
id|lapic_suspend
c_func
(paren
r_struct
id|sys_device
op_star
id|dev
comma
id|u32
id|state
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|apic_pm_state.active
)paren
r_return
l_int|0
suffix:semicolon
id|apic_pm_state.apic_id
op_assign
id|apic_read
c_func
(paren
id|APIC_ID
)paren
suffix:semicolon
id|apic_pm_state.apic_taskpri
op_assign
id|apic_read
c_func
(paren
id|APIC_TASKPRI
)paren
suffix:semicolon
id|apic_pm_state.apic_ldr
op_assign
id|apic_read
c_func
(paren
id|APIC_LDR
)paren
suffix:semicolon
id|apic_pm_state.apic_dfr
op_assign
id|apic_read
c_func
(paren
id|APIC_DFR
)paren
suffix:semicolon
id|apic_pm_state.apic_spiv
op_assign
id|apic_read
c_func
(paren
id|APIC_SPIV
)paren
suffix:semicolon
id|apic_pm_state.apic_lvtt
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTT
)paren
suffix:semicolon
id|apic_pm_state.apic_lvtpc
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTPC
)paren
suffix:semicolon
id|apic_pm_state.apic_lvt0
op_assign
id|apic_read
c_func
(paren
id|APIC_LVT0
)paren
suffix:semicolon
id|apic_pm_state.apic_lvt1
op_assign
id|apic_read
c_func
(paren
id|APIC_LVT1
)paren
suffix:semicolon
id|apic_pm_state.apic_lvterr
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTERR
)paren
suffix:semicolon
id|apic_pm_state.apic_tmict
op_assign
id|apic_read
c_func
(paren
id|APIC_TMICT
)paren
suffix:semicolon
id|apic_pm_state.apic_tdcr
op_assign
id|apic_read
c_func
(paren
id|APIC_TDCR
)paren
suffix:semicolon
id|apic_pm_state.apic_thmr
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTTHMR
)paren
suffix:semicolon
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
id|disable_local_APIC
c_func
(paren
)paren
suffix:semicolon
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|lapic_resume
r_static
r_int
id|lapic_resume
c_func
(paren
r_struct
id|sys_device
op_star
id|dev
)paren
(brace
r_int
r_int
id|l
comma
id|h
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|apic_pm_state.active
)paren
r_return
l_int|0
suffix:semicolon
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Make sure the APICBASE points to the right address&n;&t; *&n;&t; * FIXME! This will be wrong if we ever support suspend on&n;&t; * SMP! We&squot;ll need to do this as part of the CPU restore!&n;&t; */
id|rdmsr
c_func
(paren
id|MSR_IA32_APICBASE
comma
id|l
comma
id|h
)paren
suffix:semicolon
id|l
op_and_assign
op_complement
id|MSR_IA32_APICBASE_BASE
suffix:semicolon
id|l
op_or_assign
id|MSR_IA32_APICBASE_ENABLE
op_or
id|mp_lapic_addr
suffix:semicolon
id|wrmsr
c_func
(paren
id|MSR_IA32_APICBASE
comma
id|l
comma
id|h
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVTERR
comma
id|ERROR_APIC_VECTOR
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_ID
comma
id|apic_pm_state.apic_id
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_DFR
comma
id|apic_pm_state.apic_dfr
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LDR
comma
id|apic_pm_state.apic_ldr
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_TASKPRI
comma
id|apic_pm_state.apic_taskpri
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_SPIV
comma
id|apic_pm_state.apic_spiv
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVT0
comma
id|apic_pm_state.apic_lvt0
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVT1
comma
id|apic_pm_state.apic_lvt1
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVTTHMR
comma
id|apic_pm_state.apic_thmr
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVTPC
comma
id|apic_pm_state.apic_lvtpc
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVTT
comma
id|apic_pm_state.apic_lvtt
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_TDCR
comma
id|apic_pm_state.apic_tdcr
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_TMICT
comma
id|apic_pm_state.apic_tmict
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|apic_read
c_func
(paren
id|APIC_ESR
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_LVTERR
comma
id|apic_pm_state.apic_lvterr
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|apic_read
c_func
(paren
id|APIC_ESR
)paren
suffix:semicolon
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * This device has no shutdown method - fully functioning local APICs&n; * are needed on every CPU up until machine_halt/restart/poweroff.&n; */
DECL|variable|lapic_sysclass
r_static
r_struct
id|sysdev_class
id|lapic_sysclass
op_assign
(brace
id|set_kset_name
c_func
(paren
l_string|&quot;lapic&quot;
)paren
comma
dot
id|resume
op_assign
id|lapic_resume
comma
dot
id|suspend
op_assign
id|lapic_suspend
comma
)brace
suffix:semicolon
DECL|variable|device_lapic
r_static
r_struct
id|sys_device
id|device_lapic
op_assign
(brace
dot
id|id
op_assign
l_int|0
comma
dot
id|cls
op_assign
op_amp
id|lapic_sysclass
comma
)brace
suffix:semicolon
DECL|function|apic_pm_activate
r_static
r_void
id|__init
id|apic_pm_activate
c_func
(paren
r_void
)paren
(brace
id|apic_pm_state.active
op_assign
l_int|1
suffix:semicolon
)brace
DECL|function|init_lapic_sysfs
r_static
r_int
id|__init
id|init_lapic_sysfs
c_func
(paren
r_void
)paren
(brace
r_int
id|error
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|cpu_has_apic
)paren
r_return
l_int|0
suffix:semicolon
multiline_comment|/* XXX: remove suspend/resume procs if !apic_pm_state.active? */
id|error
op_assign
id|sysdev_class_register
c_func
(paren
op_amp
id|lapic_sysclass
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|error
)paren
id|error
op_assign
id|sysdev_register
c_func
(paren
op_amp
id|device_lapic
)paren
suffix:semicolon
r_return
id|error
suffix:semicolon
)brace
DECL|variable|init_lapic_sysfs
id|device_initcall
c_func
(paren
id|init_lapic_sysfs
)paren
suffix:semicolon
macro_line|#else&t;/* CONFIG_PM */
DECL|function|apic_pm_activate
r_static
r_void
id|apic_pm_activate
c_func
(paren
r_void
)paren
(brace
)brace
macro_line|#endif&t;/* CONFIG_PM */
multiline_comment|/*&n; * Detect and enable local APICs on non-SMP boards.&n; * Original code written by Keir Fraser.&n; */
multiline_comment|/*&n; * Knob to control our willingness to enable the local APIC.&n; */
DECL|variable|__initdata
r_int
id|enable_local_apic
id|__initdata
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* -1=force-disable, +1=force-enable */
DECL|function|lapic_disable
r_static
r_int
id|__init
id|lapic_disable
c_func
(paren
r_char
op_star
id|str
)paren
(brace
id|enable_local_apic
op_assign
op_minus
l_int|1
suffix:semicolon
id|clear_bit
c_func
(paren
id|X86_FEATURE_APIC
comma
id|boot_cpu_data.x86_capability
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|__setup
c_func
(paren
l_string|&quot;nolapic&quot;
comma
id|lapic_disable
)paren
suffix:semicolon
DECL|function|lapic_enable
r_static
r_int
id|__init
id|lapic_enable
c_func
(paren
r_char
op_star
id|str
)paren
(brace
id|enable_local_apic
op_assign
l_int|1
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|__setup
c_func
(paren
l_string|&quot;lapic&quot;
comma
id|lapic_enable
)paren
suffix:semicolon
DECL|function|apic_set_verbosity
r_static
r_int
id|__init
id|apic_set_verbosity
c_func
(paren
r_char
op_star
id|str
)paren
(brace
r_if
c_cond
(paren
id|strcmp
c_func
(paren
l_string|&quot;debug&quot;
comma
id|str
)paren
op_eq
l_int|0
)paren
id|apic_verbosity
op_assign
id|APIC_DEBUG
suffix:semicolon
r_else
r_if
c_cond
(paren
id|strcmp
c_func
(paren
l_string|&quot;verbose&quot;
comma
id|str
)paren
op_eq
l_int|0
)paren
id|apic_verbosity
op_assign
id|APIC_VERBOSE
suffix:semicolon
r_else
id|printk
c_func
(paren
id|KERN_WARNING
l_string|&quot;APIC Verbosity level %s not recognised&quot;
l_string|&quot; use apic=verbose or apic=debug&quot;
comma
id|str
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|__setup
c_func
(paren
l_string|&quot;apic=&quot;
comma
id|apic_set_verbosity
)paren
suffix:semicolon
DECL|function|detect_init_APIC
r_static
r_int
id|__init
id|detect_init_APIC
(paren
r_void
)paren
(brace
id|u32
id|h
comma
id|l
comma
id|features
suffix:semicolon
r_extern
r_void
id|get_cpu_vendor
c_func
(paren
r_struct
id|cpuinfo_x86
op_star
)paren
suffix:semicolon
multiline_comment|/* Disabled by kernel option? */
r_if
c_cond
(paren
id|enable_local_apic
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* Workaround for us being called before identify_cpu(). */
id|get_cpu_vendor
c_func
(paren
op_amp
id|boot_cpu_data
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|boot_cpu_data.x86_vendor
)paren
(brace
r_case
id|X86_VENDOR_AMD
suffix:colon
r_if
c_cond
(paren
(paren
id|boot_cpu_data.x86
op_eq
l_int|6
op_logical_and
id|boot_cpu_data.x86_model
OG
l_int|1
)paren
op_logical_or
(paren
id|boot_cpu_data.x86
op_eq
l_int|15
)paren
)paren
r_break
suffix:semicolon
r_goto
id|no_apic
suffix:semicolon
r_case
id|X86_VENDOR_INTEL
suffix:colon
r_if
c_cond
(paren
id|boot_cpu_data.x86
op_eq
l_int|6
op_logical_or
id|boot_cpu_data.x86
op_eq
l_int|15
op_logical_or
(paren
id|boot_cpu_data.x86
op_eq
l_int|5
op_logical_and
id|cpu_has_apic
)paren
)paren
r_break
suffix:semicolon
r_goto
id|no_apic
suffix:semicolon
r_default
suffix:colon
r_goto
id|no_apic
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|cpu_has_apic
)paren
(brace
multiline_comment|/*&n;&t;&t; * Over-ride BIOS and try to enable the local&n;&t;&t; * APIC only if &quot;lapic&quot; specified.&n;&t;&t; */
r_if
c_cond
(paren
id|enable_local_apic
op_le
l_int|0
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Local APIC disabled by BIOS -- &quot;
l_string|&quot;you can enable it with &bslash;&quot;lapic&bslash;&quot;&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n;&t;&t; * Some BIOSes disable the local APIC in the&n;&t;&t; * APIC_BASE MSR. This can only be done in&n;&t;&t; * software for Intel P6 or later and AMD K7&n;&t;&t; * (Model &gt; 1) or later.&n;&t;&t; */
id|rdmsr
c_func
(paren
id|MSR_IA32_APICBASE
comma
id|l
comma
id|h
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|l
op_amp
id|MSR_IA32_APICBASE_ENABLE
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Local APIC disabled by BIOS -- reenabling.&bslash;n&quot;
)paren
suffix:semicolon
id|l
op_and_assign
op_complement
id|MSR_IA32_APICBASE_BASE
suffix:semicolon
id|l
op_or_assign
id|MSR_IA32_APICBASE_ENABLE
op_or
id|APIC_DEFAULT_PHYS_BASE
suffix:semicolon
id|wrmsr
c_func
(paren
id|MSR_IA32_APICBASE
comma
id|l
comma
id|h
)paren
suffix:semicolon
id|enabled_via_apicbase
op_assign
l_int|1
suffix:semicolon
)brace
)brace
multiline_comment|/*&n;&t; * The APIC feature bit should now be enabled&n;&t; * in `cpuid&squot;&n;&t; */
id|features
op_assign
id|cpuid_edx
c_func
(paren
l_int|1
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|features
op_amp
(paren
l_int|1
op_lshift
id|X86_FEATURE_APIC
)paren
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Could not enable APIC!&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
id|set_bit
c_func
(paren
id|X86_FEATURE_APIC
comma
id|boot_cpu_data.x86_capability
)paren
suffix:semicolon
id|mp_lapic_addr
op_assign
id|APIC_DEFAULT_PHYS_BASE
suffix:semicolon
multiline_comment|/* The BIOS may have set up the APIC at some other address */
id|rdmsr
c_func
(paren
id|MSR_IA32_APICBASE
comma
id|l
comma
id|h
)paren
suffix:semicolon
r_if
c_cond
(paren
id|l
op_amp
id|MSR_IA32_APICBASE_ENABLE
)paren
id|mp_lapic_addr
op_assign
id|l
op_amp
id|MSR_IA32_APICBASE_BASE
suffix:semicolon
r_if
c_cond
(paren
id|nmi_watchdog
op_ne
id|NMI_NONE
)paren
id|nmi_watchdog
op_assign
id|NMI_LOCAL_APIC
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Found and enabled local APIC!&bslash;n&quot;
)paren
suffix:semicolon
id|apic_pm_activate
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
id|no_apic
suffix:colon
id|printk
c_func
(paren
l_string|&quot;No local APIC present or hardware disabled&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
DECL|function|init_apic_mappings
r_void
id|__init
id|init_apic_mappings
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|apic_phys
suffix:semicolon
multiline_comment|/*&n;&t; * If no local APIC can be found then set up a fake all&n;&t; * zeroes page to simulate the local APIC and another&n;&t; * one for the IO-APIC.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|smp_found_config
op_logical_and
id|detect_init_APIC
c_func
(paren
)paren
)paren
(brace
id|apic_phys
op_assign
(paren
r_int
r_int
)paren
id|alloc_bootmem_pages
c_func
(paren
id|PAGE_SIZE
)paren
suffix:semicolon
id|apic_phys
op_assign
id|__pa
c_func
(paren
id|apic_phys
)paren
suffix:semicolon
)brace
r_else
id|apic_phys
op_assign
id|mp_lapic_addr
suffix:semicolon
id|set_fixmap_nocache
c_func
(paren
id|FIX_APIC_BASE
comma
id|apic_phys
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;mapped APIC to %08lx (%08lx)&bslash;n&quot;
comma
id|APIC_BASE
comma
id|apic_phys
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Fetch the APIC ID of the BSP in case we have a&n;&t; * default configuration (or the MP table is broken).&n;&t; */
r_if
c_cond
(paren
id|boot_cpu_physical_apicid
op_eq
op_minus
l_int|1U
)paren
id|boot_cpu_physical_apicid
op_assign
id|GET_APIC_ID
c_func
(paren
id|apic_read
c_func
(paren
id|APIC_ID
)paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_X86_IO_APIC
(brace
r_int
r_int
id|ioapic_phys
comma
id|idx
op_assign
id|FIX_IO_APIC_BASE_0
suffix:semicolon
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|nr_ioapics
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|smp_found_config
)paren
(brace
id|ioapic_phys
op_assign
id|mp_ioapics
(braket
id|i
)braket
dot
id|mpc_apicaddr
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|ioapic_phys
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;WARNING: bogus zero IO-APIC &quot;
l_string|&quot;address found in MPTABLE, &quot;
l_string|&quot;disabling IO/APIC support!&bslash;n&quot;
)paren
suffix:semicolon
id|smp_found_config
op_assign
l_int|0
suffix:semicolon
id|skip_ioapic_setup
op_assign
l_int|1
suffix:semicolon
r_goto
id|fake_ioapic_page
suffix:semicolon
)brace
)brace
r_else
(brace
id|fake_ioapic_page
suffix:colon
id|ioapic_phys
op_assign
(paren
r_int
r_int
)paren
id|alloc_bootmem_pages
c_func
(paren
id|PAGE_SIZE
)paren
suffix:semicolon
id|ioapic_phys
op_assign
id|__pa
c_func
(paren
id|ioapic_phys
)paren
suffix:semicolon
)brace
id|set_fixmap_nocache
c_func
(paren
id|idx
comma
id|ioapic_phys
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;mapped IOAPIC to %08lx (%08lx)&bslash;n&quot;
comma
id|__fix_to_virt
c_func
(paren
id|idx
)paren
comma
id|ioapic_phys
)paren
suffix:semicolon
id|idx
op_increment
suffix:semicolon
)brace
)brace
macro_line|#endif
)brace
multiline_comment|/*&n; * This part sets up the APIC 32 bit clock in LVTT1, with HZ interrupts&n; * per second. We assume that the caller has already set up the local&n; * APIC.&n; *&n; * The APIC timer is not exactly sync with the external timer chip, it&n; * closely follows bus clocks.&n; */
multiline_comment|/*&n; * The timer chip is already set up at HZ interrupts per second here,&n; * but we do not accept timer interrupts yet. We only allow the BP&n; * to calibrate.&n; */
DECL|function|get_8254_timer_count
r_static
r_int
r_int
id|__init
id|get_8254_timer_count
c_func
(paren
r_void
)paren
(brace
r_extern
id|spinlock_t
id|i8253_lock
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|count
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|i8253_lock
comma
id|flags
)paren
suffix:semicolon
id|outb_p
c_func
(paren
l_int|0x00
comma
id|PIT_MODE
)paren
suffix:semicolon
id|count
op_assign
id|inb_p
c_func
(paren
id|PIT_CH0
)paren
suffix:semicolon
id|count
op_or_assign
id|inb_p
c_func
(paren
id|PIT_CH0
)paren
op_lshift
l_int|8
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|i8253_lock
comma
id|flags
)paren
suffix:semicolon
r_return
id|count
suffix:semicolon
)brace
multiline_comment|/* next tick in 8254 can be caught by catching timer wraparound */
DECL|function|wait_8254_wraparound
r_static
r_void
id|__init
id|wait_8254_wraparound
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|curr_count
comma
id|prev_count
op_assign
op_complement
l_int|0
suffix:semicolon
r_int
id|delta
suffix:semicolon
id|curr_count
op_assign
id|get_8254_timer_count
c_func
(paren
)paren
suffix:semicolon
r_do
(brace
id|prev_count
op_assign
id|curr_count
suffix:semicolon
id|curr_count
op_assign
id|get_8254_timer_count
c_func
(paren
)paren
suffix:semicolon
id|delta
op_assign
id|curr_count
op_minus
id|prev_count
suffix:semicolon
multiline_comment|/*&n;&t; * This limit for delta seems arbitrary, but it isn&squot;t, it&squot;s&n;&t; * slightly above the level of error a buggy Mercury/Neptune&n;&t; * chipset timer can cause.&n;&t; */
)brace
r_while
c_loop
(paren
id|delta
OL
l_int|300
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Default initialization for 8254 timers. If we use other timers like HPET,&n; * we override this later&n; */
DECL|variable|wait_timer_tick
r_void
(paren
op_star
id|wait_timer_tick
)paren
(paren
r_void
)paren
op_assign
id|wait_8254_wraparound
suffix:semicolon
multiline_comment|/*&n; * This function sets up the local APIC timer, with a timeout of&n; * &squot;clocks&squot; APIC bus clock. During calibration we actually call&n; * this function twice on the boot CPU, once with a bogus timeout&n; * value, second time for real. The other (noncalibrating) CPUs&n; * call this function only once, with the real, calibrated value.&n; *&n; * We do reads before writes even if unnecessary, to get around the&n; * P5 APIC double write bug.&n; */
DECL|macro|APIC_DIVISOR
mdefine_line|#define APIC_DIVISOR 16
DECL|function|__setup_APIC_LVTT
r_void
id|__setup_APIC_LVTT
c_func
(paren
r_int
r_int
id|clocks
)paren
(brace
r_int
r_int
id|lvtt_value
comma
id|tmp_value
comma
id|ver
suffix:semicolon
id|ver
op_assign
id|GET_APIC_VERSION
c_func
(paren
id|apic_read
c_func
(paren
id|APIC_LVR
)paren
)paren
suffix:semicolon
id|lvtt_value
op_assign
id|APIC_LVT_TIMER_PERIODIC
op_or
id|LOCAL_TIMER_VECTOR
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|APIC_INTEGRATED
c_func
(paren
id|ver
)paren
)paren
id|lvtt_value
op_or_assign
id|SET_APIC_TIMER_BASE
c_func
(paren
id|APIC_TIMER_BASE_DIV
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVTT
comma
id|lvtt_value
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Divide PICLK by 16&n;&t; */
id|tmp_value
op_assign
id|apic_read
c_func
(paren
id|APIC_TDCR
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_TDCR
comma
(paren
id|tmp_value
op_amp
op_complement
(paren
id|APIC_TDR_DIV_1
op_or
id|APIC_TDR_DIV_TMBASE
)paren
)paren
op_or
id|APIC_TDR_DIV_16
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_TMICT
comma
id|clocks
op_div
id|APIC_DIVISOR
)paren
suffix:semicolon
)brace
DECL|function|setup_APIC_timer
r_static
r_void
id|setup_APIC_timer
c_func
(paren
r_int
r_int
id|clocks
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Wait for IRQ0&squot;s slice:&n;&t; */
id|wait_timer_tick
c_func
(paren
)paren
suffix:semicolon
id|__setup_APIC_LVTT
c_func
(paren
id|clocks
)paren
suffix:semicolon
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * In this function we calibrate APIC bus clocks to the external&n; * timer. Unfortunately we cannot use jiffies and the timer irq&n; * to calibrate, since some later bootup code depends on getting&n; * the first irq? Ugh.&n; *&n; * We want to do the calibration only once since we&n; * want to have local timer irqs syncron. CPUs connected&n; * by the same APIC bus have the very same bus frequency.&n; * And we want to have irqs off anyways, no accidental&n; * APIC irq that way.&n; */
DECL|function|calibrate_APIC_clock
r_int
id|__init
id|calibrate_APIC_clock
c_func
(paren
r_void
)paren
(brace
r_int
r_int
r_int
id|t1
op_assign
l_int|0
comma
id|t2
op_assign
l_int|0
suffix:semicolon
r_int
id|tt1
comma
id|tt2
suffix:semicolon
r_int
id|result
suffix:semicolon
r_int
id|i
suffix:semicolon
r_const
r_int
id|LOOPS
op_assign
id|HZ
op_div
l_int|10
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;calibrating APIC timer ...&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Put whatever arbitrary (but long enough) timeout&n;&t; * value into the APIC clock, we just want to get the&n;&t; * counter running for calibration.&n;&t; */
id|__setup_APIC_LVTT
c_func
(paren
l_int|1000000000
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The timer chip counts down to zero. Let&squot;s wait&n;&t; * for a wraparound to start exact measurement:&n;&t; * (the current tick might have been already half done)&n;&t; */
id|wait_timer_tick
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * We wrapped around just now. Let&squot;s start:&n;&t; */
r_if
c_cond
(paren
id|cpu_has_tsc
)paren
id|rdtscll
c_func
(paren
id|t1
)paren
suffix:semicolon
id|tt1
op_assign
id|apic_read
c_func
(paren
id|APIC_TMCCT
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Let&squot;s wait LOOPS wraprounds:&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|LOOPS
suffix:semicolon
id|i
op_increment
)paren
id|wait_timer_tick
c_func
(paren
)paren
suffix:semicolon
id|tt2
op_assign
id|apic_read
c_func
(paren
id|APIC_TMCCT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cpu_has_tsc
)paren
id|rdtscll
c_func
(paren
id|t2
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The APIC bus clock counter is 32 bits only, it&n;&t; * might have overflown, but note that we use signed&n;&t; * longs, thus no extra care needed.&n;&t; *&n;&t; * underflown to be exact, as the timer counts down ;)&n;&t; */
id|result
op_assign
(paren
id|tt1
op_minus
id|tt2
)paren
op_star
id|APIC_DIVISOR
op_div
id|LOOPS
suffix:semicolon
r_if
c_cond
(paren
id|cpu_has_tsc
)paren
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;..... CPU clock speed is &quot;
l_string|&quot;%ld.%04ld MHz.&bslash;n&quot;
comma
(paren
(paren
r_int
)paren
(paren
id|t2
op_minus
id|t1
)paren
op_div
id|LOOPS
)paren
op_div
(paren
l_int|1000000
op_div
id|HZ
)paren
comma
(paren
(paren
r_int
)paren
(paren
id|t2
op_minus
id|t1
)paren
op_div
id|LOOPS
)paren
op_mod
(paren
l_int|1000000
op_div
id|HZ
)paren
)paren
suffix:semicolon
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;..... host bus clock speed is &quot;
l_string|&quot;%ld.%04ld MHz.&bslash;n&quot;
comma
id|result
op_div
(paren
l_int|1000000
op_div
id|HZ
)paren
comma
id|result
op_mod
(paren
l_int|1000000
op_div
id|HZ
)paren
)paren
suffix:semicolon
r_return
id|result
suffix:semicolon
)brace
DECL|variable|calibration_result
r_static
r_int
r_int
id|calibration_result
suffix:semicolon
DECL|function|setup_boot_APIC_clock
r_void
id|__init
id|setup_boot_APIC_clock
c_func
(paren
r_void
)paren
(brace
id|apic_printk
c_func
(paren
id|APIC_VERBOSE
comma
l_string|&quot;Using local APIC timer interrupts.&bslash;n&quot;
)paren
suffix:semicolon
id|using_apic_timer
op_assign
l_int|1
suffix:semicolon
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
id|calibration_result
op_assign
id|calibrate_APIC_clock
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Now set up the timer for real.&n;&t; */
id|setup_APIC_timer
c_func
(paren
id|calibration_result
)paren
suffix:semicolon
id|local_irq_enable
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|setup_secondary_APIC_clock
r_void
id|__init
id|setup_secondary_APIC_clock
c_func
(paren
r_void
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* FIXME: Do we need this? --RR */
id|setup_APIC_timer
c_func
(paren
id|calibration_result
)paren
suffix:semicolon
id|local_irq_enable
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|disable_APIC_timer
r_void
id|__init
id|disable_APIC_timer
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|using_apic_timer
)paren
(brace
r_int
r_int
id|v
suffix:semicolon
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTT
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVTT
comma
id|v
op_or
id|APIC_LVT_MASKED
)paren
suffix:semicolon
)brace
)brace
DECL|function|enable_APIC_timer
r_void
id|enable_APIC_timer
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|using_apic_timer
)paren
(brace
r_int
r_int
id|v
suffix:semicolon
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_LVTT
)paren
suffix:semicolon
id|apic_write_around
c_func
(paren
id|APIC_LVTT
comma
id|v
op_amp
op_complement
id|APIC_LVT_MASKED
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * the frequency of the profiling timer can be changed&n; * by writing a multiplier value into /proc/profile.&n; */
DECL|function|setup_profiling_timer
r_int
id|setup_profiling_timer
c_func
(paren
r_int
r_int
id|multiplier
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/*&n;&t; * Sanity check. [at least 500 APIC cycles should be&n;&t; * between APIC interrupts as a rule of thumb, to avoid&n;&t; * irqs flooding us]&n;&t; */
r_if
c_cond
(paren
(paren
op_logical_neg
id|multiplier
)paren
op_logical_or
(paren
id|calibration_result
op_div
id|multiplier
OL
l_int|500
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
multiline_comment|/* &n;&t; * Set the new multiplier for each CPU. CPUs don&squot;t start using the&n;&t; * new values until the next timer interrupt in which they do process&n;&t; * accounting. At that time they also adjust their APIC timers&n;&t; * accordingly.&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_CPUS
suffix:semicolon
op_increment
id|i
)paren
id|per_cpu
c_func
(paren
id|prof_multiplier
comma
id|i
)paren
op_assign
id|multiplier
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|macro|APIC_DIVISOR
macro_line|#undef APIC_DIVISOR
multiline_comment|/*&n; * Local timer interrupt handler. It does both profiling and&n; * process statistics/rescheduling.&n; *&n; * We do profiling in every local tick, statistics/rescheduling&n; * happen only every &squot;profiling multiplier&squot; ticks. The default&n; * multiplier is 1 and it can be changed by writing the new multiplier&n; * value into /proc/profile.&n; */
DECL|function|smp_local_timer_interrupt
r_inline
r_void
id|smp_local_timer_interrupt
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|profile_tick
c_func
(paren
id|CPU_PROFILING
comma
id|regs
)paren
suffix:semicolon
r_if
c_cond
(paren
op_decrement
id|per_cpu
c_func
(paren
id|prof_counter
comma
id|cpu
)paren
op_le
l_int|0
)paren
(brace
multiline_comment|/*&n;&t;&t; * The multiplier may have changed since the last time we got&n;&t;&t; * to this point as a result of the user writing to&n;&t;&t; * /proc/profile. In this case we need to adjust the APIC&n;&t;&t; * timer accordingly.&n;&t;&t; *&n;&t;&t; * Interrupts are already masked off at this point.&n;&t;&t; */
id|per_cpu
c_func
(paren
id|prof_counter
comma
id|cpu
)paren
op_assign
id|per_cpu
c_func
(paren
id|prof_multiplier
comma
id|cpu
)paren
suffix:semicolon
r_if
c_cond
(paren
id|per_cpu
c_func
(paren
id|prof_counter
comma
id|cpu
)paren
op_ne
id|per_cpu
c_func
(paren
id|prof_old_multiplier
comma
id|cpu
)paren
)paren
(brace
id|__setup_APIC_LVTT
c_func
(paren
id|calibration_result
op_div
id|per_cpu
c_func
(paren
id|prof_counter
comma
id|cpu
)paren
)paren
suffix:semicolon
id|per_cpu
c_func
(paren
id|prof_old_multiplier
comma
id|cpu
)paren
op_assign
id|per_cpu
c_func
(paren
id|prof_counter
comma
id|cpu
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SMP
id|update_process_times
c_func
(paren
id|user_mode
c_func
(paren
id|regs
)paren
)paren
suffix:semicolon
macro_line|#endif
)brace
multiline_comment|/*&n;&t; * We take the &squot;long&squot; return path, and there every subsystem&n;&t; * grabs the apropriate locks (kernel lock/ irq lock).&n;&t; *&n;&t; * we might want to decouple profiling from the &squot;long path&squot;,&n;&t; * and do the profiling totally in assembly.&n;&t; *&n;&t; * Currently this isn&squot;t too much of an issue (performance wise),&n;&t; * we can take more than 100K local irqs per second on a 100 MHz P5.&n;&t; */
)brace
multiline_comment|/*&n; * Local APIC timer interrupt. This is the most natural way for doing&n; * local interrupts, but local timer interrupts can be emulated by&n; * broadcast interrupts too. [in case the hw doesn&squot;t support APIC timers]&n; *&n; * [ if a single-CPU system runs an SMP kernel then we call the local&n; *   interrupt as well. Thus we cannot inline the local irq ... ]&n; */
DECL|function|smp_apic_timer_interrupt
id|fastcall
r_void
id|smp_apic_timer_interrupt
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * the NMI deadlock-detector uses this.&n;&t; */
id|irq_stat
(braket
id|cpu
)braket
dot
id|apic_timer_irqs
op_increment
suffix:semicolon
multiline_comment|/*&n;&t; * NOTE! We&squot;d better ACK the irq immediately,&n;&t; * because timer handling can be slow.&n;&t; */
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * update_process_times() expects us to have done irq_enter().&n;&t; * Besides, if we don&squot;t timer interrupts ignore the global&n;&t; * interrupt lock, which is the WrongThing (tm) to do.&n;&t; */
id|irq_enter
c_func
(paren
)paren
suffix:semicolon
id|smp_local_timer_interrupt
c_func
(paren
id|regs
)paren
suffix:semicolon
id|irq_exit
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * This interrupt should _never_ happen with our APIC/SMP architecture&n; */
DECL|function|smp_spurious_interrupt
id|fastcall
r_void
id|smp_spurious_interrupt
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|v
suffix:semicolon
id|irq_enter
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Check if this really is a spurious interrupt and ACK it&n;&t; * if it is a vectored one.  Just in case...&n;&t; * Spurious interrupts should not be ACKed.&n;&t; */
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_ISR
op_plus
(paren
(paren
id|SPURIOUS_APIC_VECTOR
op_amp
op_complement
l_int|0x1f
)paren
op_rshift
l_int|1
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|v
op_amp
(paren
l_int|1
op_lshift
(paren
id|SPURIOUS_APIC_VECTOR
op_amp
l_int|0x1f
)paren
)paren
)paren
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* see sw-dev-man vol 3, chapter 7.4.13.5 */
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;spurious APIC interrupt on CPU#%d, should never happen.&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
id|irq_exit
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * This interrupt should never happen with our APIC/SMP architecture&n; */
DECL|function|smp_error_interrupt
id|fastcall
r_void
id|smp_error_interrupt
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|v
comma
id|v1
suffix:semicolon
id|irq_enter
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* First tickle the hardware, only then report what went on. -- REW */
id|v
op_assign
id|apic_read
c_func
(paren
id|APIC_ESR
)paren
suffix:semicolon
id|apic_write
c_func
(paren
id|APIC_ESR
comma
l_int|0
)paren
suffix:semicolon
id|v1
op_assign
id|apic_read
c_func
(paren
id|APIC_ESR
)paren
suffix:semicolon
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
id|atomic_inc
c_func
(paren
op_amp
id|irq_err_count
)paren
suffix:semicolon
multiline_comment|/* Here is what the APIC error bits mean:&n;&t;   0: Send CS error&n;&t;   1: Receive CS error&n;&t;   2: Send accept error&n;&t;   3: Receive accept error&n;&t;   4: Reserved&n;&t;   5: Send illegal vector&n;&t;   6: Received illegal vector&n;&t;   7: Illegal register address&n;&t;*/
id|printk
(paren
id|KERN_DEBUG
l_string|&quot;APIC error on CPU%d: %02lx(%02lx)&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
comma
id|v
comma
id|v1
)paren
suffix:semicolon
id|irq_exit
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * This initializes the IO-APIC and APIC hardware if this is&n; * a UP kernel.&n; */
DECL|function|APIC_init_uniprocessor
r_int
id|__init
id|APIC_init_uniprocessor
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|enable_local_apic
OL
l_int|0
)paren
id|clear_bit
c_func
(paren
id|X86_FEATURE_APIC
comma
id|boot_cpu_data.x86_capability
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|smp_found_config
op_logical_and
op_logical_neg
id|cpu_has_apic
)paren
r_return
op_minus
l_int|1
suffix:semicolon
multiline_comment|/*&n;&t; * Complain if the BIOS pretends there is one.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|cpu_has_apic
op_logical_and
id|APIC_INTEGRATED
c_func
(paren
id|apic_version
(braket
id|boot_cpu_physical_apicid
)braket
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;BIOS bug, local APIC #%d not detected!...&bslash;n&quot;
comma
id|boot_cpu_physical_apicid
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
id|verify_local_APIC
c_func
(paren
)paren
suffix:semicolon
id|connect_bsp_APIC
c_func
(paren
)paren
suffix:semicolon
id|phys_cpu_present_map
op_assign
id|physid_mask_of_physid
c_func
(paren
id|boot_cpu_physical_apicid
)paren
suffix:semicolon
id|setup_local_APIC
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|nmi_watchdog
op_eq
id|NMI_LOCAL_APIC
)paren
id|check_nmi_watchdog
c_func
(paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_X86_IO_APIC
r_if
c_cond
(paren
id|smp_found_config
)paren
r_if
c_cond
(paren
op_logical_neg
id|skip_ioapic_setup
op_logical_and
id|nr_ioapics
)paren
id|setup_IO_APIC
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
id|setup_boot_APIC_clock
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
eof
