INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/OneBitFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneBitFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/FourBitsRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitsRCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/FourBitsSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitsSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/TwoBitRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoBitRCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/DFlipFlop_ALR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop_ALR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/FlipFlopR_.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/Reg_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/Reg_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/Counter4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/Counter4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_DFF_alr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DFF_alr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_TwoBitRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TwoBitRCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RCA
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_RCA.v:13]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_RCA.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_fourbitssubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FourBitsSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/Lab1.v" into library xil_defaultlib
