
Dipterv_Drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013ce8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000950  08013e78  08013e78  00023e78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080147c8  080147c8  000301ec  2**0
                  CONTENTS
  4 .ARM          00000008  080147c8  080147c8  000247c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080147d0  080147d0  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080147d0  080147d0  000247d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080147d4  080147d4  000247d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080147d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301ec  2**0
                  CONTENTS
 10 .bss          00006694  200001f0  200001f0  000301f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20006884  20006884  000301f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f993  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000401d  00000000  00000000  0004fbaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bc8  00000000  00000000  00053bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001a48  00000000  00000000  00055798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002510c  00000000  00000000  000571e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020096  00000000  00000000  0007c2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de971  00000000  00000000  0009c382  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017acf3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008f48  00000000  00000000  0017ad44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013e60 	.word	0x08013e60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08013e60 	.word	0x08013e60

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4a07      	ldr	r2, [pc, #28]	; (8000fb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	4a06      	ldr	r2, [pc, #24]	; (8000fbc <vApplicationGetIdleTaskMemory+0x30>)
 8000fa2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2280      	movs	r2, #128	; 0x80
 8000fa8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	2000020c 	.word	0x2000020c
 8000fbc:	20000260 	.word	0x20000260

08000fc0 <FusionRadiansToDegrees>:
/**
 * @brief Converts radians to degrees.
 * @param radians Radians.
 * @return Degrees.
 */
static inline float FusionRadiansToDegrees(const float radians) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / (float) M_PI);
 8000fca:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fce:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000fe4 <FusionRadiansToDegrees+0x24>
 8000fd2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	42652ee0 	.word	0x42652ee0

08000fe8 <FusionAsin>:
/**
 * @brief Returns the arc sine of the value.
 * @param value Value.
 * @return Arc sine of the value.
 */
static inline float FusionAsin(const float value) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	ed87 0a01 	vstr	s0, [r7, #4]
    if (value <= -1.0f) {
 8000ff2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	d802      	bhi.n	800100a <FusionAsin+0x22>
        return (float) M_PI / -2.0f;
 8001004:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8001038 <FusionAsin+0x50>
 8001008:	e011      	b.n	800102e <FusionAsin+0x46>
    }
    if (value >= 1.0f) {
 800100a:	edd7 7a01 	vldr	s15, [r7, #4]
 800100e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001012:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101a:	db02      	blt.n	8001022 <FusionAsin+0x3a>
        return (float) M_PI / 2.0f;
 800101c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800103c <FusionAsin+0x54>
 8001020:	e005      	b.n	800102e <FusionAsin+0x46>
    }
    return asinf(value);
 8001022:	ed97 0a01 	vldr	s0, [r7, #4]
 8001026:	f010 fd73 	bl	8011b10 <asinf>
 800102a:	eef0 7a40 	vmov.f32	s15, s0
}
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	bfc90fdb 	.word	0xbfc90fdb
 800103c:	3fc90fdb 	.word	0x3fc90fdb

08001040 <FusionVectorSubtract>:
 * @brief Returns vector B subtracted from vector A.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Vector B subtracted from vector A.
 */
static inline FusionVector FusionVectorSubtract(const FusionVector vectorA, const FusionVector vectorB) {
 8001040:	b480      	push	{r7}
 8001042:	b091      	sub	sp, #68	; 0x44
 8001044:	af00      	add	r7, sp, #0
 8001046:	eeb0 5a40 	vmov.f32	s10, s0
 800104a:	eef0 5a60 	vmov.f32	s11, s1
 800104e:	eeb0 6a41 	vmov.f32	s12, s2
 8001052:	eef0 6a61 	vmov.f32	s13, s3
 8001056:	eeb0 7a42 	vmov.f32	s14, s4
 800105a:	eef0 7a62 	vmov.f32	s15, s5
 800105e:	ed87 5a07 	vstr	s10, [r7, #28]
 8001062:	edc7 5a08 	vstr	s11, [r7, #32]
 8001066:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800106a:	edc7 6a04 	vstr	s13, [r7, #16]
 800106e:	ed87 7a05 	vstr	s14, [r7, #20]
 8001072:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x - vectorB.axis.x,
 8001076:	ed97 7a07 	vldr	s14, [r7, #28]
 800107a:	edd7 7a04 	vldr	s15, [r7, #16]
 800107e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001082:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y - vectorB.axis.y,
 8001086:	ed97 7a08 	vldr	s14, [r7, #32]
 800108a:	edd7 7a05 	vldr	s15, [r7, #20]
 800108e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001092:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z - vectorB.axis.z,
 8001096:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800109a:	edd7 7a06 	vldr	s15, [r7, #24]
 800109e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80010a2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 80010a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80010ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80010b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ba:	ee06 1a90 	vmov	s13, r1
 80010be:	ee07 2a10 	vmov	s14, r2
 80010c2:	ee07 3a90 	vmov	s15, r3
}
 80010c6:	eeb0 0a66 	vmov.f32	s0, s13
 80010ca:	eef0 0a47 	vmov.f32	s1, s14
 80010ce:	eeb0 1a67 	vmov.f32	s2, s15
 80010d2:	3744      	adds	r7, #68	; 0x44
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <FusionVectorMultiplyScalar>:
 * @brief Returns the multiplication of a vector by a scalar.
 * @param vector Vector.
 * @param scalar Scalar.
 * @return Multiplication of a vector by a scalar.
 */
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 80010dc:	b480      	push	{r7}
 80010de:	b08f      	sub	sp, #60	; 0x3c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	eef0 6a40 	vmov.f32	s13, s0
 80010e6:	eeb0 7a60 	vmov.f32	s14, s1
 80010ea:	eef0 7a41 	vmov.f32	s15, s2
 80010ee:	edc7 1a04 	vstr	s3, [r7, #16]
 80010f2:	edc7 6a05 	vstr	s13, [r7, #20]
 80010f6:	ed87 7a06 	vstr	s14, [r7, #24]
 80010fa:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionVector result = {.axis = {
            .x = vector.axis.x * scalar,
 80010fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001102:	edd7 7a04 	vldr	s15, [r7, #16]
 8001106:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800110a:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 800110e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001112:	edd7 7a04 	vldr	s15, [r7, #16]
 8001116:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800111a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 800111e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001122:	edd7 7a04 	vldr	s15, [r7, #16]
 8001126:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800112a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800112e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001132:	f107 0220 	add.w	r2, r7, #32
 8001136:	ca07      	ldmia	r2, {r0, r1, r2}
 8001138:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800113c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800113e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001142:	ee06 1a90 	vmov	s13, r1
 8001146:	ee07 2a10 	vmov	s14, r2
 800114a:	ee07 3a90 	vmov	s15, r3
}
 800114e:	eeb0 0a66 	vmov.f32	s0, s13
 8001152:	eef0 0a47 	vmov.f32	s1, s14
 8001156:	eeb0 1a67 	vmov.f32	s2, s15
 800115a:	373c      	adds	r7, #60	; 0x3c
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <FusionMatrixMultiplyVector>:
 * @brief Returns the multiplication of a matrix with a vector.
 * @param matrix Matrix.
 * @param vector Vector.
 * @return Multiplication of a matrix with a vector.
 */
static inline FusionVector FusionMatrixMultiplyVector(const FusionMatrix matrix, const FusionVector vector) {
 8001164:	b084      	sub	sp, #16
 8001166:	b480      	push	{r7}
 8001168:	b08f      	sub	sp, #60	; 0x3c
 800116a:	af00      	add	r7, sp, #0
 800116c:	f107 0c40 	add.w	ip, r7, #64	; 0x40
 8001170:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001174:	eef0 6a40 	vmov.f32	s13, s0
 8001178:	eeb0 7a60 	vmov.f32	s14, s1
 800117c:	eef0 7a41 	vmov.f32	s15, s2
 8001180:	edc7 6a05 	vstr	s13, [r7, #20]
 8001184:	ed87 7a06 	vstr	s14, [r7, #24]
 8001188:	edc7 7a07 	vstr	s15, [r7, #28]
#define R matrix.element
    const FusionVector result = {.axis = {
            .x = R.xx * vector.axis.x + R.xy * vector.axis.y + R.xz * vector.axis.z,
 800118c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001190:	edd7 7a05 	vldr	s15, [r7, #20]
 8001194:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001198:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800119c:	edd7 7a06 	vldr	s15, [r7, #24]
 80011a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011a8:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80011ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80011b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011b4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80011b8:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = R.yx * vector.axis.x + R.yy * vector.axis.y + R.yz * vector.axis.z,
 80011bc:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80011c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c8:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80011cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80011d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011d8:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80011dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80011e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80011e8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = R.zx * vector.axis.x + R.zy * vector.axis.y + R.zz * vector.axis.z,
 80011ec:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f8:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80011fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001200:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001204:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001208:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800120c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001210:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001214:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001218:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800121c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001220:	f107 0220 	add.w	r2, r7, #32
 8001224:	ca07      	ldmia	r2, {r0, r1, r2}
 8001226:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800122a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800122c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800122e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001230:	ee06 1a90 	vmov	s13, r1
 8001234:	ee07 2a10 	vmov	s14, r2
 8001238:	ee07 3a90 	vmov	s15, r3
#undef R
}
 800123c:	eeb0 0a66 	vmov.f32	s0, s13
 8001240:	eef0 0a47 	vmov.f32	s1, s14
 8001244:	eeb0 1a67 	vmov.f32	s2, s15
 8001248:	373c      	adds	r7, #60	; 0x3c
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	b004      	add	sp, #16
 8001252:	4770      	bx	lr

08001254 <FusionQuaternionToMatrix>:
/**
 * @brief Converts a quaternion to a rotation matrix.
 * @param quaternion Quaternion.
 * @return Rotation matrix.
 */
static inline FusionMatrix FusionQuaternionToMatrix(const FusionQuaternion quaternion) {
 8001254:	b4b0      	push	{r4, r5, r7}
 8001256:	b097      	sub	sp, #92	; 0x5c
 8001258:	af00      	add	r7, sp, #0
 800125a:	6178      	str	r0, [r7, #20]
 800125c:	eeb0 6a40 	vmov.f32	s12, s0
 8001260:	eef0 6a60 	vmov.f32	s13, s1
 8001264:	eeb0 7a41 	vmov.f32	s14, s2
 8001268:	eef0 7a61 	vmov.f32	s15, s3
 800126c:	ed87 6a01 	vstr	s12, [r7, #4]
 8001270:	edc7 6a02 	vstr	s13, [r7, #8]
 8001274:	ed87 7a03 	vstr	s14, [r7, #12]
 8001278:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q quaternion.element
    const float qwqw = Q.w * Q.w; // calculate common terms to avoid repeated operations
 800127c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001280:	edd7 7a01 	vldr	s15, [r7, #4]
 8001284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001288:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    const float qwqx = Q.w * Q.x;
 800128c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001290:	edd7 7a02 	vldr	s15, [r7, #8]
 8001294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001298:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    const float qwqy = Q.w * Q.y;
 800129c:	ed97 7a01 	vldr	s14, [r7, #4]
 80012a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    const float qwqz = Q.w * Q.z;
 80012ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80012b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    const float qxqy = Q.x * Q.y;
 80012bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80012c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    const float qxqz = Q.x * Q.z;
 80012cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80012d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    const float qyqz = Q.y * Q.z;
 80012dc:	ed97 7a03 	vldr	s14, [r7, #12]
 80012e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    const FusionMatrix matrix = {.element = {
            .xx = 2.0f * (qwqw - 0.5f + Q.x * Q.x),
 80012ec:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80012f0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80012f4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80012f8:	edd7 6a02 	vldr	s13, [r7, #8]
 80012fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001308:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 800130c:	edc7 7a06 	vstr	s15, [r7, #24]
            .xy = 2.0f * (qxqy - qwqz),
 8001310:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001314:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800131c:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001320:	edc7 7a07 	vstr	s15, [r7, #28]
            .xz = 2.0f * (qxqz + qwqy),
 8001324:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001328:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800132c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001330:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001334:	edc7 7a08 	vstr	s15, [r7, #32]
            .yx = 2.0f * (qxqy + qwqz),
 8001338:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800133c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001344:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001348:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .yy = 2.0f * (qwqw - 0.5f + Q.y * Q.y),
 800134c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001350:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001354:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001358:	edd7 6a03 	vldr	s13, [r7, #12]
 800135c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001360:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001368:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 800136c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .yz = 2.0f * (qyqz - qwqx),
 8001370:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001374:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800137c:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001380:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .zx = 2.0f * (qxqz - qwqy),
 8001384:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001388:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800138c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001390:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001394:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .zy = 2.0f * (qyqz + qwqx),
 8001398:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800139c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80013a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 80013a8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .zz = 2.0f * (qwqw - 0.5f + Q.z * Q.z),
 80013ac:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80013b0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013b4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013b8:	edd7 6a04 	vldr	s13, [r7, #16]
 80013bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80013c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c8:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 80013cc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    }};
    return matrix;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	461d      	mov	r5, r3
 80013d4:	f107 0418 	add.w	r4, r7, #24
 80013d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013e0:	6823      	ldr	r3, [r4, #0]
 80013e2:	602b      	str	r3, [r5, #0]
#undef Q
}
 80013e4:	6978      	ldr	r0, [r7, #20]
 80013e6:	375c      	adds	r7, #92	; 0x5c
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bcb0      	pop	{r4, r5, r7}
 80013ec:	4770      	bx	lr

080013ee <FusionQuaternionToEuler>:
/**
 * @brief Converts a quaternion to ZYX Euler angles in degrees.
 * @param quaternion Quaternion.
 * @return Euler angles in degrees.
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b090      	sub	sp, #64	; 0x40
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	eeb0 6a40 	vmov.f32	s12, s0
 80013f8:	eef0 6a60 	vmov.f32	s13, s1
 80013fc:	eeb0 7a41 	vmov.f32	s14, s2
 8001400:	eef0 7a61 	vmov.f32	s15, s3
 8001404:	ed87 6a04 	vstr	s12, [r7, #16]
 8001408:	edc7 6a05 	vstr	s13, [r7, #20]
 800140c:	ed87 7a06 	vstr	s14, [r7, #24]
 8001410:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
 8001414:	ed97 7a06 	vldr	s14, [r7, #24]
 8001418:	edd7 7a06 	vldr	s15, [r7, #24]
 800141c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001420:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001424:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001428:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
 800142c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001430:	edd7 7a05 	vldr	s15, [r7, #20]
 8001434:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001438:	edd7 6a06 	vldr	s13, [r7, #24]
 800143c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001444:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001448:	ed97 7a05 	vldr	s14, [r7, #20]
 800144c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001454:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145c:	eef0 0a67 	vmov.f32	s1, s15
 8001460:	eeb0 0a66 	vmov.f32	s0, s13
 8001464:	f010 fb80 	bl	8011b68 <atan2f>
 8001468:	eef0 7a40 	vmov.f32	s15, s0
 800146c:	eeb0 0a67 	vmov.f32	s0, s15
 8001470:	f7ff fda6 	bl	8000fc0 <FusionRadiansToDegrees>
 8001474:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 8001478:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
 800147c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001480:	edd7 7a06 	vldr	s15, [r7, #24]
 8001484:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001488:	edd7 6a07 	vldr	s13, [r7, #28]
 800148c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001494:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001498:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800149c:	eeb0 0a67 	vmov.f32	s0, s15
 80014a0:	f7ff fda2 	bl	8000fe8 <FusionAsin>
 80014a4:	eef0 7a40 	vmov.f32	s15, s0
 80014a8:	eeb0 0a67 	vmov.f32	s0, s15
 80014ac:	f7ff fd88 	bl	8000fc0 <FusionRadiansToDegrees>
 80014b0:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 80014b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
 80014b8:	ed97 7a04 	vldr	s14, [r7, #16]
 80014bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80014c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014c4:	edd7 6a05 	vldr	s13, [r7, #20]
 80014c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80014cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80014d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80014d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80014dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80014e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e8:	eef0 0a67 	vmov.f32	s1, s15
 80014ec:	eeb0 0a66 	vmov.f32	s0, s13
 80014f0:	f010 fb3a 	bl	8011b68 <atan2f>
 80014f4:	eef0 7a40 	vmov.f32	s15, s0
 80014f8:	eeb0 0a67 	vmov.f32	s0, s15
 80014fc:	f7ff fd60 	bl	8000fc0 <FusionRadiansToDegrees>
 8001500:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 8001504:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    }};
    return euler;
 8001508:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800150c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001510:	ca07      	ldmia	r2, {r0, r1, r2}
 8001512:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001516:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001518:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800151a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800151c:	ee06 1a90 	vmov	s13, r1
 8001520:	ee07 2a10 	vmov	s14, r2
 8001524:	ee07 3a90 	vmov	s15, r3
#undef Q
}
 8001528:	eeb0 0a66 	vmov.f32	s0, s13
 800152c:	eef0 0a47 	vmov.f32	s1, s14
 8001530:	eeb0 1a67 	vmov.f32	s2, s15
 8001534:	3740      	adds	r7, #64	; 0x40
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800153c:	b5b0      	push	{r4, r5, r7, lr}
 800153e:	b096      	sub	sp, #88	; 0x58
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001542:	f003 fe25 	bl	8005190 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001546:	f000 f89f 	bl	8001688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154a:	f000 fd83 	bl	8002054 <MX_GPIO_Init>
  MX_DMA_Init();
 800154e:	f000 fd61 	bl	8002014 <MX_DMA_Init>
  MX_TIM2_Init();
 8001552:	f000 fab9 	bl	8001ac8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001556:	f000 fcdf 	bl	8001f18 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800155a:	f000 f9f5 	bl	8001948 <MX_I2C1_Init>
  MX_I2C2_Init();
 800155e:	f000 fa21 	bl	80019a4 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001562:	f000 fa4d 	bl	8001a00 <MX_I2C3_Init>
  MX_TIM3_Init();
 8001566:	f000 fb1f 	bl	8001ba8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800156a:	f000 fbcb 	bl	8001d04 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800156e:	f000 fca9 	bl	8001ec4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001572:	f000 fcfb 	bl	8001f6c <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8001576:	f000 fa71 	bl	8001a5c <MX_SPI2_Init>
  MX_USART6_UART_Init();
 800157a:	f000 fd21 	bl	8001fc0 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800157e:	f000 f8ed 	bl	800175c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001582:	f000 f93d 	bl	8001800 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001586:	f000 f98d 	bl	80018a4 <MX_ADC3_Init>
  MX_TIM6_Init();
 800158a:	f000 fc2f 	bl	8001dec <MX_TIM6_Init>
  MX_TIM7_Init();
 800158e:	f000 fc63 	bl	8001e58 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */




  __HAL_SPI_ENABLE(&hspi2);
 8001592:	4b33      	ldr	r3, [pc, #204]	; (8001660 <main+0x124>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b31      	ldr	r3, [pc, #196]	; (8001660 <main+0x124>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015a0:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_1  );
 80015a2:	2100      	movs	r1, #0
 80015a4:	482f      	ldr	r0, [pc, #188]	; (8001664 <main+0x128>)
 80015a6:	f007 f999 	bl	80088dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_2  );
 80015aa:	2104      	movs	r1, #4
 80015ac:	482d      	ldr	r0, [pc, #180]	; (8001664 <main+0x128>)
 80015ae:	f007 f995 	bl	80088dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_3  );
 80015b2:	2108      	movs	r1, #8
 80015b4:	482b      	ldr	r0, [pc, #172]	; (8001664 <main+0x128>)
 80015b6:	f007 f991 	bl	80088dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_4  );
 80015ba:	210c      	movs	r1, #12
 80015bc:	4829      	ldr	r0, [pc, #164]	; (8001664 <main+0x128>)
 80015be:	f007 f98d 	bl	80088dc <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  telemetria_Queue = xQueueCreate( 3, 3*sizeof( float ) );
 80015c2:	2200      	movs	r2, #0
 80015c4:	210c      	movs	r1, #12
 80015c6:	2003      	movs	r0, #3
 80015c8:	f00b fba8 	bl	800cd1c <xQueueGenericCreate>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4a26      	ldr	r2, [pc, #152]	; (8001668 <main+0x12c>)
 80015d0:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 500);
 80015d2:	4b26      	ldr	r3, [pc, #152]	; (800166c <main+0x130>)
 80015d4:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80015d8:	461d      	mov	r5, r3
 80015da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f00b fa19 	bl	800ca24 <osThreadCreate>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4a1e      	ldr	r2, [pc, #120]	; (8001670 <main+0x134>)
 80015f6:	6013      	str	r3, [r2, #0]
  vTaskSuspend( defaultTaskHandle );
 80015f8:	4b1d      	ldr	r3, [pc, #116]	; (8001670 <main+0x134>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f00c f89d 	bl	800d73c <vTaskSuspend>

  /* definition and creation of Data_Reading */
  osThreadDef(Data_Reading, Start_Data_Reading, osPriorityNormal, 0, 500);
 8001602:	4b1c      	ldr	r3, [pc, #112]	; (8001674 <main+0x138>)
 8001604:	f107 0420 	add.w	r4, r7, #32
 8001608:	461d      	mov	r5, r3
 800160a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800160c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800160e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001612:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Data_ReadingHandle = osThreadCreate(osThread(Data_Reading), NULL);
 8001616:	f107 0320 	add.w	r3, r7, #32
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f00b fa01 	bl	800ca24 <osThreadCreate>
 8001622:	4603      	mov	r3, r0
 8001624:	4a14      	ldr	r2, [pc, #80]	; (8001678 <main+0x13c>)
 8001626:	6013      	str	r3, [r2, #0]

  /* definition and creation of Orientation_cal */
  osThreadDef(Orientation_cal, Start_Orientation, osPriorityBelowNormal, 0, 200);
 8001628:	4b14      	ldr	r3, [pc, #80]	; (800167c <main+0x140>)
 800162a:	1d3c      	adds	r4, r7, #4
 800162c:	461d      	mov	r5, r3
 800162e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001630:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001632:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001636:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Orientation_calHandle = osThreadCreate(osThread(Orientation_cal), NULL);
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f00b f9f0 	bl	800ca24 <osThreadCreate>
 8001644:	4603      	mov	r3, r0
 8001646:	4a0e      	ldr	r2, [pc, #56]	; (8001680 <main+0x144>)
 8001648:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800164a:	f00b f9e4 	bl	800ca16 <osKernelStart>

  while (1)
  {


	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800164e:	2108      	movs	r1, #8
 8001650:	480c      	ldr	r0, [pc, #48]	; (8001684 <main+0x148>)
 8001652:	f004 ff5e 	bl	8006512 <HAL_GPIO_TogglePin>

	  HAL_Delay(3);
 8001656:	2003      	movs	r0, #3
 8001658:	f003 fe0c 	bl	8005274 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800165c:	e7f7      	b.n	800164e <main+0x112>
 800165e:	bf00      	nop
 8001660:	20000634 	.word	0x20000634
 8001664:	200006d4 	.word	0x200006d4
 8001668:	20002b14 	.word	0x20002b14
 800166c:	08013ea4 	.word	0x08013ea4
 8001670:	20000964 	.word	0x20000964
 8001674:	08013ec0 	.word	0x08013ec0
 8001678:	20000968 	.word	0x20000968
 800167c:	08013edc 	.word	0x08013edc
 8001680:	2000096c 	.word	0x2000096c
 8001684:	40020400 	.word	0x40020400

08001688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b094      	sub	sp, #80	; 0x50
 800168c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800168e:	f107 0320 	add.w	r3, r7, #32
 8001692:	2230      	movs	r2, #48	; 0x30
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f00d faa8 	bl	800ebec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800169c:	f107 030c 	add.w	r3, r7, #12
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	4b28      	ldr	r3, [pc, #160]	; (8001754 <SystemClock_Config+0xcc>)
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	4a27      	ldr	r2, [pc, #156]	; (8001754 <SystemClock_Config+0xcc>)
 80016b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ba:	6413      	str	r3, [r2, #64]	; 0x40
 80016bc:	4b25      	ldr	r3, [pc, #148]	; (8001754 <SystemClock_Config+0xcc>)
 80016be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016c8:	2300      	movs	r3, #0
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	4b22      	ldr	r3, [pc, #136]	; (8001758 <SystemClock_Config+0xd0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a21      	ldr	r2, [pc, #132]	; (8001758 <SystemClock_Config+0xd0>)
 80016d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016d6:	6013      	str	r3, [r2, #0]
 80016d8:	4b1f      	ldr	r3, [pc, #124]	; (8001758 <SystemClock_Config+0xd0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e4:	2301      	movs	r3, #1
 80016e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ee:	2302      	movs	r3, #2
 80016f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016f8:	2304      	movs	r3, #4
 80016fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016fc:	23a8      	movs	r3, #168	; 0xa8
 80016fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001700:	2302      	movs	r3, #2
 8001702:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001704:	2304      	movs	r3, #4
 8001706:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001708:	f107 0320 	add.w	r3, r7, #32
 800170c:	4618      	mov	r0, r3
 800170e:	f005 fef3 	bl	80074f8 <HAL_RCC_OscConfig>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001718:	f001 ff94 	bl	8003644 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800171c:	230f      	movs	r3, #15
 800171e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001720:	2302      	movs	r3, #2
 8001722:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001728:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800172c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001732:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	2105      	movs	r1, #5
 800173a:	4618      	mov	r0, r3
 800173c:	f006 f954 	bl	80079e8 <HAL_RCC_ClockConfig>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001746:	f001 ff7d 	bl	8003644 <Error_Handler>
  }
}
 800174a:	bf00      	nop
 800174c:	3750      	adds	r7, #80	; 0x50
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40023800 	.word	0x40023800
 8001758:	40007000 	.word	0x40007000

0800175c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001762:	463b      	mov	r3, r7
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800176e:	4b21      	ldr	r3, [pc, #132]	; (80017f4 <MX_ADC1_Init+0x98>)
 8001770:	4a21      	ldr	r2, [pc, #132]	; (80017f8 <MX_ADC1_Init+0x9c>)
 8001772:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8001774:	4b1f      	ldr	r3, [pc, #124]	; (80017f4 <MX_ADC1_Init+0x98>)
 8001776:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800177a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800177c:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <MX_ADC1_Init+0x98>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001782:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <MX_ADC1_Init+0x98>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001788:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <MX_ADC1_Init+0x98>)
 800178a:	2200      	movs	r2, #0
 800178c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800178e:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <MX_ADC1_Init+0x98>)
 8001790:	2200      	movs	r2, #0
 8001792:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001796:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <MX_ADC1_Init+0x98>)
 8001798:	2200      	movs	r2, #0
 800179a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800179c:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <MX_ADC1_Init+0x98>)
 800179e:	4a17      	ldr	r2, [pc, #92]	; (80017fc <MX_ADC1_Init+0xa0>)
 80017a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a2:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_ADC1_Init+0x98>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_ADC1_Init+0x98>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_ADC1_Init+0x98>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_ADC1_Init+0x98>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017bc:	480d      	ldr	r0, [pc, #52]	; (80017f4 <MX_ADC1_Init+0x98>)
 80017be:	f003 fd7d 	bl	80052bc <HAL_ADC_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017c8:	f001 ff3c 	bl	8003644 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80017cc:	2305      	movs	r3, #5
 80017ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017d0:	2301      	movs	r3, #1
 80017d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017d4:	2300      	movs	r3, #0
 80017d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017d8:	463b      	mov	r3, r7
 80017da:	4619      	mov	r1, r3
 80017dc:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_ADC1_Init+0x98>)
 80017de:	f003 fdb1 	bl	8005344 <HAL_ADC_ConfigChannel>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017e8:	f001 ff2c 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000460 	.word	0x20000460
 80017f8:	40012000 	.word	0x40012000
 80017fc:	0f000001 	.word	0x0f000001

08001800 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001806:	463b      	mov	r3, r7
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001812:	4b21      	ldr	r3, [pc, #132]	; (8001898 <MX_ADC2_Init+0x98>)
 8001814:	4a21      	ldr	r2, [pc, #132]	; (800189c <MX_ADC2_Init+0x9c>)
 8001816:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8001818:	4b1f      	ldr	r3, [pc, #124]	; (8001898 <MX_ADC2_Init+0x98>)
 800181a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800181e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001820:	4b1d      	ldr	r3, [pc, #116]	; (8001898 <MX_ADC2_Init+0x98>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001826:	4b1c      	ldr	r3, [pc, #112]	; (8001898 <MX_ADC2_Init+0x98>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800182c:	4b1a      	ldr	r3, [pc, #104]	; (8001898 <MX_ADC2_Init+0x98>)
 800182e:	2200      	movs	r2, #0
 8001830:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001832:	4b19      	ldr	r3, [pc, #100]	; (8001898 <MX_ADC2_Init+0x98>)
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800183a:	4b17      	ldr	r3, [pc, #92]	; (8001898 <MX_ADC2_Init+0x98>)
 800183c:	2200      	movs	r2, #0
 800183e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001840:	4b15      	ldr	r3, [pc, #84]	; (8001898 <MX_ADC2_Init+0x98>)
 8001842:	4a17      	ldr	r2, [pc, #92]	; (80018a0 <MX_ADC2_Init+0xa0>)
 8001844:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001846:	4b14      	ldr	r3, [pc, #80]	; (8001898 <MX_ADC2_Init+0x98>)
 8001848:	2200      	movs	r2, #0
 800184a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800184c:	4b12      	ldr	r3, [pc, #72]	; (8001898 <MX_ADC2_Init+0x98>)
 800184e:	2201      	movs	r2, #1
 8001850:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001852:	4b11      	ldr	r3, [pc, #68]	; (8001898 <MX_ADC2_Init+0x98>)
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800185a:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <MX_ADC2_Init+0x98>)
 800185c:	2201      	movs	r2, #1
 800185e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001860:	480d      	ldr	r0, [pc, #52]	; (8001898 <MX_ADC2_Init+0x98>)
 8001862:	f003 fd2b 	bl	80052bc <HAL_ADC_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800186c:	f001 feea 	bl	8003644 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001870:	2304      	movs	r3, #4
 8001872:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001874:	2301      	movs	r3, #1
 8001876:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001878:	2300      	movs	r3, #0
 800187a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800187c:	463b      	mov	r3, r7
 800187e:	4619      	mov	r1, r3
 8001880:	4805      	ldr	r0, [pc, #20]	; (8001898 <MX_ADC2_Init+0x98>)
 8001882:	f003 fd5f 	bl	8005344 <HAL_ADC_ConfigChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800188c:	f001 feda 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001890:	bf00      	nop
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200004a8 	.word	0x200004a8
 800189c:	40012100 	.word	0x40012100
 80018a0:	0f000001 	.word	0x0f000001

080018a4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018aa:	463b      	mov	r3, r7
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80018b6:	4b21      	ldr	r3, [pc, #132]	; (800193c <MX_ADC3_Init+0x98>)
 80018b8:	4a21      	ldr	r2, [pc, #132]	; (8001940 <MX_ADC3_Init+0x9c>)
 80018ba:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80018bc:	4b1f      	ldr	r3, [pc, #124]	; (800193c <MX_ADC3_Init+0x98>)
 80018be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018c2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80018c4:	4b1d      	ldr	r3, [pc, #116]	; (800193c <MX_ADC3_Init+0x98>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80018ca:	4b1c      	ldr	r3, [pc, #112]	; (800193c <MX_ADC3_Init+0x98>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80018d0:	4b1a      	ldr	r3, [pc, #104]	; (800193c <MX_ADC3_Init+0x98>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80018d6:	4b19      	ldr	r3, [pc, #100]	; (800193c <MX_ADC3_Init+0x98>)
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018de:	4b17      	ldr	r3, [pc, #92]	; (800193c <MX_ADC3_Init+0x98>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e4:	4b15      	ldr	r3, [pc, #84]	; (800193c <MX_ADC3_Init+0x98>)
 80018e6:	4a17      	ldr	r2, [pc, #92]	; (8001944 <MX_ADC3_Init+0xa0>)
 80018e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ea:	4b14      	ldr	r3, [pc, #80]	; (800193c <MX_ADC3_Init+0x98>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80018f0:	4b12      	ldr	r3, [pc, #72]	; (800193c <MX_ADC3_Init+0x98>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80018f6:	4b11      	ldr	r3, [pc, #68]	; (800193c <MX_ADC3_Init+0x98>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018fe:	4b0f      	ldr	r3, [pc, #60]	; (800193c <MX_ADC3_Init+0x98>)
 8001900:	2201      	movs	r2, #1
 8001902:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001904:	480d      	ldr	r0, [pc, #52]	; (800193c <MX_ADC3_Init+0x98>)
 8001906:	f003 fcd9 	bl	80052bc <HAL_ADC_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001910:	f001 fe98 	bl	8003644 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001914:	230d      	movs	r3, #13
 8001916:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001918:	2301      	movs	r3, #1
 800191a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800191c:	2300      	movs	r3, #0
 800191e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001920:	463b      	mov	r3, r7
 8001922:	4619      	mov	r1, r3
 8001924:	4805      	ldr	r0, [pc, #20]	; (800193c <MX_ADC3_Init+0x98>)
 8001926:	f003 fd0d 	bl	8005344 <HAL_ADC_ConfigChannel>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001930:	f001 fe88 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001934:	bf00      	nop
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	200004f0 	.word	0x200004f0
 8001940:	40012200 	.word	0x40012200
 8001944:	0f000001 	.word	0x0f000001

08001948 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800194c:	4b12      	ldr	r3, [pc, #72]	; (8001998 <MX_I2C1_Init+0x50>)
 800194e:	4a13      	ldr	r2, [pc, #76]	; (800199c <MX_I2C1_Init+0x54>)
 8001950:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001952:	4b11      	ldr	r3, [pc, #68]	; (8001998 <MX_I2C1_Init+0x50>)
 8001954:	4a12      	ldr	r2, [pc, #72]	; (80019a0 <MX_I2C1_Init+0x58>)
 8001956:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001958:	4b0f      	ldr	r3, [pc, #60]	; (8001998 <MX_I2C1_Init+0x50>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <MX_I2C1_Init+0x50>)
 8001960:	2200      	movs	r2, #0
 8001962:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <MX_I2C1_Init+0x50>)
 8001966:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800196a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800196c:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <MX_I2C1_Init+0x50>)
 800196e:	2200      	movs	r2, #0
 8001970:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <MX_I2C1_Init+0x50>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001978:	4b07      	ldr	r3, [pc, #28]	; (8001998 <MX_I2C1_Init+0x50>)
 800197a:	2200      	movs	r2, #0
 800197c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800197e:	4b06      	ldr	r3, [pc, #24]	; (8001998 <MX_I2C1_Init+0x50>)
 8001980:	2200      	movs	r2, #0
 8001982:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001984:	4804      	ldr	r0, [pc, #16]	; (8001998 <MX_I2C1_Init+0x50>)
 8001986:	f004 fdf7 	bl	8006578 <HAL_I2C_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001990:	f001 fe58 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000538 	.word	0x20000538
 800199c:	40005400 	.word	0x40005400
 80019a0:	00061a80 	.word	0x00061a80

080019a4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019aa:	4a13      	ldr	r2, [pc, #76]	; (80019f8 <MX_I2C2_Init+0x54>)
 80019ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019b0:	4a12      	ldr	r2, [pc, #72]	; (80019fc <MX_I2C2_Init+0x58>)
 80019b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019bc:	2200      	movs	r2, #0
 80019be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019c6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019ce:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d4:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019da:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	; (80019f4 <MX_I2C2_Init+0x50>)
 80019e2:	f004 fdc9 	bl	8006578 <HAL_I2C_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019ec:	f001 fe2a 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	2000058c 	.word	0x2000058c
 80019f8:	40005800 	.word	0x40005800
 80019fc:	00061a80 	.word	0x00061a80

08001a00 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a04:	4b12      	ldr	r3, [pc, #72]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a06:	4a13      	ldr	r2, [pc, #76]	; (8001a54 <MX_I2C3_Init+0x54>)
 8001a08:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8001a0a:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a0c:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <MX_I2C3_Init+0x58>)
 8001a0e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a22:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a24:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001a2a:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a30:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a3c:	4804      	ldr	r0, [pc, #16]	; (8001a50 <MX_I2C3_Init+0x50>)
 8001a3e:	f004 fd9b 	bl	8006578 <HAL_I2C_Init>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001a48:	f001 fdfc 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	200005e0 	.word	0x200005e0
 8001a54:	40005c00 	.word	0x40005c00
 8001a58:	00061a80 	.word	0x00061a80

08001a5c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a60:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a62:	4a18      	ldr	r2, [pc, #96]	; (8001ac4 <MX_SPI2_Init+0x68>)
 8001a64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a6e:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a74:	4b12      	ldr	r3, [pc, #72]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a7a:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a80:	4b0f      	ldr	r3, [pc, #60]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a86:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a8c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a90:	2220      	movs	r2, #32
 8001a92:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a94:	4b0a      	ldr	r3, [pc, #40]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a9a:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa0:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001aa6:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001aa8:	220a      	movs	r2, #10
 8001aaa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001aac:	4804      	ldr	r0, [pc, #16]	; (8001ac0 <MX_SPI2_Init+0x64>)
 8001aae:	f006 f9bb 	bl	8007e28 <HAL_SPI_Init>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ab8:	f001 fdc4 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20000634 	.word	0x20000634
 8001ac4:	40003800 	.word	0x40003800

08001ac8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08a      	sub	sp, #40	; 0x28
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ace:	f107 0318 	add.w	r3, r7, #24
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001adc:	f107 0310 	add.w	r3, r7, #16
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001af2:	4b2c      	ldr	r3, [pc, #176]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001af4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001af8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001afa:	4b2a      	ldr	r3, [pc, #168]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001afc:	2253      	movs	r2, #83	; 0x53
 8001afe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b00:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001b06:	4b27      	ldr	r3, [pc, #156]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b08:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0e:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b14:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b1a:	4822      	ldr	r0, [pc, #136]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b1c:	f006 fdc4 	bl	80086a8 <HAL_TIM_Base_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001b26:	f001 fd8d 	bl	8003644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b2e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b30:	f107 0318 	add.w	r3, r7, #24
 8001b34:	4619      	mov	r1, r3
 8001b36:	481b      	ldr	r0, [pc, #108]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b38:	f007 fa58 	bl	8008fec <HAL_TIM_ConfigClockSource>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001b42:	f001 fd7f 	bl	8003644 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b46:	4817      	ldr	r0, [pc, #92]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b48:	f006 ff90 	bl	8008a6c <HAL_TIM_IC_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b52:	f001 fd77 	bl	8003644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b5e:	f107 0310 	add.w	r3, r7, #16
 8001b62:	4619      	mov	r1, r3
 8001b64:	480f      	ldr	r0, [pc, #60]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b66:	f008 f879 	bl	8009c5c <HAL_TIMEx_MasterConfigSynchronization>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001b70:	f001 fd68 	bl	8003644 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b74:	2300      	movs	r3, #0
 8001b76:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b84:	463b      	mov	r3, r7
 8001b86:	2200      	movs	r2, #0
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4806      	ldr	r0, [pc, #24]	; (8001ba4 <MX_TIM2_Init+0xdc>)
 8001b8c:	f007 f8cf 	bl	8008d2e <HAL_TIM_IC_ConfigChannel>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001b96:	f001 fd55 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b9a:	bf00      	nop
 8001b9c:	3728      	adds	r7, #40	; 0x28
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	2000068c 	.word	0x2000068c

08001ba8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b092      	sub	sp, #72	; 0x48
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001bbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bd6:	463b      	mov	r3, r7
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
 8001be4:	615a      	str	r2, [r3, #20]
 8001be6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001be8:	4b44      	ldr	r3, [pc, #272]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001bea:	4a45      	ldr	r2, [pc, #276]	; (8001d00 <MX_TIM3_Init+0x158>)
 8001bec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7-1;
 8001bee:	4b43      	ldr	r3, [pc, #268]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001bf0:	2206      	movs	r2, #6
 8001bf2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf4:	4b41      	ldr	r3, [pc, #260]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001bfa:	4b40      	ldr	r3, [pc, #256]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001bfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c02:	4b3e      	ldr	r3, [pc, #248]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c08:	4b3c      	ldr	r3, [pc, #240]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c0e:	483b      	ldr	r0, [pc, #236]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c10:	f006 fd4a 	bl	80086a8 <HAL_TIM_Base_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c1a:	f001 fd13 	bl	8003644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c22:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c24:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4834      	ldr	r0, [pc, #208]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c2c:	f007 f9de 	bl	8008fec <HAL_TIM_ConfigClockSource>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001c36:	f001 fd05 	bl	8003644 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c3a:	4830      	ldr	r0, [pc, #192]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c3c:	f006 fdf4 	bl	8008828 <HAL_TIM_PWM_Init>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8001c46:	f001 fcfd 	bl	8003644 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8001c4e:	2330      	movs	r3, #48	; 0x30
 8001c50:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c56:	4619      	mov	r1, r3
 8001c58:	4828      	ldr	r0, [pc, #160]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c5a:	f007 fa8e 	bl	800917a <HAL_TIM_SlaveConfigSynchro>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8001c64:	f001 fcee 	bl	8003644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c70:	f107 031c 	add.w	r3, r7, #28
 8001c74:	4619      	mov	r1, r3
 8001c76:	4821      	ldr	r0, [pc, #132]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c78:	f007 fff0 	bl	8009c5c <HAL_TIMEx_MasterConfigSynchronization>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001c82:	f001 fcdf 	bl	8003644 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c86:	2360      	movs	r3, #96	; 0x60
 8001c88:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c96:	463b      	mov	r3, r7
 8001c98:	2200      	movs	r2, #0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4817      	ldr	r0, [pc, #92]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001c9e:	f007 f8e3 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001ca8:	f001 fccc 	bl	8003644 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cac:	463b      	mov	r3, r7
 8001cae:	2204      	movs	r2, #4
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4812      	ldr	r0, [pc, #72]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001cb4:	f007 f8d8 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8001cbe:	f001 fcc1 	bl	8003644 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cc2:	463b      	mov	r3, r7
 8001cc4:	2208      	movs	r2, #8
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	480c      	ldr	r0, [pc, #48]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001cca:	f007 f8cd 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM3_Init+0x130>
  {
    Error_Handler();
 8001cd4:	f001 fcb6 	bl	8003644 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cd8:	463b      	mov	r3, r7
 8001cda:	220c      	movs	r2, #12
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4807      	ldr	r0, [pc, #28]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001ce0:	f007 f8c2 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM3_Init+0x146>
  {
    Error_Handler();
 8001cea:	f001 fcab 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cee:	4803      	ldr	r0, [pc, #12]	; (8001cfc <MX_TIM3_Init+0x154>)
 8001cf0:	f001 ff54 	bl	8003b9c <HAL_TIM_MspPostInit>

}
 8001cf4:	bf00      	nop
 8001cf6:	3748      	adds	r7, #72	; 0x48
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	200006d4 	.word	0x200006d4
 8001d00:	40000400 	.word	0x40000400

08001d04 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08e      	sub	sp, #56	; 0x38
 8001d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d18:	f107 0320 	add.w	r3, r7, #32
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
 8001d30:	615a      	str	r2, [r3, #20]
 8001d32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d34:	4b2b      	ldr	r3, [pc, #172]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d36:	4a2c      	ldr	r2, [pc, #176]	; (8001de8 <MX_TIM4_Init+0xe4>)
 8001d38:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d3a:	4b2a      	ldr	r3, [pc, #168]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d40:	4b28      	ldr	r3, [pc, #160]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d46:	4b27      	ldr	r3, [pc, #156]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d4c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d4e:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d54:	4b23      	ldr	r3, [pc, #140]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d5a:	4822      	ldr	r0, [pc, #136]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d5c:	f006 fca4 	bl	80086a8 <HAL_TIM_Base_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001d66:	f001 fc6d 	bl	8003644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d74:	4619      	mov	r1, r3
 8001d76:	481b      	ldr	r0, [pc, #108]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d78:	f007 f938 	bl	8008fec <HAL_TIM_ConfigClockSource>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001d82:	f001 fc5f 	bl	8003644 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d86:	4817      	ldr	r0, [pc, #92]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001d88:	f006 fd4e 	bl	8008828 <HAL_TIM_PWM_Init>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001d92:	f001 fc57 	bl	8003644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d96:	2300      	movs	r3, #0
 8001d98:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d9e:	f107 0320 	add.w	r3, r7, #32
 8001da2:	4619      	mov	r1, r3
 8001da4:	480f      	ldr	r0, [pc, #60]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001da6:	f007 ff59 	bl	8009c5c <HAL_TIMEx_MasterConfigSynchronization>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001db0:	f001 fc48 	bl	8003644 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db4:	2360      	movs	r3, #96	; 0x60
 8001db6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4806      	ldr	r0, [pc, #24]	; (8001de4 <MX_TIM4_Init+0xe0>)
 8001dcc:	f007 f84c 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001dd6:	f001 fc35 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001dda:	bf00      	nop
 8001ddc:	3738      	adds	r7, #56	; 0x38
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	2000071c 	.word	0x2000071c
 8001de8:	40000800 	.word	0x40000800

08001dec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df2:	463b      	mov	r3, r7
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <MX_TIM6_Init+0x64>)
 8001dfc:	4a15      	ldr	r2, [pc, #84]	; (8001e54 <MX_TIM6_Init+0x68>)
 8001dfe:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8001e00:	4b13      	ldr	r3, [pc, #76]	; (8001e50 <MX_TIM6_Init+0x64>)
 8001e02:	2253      	movs	r2, #83	; 0x53
 8001e04:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e06:	4b12      	ldr	r3, [pc, #72]	; (8001e50 <MX_TIM6_Init+0x64>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65000;
 8001e0c:	4b10      	ldr	r3, [pc, #64]	; (8001e50 <MX_TIM6_Init+0x64>)
 8001e0e:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001e12:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e14:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <MX_TIM6_Init+0x64>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e1a:	480d      	ldr	r0, [pc, #52]	; (8001e50 <MX_TIM6_Init+0x64>)
 8001e1c:	f006 fc44 	bl	80086a8 <HAL_TIM_Base_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001e26:	f001 fc0d 	bl	8003644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e32:	463b      	mov	r3, r7
 8001e34:	4619      	mov	r1, r3
 8001e36:	4806      	ldr	r0, [pc, #24]	; (8001e50 <MX_TIM6_Init+0x64>)
 8001e38:	f007 ff10 	bl	8009c5c <HAL_TIMEx_MasterConfigSynchronization>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001e42:	f001 fbff 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000764 	.word	0x20000764
 8001e54:	40001000 	.word	0x40001000

08001e58 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e5e:	463b      	mov	r3, r7
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001e66:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <MX_TIM7_Init+0x64>)
 8001e68:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <MX_TIM7_Init+0x68>)
 8001e6a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 85-1;
 8001e6c:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <MX_TIM7_Init+0x64>)
 8001e6e:	2254      	movs	r2, #84	; 0x54
 8001e70:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e72:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <MX_TIM7_Init+0x64>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8001e78:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <MX_TIM7_Init+0x64>)
 8001e7a:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e7e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e80:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <MX_TIM7_Init+0x64>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e86:	480d      	ldr	r0, [pc, #52]	; (8001ebc <MX_TIM7_Init+0x64>)
 8001e88:	f006 fc0e 	bl	80086a8 <HAL_TIM_Base_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001e92:	f001 fbd7 	bl	8003644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e96:	2300      	movs	r3, #0
 8001e98:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e9e:	463b      	mov	r3, r7
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4806      	ldr	r0, [pc, #24]	; (8001ebc <MX_TIM7_Init+0x64>)
 8001ea4:	f007 feda 	bl	8009c5c <HAL_TIMEx_MasterConfigSynchronization>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001eae:	f001 fbc9 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200007ac 	.word	0x200007ac
 8001ec0:	40001400 	.word	0x40001400

08001ec4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ec8:	4b10      	ldr	r3, [pc, #64]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001eca:	4a11      	ldr	r2, [pc, #68]	; (8001f10 <MX_USART1_UART_Init+0x4c>)
 8001ecc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 420000;
 8001ece:	4b0f      	ldr	r3, [pc, #60]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001ed0:	4a10      	ldr	r2, [pc, #64]	; (8001f14 <MX_USART1_UART_Init+0x50>)
 8001ed2:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ed4:	4b0d      	ldr	r3, [pc, #52]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001eda:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ee0:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001ee8:	220c      	movs	r2, #12
 8001eea:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eec:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ef2:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ef8:	4804      	ldr	r0, [pc, #16]	; (8001f0c <MX_USART1_UART_Init+0x48>)
 8001efa:	f007 ff3f 	bl	8009d7c <HAL_UART_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001f04:	f001 fb9e 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	200007f4 	.word	0x200007f4
 8001f10:	40011000 	.word	0x40011000
 8001f14:	000668a0 	.word	0x000668a0

08001f18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f1e:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <MX_USART2_UART_Init+0x50>)
 8001f20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f22:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f30:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f36:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f3c:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f3e:	220c      	movs	r2, #12
 8001f40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f42:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f4e:	4805      	ldr	r0, [pc, #20]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f50:	f007 ff14 	bl	8009d7c <HAL_UART_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f5a:	f001 fb73 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000838 	.word	0x20000838
 8001f68:	40004400 	.word	0x40004400

08001f6c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f72:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <MX_USART3_UART_Init+0x50>)
 8001f74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f76:	4b10      	ldr	r3, [pc, #64]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f84:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f90:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f92:	220c      	movs	r2, #12
 8001f94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f96:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fa2:	4805      	ldr	r0, [pc, #20]	; (8001fb8 <MX_USART3_UART_Init+0x4c>)
 8001fa4:	f007 feea 	bl	8009d7c <HAL_UART_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001fae:	f001 fb49 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	2000087c 	.word	0x2000087c
 8001fbc:	40004800 	.word	0x40004800

08001fc0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fc4:	4b11      	ldr	r3, [pc, #68]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001fc6:	4a12      	ldr	r2, [pc, #72]	; (8002010 <MX_USART6_UART_Init+0x50>)
 8001fc8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001fca:	4b10      	ldr	r3, [pc, #64]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001fcc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fd0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001fde:	4b0b      	ldr	r3, [pc, #44]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001fe4:	4b09      	ldr	r3, [pc, #36]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fea:	4b08      	ldr	r3, [pc, #32]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff0:	4b06      	ldr	r3, [pc, #24]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001ff6:	4805      	ldr	r0, [pc, #20]	; (800200c <MX_USART6_UART_Init+0x4c>)
 8001ff8:	f007 fec0 	bl	8009d7c <HAL_UART_Init>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002002:	f001 fb1f 	bl	8003644 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	200008c0 	.word	0x200008c0
 8002010:	40011400 	.word	0x40011400

08002014 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <MX_DMA_Init+0x3c>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	4a0b      	ldr	r2, [pc, #44]	; (8002050 <MX_DMA_Init+0x3c>)
 8002024:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002028:	6313      	str	r3, [r2, #48]	; 0x30
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <MX_DMA_Init+0x3c>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002032:	607b      	str	r3, [r7, #4]
 8002034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2105      	movs	r1, #5
 800203a:	203a      	movs	r0, #58	; 0x3a
 800203c:	f003 fc7b 	bl	8005936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002040:	203a      	movs	r0, #58	; 0x3a
 8002042:	f003 fc94 	bl	800596e <HAL_NVIC_EnableIRQ>

}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800

08002054 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	; 0x28
 8002058:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205a:	f107 0314 	add.w	r3, r7, #20
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	605a      	str	r2, [r3, #4]
 8002064:	609a      	str	r2, [r3, #8]
 8002066:	60da      	str	r2, [r3, #12]
 8002068:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	4b6d      	ldr	r3, [pc, #436]	; (8002224 <MX_GPIO_Init+0x1d0>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	4a6c      	ldr	r2, [pc, #432]	; (8002224 <MX_GPIO_Init+0x1d0>)
 8002074:	f043 0304 	orr.w	r3, r3, #4
 8002078:	6313      	str	r3, [r2, #48]	; 0x30
 800207a:	4b6a      	ldr	r3, [pc, #424]	; (8002224 <MX_GPIO_Init+0x1d0>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	f003 0304 	and.w	r3, r3, #4
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	4b66      	ldr	r3, [pc, #408]	; (8002224 <MX_GPIO_Init+0x1d0>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	4a65      	ldr	r2, [pc, #404]	; (8002224 <MX_GPIO_Init+0x1d0>)
 8002090:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002094:	6313      	str	r3, [r2, #48]	; 0x30
 8002096:	4b63      	ldr	r3, [pc, #396]	; (8002224 <MX_GPIO_Init+0x1d0>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	4b5f      	ldr	r3, [pc, #380]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	4a5e      	ldr	r2, [pc, #376]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6313      	str	r3, [r2, #48]	; 0x30
 80020b2:	4b5c      	ldr	r3, [pc, #368]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	4b58      	ldr	r3, [pc, #352]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	4a57      	ldr	r2, [pc, #348]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	6313      	str	r3, [r2, #48]	; 0x30
 80020ce:	4b55      	ldr	r3, [pc, #340]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	603b      	str	r3, [r7, #0]
 80020de:	4b51      	ldr	r3, [pc, #324]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	4a50      	ldr	r2, [pc, #320]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020e4:	f043 0308 	orr.w	r3, r3, #8
 80020e8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ea:	4b4e      	ldr	r3, [pc, #312]	; (8002224 <MX_GPIO_Init+0x1d0>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	603b      	str	r3, [r7, #0]
 80020f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|GNSS_RST_Pin, GPIO_PIN_RESET);
 80020f6:	2200      	movs	r2, #0
 80020f8:	f248 0102 	movw	r1, #32770	; 0x8002
 80020fc:	484a      	ldr	r0, [pc, #296]	; (8002228 <MX_GPIO_Init+0x1d4>)
 80020fe:	f004 f9ef 	bl	80064e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_GYRO_Pin|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8002102:	2200      	movs	r2, #0
 8002104:	f241 0118 	movw	r1, #4120	; 0x1018
 8002108:	4848      	ldr	r0, [pc, #288]	; (800222c <MX_GPIO_Init+0x1d8>)
 800210a:	f004 f9e9 	bl	80064e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ACC_GPIO_Port, CS_ACC_Pin, GPIO_PIN_RESET);
 800210e:	2200      	movs	r2, #0
 8002110:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002114:	4846      	ldr	r0, [pc, #280]	; (8002230 <MX_GPIO_Init+0x1dc>)
 8002116:	f004 f9e3 	bl	80064e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800211a:	2200      	movs	r2, #0
 800211c:	2104      	movs	r1, #4
 800211e:	4845      	ldr	r0, [pc, #276]	; (8002234 <MX_GPIO_Init+0x1e0>)
 8002120:	f004 f9de 	bl	80064e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IT_MAGN_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = IT_MAGN_Pin|BUTTON_Pin;
 8002124:	f242 0301 	movw	r3, #8193	; 0x2001
 8002128:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800212a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800212e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	4619      	mov	r1, r3
 800213a:	483d      	ldr	r0, [pc, #244]	; (8002230 <MX_GPIO_Init+0x1dc>)
 800213c:	f004 f834 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin GNSS_RST_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|GNSS_RST_Pin;
 8002140:	f248 0302 	movw	r3, #32770	; 0x8002
 8002144:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002146:	2301      	movs	r3, #1
 8002148:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214e:	2300      	movs	r3, #0
 8002150:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002152:	f107 0314 	add.w	r3, r7, #20
 8002156:	4619      	mov	r1, r3
 8002158:	4833      	ldr	r0, [pc, #204]	; (8002228 <MX_GPIO_Init+0x1d4>)
 800215a:	f004 f825 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IT_PRESS_Pin */
  GPIO_InitStruct.Pin = IT_PRESS_Pin;
 800215e:	2304      	movs	r3, #4
 8002160:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002162:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002166:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IT_PRESS_GPIO_Port, &GPIO_InitStruct);
 800216c:	f107 0314 	add.w	r3, r7, #20
 8002170:	4619      	mov	r1, r3
 8002172:	482e      	ldr	r0, [pc, #184]	; (800222c <MX_GPIO_Init+0x1d8>)
 8002174:	f004 f818 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_GYRO_Pin PB3 PB4 */
  GPIO_InitStruct.Pin = CS_GYRO_Pin|GPIO_PIN_3|GPIO_PIN_4;
 8002178:	f241 0318 	movw	r3, #4120	; 0x1018
 800217c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800217e:	2301      	movs	r3, #1
 8002180:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002186:	2300      	movs	r3, #0
 8002188:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218a:	f107 0314 	add.w	r3, r7, #20
 800218e:	4619      	mov	r1, r3
 8002190:	4826      	ldr	r0, [pc, #152]	; (800222c <MX_GPIO_Init+0x1d8>)
 8002192:	f004 f809 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_ACC_Pin */
  GPIO_InitStruct.Pin = CS_ACC_Pin;
 8002196:	f44f 7380 	mov.w	r3, #256	; 0x100
 800219a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800219c:	2301      	movs	r3, #1
 800219e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a4:	2300      	movs	r3, #0
 80021a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_ACC_GPIO_Port, &GPIO_InitStruct);
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	4619      	mov	r1, r3
 80021ae:	4820      	ldr	r0, [pc, #128]	; (8002230 <MX_GPIO_Init+0x1dc>)
 80021b0:	f003 fffa 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IT_GYRO_Pin IT_ACC_Pin */
  GPIO_InitStruct.Pin = IT_GYRO_Pin|IT_ACC_Pin;
 80021b4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80021b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021ba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4619      	mov	r1, r3
 80021ca:	4817      	ldr	r0, [pc, #92]	; (8002228 <MX_GPIO_Init+0x1d4>)
 80021cc:	f003 ffec 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021d0:	2304      	movs	r3, #4
 80021d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d4:	2301      	movs	r3, #1
 80021d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021dc:	2300      	movs	r3, #0
 80021de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e0:	f107 0314 	add.w	r3, r7, #20
 80021e4:	4619      	mov	r1, r3
 80021e6:	4813      	ldr	r0, [pc, #76]	; (8002234 <MX_GPIO_Init+0x1e0>)
 80021e8:	f003 ffde 	bl	80061a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2105      	movs	r1, #5
 80021f0:	2006      	movs	r0, #6
 80021f2:	f003 fba0 	bl	8005936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80021f6:	2006      	movs	r0, #6
 80021f8:	f003 fbb9 	bl	800596e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80021fc:	2200      	movs	r2, #0
 80021fe:	2105      	movs	r1, #5
 8002200:	2008      	movs	r0, #8
 8002202:	f003 fb98 	bl	8005936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002206:	2008      	movs	r0, #8
 8002208:	f003 fbb1 	bl	800596e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800220c:	2200      	movs	r2, #0
 800220e:	2105      	movs	r1, #5
 8002210:	2028      	movs	r0, #40	; 0x28
 8002212:	f003 fb90 	bl	8005936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002216:	2028      	movs	r0, #40	; 0x28
 8002218:	f003 fba9 	bl	800596e <HAL_NVIC_EnableIRQ>

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	; 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40023800 	.word	0x40023800
 8002228:	40020000 	.word	0x40020000
 800222c:	40020400 	.word	0x40020400
 8002230:	40020800 	.word	0x40020800
 8002234:	40020c00 	.word	0x40020c00

08002238 <HAL_GPIO_EXTI_Callback>:

    return reversed;
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON_Pin) {
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d11c      	bne.n	8002282 <HAL_GPIO_EXTI_Callback+0x4a>
		if(state == 4){state = 5;}
 8002248:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b04      	cmp	r3, #4
 800224e:	d102      	bne.n	8002256 <HAL_GPIO_EXTI_Callback+0x1e>
 8002250:	4b18      	ldr	r3, [pc, #96]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002252:	2205      	movs	r2, #5
 8002254:	701a      	strb	r2, [r3, #0]
		if(state == 3){state = 4;}
 8002256:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b03      	cmp	r3, #3
 800225c:	d102      	bne.n	8002264 <HAL_GPIO_EXTI_Callback+0x2c>
 800225e:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002260:	2204      	movs	r2, #4
 8002262:	701a      	strb	r2, [r3, #0]
		if(state == 2){state = 3;}
 8002264:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	2b02      	cmp	r3, #2
 800226a:	d102      	bne.n	8002272 <HAL_GPIO_EXTI_Callback+0x3a>
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800226e:	2203      	movs	r2, #3
 8002270:	701a      	strb	r2, [r3, #0]
		if(state == 1){state = 2;}
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d104      	bne.n	8002284 <HAL_GPIO_EXTI_Callback+0x4c>
 800227a:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800227c:	2202      	movs	r2, #2
 800227e:	701a      	strb	r2, [r3, #0]
 8002280:	e000      	b.n	8002284 <HAL_GPIO_EXTI_Callback+0x4c>
	  } else {
	      __NOP();
 8002282:	bf00      	nop
	  }

	if(GPIO_Pin == IT_ACC_Pin) {
 8002284:	88fb      	ldrh	r3, [r7, #6]
 8002286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800228a:	d103      	bne.n	8002294 <HAL_GPIO_EXTI_Callback+0x5c>

	 readstart = 1;
 800228c:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <HAL_GPIO_EXTI_Callback+0x80>)
 800228e:	2201      	movs	r2, #1
 8002290:	701a      	strb	r2, [r3, #0]
 8002292:	e000      	b.n	8002296 <HAL_GPIO_EXTI_Callback+0x5e>
  } else {
      __NOP();
 8002294:	bf00      	nop
  }
  if(GPIO_Pin == IT_MAGN_Pin) {
 8002296:	88fb      	ldrh	r3, [r7, #6]
 8002298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800229c:	d103      	bne.n	80022a6 <HAL_GPIO_EXTI_Callback+0x6e>
  	 //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);

  	 billent = 1;
 800229e:	4b07      	ldr	r3, [pc, #28]	; (80022bc <HAL_GPIO_EXTI_Callback+0x84>)
 80022a0:	2201      	movs	r2, #1
 80022a2:	701a      	strb	r2, [r3, #0]
    } else {
        __NOP();
    }
}
 80022a4:	e000      	b.n	80022a8 <HAL_GPIO_EXTI_Callback+0x70>
        __NOP();
 80022a6:	bf00      	nop
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	20000009 	.word	0x20000009
 80022b8:	20000008 	.word	0x20000008
 80022bc:	20000a0c 	.word	0x20000a0c

080022c0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	if (htim == &htim2 )
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a47      	ldr	r2, [pc, #284]	; (80023e8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	f040 8083 	bne.w	80023d8 <HAL_TIM_IC_CaptureCallback+0x118>
	  {
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 80022d2:	2110      	movs	r1, #16
 80022d4:	4845      	ldr	r0, [pc, #276]	; (80023ec <HAL_TIM_IC_CaptureCallback+0x12c>)
 80022d6:	f004 f91c 	bl	8006512 <HAL_GPIO_TogglePin>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	7f1b      	ldrb	r3, [r3, #28]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d17a      	bne.n	80023d8 <HAL_TIM_IC_CaptureCallback+0x118>
		{
			if (Is_First_Captured==0) // if the first value is not captured
 80022e2:	4b43      	ldr	r3, [pc, #268]	; (80023f0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d11a      	bne.n	8002320 <HAL_TIM_IC_CaptureCallback+0x60>
			{
				IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80022ea:	2100      	movs	r1, #0
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f006 ff87 	bl	8009200 <HAL_TIM_ReadCapturedValue>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4a3f      	ldr	r2, [pc, #252]	; (80023f4 <HAL_TIM_IC_CaptureCallback+0x134>)
 80022f6:	6013      	str	r3, [r2, #0]
				Is_First_Captured = 1;  // set the first captured as true
 80022f8:	4b3d      	ldr	r3, [pc, #244]	; (80023f0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80022fa:	2201      	movs	r2, #1
 80022fc:	701a      	strb	r2, [r3, #0]
				// Now change the polarity to falling edge
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6a1a      	ldr	r2, [r3, #32]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 020a 	bic.w	r2, r2, #10
 800230c:	621a      	str	r2, [r3, #32]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6a1a      	ldr	r2, [r3, #32]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f042 0202 	orr.w	r2, r2, #2
 800231c:	621a      	str	r2, [r3, #32]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
				//__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
			}
		}
	  }
}
 800231e:	e05b      	b.n	80023d8 <HAL_TIM_IC_CaptureCallback+0x118>
			else if (Is_First_Captured==1)   // if the first is already captured
 8002320:	4b33      	ldr	r3, [pc, #204]	; (80023f0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d157      	bne.n	80023d8 <HAL_TIM_IC_CaptureCallback+0x118>
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8002328:	2100      	movs	r1, #0
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f006 ff68 	bl	8009200 <HAL_TIM_ReadCapturedValue>
 8002330:	4603      	mov	r3, r0
 8002332:	4a31      	ldr	r2, [pc, #196]	; (80023f8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002334:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2200      	movs	r2, #0
 800233c:	625a      	str	r2, [r3, #36]	; 0x24
				if (IC_Val2 > IC_Val1)
 800233e:	4b2e      	ldr	r3, [pc, #184]	; (80023f8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	4b2c      	ldr	r3, [pc, #176]	; (80023f4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	429a      	cmp	r2, r3
 8002348:	d907      	bls.n	800235a <HAL_TIM_IC_CaptureCallback+0x9a>
					Difference = IC_Val2-IC_Val1;
 800234a:	4b2b      	ldr	r3, [pc, #172]	; (80023f8 <HAL_TIM_IC_CaptureCallback+0x138>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	4b29      	ldr	r3, [pc, #164]	; (80023f4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	4a29      	ldr	r2, [pc, #164]	; (80023fc <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002356:	6013      	str	r3, [r2, #0]
 8002358:	e00f      	b.n	800237a <HAL_TIM_IC_CaptureCallback+0xba>
				else if (IC_Val1 > IC_Val2)
 800235a:	4b26      	ldr	r3, [pc, #152]	; (80023f4 <HAL_TIM_IC_CaptureCallback+0x134>)
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	4b26      	ldr	r3, [pc, #152]	; (80023f8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d909      	bls.n	800237a <HAL_TIM_IC_CaptureCallback+0xba>
					Difference = (0xffff - IC_Val1) + IC_Val2;
 8002366:	4b24      	ldr	r3, [pc, #144]	; (80023f8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	4b22      	ldr	r3, [pc, #136]	; (80023f4 <HAL_TIM_IC_CaptureCallback+0x134>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002374:	33ff      	adds	r3, #255	; 0xff
 8002376:	4a21      	ldr	r2, [pc, #132]	; (80023fc <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002378:	6013      	str	r3, [r2, #0]
				Distance = Difference * .34/2;
 800237a:	4b20      	ldr	r3, [pc, #128]	; (80023fc <HAL_TIM_IC_CaptureCallback+0x13c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe f8c0 	bl	8000504 <__aeabi_ui2d>
 8002384:	a316      	add	r3, pc, #88	; (adr r3, 80023e0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8002386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238a:	f7fe f935 	bl	80005f8 <__aeabi_dmul>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	f04f 0200 	mov.w	r2, #0
 800239a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800239e:	f7fe fa55 	bl	800084c <__aeabi_ddiv>
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
 80023a6:	4610      	mov	r0, r2
 80023a8:	4619      	mov	r1, r3
 80023aa:	f7fe fbfd 	bl	8000ba8 <__aeabi_d2uiz>
 80023ae:	4603      	mov	r3, r0
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4b13      	ldr	r3, [pc, #76]	; (8002400 <HAL_TIM_IC_CaptureCallback+0x140>)
 80023b4:	701a      	strb	r2, [r3, #0]
				Is_First_Captured = 0; // set it back to false
 80023b6:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6a1a      	ldr	r2, [r3, #32]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 020a 	bic.w	r2, r2, #10
 80023ca:	621a      	str	r2, [r3, #32]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6a12      	ldr	r2, [r2, #32]
 80023d6:	621a      	str	r2, [r3, #32]
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	5c28f5c3 	.word	0x5c28f5c3
 80023e4:	3fd5c28f 	.word	0x3fd5c28f
 80023e8:	2000068c 	.word	0x2000068c
 80023ec:	40020400 	.word	0x40020400
 80023f0:	20000b10 	.word	0x20000b10
 80023f4:	20000b04 	.word	0x20000b04
 80023f8:	20000b08 	.word	0x20000b08
 80023fc:	20000b0c 	.word	0x20000b0c
 8002400:	20000b11 	.word	0x20000b11

08002404 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim6 )
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a0b      	ldr	r2, [pc, #44]	; (800243c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d10d      	bne.n	8002430 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
	  if(timerse == 1){timerse =0;}
 8002414:	4b0a      	ldr	r3, [pc, #40]	; (8002440 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d102      	bne.n	8002422 <HAL_TIM_PeriodElapsedCallback+0x1e>
 800241c:	4b08      	ldr	r3, [pc, #32]	; (8002440 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800241e:	2200      	movs	r2, #0
 8002420:	701a      	strb	r2, [r3, #0]
	  if(timerse == 0){timerse =1;}
 8002422:	4b07      	ldr	r3, [pc, #28]	; (8002440 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d102      	bne.n	8002430 <HAL_TIM_PeriodElapsedCallback+0x2c>
 800242a:	4b05      	ldr	r3, [pc, #20]	; (8002440 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800242c:	2201      	movs	r2, #1
 800242e:	701a      	strb	r2, [r3, #0]
  }
  if(htim == &htim7){

  }
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	20000764 	.word	0x20000764
 8002440:	20000b24 	.word	0x20000b24

08002444 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
	if(huart ==&huart1){
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a4b      	ldr	r2, [pc, #300]	; (800257c <HAL_UART_RxCpltCallback+0x138>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d17b      	bne.n	800254c <HAL_UART_RxCpltCallback+0x108>
		debug_i = __HAL_TIM_GET_COUNTER(&htim6);
 8002454:	4b4a      	ldr	r3, [pc, #296]	; (8002580 <HAL_UART_RxCpltCallback+0x13c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	461a      	mov	r2, r3
 800245c:	4b49      	ldr	r3, [pc, #292]	; (8002584 <HAL_UART_RxCpltCallback+0x140>)
 800245e:	601a      	str	r2, [r3, #0]
		if(debug_i < 100){
 8002460:	4b48      	ldr	r3, [pc, #288]	; (8002584 <HAL_UART_RxCpltCallback+0x140>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b63      	cmp	r3, #99	; 0x63
 8002466:	dc0d      	bgt.n	8002484 <HAL_UART_RxCpltCallback+0x40>
			CRSF_debug[CRSF_i] = UART1_rxBuffer[0];
 8002468:	4b47      	ldr	r3, [pc, #284]	; (8002588 <HAL_UART_RxCpltCallback+0x144>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	461a      	mov	r2, r3
 800246e:	4b47      	ldr	r3, [pc, #284]	; (800258c <HAL_UART_RxCpltCallback+0x148>)
 8002470:	7819      	ldrb	r1, [r3, #0]
 8002472:	4b47      	ldr	r3, [pc, #284]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 8002474:	5499      	strb	r1, [r3, r2]
			CRSF_i++;
 8002476:	4b44      	ldr	r3, [pc, #272]	; (8002588 <HAL_UART_RxCpltCallback+0x144>)
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	3301      	adds	r3, #1
 800247c:	b2da      	uxtb	r2, r3
 800247e:	4b42      	ldr	r3, [pc, #264]	; (8002588 <HAL_UART_RxCpltCallback+0x144>)
 8002480:	701a      	strb	r2, [r3, #0]
 8002482:	e05f      	b.n	8002544 <HAL_UART_RxCpltCallback+0x100>
		}
		else{
			if(CRSF_debug[2] == 0x16){
 8002484:	4b42      	ldr	r3, [pc, #264]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 8002486:	789b      	ldrb	r3, [r3, #2]
 8002488:	2b16      	cmp	r3, #22
 800248a:	d154      	bne.n	8002536 <HAL_UART_RxCpltCallback+0xf2>
				RX_roll = (((uint16_t)(CRSF_debug[4] & 0b00000111)) << 8) + (uint16_t)(CRSF_debug[3]);
 800248c:	4b40      	ldr	r3, [pc, #256]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 800248e:	791b      	ldrb	r3, [r3, #4]
 8002490:	021b      	lsls	r3, r3, #8
 8002492:	b29b      	uxth	r3, r3
 8002494:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002498:	b29a      	uxth	r2, r3
 800249a:	4b3d      	ldr	r3, [pc, #244]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 800249c:	78db      	ldrb	r3, [r3, #3]
 800249e:	b29b      	uxth	r3, r3
 80024a0:	4413      	add	r3, r2
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	4b3b      	ldr	r3, [pc, #236]	; (8002594 <HAL_UART_RxCpltCallback+0x150>)
 80024a6:	801a      	strh	r2, [r3, #0]
				RX_pitch = (((uint16_t)(CRSF_debug[5] & 0b00111111)) << 5) + (((uint16_t)(CRSF_debug[4] & 0b11111000)) >> 3);
 80024a8:	4b39      	ldr	r3, [pc, #228]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 80024aa:	795b      	ldrb	r3, [r3, #5]
 80024ac:	015b      	lsls	r3, r3, #5
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	4b36      	ldr	r3, [pc, #216]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 80024b8:	791b      	ldrb	r3, [r3, #4]
 80024ba:	08db      	lsrs	r3, r3, #3
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	b29b      	uxth	r3, r3
 80024c0:	4413      	add	r3, r2
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	4b34      	ldr	r3, [pc, #208]	; (8002598 <HAL_UART_RxCpltCallback+0x154>)
 80024c6:	801a      	strh	r2, [r3, #0]
				RX_throttle = (((uint16_t)(CRSF_debug[7] & 0b00000001)) << 10)+ (((uint16_t)(CRSF_debug[6])) << 2) + (((uint16_t)(CRSF_debug[5] & 0b11000000)) >> 6);
 80024c8:	4b31      	ldr	r3, [pc, #196]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 80024ca:	79db      	ldrb	r3, [r3, #7]
 80024cc:	029b      	lsls	r3, r3, #10
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	4b2e      	ldr	r3, [pc, #184]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 80024d8:	799b      	ldrb	r3, [r3, #6]
 80024da:	b29b      	uxth	r3, r3
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	b29b      	uxth	r3, r3
 80024e0:	4413      	add	r3, r2
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	4b2a      	ldr	r3, [pc, #168]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 80024e6:	795b      	ldrb	r3, [r3, #5]
 80024e8:	099b      	lsrs	r3, r3, #6
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	4413      	add	r3, r2
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	4b2a      	ldr	r3, [pc, #168]	; (800259c <HAL_UART_RxCpltCallback+0x158>)
 80024f4:	801a      	strh	r2, [r3, #0]
				RX_yaw = (((uint16_t)(CRSF_debug[8] & 0b00001111)) << 7) + (((uint16_t)(CRSF_debug[7] & 0b11111110)) >> 1);
 80024f6:	4b26      	ldr	r3, [pc, #152]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 80024f8:	7a1b      	ldrb	r3, [r3, #8]
 80024fa:	01db      	lsls	r3, r3, #7
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 8002502:	b29a      	uxth	r2, r3
 8002504:	4b22      	ldr	r3, [pc, #136]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 8002506:	79db      	ldrb	r3, [r3, #7]
 8002508:	085b      	lsrs	r3, r3, #1
 800250a:	b2db      	uxtb	r3, r3
 800250c:	b29b      	uxth	r3, r3
 800250e:	4413      	add	r3, r2
 8002510:	b29a      	uxth	r2, r3
 8002512:	4b23      	ldr	r3, [pc, #140]	; (80025a0 <HAL_UART_RxCpltCallback+0x15c>)
 8002514:	801a      	strh	r2, [r3, #0]
				RX_arm = (((uint16_t)(CRSF_debug[9] & 0b01111111)) << 4) + (((uint16_t)(CRSF_debug[8] & 0b11110000)) >> 4);
 8002516:	4b1e      	ldr	r3, [pc, #120]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 8002518:	7a5b      	ldrb	r3, [r3, #9]
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	b29b      	uxth	r3, r3
 800251e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8002522:	b29a      	uxth	r2, r3
 8002524:	4b1a      	ldr	r3, [pc, #104]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 8002526:	7a1b      	ldrb	r3, [r3, #8]
 8002528:	091b      	lsrs	r3, r3, #4
 800252a:	b2db      	uxtb	r3, r3
 800252c:	b29b      	uxth	r3, r3
 800252e:	4413      	add	r3, r2
 8002530:	b29a      	uxth	r2, r3
 8002532:	4b1c      	ldr	r3, [pc, #112]	; (80025a4 <HAL_UART_RxCpltCallback+0x160>)
 8002534:	801a      	strh	r2, [r3, #0]
			}
			CRSF_debug[0] = UART1_rxBuffer[0];
 8002536:	4b15      	ldr	r3, [pc, #84]	; (800258c <HAL_UART_RxCpltCallback+0x148>)
 8002538:	781a      	ldrb	r2, [r3, #0]
 800253a:	4b15      	ldr	r3, [pc, #84]	; (8002590 <HAL_UART_RxCpltCallback+0x14c>)
 800253c:	701a      	strb	r2, [r3, #0]
			CRSF_i = 1;
 800253e:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_UART_RxCpltCallback+0x144>)
 8002540:	2201      	movs	r2, #1
 8002542:	701a      	strb	r2, [r3, #0]
		}
		htim6.Instance->CNT = 0;
 8002544:	4b0e      	ldr	r3, [pc, #56]	; (8002580 <HAL_UART_RxCpltCallback+0x13c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2200      	movs	r2, #0
 800254a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	if(huart == &huart2){
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a16      	ldr	r2, [pc, #88]	; (80025a8 <HAL_UART_RxCpltCallback+0x164>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d10e      	bne.n	8002572 <HAL_UART_RxCpltCallback+0x12e>
		if(uart_telemetria == 1){
 8002554:	4b15      	ldr	r3, [pc, #84]	; (80025ac <HAL_UART_RxCpltCallback+0x168>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d105      	bne.n	8002568 <HAL_UART_RxCpltCallback+0x124>
			HAL_UART_Receive_IT(&huart2, telem, 11);
 800255c:	220b      	movs	r2, #11
 800255e:	4914      	ldr	r1, [pc, #80]	; (80025b0 <HAL_UART_RxCpltCallback+0x16c>)
 8002560:	4811      	ldr	r0, [pc, #68]	; (80025a8 <HAL_UART_RxCpltCallback+0x164>)
 8002562:	f007 fcea 	bl	8009f3a <HAL_UART_Receive_IT>
		}
		else
			HAL_UART_Receive_IT(&huart2, telem, 11);
	}
}
 8002566:	e004      	b.n	8002572 <HAL_UART_RxCpltCallback+0x12e>
			HAL_UART_Receive_IT(&huart2, telem, 11);
 8002568:	220b      	movs	r2, #11
 800256a:	4911      	ldr	r1, [pc, #68]	; (80025b0 <HAL_UART_RxCpltCallback+0x16c>)
 800256c:	480e      	ldr	r0, [pc, #56]	; (80025a8 <HAL_UART_RxCpltCallback+0x164>)
 800256e:	f007 fce4 	bl	8009f3a <HAL_UART_Receive_IT>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200007f4 	.word	0x200007f4
 8002580:	20000764 	.word	0x20000764
 8002584:	20000b20 	.word	0x20000b20
 8002588:	20002aec 	.word	0x20002aec
 800258c:	20002af0 	.word	0x20002af0
 8002590:	20002aac 	.word	0x20002aac
 8002594:	20002af2 	.word	0x20002af2
 8002598:	20002af4 	.word	0x20002af4
 800259c:	20002af8 	.word	0x20002af8
 80025a0:	20002af6 	.word	0x20002af6
 80025a4:	20002afa 	.word	0x20002afa
 80025a8:	20000838 	.word	0x20000838
 80025ac:	20000b12 	.word	0x20000b12
 80025b0:	20000000 	.word	0x20000000

080025b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b08d      	sub	sp, #52	; 0x34
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
	uint8_t telemetria[8];
	uint8_t telemetria_data[20] = "HELLO WORLD \r\n";
 80025bc:	4b52      	ldr	r3, [pc, #328]	; (8002708 <StartDefaultTask+0x154>)
 80025be:	f107 0414 	add.w	r4, r7, #20
 80025c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025c4:	c407      	stmia	r4!, {r0, r1, r2}
 80025c6:	8023      	strh	r3, [r4, #0]
 80025c8:	3402      	adds	r4, #2
 80025ca:	0c1b      	lsrs	r3, r3, #16
 80025cc:	7023      	strb	r3, [r4, #0]
 80025ce:	f107 0323 	add.w	r3, r7, #35	; 0x23
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	711a      	strb	r2, [r3, #4]


  /* Infinite loop */
  for(;;)
  {
	  if(uart_telemetria == 1){
 80025d8:	4b4c      	ldr	r3, [pc, #304]	; (800270c <StartDefaultTask+0x158>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	f040 8086 	bne.w	80026ee <StartDefaultTask+0x13a>
		  if(telem[0] == 'P'){
 80025e2:	4b4b      	ldr	r3, [pc, #300]	; (8002710 <StartDefaultTask+0x15c>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b50      	cmp	r3, #80	; 0x50
 80025e8:	d13e      	bne.n	8002668 <StartDefaultTask+0xb4>
			  telem_P = (float)(((uint32_t)telem[1]-48)*1000000+((uint32_t)telem[2]-48)*100000+((uint32_t)telem[3]-48)*10000+((uint32_t)telem[4]-48)*1000+((uint32_t)telem[5]-48)*100+((uint32_t)telem[6]-48)*10+((uint32_t)telem[7]-48))/100000;
 80025ea:	4b49      	ldr	r3, [pc, #292]	; (8002710 <StartDefaultTask+0x15c>)
 80025ec:	785b      	ldrb	r3, [r3, #1]
 80025ee:	461a      	mov	r2, r3
 80025f0:	4b48      	ldr	r3, [pc, #288]	; (8002714 <StartDefaultTask+0x160>)
 80025f2:	fb03 f202 	mul.w	r2, r3, r2
 80025f6:	4b46      	ldr	r3, [pc, #280]	; (8002710 <StartDefaultTask+0x15c>)
 80025f8:	789b      	ldrb	r3, [r3, #2]
 80025fa:	4619      	mov	r1, r3
 80025fc:	4b46      	ldr	r3, [pc, #280]	; (8002718 <StartDefaultTask+0x164>)
 80025fe:	fb01 f303 	mul.w	r3, r1, r3
 8002602:	441a      	add	r2, r3
 8002604:	4b42      	ldr	r3, [pc, #264]	; (8002710 <StartDefaultTask+0x15c>)
 8002606:	78db      	ldrb	r3, [r3, #3]
 8002608:	4619      	mov	r1, r3
 800260a:	f242 7310 	movw	r3, #10000	; 0x2710
 800260e:	fb01 f303 	mul.w	r3, r1, r3
 8002612:	441a      	add	r2, r3
 8002614:	4b3e      	ldr	r3, [pc, #248]	; (8002710 <StartDefaultTask+0x15c>)
 8002616:	791b      	ldrb	r3, [r3, #4]
 8002618:	4619      	mov	r1, r3
 800261a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800261e:	fb01 f303 	mul.w	r3, r1, r3
 8002622:	441a      	add	r2, r3
 8002624:	4b3a      	ldr	r3, [pc, #232]	; (8002710 <StartDefaultTask+0x15c>)
 8002626:	795b      	ldrb	r3, [r3, #5]
 8002628:	4619      	mov	r1, r3
 800262a:	2364      	movs	r3, #100	; 0x64
 800262c:	fb01 f303 	mul.w	r3, r1, r3
 8002630:	441a      	add	r2, r3
 8002632:	4b37      	ldr	r3, [pc, #220]	; (8002710 <StartDefaultTask+0x15c>)
 8002634:	799b      	ldrb	r3, [r3, #6]
 8002636:	4619      	mov	r1, r3
 8002638:	460b      	mov	r3, r1
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4413      	add	r3, r2
 8002642:	4a33      	ldr	r2, [pc, #204]	; (8002710 <StartDefaultTask+0x15c>)
 8002644:	79d2      	ldrb	r2, [r2, #7]
 8002646:	441a      	add	r2, r3
 8002648:	4b34      	ldr	r3, [pc, #208]	; (800271c <StartDefaultTask+0x168>)
 800264a:	4413      	add	r3, r2
 800264c:	ee07 3a90 	vmov	s15, r3
 8002650:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002654:	eddf 6a32 	vldr	s13, [pc, #200]	; 8002720 <StartDefaultTask+0x16c>
 8002658:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800265c:	4b31      	ldr	r3, [pc, #196]	; (8002724 <StartDefaultTask+0x170>)
 800265e:	edc3 7a00 	vstr	s15, [r3]
			  new_P = 1;
 8002662:	4b31      	ldr	r3, [pc, #196]	; (8002728 <StartDefaultTask+0x174>)
 8002664:	2201      	movs	r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
		  }
		  if(telem[0] == 'D'){
 8002668:	4b29      	ldr	r3, [pc, #164]	; (8002710 <StartDefaultTask+0x15c>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b44      	cmp	r3, #68	; 0x44
 800266e:	d13e      	bne.n	80026ee <StartDefaultTask+0x13a>
			  telem_D = (float)(((uint32_t)telem[1]-48)*1000000+((uint32_t)telem[2]-48)*100000+((uint32_t)telem[3]-48)*10000+((uint32_t)telem[4]-48)*1000+((uint32_t)telem[5]-48)*100+((uint32_t)telem[6]-48)*10+((uint32_t)telem[7]-48))/100000;
 8002670:	4b27      	ldr	r3, [pc, #156]	; (8002710 <StartDefaultTask+0x15c>)
 8002672:	785b      	ldrb	r3, [r3, #1]
 8002674:	461a      	mov	r2, r3
 8002676:	4b27      	ldr	r3, [pc, #156]	; (8002714 <StartDefaultTask+0x160>)
 8002678:	fb03 f202 	mul.w	r2, r3, r2
 800267c:	4b24      	ldr	r3, [pc, #144]	; (8002710 <StartDefaultTask+0x15c>)
 800267e:	789b      	ldrb	r3, [r3, #2]
 8002680:	4619      	mov	r1, r3
 8002682:	4b25      	ldr	r3, [pc, #148]	; (8002718 <StartDefaultTask+0x164>)
 8002684:	fb01 f303 	mul.w	r3, r1, r3
 8002688:	441a      	add	r2, r3
 800268a:	4b21      	ldr	r3, [pc, #132]	; (8002710 <StartDefaultTask+0x15c>)
 800268c:	78db      	ldrb	r3, [r3, #3]
 800268e:	4619      	mov	r1, r3
 8002690:	f242 7310 	movw	r3, #10000	; 0x2710
 8002694:	fb01 f303 	mul.w	r3, r1, r3
 8002698:	441a      	add	r2, r3
 800269a:	4b1d      	ldr	r3, [pc, #116]	; (8002710 <StartDefaultTask+0x15c>)
 800269c:	791b      	ldrb	r3, [r3, #4]
 800269e:	4619      	mov	r1, r3
 80026a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	441a      	add	r2, r3
 80026aa:	4b19      	ldr	r3, [pc, #100]	; (8002710 <StartDefaultTask+0x15c>)
 80026ac:	795b      	ldrb	r3, [r3, #5]
 80026ae:	4619      	mov	r1, r3
 80026b0:	2364      	movs	r3, #100	; 0x64
 80026b2:	fb01 f303 	mul.w	r3, r1, r3
 80026b6:	441a      	add	r2, r3
 80026b8:	4b15      	ldr	r3, [pc, #84]	; (8002710 <StartDefaultTask+0x15c>)
 80026ba:	799b      	ldrb	r3, [r3, #6]
 80026bc:	4619      	mov	r1, r3
 80026be:	460b      	mov	r3, r1
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	440b      	add	r3, r1
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	4a11      	ldr	r2, [pc, #68]	; (8002710 <StartDefaultTask+0x15c>)
 80026ca:	79d2      	ldrb	r2, [r2, #7]
 80026cc:	441a      	add	r2, r3
 80026ce:	4b13      	ldr	r3, [pc, #76]	; (800271c <StartDefaultTask+0x168>)
 80026d0:	4413      	add	r3, r2
 80026d2:	ee07 3a90 	vmov	s15, r3
 80026d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026da:	eddf 6a11 	vldr	s13, [pc, #68]	; 8002720 <StartDefaultTask+0x16c>
 80026de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026e2:	4b12      	ldr	r3, [pc, #72]	; (800272c <StartDefaultTask+0x178>)
 80026e4:	edc3 7a00 	vstr	s15, [r3]
			  new_D = 1;
 80026e8:	4b11      	ldr	r3, [pc, #68]	; (8002730 <StartDefaultTask+0x17c>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  if (xQueueReceive(telemetria_Queue, (void*)&drone_angle, 0) == pdTRUE){
 80026ee:	4b11      	ldr	r3, [pc, #68]	; (8002734 <StartDefaultTask+0x180>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f107 0108 	add.w	r1, r7, #8
 80026f6:	2200      	movs	r2, #0
 80026f8:	4618      	mov	r0, r3
 80026fa:	f00a fc67 	bl	800cfcc <xQueueReceive>
		  HAL_UART_Transmit (&huart2, telemetria_data, sizeof (telemetria_data), 200);
*/
	  }


	  osDelay(500);
 80026fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002702:	f00a f9db 	bl	800cabc <osDelay>
	  if(uart_telemetria == 1){
 8002706:	e767      	b.n	80025d8 <StartDefaultTask+0x24>
 8002708:	08013ef8 	.word	0x08013ef8
 800270c:	20000b12 	.word	0x20000b12
 8002710:	20000000 	.word	0x20000000
 8002714:	000f4240 	.word	0x000f4240
 8002718:	000186a0 	.word	0x000186a0
 800271c:	fcd232b0 	.word	0xfcd232b0
 8002720:	47c35000 	.word	0x47c35000
 8002724:	20000b14 	.word	0x20000b14
 8002728:	20000b1c 	.word	0x20000b1c
 800272c:	20000b18 	.word	0x20000b18
 8002730:	20000b1d 	.word	0x20000b1d
 8002734:	20002b14 	.word	0x20002b14

08002738 <Start_Data_Reading>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Data_Reading */
void Start_Data_Reading(void const * argument)
{
 8002738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800273a:	b0eb      	sub	sp, #428	; 0x1ac
 800273c:	af06      	add	r7, sp, #24
 800273e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002742:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002746:	6018      	str	r0, [r3, #0]
	//magnetometer calibration

//	FusionVector magneto_offset = {1.96, -8.81, -29.41};//{-11.8, -5.68, 3.08};
//	FusionMatrix magneto_transform = {1.051, 0.027, 0.032, 0.027, 1.025, -0.028, 0.032, -0.028, 0.931};

	FusionVector magneto_offset = {0, 0, 0};//{-11.8, -5.68, 3.08};
 8002748:	f04f 0300 	mov.w	r3, #0
 800274c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002750:	f04f 0300 	mov.w	r3, #0
 8002754:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002758:	f04f 0300 	mov.w	r3, #0
 800275c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	FusionMatrix magneto_transform = {1,0,0,0,1,0,0,0,1};
 8002760:	4b65      	ldr	r3, [pc, #404]	; (80028f8 <Start_Data_Reading+0x1c0>)
 8002762:	f107 0494 	add.w	r4, r7, #148	; 0x94
 8002766:	461d      	mov	r5, r3
 8002768:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800276a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800276c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800276e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002770:	682b      	ldr	r3, [r5, #0]
 8002772:	6023      	str	r3, [r4, #0]
	FusionVector magneto_data;

	//pitch angle velocity control params
	float err_pitch = 0;
 8002774:	f04f 0300 	mov.w	r3, #0
 8002778:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
	float errd_pitch = 0;
 800277c:	f04f 0300 	mov.w	r3, #0
 8002780:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
	float prev_err_pitch = 0;
 8002784:	f04f 0300 	mov.w	r3, #0
 8002788:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
	float control_pitch = 0;
 800278c:	f04f 0300 	mov.w	r3, #0
 8002790:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
	float P_pitch = 20;
 8002794:	4b59      	ldr	r3, [pc, #356]	; (80028fc <Start_Data_Reading+0x1c4>)
 8002796:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
	float D_pitch = 0.1;
 800279a:	4b59      	ldr	r3, [pc, #356]	; (8002900 <Start_Data_Reading+0x1c8>)
 800279c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

	//pitch angle control params
	float err_angle_pitch = 0;
 80027a0:	f04f 0300 	mov.w	r3, #0
 80027a4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
	float errd_angle_pitch = 0;
 80027a8:	f04f 0300 	mov.w	r3, #0
 80027ac:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
	float prev_err_angle_pitch = 0;
 80027b0:	f04f 0300 	mov.w	r3, #0
 80027b4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	float angle_control_pitch = 0;
 80027b8:	f04f 0300 	mov.w	r3, #0
 80027bc:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	float P_angle_pitch = 0.04;
 80027c0:	4b50      	ldr	r3, [pc, #320]	; (8002904 <Start_Data_Reading+0x1cc>)
 80027c2:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
	float D_angle_pitch = 0.0001;//0.005;
 80027c6:	4b50      	ldr	r3, [pc, #320]	; (8002908 <Start_Data_Reading+0x1d0>)
 80027c8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c

	//roll angle velocity control params
	float err_roll = 0;
 80027cc:	f04f 0300 	mov.w	r3, #0
 80027d0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	float errd_roll = 0;
 80027d4:	f04f 0300 	mov.w	r3, #0
 80027d8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	float prev_err_roll = 0;
 80027dc:	f04f 0300 	mov.w	r3, #0
 80027e0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	float control_roll = 0;
 80027e4:	f04f 0300 	mov.w	r3, #0
 80027e8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	float P_roll = 5;
 80027ec:	4b47      	ldr	r3, [pc, #284]	; (800290c <Start_Data_Reading+0x1d4>)
 80027ee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	float D_roll = 0.1;//0.4
 80027f2:	4b43      	ldr	r3, [pc, #268]	; (8002900 <Start_Data_Reading+0x1c8>)
 80027f4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	//roll angle control params
	float P_angle_roll = 0.2;
 80027f8:	4b45      	ldr	r3, [pc, #276]	; (8002910 <Start_Data_Reading+0x1d8>)
 80027fa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	float D_angle_roll = 0.0001;//0.005;
 80027fe:	4b42      	ldr	r3, [pc, #264]	; (8002908 <Start_Data_Reading+0x1d0>)
 8002800:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	float err_angle_roll = 0;
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	float errd_angle_roll = 0;
 800280c:	f04f 0300 	mov.w	r3, #0
 8002810:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	float prev_err_angle_roll = 0;
 8002814:	f04f 0300 	mov.w	r3, #0
 8002818:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	float angle_control_roll = 0;
 800281c:	f04f 0300 	mov.w	r3, #0
 8002820:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	//yaw angle velocity control params
	float err_yaw = 0;
 8002824:	f04f 0300 	mov.w	r3, #0
 8002828:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	float errd_yaw = 0;
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	float prev_err_yaw = 0;
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	float control_yaw = 0;
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	float P_yaw = 20;
 8002844:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <Start_Data_Reading+0x1c4>)
 8002846:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
	float D_yaw = 0.1;
 800284a:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <Start_Data_Reading+0x1c8>)
 800284c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174

	//yaw angle control params
	float P_angle_yaw = 0.8;//0.04;
 8002850:	4b30      	ldr	r3, [pc, #192]	; (8002914 <Start_Data_Reading+0x1dc>)
 8002852:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	float D_angle_yaw = 0.000;//0.005;
 8002856:	f04f 0300 	mov.w	r3, #0
 800285a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	float err_angle_yaw = 0;
 800285e:	f04f 0300 	mov.w	r3, #0
 8002862:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	float errd_angle_yaw = 0;
 8002866:	f04f 0300 	mov.w	r3, #0
 800286a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	float prev_err_angle_yaw = 0;
 800286e:	f04f 0300 	mov.w	r3, #0
 8002872:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
	float angle_control_yaw = 0;
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4

	float yaw_angle = 0;
 800287e:	f04f 0300 	mov.w	r3, #0
 8002882:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	float prev_euler_yaw = 0;
 8002886:	f04f 0300 	mov.w	r3, #0
 800288a:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
	int n = 0;
 800288e:	2300      	movs	r3, #0
 8002890:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168



	//imu init function
	BMI088_Init(&imu, &hspi2, CS_ACC_GPIO_Port, CS_ACC_Pin, CS_GYRO_GPIO_Port, CS_GYRO_Pin);
 8002894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002898:	9301      	str	r3, [sp, #4]
 800289a:	4b1f      	ldr	r3, [pc, #124]	; (8002918 <Start_Data_Reading+0x1e0>)
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028a2:	4a1e      	ldr	r2, [pc, #120]	; (800291c <Start_Data_Reading+0x1e4>)
 80028a4:	491e      	ldr	r1, [pc, #120]	; (8002920 <Start_Data_Reading+0x1e8>)
 80028a6:	481f      	ldr	r0, [pc, #124]	; (8002924 <Start_Data_Reading+0x1ec>)
 80028a8:	f001 fc6c 	bl	8004184 <BMI088_Init>


	//bmp388 pressure sensor init
	bmp._hi2c = &hi2c2;
 80028ac:	4b1e      	ldr	r3, [pc, #120]	; (8002928 <Start_Data_Reading+0x1f0>)
 80028ae:	4a1f      	ldr	r2, [pc, #124]	; (800292c <Start_Data_Reading+0x1f4>)
 80028b0:	601a      	str	r2, [r3, #0]


	BMP388_SetTempOS(&bmp, 0);
 80028b2:	2100      	movs	r1, #0
 80028b4:	481c      	ldr	r0, [pc, #112]	; (8002928 <Start_Data_Reading+0x1f0>)
 80028b6:	f001 ffd6 	bl	8004866 <BMP388_SetTempOS>
	HAL_Delay(10);
 80028ba:	200a      	movs	r0, #10
 80028bc:	f002 fcda 	bl	8005274 <HAL_Delay>
	BMP388_SetPressOS(&bmp, 0x03); //0 volt, de adatlap alapján 8x-nek megfelelő 0x03 beírva
 80028c0:	2103      	movs	r1, #3
 80028c2:	4819      	ldr	r0, [pc, #100]	; (8002928 <Start_Data_Reading+0x1f0>)
 80028c4:	f001 ffef 	bl	80048a6 <BMP388_SetPressOS>
	HAL_Delay(10);
 80028c8:	200a      	movs	r0, #10
 80028ca:	f002 fcd3 	bl	8005274 <HAL_Delay>
	BMP388_SetIIRFilterCoeff(&bmp, 2);
 80028ce:	2102      	movs	r1, #2
 80028d0:	4815      	ldr	r0, [pc, #84]	; (8002928 <Start_Data_Reading+0x1f0>)
 80028d2:	f002 f807 	bl	80048e4 <BMP388_SetIIRFilterCoeff>
	HAL_Delay(10);
 80028d6:	200a      	movs	r0, #10
 80028d8:	f002 fccc 	bl	8005274 <HAL_Delay>
	BMP388_SetOutputDataRate(&bmp, 0x02);
 80028dc:	2102      	movs	r1, #2
 80028de:	4812      	ldr	r0, [pc, #72]	; (8002928 <Start_Data_Reading+0x1f0>)
 80028e0:	f002 f817 	bl	8004912 <BMP388_SetOutputDataRate>
	HAL_Delay(10);
 80028e4:	200a      	movs	r0, #10
 80028e6:	f002 fcc5 	bl	8005274 <HAL_Delay>
	BMP388_Init(&bmp);
 80028ea:	480f      	ldr	r0, [pc, #60]	; (8002928 <Start_Data_Reading+0x1f0>)
 80028ec:	f001 ff40 	bl	8004770 <BMP388_Init>

	for(int i_init = 0; i_init<2000; i_init++ ){
 80028f0:	2300      	movs	r3, #0
 80028f2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 80028f6:	e076      	b.n	80029e6 <Start_Data_Reading+0x2ae>
 80028f8:	08013f28 	.word	0x08013f28
 80028fc:	41a00000 	.word	0x41a00000
 8002900:	3dcccccd 	.word	0x3dcccccd
 8002904:	3d23d70a 	.word	0x3d23d70a
 8002908:	38d1b717 	.word	0x38d1b717
 800290c:	40a00000 	.word	0x40a00000
 8002910:	3e4ccccd 	.word	0x3e4ccccd
 8002914:	3f4ccccd 	.word	0x3f4ccccd
 8002918:	40020400 	.word	0x40020400
 800291c:	40020800 	.word	0x40020800
 8002920:	20000634 	.word	0x20000634
 8002924:	20000970 	.word	0x20000970
 8002928:	200009c0 	.word	0x200009c0
 800292c:	2000058c 	.word	0x2000058c
	  BMP388_ReadRawPressTempTime(&bmp, &raw_press, &raw_temp, &raw_time);
 8002930:	4bb1      	ldr	r3, [pc, #708]	; (8002bf8 <Start_Data_Reading+0x4c0>)
 8002932:	4ab2      	ldr	r2, [pc, #712]	; (8002bfc <Start_Data_Reading+0x4c4>)
 8002934:	49b2      	ldr	r1, [pc, #712]	; (8002c00 <Start_Data_Reading+0x4c8>)
 8002936:	48b3      	ldr	r0, [pc, #716]	; (8002c04 <Start_Data_Reading+0x4cc>)
 8002938:	f002 f800 	bl	800493c <BMP388_ReadRawPressTempTime>
	  BMP388_CompensateRawPressTemp(&bmp, raw_press, raw_temp, &press, &temp);
 800293c:	4bb0      	ldr	r3, [pc, #704]	; (8002c00 <Start_Data_Reading+0x4c8>)
 800293e:	6819      	ldr	r1, [r3, #0]
 8002940:	4bae      	ldr	r3, [pc, #696]	; (8002bfc <Start_Data_Reading+0x4c4>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4bb0      	ldr	r3, [pc, #704]	; (8002c08 <Start_Data_Reading+0x4d0>)
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	4bb0      	ldr	r3, [pc, #704]	; (8002c0c <Start_Data_Reading+0x4d4>)
 800294a:	48ae      	ldr	r0, [pc, #696]	; (8002c04 <Start_Data_Reading+0x4cc>)
 800294c:	f002 f822 	bl	8004994 <BMP388_CompensateRawPressTemp>
	  h0 += BMP388_FindAltitude(ground_pressure, press);
 8002950:	4bae      	ldr	r3, [pc, #696]	; (8002c0c <Start_Data_Reading+0x4d4>)
 8002952:	edd3 7a00 	vldr	s15, [r3]
 8002956:	eef0 0a67 	vmov.f32	s1, s15
 800295a:	ed9f 0aad 	vldr	s0, [pc, #692]	; 8002c10 <Start_Data_Reading+0x4d8>
 800295e:	f002 f83f 	bl	80049e0 <BMP388_FindAltitude>
 8002962:	eeb0 7a40 	vmov.f32	s14, s0
 8002966:	4bab      	ldr	r3, [pc, #684]	; (8002c14 <Start_Data_Reading+0x4dc>)
 8002968:	edd3 7a00 	vldr	s15, [r3]
 800296c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002970:	4ba8      	ldr	r3, [pc, #672]	; (8002c14 <Start_Data_Reading+0x4dc>)
 8002972:	edc3 7a00 	vstr	s15, [r3]
	  BMI088_ReadGyroscope(&imu);
 8002976:	48a8      	ldr	r0, [pc, #672]	; (8002c18 <Start_Data_Reading+0x4e0>)
 8002978:	f001 fe82 	bl	8004680 <BMI088_ReadGyroscope>
	  gyro_offset_x_calc += imu.gyr_rps[0];
 800297c:	4ba6      	ldr	r3, [pc, #664]	; (8002c18 <Start_Data_Reading+0x4e0>)
 800297e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002980:	4618      	mov	r0, r3
 8002982:	f7fd fde1 	bl	8000548 <__aeabi_f2d>
 8002986:	4ba5      	ldr	r3, [pc, #660]	; (8002c1c <Start_Data_Reading+0x4e4>)
 8002988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800298c:	f7fd fc7e 	bl	800028c <__adddf3>
 8002990:	4602      	mov	r2, r0
 8002992:	460b      	mov	r3, r1
 8002994:	49a1      	ldr	r1, [pc, #644]	; (8002c1c <Start_Data_Reading+0x4e4>)
 8002996:	e9c1 2300 	strd	r2, r3, [r1]
	  gyro_offset_y_calc += imu.gyr_rps[1];
 800299a:	4b9f      	ldr	r3, [pc, #636]	; (8002c18 <Start_Data_Reading+0x4e0>)
 800299c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fd fdd2 	bl	8000548 <__aeabi_f2d>
 80029a4:	4b9e      	ldr	r3, [pc, #632]	; (8002c20 <Start_Data_Reading+0x4e8>)
 80029a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029aa:	f7fd fc6f 	bl	800028c <__adddf3>
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	499b      	ldr	r1, [pc, #620]	; (8002c20 <Start_Data_Reading+0x4e8>)
 80029b4:	e9c1 2300 	strd	r2, r3, [r1]
	  gyro_offset_z_calc += imu.gyr_rps[2];
 80029b8:	4b97      	ldr	r3, [pc, #604]	; (8002c18 <Start_Data_Reading+0x4e0>)
 80029ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fd fdc3 	bl	8000548 <__aeabi_f2d>
 80029c2:	4b98      	ldr	r3, [pc, #608]	; (8002c24 <Start_Data_Reading+0x4ec>)
 80029c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c8:	f7fd fc60 	bl	800028c <__adddf3>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4994      	ldr	r1, [pc, #592]	; (8002c24 <Start_Data_Reading+0x4ec>)
 80029d2:	e9c1 2300 	strd	r2, r3, [r1]
	  HAL_Delay(1);
 80029d6:	2001      	movs	r0, #1
 80029d8:	f002 fc4c 	bl	8005274 <HAL_Delay>
	for(int i_init = 0; i_init<2000; i_init++ ){
 80029dc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80029e0:	3301      	adds	r3, #1
 80029e2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 80029e6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80029ea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80029ee:	db9f      	blt.n	8002930 <Start_Data_Reading+0x1f8>
	}
	h0 /= 2000;
 80029f0:	4b88      	ldr	r3, [pc, #544]	; (8002c14 <Start_Data_Reading+0x4dc>)
 80029f2:	ed93 7a00 	vldr	s14, [r3]
 80029f6:	eddf 6a8c 	vldr	s13, [pc, #560]	; 8002c28 <Start_Data_Reading+0x4f0>
 80029fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029fe:	4b85      	ldr	r3, [pc, #532]	; (8002c14 <Start_Data_Reading+0x4dc>)
 8002a00:	edc3 7a00 	vstr	s15, [r3]
	gyro_offset_x = gyro_offset_x_calc/2000;
 8002a04:	4b85      	ldr	r3, [pc, #532]	; (8002c1c <Start_Data_Reading+0x4e4>)
 8002a06:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a0a:	f04f 0200 	mov.w	r2, #0
 8002a0e:	4b87      	ldr	r3, [pc, #540]	; (8002c2c <Start_Data_Reading+0x4f4>)
 8002a10:	f7fd ff1c 	bl	800084c <__aeabi_ddiv>
 8002a14:	4602      	mov	r2, r0
 8002a16:	460b      	mov	r3, r1
 8002a18:	4985      	ldr	r1, [pc, #532]	; (8002c30 <Start_Data_Reading+0x4f8>)
 8002a1a:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_offset_y = gyro_offset_y_calc/2000;
 8002a1e:	4b80      	ldr	r3, [pc, #512]	; (8002c20 <Start_Data_Reading+0x4e8>)
 8002a20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	4b80      	ldr	r3, [pc, #512]	; (8002c2c <Start_Data_Reading+0x4f4>)
 8002a2a:	f7fd ff0f 	bl	800084c <__aeabi_ddiv>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4980      	ldr	r1, [pc, #512]	; (8002c34 <Start_Data_Reading+0x4fc>)
 8002a34:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_offset_z = gyro_offset_z_calc/2000;
 8002a38:	4b7a      	ldr	r3, [pc, #488]	; (8002c24 <Start_Data_Reading+0x4ec>)
 8002a3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	4b7a      	ldr	r3, [pc, #488]	; (8002c2c <Start_Data_Reading+0x4f4>)
 8002a44:	f7fd ff02 	bl	800084c <__aeabi_ddiv>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	497a      	ldr	r1, [pc, #488]	; (8002c38 <Start_Data_Reading+0x500>)
 8002a4e:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t transmit_data[40];
	float telemetria_float[3];



	q.SEq_1=1;
 8002a52:	4b7a      	ldr	r3, [pc, #488]	; (8002c3c <Start_Data_Reading+0x504>)
 8002a54:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002a58:	601a      	str	r2, [r3, #0]
	q.SEq_2=0;
 8002a5a:	4b78      	ldr	r3, [pc, #480]	; (8002c3c <Start_Data_Reading+0x504>)
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	605a      	str	r2, [r3, #4]
	q.SEq_3=0;
 8002a62:	4b76      	ldr	r3, [pc, #472]	; (8002c3c <Start_Data_Reading+0x504>)
 8002a64:	f04f 0200 	mov.w	r2, #0
 8002a68:	609a      	str	r2, [r3, #8]
	q.SEq_4=0;
 8002a6a:	4b74      	ldr	r3, [pc, #464]	; (8002c3c <Start_Data_Reading+0x504>)
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	60da      	str	r2, [r3, #12]

	w.w_bx=0;
 8002a72:	4b73      	ldr	r3, [pc, #460]	; (8002c40 <Start_Data_Reading+0x508>)
 8002a74:	f04f 0200 	mov.w	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]
	w.w_by=0;
 8002a7a:	4b71      	ldr	r3, [pc, #452]	; (8002c40 <Start_Data_Reading+0x508>)
 8002a7c:	f04f 0200 	mov.w	r2, #0
 8002a80:	605a      	str	r2, [r3, #4]
	w.w_bz=0;
 8002a82:	4b6f      	ldr	r3, [pc, #444]	; (8002c40 <Start_Data_Reading+0x508>)
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
//	P_prev.a32 = 0;
//	P_prev.a33 = 0;
//	meas.a11=0;
//	meas.a21=0;

	HAL_TIM_Base_Start_IT(&htim6);
 8002a8a:	486e      	ldr	r0, [pc, #440]	; (8002c44 <Start_Data_Reading+0x50c>)
 8002a8c:	f005 fe5c 	bl	8008748 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8002a90:	486d      	ldr	r0, [pc, #436]	; (8002c48 <Start_Data_Reading+0x510>)
 8002a92:	f005 fe59 	bl	8008748 <HAL_TIM_Base_Start_IT>
	FusionAhrsInitialise(&ahrs);
 8002a96:	486d      	ldr	r0, [pc, #436]	; (8002c4c <Start_Data_Reading+0x514>)
 8002a98:	f009 f824 	bl	800bae4 <FusionAhrsInitialise>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	2108      	movs	r1, #8
 8002aa0:	486b      	ldr	r0, [pc, #428]	; (8002c50 <Start_Data_Reading+0x518>)
 8002aa2:	f003 fd1d 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002aa6:	2064      	movs	r0, #100	; 0x64
 8002aa8:	f002 fbe4 	bl	8005274 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002aac:	2201      	movs	r2, #1
 8002aae:	2108      	movs	r1, #8
 8002ab0:	4867      	ldr	r0, [pc, #412]	; (8002c50 <Start_Data_Reading+0x518>)
 8002ab2:	f003 fd15 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002ab6:	2064      	movs	r0, #100	; 0x64
 8002ab8:	f002 fbdc 	bl	8005274 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002abc:	2200      	movs	r2, #0
 8002abe:	2108      	movs	r1, #8
 8002ac0:	4863      	ldr	r0, [pc, #396]	; (8002c50 <Start_Data_Reading+0x518>)
 8002ac2:	f003 fd0d 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002ac6:	2064      	movs	r0, #100	; 0x64
 8002ac8:	f002 fbd4 	bl	8005274 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002acc:	2201      	movs	r2, #1
 8002ace:	2108      	movs	r1, #8
 8002ad0:	485f      	ldr	r0, [pc, #380]	; (8002c50 <Start_Data_Reading+0x518>)
 8002ad2:	f003 fd05 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002ad6:	2064      	movs	r0, #100	; 0x64
 8002ad8:	f002 fbcc 	bl	8005274 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002adc:	2200      	movs	r2, #0
 8002ade:	2108      	movs	r1, #8
 8002ae0:	485b      	ldr	r0, [pc, #364]	; (8002c50 <Start_Data_Reading+0x518>)
 8002ae2:	f003 fcfd 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002ae6:	2064      	movs	r0, #100	; 0x64
 8002ae8:	f002 fbc4 	bl	8005274 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002aec:	2201      	movs	r2, #1
 8002aee:	2108      	movs	r1, #8
 8002af0:	4857      	ldr	r0, [pc, #348]	; (8002c50 <Start_Data_Reading+0x518>)
 8002af2:	f003 fcf5 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002af6:	2064      	movs	r0, #100	; 0x64
 8002af8:	f002 fbbc 	bl	8005274 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002afc:	2200      	movs	r2, #0
 8002afe:	2108      	movs	r1, #8
 8002b00:	4853      	ldr	r0, [pc, #332]	; (8002c50 <Start_Data_Reading+0x518>)
 8002b02:	f003 fced 	bl	80064e0 <HAL_GPIO_WritePin>

	HAL_UART_Receive_DMA(&huart1, UART1_rxBuffer, bytetoread);
 8002b06:	4b53      	ldr	r3, [pc, #332]	; (8002c54 <Start_Data_Reading+0x51c>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4952      	ldr	r1, [pc, #328]	; (8002c58 <Start_Data_Reading+0x520>)
 8002b10:	4852      	ldr	r0, [pc, #328]	; (8002c5c <Start_Data_Reading+0x524>)
 8002b12:	f007 fa42 	bl	8009f9a <HAL_UART_Receive_DMA>
	HAL_UART_Receive_IT(&huart2, telem, 11);
 8002b16:	220b      	movs	r2, #11
 8002b18:	4951      	ldr	r1, [pc, #324]	; (8002c60 <Start_Data_Reading+0x528>)
 8002b1a:	4852      	ldr	r0, [pc, #328]	; (8002c64 <Start_Data_Reading+0x52c>)
 8002b1c:	f007 fa0d 	bl	8009f3a <HAL_UART_Receive_IT>


	vTaskResume( defaultTaskHandle );
 8002b20:	4b51      	ldr	r3, [pc, #324]	; (8002c68 <Start_Data_Reading+0x530>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f00a fecd 	bl	800d8c4 <vTaskResume>

  /* Infinite loop */
  for(;;)
  {

	  	  mytimer = __HAL_TIM_GET_COUNTER(&htim7);
 8002b2a:	4b47      	ldr	r3, [pc, #284]	; (8002c48 <Start_Data_Reading+0x510>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	461a      	mov	r2, r3
 8002b32:	4b4e      	ldr	r3, [pc, #312]	; (8002c6c <Start_Data_Reading+0x534>)
 8002b34:	601a      	str	r2, [r3, #0]
	  	  htim7.Instance->CNT = 0;
 8002b36:	4b44      	ldr	r3, [pc, #272]	; (8002c48 <Start_Data_Reading+0x510>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	625a      	str	r2, [r3, #36]	; 0x24

		  // magnetic field data in uT
//		  mag_data_x = BMM150_Compensate_x(field_x, Rhall,  &trim_data); //magn data compensation 33.4 us
//		  mag_data_y = BMM150_Compensate_y(field_y, Rhall,  &trim_data);
//		  mag_data_z = BMM150_Compensate_z(field_z, Rhall,  &trim_data);
		  magneto_data.axis.x = mag_data_y;
 8002b3e:	4b4c      	ldr	r3, [pc, #304]	; (8002c70 <Start_Data_Reading+0x538>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002b46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b4a:	601a      	str	r2, [r3, #0]
		  magneto_data.axis.y = -mag_data_x;
 8002b4c:	4b49      	ldr	r3, [pc, #292]	; (8002c74 <Start_Data_Reading+0x53c>)
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	eef1 7a67 	vneg.f32	s15, s15
 8002b56:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002b5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b5e:	edc3 7a01 	vstr	s15, [r3, #4]
		  magneto_data.axis.z = mag_data_z;
 8002b62:	4b45      	ldr	r3, [pc, #276]	; (8002c78 <Start_Data_Reading+0x540>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002b6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b6e:	609a      	str	r2, [r3, #8]

		  if(i_mag < 1000){
 8002b70:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <Start_Data_Reading+0x544>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b78:	da14      	bge.n	8002ba4 <Start_Data_Reading+0x46c>
			  mag_debug_x[i_mag] = mag_data_x;
 8002b7a:	4b40      	ldr	r3, [pc, #256]	; (8002c7c <Start_Data_Reading+0x544>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a3d      	ldr	r2, [pc, #244]	; (8002c74 <Start_Data_Reading+0x53c>)
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	493f      	ldr	r1, [pc, #252]	; (8002c80 <Start_Data_Reading+0x548>)
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	440b      	add	r3, r1
 8002b88:	601a      	str	r2, [r3, #0]
			  mag_debug_y[i_mag] = mag_data_y;
 8002b8a:	4b3c      	ldr	r3, [pc, #240]	; (8002c7c <Start_Data_Reading+0x544>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a38      	ldr	r2, [pc, #224]	; (8002c70 <Start_Data_Reading+0x538>)
 8002b90:	6812      	ldr	r2, [r2, #0]
 8002b92:	493c      	ldr	r1, [pc, #240]	; (8002c84 <Start_Data_Reading+0x54c>)
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	440b      	add	r3, r1
 8002b98:	601a      	str	r2, [r3, #0]
			  i_mag++;
 8002b9a:	4b38      	ldr	r3, [pc, #224]	; (8002c7c <Start_Data_Reading+0x544>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	4a36      	ldr	r2, [pc, #216]	; (8002c7c <Start_Data_Reading+0x544>)
 8002ba2:	6013      	str	r3, [r2, #0]
		  }

		  //read IMU
		  BMI088_ReadGyroscope(&imu);	// imu read 119 us
 8002ba4:	481c      	ldr	r0, [pc, #112]	; (8002c18 <Start_Data_Reading+0x4e0>)
 8002ba6:	f001 fd6b 	bl	8004680 <BMI088_ReadGyroscope>
		  BMI088_ReadAccelerometer(&imu);
 8002baa:	481b      	ldr	r0, [pc, #108]	; (8002c18 <Start_Data_Reading+0x4e0>)
 8002bac:	f001 fcf4 	bl	8004598 <BMI088_ReadAccelerometer>
		  //filterUpdate((imu.gyr_rps[0]-gyro_offset_x), (imu.gyr_rps[1]-gyro_offset_y), imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], (imu.gyr_rps[2]-gyro_offset_z), mag_data_y, -mag_data_x, mag_data_z, &q, &f, &w);


		  //eulerAngles(q, &roll, &pitch, &yaw);

		  gyro_x_degree = ((imu.gyr_rps[0]-gyro_offset_x)*57.29);
 8002bb0:	4b19      	ldr	r3, [pc, #100]	; (8002c18 <Start_Data_Reading+0x4e0>)
 8002bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7fd fcc7 	bl	8000548 <__aeabi_f2d>
 8002bba:	4b1d      	ldr	r3, [pc, #116]	; (8002c30 <Start_Data_Reading+0x4f8>)
 8002bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc0:	f7fd fb62 	bl	8000288 <__aeabi_dsub>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	4610      	mov	r0, r2
 8002bca:	4619      	mov	r1, r3
 8002bcc:	a308      	add	r3, pc, #32	; (adr r3, 8002bf0 <Start_Data_Reading+0x4b8>)
 8002bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd2:	f7fd fd11 	bl	80005f8 <__aeabi_dmul>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	f7fe f803 	bl	8000be8 <__aeabi_d2f>
 8002be2:	4603      	mov	r3, r0
 8002be4:	4a28      	ldr	r2, [pc, #160]	; (8002c88 <Start_Data_Reading+0x550>)
 8002be6:	6013      	str	r3, [r2, #0]
		  gyro_y_degree = ((imu.gyr_rps[1]-gyro_offset_x)*57.29);
 8002be8:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <Start_Data_Reading+0x4e0>)
 8002bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bec:	4618      	mov	r0, r3
 8002bee:	e04d      	b.n	8002c8c <Start_Data_Reading+0x554>
 8002bf0:	b851eb85 	.word	0xb851eb85
 8002bf4:	404ca51e 	.word	0x404ca51e
 8002bf8:	20000a18 	.word	0x20000a18
 8002bfc:	20000a14 	.word	0x20000a14
 8002c00:	20000a10 	.word	0x20000a10
 8002c04:	200009c0 	.word	0x200009c0
 8002c08:	20000a20 	.word	0x20000a20
 8002c0c:	20000a1c 	.word	0x20000a1c
 8002c10:	47c5f400 	.word	0x47c5f400
 8002c14:	20000a24 	.word	0x20000a24
 8002c18:	20000970 	.word	0x20000970
 8002c1c:	20000b30 	.word	0x20000b30
 8002c20:	20000b38 	.word	0x20000b38
 8002c24:	20000b40 	.word	0x20000b40
 8002c28:	44fa0000 	.word	0x44fa0000
 8002c2c:	409f4000 	.word	0x409f4000
 8002c30:	20000b48 	.word	0x20000b48
 8002c34:	20000b50 	.word	0x20000b50
 8002c38:	20000b58 	.word	0x20000b58
 8002c3c:	20000a34 	.word	0x20000a34
 8002c40:	20000a44 	.word	0x20000a44
 8002c44:	20000764 	.word	0x20000764
 8002c48:	200007ac 	.word	0x200007ac
 8002c4c:	20000a54 	.word	0x20000a54
 8002c50:	40020400 	.word	0x40020400
 8002c54:	2000000a 	.word	0x2000000a
 8002c58:	20002af0 	.word	0x20002af0
 8002c5c:	200007f4 	.word	0x200007f4
 8002c60:	20000000 	.word	0x20000000
 8002c64:	20000838 	.word	0x20000838
 8002c68:	20000964 	.word	0x20000964
 8002c6c:	20000b28 	.word	0x20000b28
 8002c70:	20000a04 	.word	0x20000a04
 8002c74:	20000a00 	.word	0x20000a00
 8002c78:	20000a08 	.word	0x20000a08
 8002c7c:	20002aa0 	.word	0x20002aa0
 8002c80:	20000b60 	.word	0x20000b60
 8002c84:	20001b00 	.word	0x20001b00
 8002c88:	20000a28 	.word	0x20000a28
 8002c8c:	f7fd fc5c 	bl	8000548 <__aeabi_f2d>
 8002c90:	4bdb      	ldr	r3, [pc, #876]	; (8003000 <Start_Data_Reading+0x8c8>)
 8002c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c96:	f7fd faf7 	bl	8000288 <__aeabi_dsub>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	4610      	mov	r0, r2
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	a3d3      	add	r3, pc, #844	; (adr r3, 8002ff0 <Start_Data_Reading+0x8b8>)
 8002ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca8:	f7fd fca6 	bl	80005f8 <__aeabi_dmul>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4610      	mov	r0, r2
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	f7fd ff98 	bl	8000be8 <__aeabi_d2f>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	4ad2      	ldr	r2, [pc, #840]	; (8003004 <Start_Data_Reading+0x8cc>)
 8002cbc:	6013      	str	r3, [r2, #0]
		  gyro_z_degree = ((imu.gyr_rps[2]-gyro_offset_x)*57.29);
 8002cbe:	4bd2      	ldr	r3, [pc, #840]	; (8003008 <Start_Data_Reading+0x8d0>)
 8002cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fd fc40 	bl	8000548 <__aeabi_f2d>
 8002cc8:	4bcd      	ldr	r3, [pc, #820]	; (8003000 <Start_Data_Reading+0x8c8>)
 8002cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cce:	f7fd fadb 	bl	8000288 <__aeabi_dsub>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	4610      	mov	r0, r2
 8002cd8:	4619      	mov	r1, r3
 8002cda:	a3c5      	add	r3, pc, #788	; (adr r3, 8002ff0 <Start_Data_Reading+0x8b8>)
 8002cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce0:	f7fd fc8a 	bl	80005f8 <__aeabi_dmul>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4610      	mov	r0, r2
 8002cea:	4619      	mov	r1, r3
 8002cec:	f7fd ff7c 	bl	8000be8 <__aeabi_d2f>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4ac6      	ldr	r2, [pc, #792]	; (800300c <Start_Data_Reading+0x8d4>)
 8002cf4:	6013      	str	r3, [r2, #0]


		  magneto_data = FusionVectorSubtract(magneto_data, magneto_offset);
 8002cf6:	ed97 5a2e 	vldr	s10, [r7, #184]	; 0xb8
 8002cfa:	edd7 5a2f 	vldr	s11, [r7, #188]	; 0xbc
 8002cfe:	ed97 6a30 	vldr	s12, [r7, #192]	; 0xc0
 8002d02:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002d06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d0a:	edd3 6a00 	vldr	s13, [r3]
 8002d0e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002d12:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d16:	eef0 1a45 	vmov.f32	s3, s10
 8002d1a:	eeb0 2a65 	vmov.f32	s4, s11
 8002d1e:	eef0 2a46 	vmov.f32	s5, s12
 8002d22:	eeb0 0a66 	vmov.f32	s0, s13
 8002d26:	eef0 0a47 	vmov.f32	s1, s14
 8002d2a:	eeb0 1a67 	vmov.f32	s2, s15
 8002d2e:	f7fe f987 	bl	8001040 <FusionVectorSubtract>
 8002d32:	eef0 6a40 	vmov.f32	s13, s0
 8002d36:	eeb0 7a60 	vmov.f32	s14, s1
 8002d3a:	eef0 7a41 	vmov.f32	s15, s2
 8002d3e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002d42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d46:	edc3 6a00 	vstr	s13, [r3]
 8002d4a:	ed83 7a01 	vstr	s14, [r3, #4]
 8002d4e:	edc3 7a02 	vstr	s15, [r3, #8]
//		  magneto_data = FusionMatrixMultiplyVector(magneto_transform, FusionVectorSubtract(magneto_data, magneto_offset));

		  const FusionVector gyroscope = {gyro_x_degree, gyro_y_degree, gyro_z_degree};
 8002d52:	4baf      	ldr	r3, [pc, #700]	; (8003010 <Start_Data_Reading+0x8d8>)
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002d5a:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	4ba8      	ldr	r3, [pc, #672]	; (8003004 <Start_Data_Reading+0x8cc>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002d68:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	4ba7      	ldr	r3, [pc, #668]	; (800300c <Start_Data_Reading+0x8d4>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002d76:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002d7a:	609a      	str	r2, [r3, #8]
		  const FusionVector accelerometer = {imu.acc_mps2[0]/9.81, imu.acc_mps2[1]/9.81, imu.acc_mps2[2]/9.81};
 8002d7c:	4ba2      	ldr	r3, [pc, #648]	; (8003008 <Start_Data_Reading+0x8d0>)
 8002d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7fd fbe1 	bl	8000548 <__aeabi_f2d>
 8002d86:	a39c      	add	r3, pc, #624	; (adr r3, 8002ff8 <Start_Data_Reading+0x8c0>)
 8002d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8c:	f7fd fd5e 	bl	800084c <__aeabi_ddiv>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4610      	mov	r0, r2
 8002d96:	4619      	mov	r1, r3
 8002d98:	f7fd ff26 	bl	8000be8 <__aeabi_d2f>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002da2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	4b97      	ldr	r3, [pc, #604]	; (8003008 <Start_Data_Reading+0x8d0>)
 8002daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fd fbcb 	bl	8000548 <__aeabi_f2d>
 8002db2:	a391      	add	r3, pc, #580	; (adr r3, 8002ff8 <Start_Data_Reading+0x8c0>)
 8002db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db8:	f7fd fd48 	bl	800084c <__aeabi_ddiv>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f7fd ff10 	bl	8000be8 <__aeabi_d2f>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002dce:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002dd2:	605a      	str	r2, [r3, #4]
 8002dd4:	4b8c      	ldr	r3, [pc, #560]	; (8003008 <Start_Data_Reading+0x8d0>)
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7fd fbb5 	bl	8000548 <__aeabi_f2d>
 8002dde:	a386      	add	r3, pc, #536	; (adr r3, 8002ff8 <Start_Data_Reading+0x8c0>)
 8002de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de4:	f7fd fd32 	bl	800084c <__aeabi_ddiv>
 8002de8:	4602      	mov	r2, r0
 8002dea:	460b      	mov	r3, r1
 8002dec:	4610      	mov	r0, r2
 8002dee:	4619      	mov	r1, r3
 8002df0:	f7fd fefa 	bl	8000be8 <__aeabi_d2f>
 8002df4:	4602      	mov	r2, r0
 8002df6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002dfa:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002dfe:	609a      	str	r2, [r3, #8]
		  const FusionVector magnetometer = {magneto_data.axis.x, magneto_data.axis.y, magneto_data.axis.z};
 8002e00:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e0e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e22:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002e26:	605a      	str	r2, [r3, #4]
 8002e28:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002e30:	689a      	ldr	r2, [r3, #8]
 8002e32:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e36:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002e3a:	609a      	str	r2, [r3, #8]

		  //no magnetometer AHRS
//		  FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, SAMPLE_PERIOD);

		  //magnetometer AHRS
		  FusionAhrsUpdate(&ahrs, gyroscope, accelerometer, magnetometer, SAMPLE_PERIOD);
 8002e3c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e40:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002e44:	ed93 3a00 	vldr	s6, [r3]
 8002e48:	edd3 3a01 	vldr	s7, [r3, #4]
 8002e4c:	ed93 4a02 	vldr	s8, [r3, #8]
 8002e50:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e54:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002e58:	ed93 5a00 	vldr	s10, [r3]
 8002e5c:	edd3 5a01 	vldr	s11, [r3, #4]
 8002e60:	ed93 6a02 	vldr	s12, [r3, #8]
 8002e64:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e68:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e6c:	edd3 6a00 	vldr	s13, [r3]
 8002e70:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e74:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e78:	eddf 4a66 	vldr	s9, [pc, #408]	; 8003014 <Start_Data_Reading+0x8dc>
 8002e7c:	eef0 1a45 	vmov.f32	s3, s10
 8002e80:	eeb0 2a65 	vmov.f32	s4, s11
 8002e84:	eef0 2a46 	vmov.f32	s5, s12
 8002e88:	eeb0 0a66 	vmov.f32	s0, s13
 8002e8c:	eef0 0a47 	vmov.f32	s1, s14
 8002e90:	eeb0 1a67 	vmov.f32	s2, s15
 8002e94:	4860      	ldr	r0, [pc, #384]	; (8003018 <Start_Data_Reading+0x8e0>)
 8002e96:	f008 ff5f 	bl	800bd58 <FusionAhrsUpdate>

		  euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
 8002e9a:	485f      	ldr	r0, [pc, #380]	; (8003018 <Start_Data_Reading+0x8e0>)
 8002e9c:	f009 fd80 	bl	800c9a0 <FusionAhrsGetQuaternion>
 8002ea0:	eeb0 6a40 	vmov.f32	s12, s0
 8002ea4:	eef0 6a60 	vmov.f32	s13, s1
 8002ea8:	eeb0 7a41 	vmov.f32	s14, s2
 8002eac:	eef0 7a61 	vmov.f32	s15, s3
 8002eb0:	ed87 6a31 	vstr	s12, [r7, #196]	; 0xc4
 8002eb4:	edc7 6a32 	vstr	s13, [r7, #200]	; 0xc8
 8002eb8:	ed87 7a33 	vstr	s14, [r7, #204]	; 0xcc
 8002ebc:	edc7 7a34 	vstr	s15, [r7, #208]	; 0xd0
 8002ec0:	ed97 6a31 	vldr	s12, [r7, #196]	; 0xc4
 8002ec4:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002ec8:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8002ecc:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002ed0:	eeb0 0a46 	vmov.f32	s0, s12
 8002ed4:	eef0 0a66 	vmov.f32	s1, s13
 8002ed8:	eeb0 1a47 	vmov.f32	s2, s14
 8002edc:	eef0 1a67 	vmov.f32	s3, s15
 8002ee0:	f7fe fa85 	bl	80013ee <FusionQuaternionToEuler>
 8002ee4:	eef0 6a40 	vmov.f32	s13, s0
 8002ee8:	eeb0 7a60 	vmov.f32	s14, s1
 8002eec:	eef0 7a41 	vmov.f32	s15, s2
 8002ef0:	4b4a      	ldr	r3, [pc, #296]	; (800301c <Start_Data_Reading+0x8e4>)
 8002ef2:	edc3 6a00 	vstr	s13, [r3]
 8002ef6:	ed83 7a01 	vstr	s14, [r3, #4]
 8002efa:	edc3 7a02 	vstr	s15, [r3, #8]
		  // Rotation matrix from sensor frame to earth(NWU) frame
		  ERS = FusionQuaternionToMatrix(FusionAhrsGetQuaternion(&ahrs));
 8002efe:	4846      	ldr	r0, [pc, #280]	; (8003018 <Start_Data_Reading+0x8e0>)
 8002f00:	f009 fd4e 	bl	800c9a0 <FusionAhrsGetQuaternion>
 8002f04:	eeb0 6a40 	vmov.f32	s12, s0
 8002f08:	eef0 6a60 	vmov.f32	s13, s1
 8002f0c:	eeb0 7a41 	vmov.f32	s14, s2
 8002f10:	eef0 7a61 	vmov.f32	s15, s3
 8002f14:	ed87 6a35 	vstr	s12, [r7, #212]	; 0xd4
 8002f18:	edc7 6a36 	vstr	s13, [r7, #216]	; 0xd8
 8002f1c:	ed87 7a37 	vstr	s14, [r7, #220]	; 0xdc
 8002f20:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0
 8002f24:	4c3e      	ldr	r4, [pc, #248]	; (8003020 <Start_Data_Reading+0x8e8>)
 8002f26:	463b      	mov	r3, r7
 8002f28:	ed97 6a35 	vldr	s12, [r7, #212]	; 0xd4
 8002f2c:	edd7 6a36 	vldr	s13, [r7, #216]	; 0xd8
 8002f30:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8002f34:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8002f38:	eeb0 0a46 	vmov.f32	s0, s12
 8002f3c:	eef0 0a66 	vmov.f32	s1, s13
 8002f40:	eeb0 1a47 	vmov.f32	s2, s14
 8002f44:	eef0 1a67 	vmov.f32	s3, s15
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7fe f983 	bl	8001254 <FusionQuaternionToMatrix>
 8002f4e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002f52:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002f56:	461d      	mov	r5, r3
 8002f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f60:	682b      	ldr	r3, [r5, #0]
 8002f62:	6023      	str	r3, [r4, #0]
		  aE = FusionMatrixMultiplyVector(ERS, FusionVectorMultiplyScalar(accelerometer, 9.81));
 8002f64:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002f68:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002f6c:	edd3 6a00 	vldr	s13, [r3]
 8002f70:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f74:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f78:	eddf 1a2a 	vldr	s3, [pc, #168]	; 8003024 <Start_Data_Reading+0x8ec>
 8002f7c:	eeb0 0a66 	vmov.f32	s0, s13
 8002f80:	eef0 0a47 	vmov.f32	s1, s14
 8002f84:	eeb0 1a67 	vmov.f32	s2, s15
 8002f88:	f7fe f8a8 	bl	80010dc <FusionVectorMultiplyScalar>
 8002f8c:	eef0 6a40 	vmov.f32	s13, s0
 8002f90:	eeb0 7a60 	vmov.f32	s14, s1
 8002f94:	eef0 7a41 	vmov.f32	s15, s2
 8002f98:	edc7 6a39 	vstr	s13, [r7, #228]	; 0xe4
 8002f9c:	ed87 7a3a 	vstr	s14, [r7, #232]	; 0xe8
 8002fa0:	edc7 7a3b 	vstr	s15, [r7, #236]	; 0xec
 8002fa4:	edd7 6a39 	vldr	s13, [r7, #228]	; 0xe4
 8002fa8:	ed97 7a3a 	vldr	s14, [r7, #232]	; 0xe8
 8002fac:	edd7 7a3b 	vldr	s15, [r7, #236]	; 0xec
 8002fb0:	4e1b      	ldr	r6, [pc, #108]	; (8003020 <Start_Data_Reading+0x8e8>)
 8002fb2:	466d      	mov	r5, sp
 8002fb4:	f106 0410 	add.w	r4, r6, #16
 8002fb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	602b      	str	r3, [r5, #0]
 8002fc0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002fc4:	eeb0 0a66 	vmov.f32	s0, s13
 8002fc8:	eef0 0a47 	vmov.f32	s1, s14
 8002fcc:	eeb0 1a67 	vmov.f32	s2, s15
 8002fd0:	f7fe f8c8 	bl	8001164 <FusionMatrixMultiplyVector>
 8002fd4:	eef0 6a40 	vmov.f32	s13, s0
 8002fd8:	eeb0 7a60 	vmov.f32	s14, s1
 8002fdc:	eef0 7a41 	vmov.f32	s15, s2
 8002fe0:	4b11      	ldr	r3, [pc, #68]	; (8003028 <Start_Data_Reading+0x8f0>)
 8002fe2:	edc3 6a00 	vstr	s13, [r3]
 8002fe6:	ed83 7a01 	vstr	s14, [r3, #4]
 8002fea:	edc3 7a02 	vstr	s15, [r3, #8]
 8002fee:	e01d      	b.n	800302c <Start_Data_Reading+0x8f4>
 8002ff0:	b851eb85 	.word	0xb851eb85
 8002ff4:	404ca51e 	.word	0x404ca51e
 8002ff8:	51eb851f 	.word	0x51eb851f
 8002ffc:	40239eb8 	.word	0x40239eb8
 8003000:	20000b48 	.word	0x20000b48
 8003004:	20000a2c 	.word	0x20000a2c
 8003008:	20000970 	.word	0x20000970
 800300c:	20000a30 	.word	0x20000a30
 8003010:	20000a28 	.word	0x20000a28
 8003014:	3ba3d70a 	.word	0x3ba3d70a
 8003018:	20000a54 	.word	0x20000a54
 800301c:	20000ac8 	.word	0x20000ac8
 8003020:	20000ad4 	.word	0x20000ad4
 8003024:	411cf5c3 	.word	0x411cf5c3
 8003028:	20000af8 	.word	0x20000af8
		  aE.axis.z -=9.85173;
 800302c:	4bdc      	ldr	r3, [pc, #880]	; (80033a0 <Start_Data_Reading+0xc68>)
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	4618      	mov	r0, r3
 8003032:	f7fd fa89 	bl	8000548 <__aeabi_f2d>
 8003036:	a3d6      	add	r3, pc, #856	; (adr r3, 8003390 <Start_Data_Reading+0xc58>)
 8003038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303c:	f7fd f924 	bl	8000288 <__aeabi_dsub>
 8003040:	4602      	mov	r2, r0
 8003042:	460b      	mov	r3, r1
 8003044:	4610      	mov	r0, r2
 8003046:	4619      	mov	r1, r3
 8003048:	f7fd fdce 	bl	8000be8 <__aeabi_d2f>
 800304c:	4603      	mov	r3, r0
 800304e:	4ad4      	ldr	r2, [pc, #848]	; (80033a0 <Start_Data_Reading+0xc68>)
 8003050:	6093      	str	r3, [r2, #8]



		  // calculate rotation around yaw axis
		  if(prev_euler_yaw > 170 && euler.angle.yaw < 0){
 8003052:	edd7 7a5b 	vldr	s15, [r7, #364]	; 0x16c
 8003056:	ed9f 7ad3 	vldr	s14, [pc, #844]	; 80033a4 <Start_Data_Reading+0xc6c>
 800305a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800305e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003062:	dd0c      	ble.n	800307e <Start_Data_Reading+0x946>
 8003064:	4bd0      	ldr	r3, [pc, #832]	; (80033a8 <Start_Data_Reading+0xc70>)
 8003066:	edd3 7a02 	vldr	s15, [r3, #8]
 800306a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800306e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003072:	d504      	bpl.n	800307e <Start_Data_Reading+0x946>
			  n++;
 8003074:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003078:	3301      	adds	r3, #1
 800307a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
		  }
		  if(prev_euler_yaw < -170 && euler.angle.yaw > 0){
 800307e:	edd7 7a5b 	vldr	s15, [r7, #364]	; 0x16c
 8003082:	ed9f 7aca 	vldr	s14, [pc, #808]	; 80033ac <Start_Data_Reading+0xc74>
 8003086:	eef4 7ac7 	vcmpe.f32	s15, s14
 800308a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800308e:	d50c      	bpl.n	80030aa <Start_Data_Reading+0x972>
 8003090:	4bc5      	ldr	r3, [pc, #788]	; (80033a8 <Start_Data_Reading+0xc70>)
 8003092:	edd3 7a02 	vldr	s15, [r3, #8]
 8003096:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800309a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309e:	dd04      	ble.n	80030aa <Start_Data_Reading+0x972>
			  n--;
 80030a0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80030a4:	3b01      	subs	r3, #1
 80030a6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
		  }
		  yaw_angle = euler.angle.yaw + n * 360.0;
 80030aa:	4bbf      	ldr	r3, [pc, #764]	; (80033a8 <Start_Data_Reading+0xc70>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fd fa4a 	bl	8000548 <__aeabi_f2d>
 80030b4:	4604      	mov	r4, r0
 80030b6:	460d      	mov	r5, r1
 80030b8:	f8d7 0168 	ldr.w	r0, [r7, #360]	; 0x168
 80030bc:	f7fd fa32 	bl	8000524 <__aeabi_i2d>
 80030c0:	f04f 0200 	mov.w	r2, #0
 80030c4:	4bba      	ldr	r3, [pc, #744]	; (80033b0 <Start_Data_Reading+0xc78>)
 80030c6:	f7fd fa97 	bl	80005f8 <__aeabi_dmul>
 80030ca:	4602      	mov	r2, r0
 80030cc:	460b      	mov	r3, r1
 80030ce:	4620      	mov	r0, r4
 80030d0:	4629      	mov	r1, r5
 80030d2:	f7fd f8db 	bl	800028c <__adddf3>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4610      	mov	r0, r2
 80030dc:	4619      	mov	r1, r3
 80030de:	f7fd fd83 	bl	8000be8 <__aeabi_d2f>
 80030e2:	4603      	mov	r3, r0
 80030e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
		  abs_yaw = yaw_angle;
 80030e8:	4ab2      	ldr	r2, [pc, #712]	; (80033b4 <Start_Data_Reading+0xc7c>)
 80030ea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80030ee:	6013      	str	r3, [r2, #0]
		  prev_euler_yaw = euler.angle.yaw;
 80030f0:	4bad      	ldr	r3, [pc, #692]	; (80033a8 <Start_Data_Reading+0xc70>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
//		  sprintf((char*)transmit_data, "Uni:0,0,0,0,0,0,%5.2f,%5.2f,%5.2f\r\n", mag_data_y, (-mag_data_x), mag_data_z); //%5.2f
//		  HAL_UART_Transmit (&huart2, transmit_data, sizeof (transmit_data), 100);
//		  HAL_Delay(1);

		  //motioncal
		  sprintf((char*)transmit_data, "Raw:0,0,0,0,0,0,%d,%d,%d\r\n", (int)(magnetometer.axis.x*10), (int)((magnetometer.axis.y)*10), (int)(magnetometer.axis.z)*10); //%5.2f
 80030f8:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80030fc:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003100:	edd3 7a00 	vldr	s15, [r3]
 8003104:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800310c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8003110:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003114:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003118:	edd3 7a01 	vldr	s15, [r3, #4]
 800311c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003120:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003124:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8003128:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800312c:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003130:	edd3 7a02 	vldr	s15, [r3, #8]
 8003134:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003138:	ee17 2a90 	vmov	r2, s15
 800313c:	4613      	mov	r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	4413      	add	r3, r2
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	ee17 3a10 	vmov	r3, s14
 800314e:	ee16 2a90 	vmov	r2, s13
 8003152:	4999      	ldr	r1, [pc, #612]	; (80033b8 <Start_Data_Reading+0xc80>)
 8003154:	f00c f9bc 	bl	800f4d0 <siprintf>
		  HAL_UART_Transmit (&huart2, transmit_data, sizeof (transmit_data), 500);
 8003158:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800315c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003160:	2228      	movs	r2, #40	; 0x28
 8003162:	4896      	ldr	r0, [pc, #600]	; (80033bc <Start_Data_Reading+0xc84>)
 8003164:	f006 fe57 	bl	8009e16 <HAL_UART_Transmit>

		  //telemetria
		  telemetria_float[0] = M_yaw;
 8003168:	4b95      	ldr	r3, [pc, #596]	; (80033c0 <Start_Data_Reading+0xc88>)
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003170:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003174:	601a      	str	r2, [r3, #0]
		  telemetria_float[1] = euler.angle.yaw;
 8003176:	4b8c      	ldr	r3, [pc, #560]	; (80033a8 <Start_Data_Reading+0xc70>)
 8003178:	689a      	ldr	r2, [r3, #8]
 800317a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800317e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003182:	605a      	str	r2, [r3, #4]
		  telemetria_float[2] = euler.angle.roll;
 8003184:	4b88      	ldr	r3, [pc, #544]	; (80033a8 <Start_Data_Reading+0xc70>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800318c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003190:	609a      	str	r2, [r3, #8]
		  xQueueSendToFront(telemetria_Queue, (void*)&telemetria_float, 0);
 8003192:	4b8c      	ldr	r3, [pc, #560]	; (80033c4 <Start_Data_Reading+0xc8c>)
 8003194:	6818      	ldr	r0, [r3, #0]
 8003196:	f107 0154 	add.w	r1, r7, #84	; 0x54
 800319a:	2301      	movs	r3, #1
 800319c:	2200      	movs	r2, #0
 800319e:	f009 fe17 	bl	800cdd0 <xQueueGenericSend>

		  //altitudeKF(prev_state, &current_state, P_prev, &P, meas);
		  M_throttle = CRSFtoDuty(RX_throttle);
 80031a2:	4b89      	ldr	r3, [pc, #548]	; (80033c8 <Start_Data_Reading+0xc90>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f001 ff56 	bl	8005058 <CRSFtoDuty>
 80031ac:	eef0 7a40 	vmov.f32	s15, s0
 80031b0:	4b86      	ldr	r3, [pc, #536]	; (80033cc <Start_Data_Reading+0xc94>)
 80031b2:	edc3 7a00 	vstr	s15, [r3]
		  M_pitch = CRSFtoPitch(RX_pitch)*25;
 80031b6:	4b86      	ldr	r3, [pc, #536]	; (80033d0 <Start_Data_Reading+0xc98>)
 80031b8:	881b      	ldrh	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f001 ff8e 	bl	80050dc <CRSFtoPitch>
 80031c0:	eef0 7a40 	vmov.f32	s15, s0
 80031c4:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80031c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031cc:	4b81      	ldr	r3, [pc, #516]	; (80033d4 <Start_Data_Reading+0xc9c>)
 80031ce:	edc3 7a00 	vstr	s15, [r3]
		  M_roll = CRSFtoRoll(RX_roll)*15;
 80031d2:	4b81      	ldr	r3, [pc, #516]	; (80033d8 <Start_Data_Reading+0xca0>)
 80031d4:	881b      	ldrh	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 ff9e 	bl	8005118 <CRSFtoRoll>
 80031dc:	eef0 7a40 	vmov.f32	s15, s0
 80031e0:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80031e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e8:	4b7c      	ldr	r3, [pc, #496]	; (80033dc <Start_Data_Reading+0xca4>)
 80031ea:	edc3 7a00 	vstr	s15, [r3]
		  M_yaw += CRSFtoYaw(RX_yaw)*0.3;
 80031ee:	4b7c      	ldr	r3, [pc, #496]	; (80033e0 <Start_Data_Reading+0xca8>)
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f001 ffae 	bl	8005154 <CRSFtoYaw>
 80031f8:	ee10 3a10 	vmov	r3, s0
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fd f9a3 	bl	8000548 <__aeabi_f2d>
 8003202:	a365      	add	r3, pc, #404	; (adr r3, 8003398 <Start_Data_Reading+0xc60>)
 8003204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003208:	f7fd f9f6 	bl	80005f8 <__aeabi_dmul>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	4614      	mov	r4, r2
 8003212:	461d      	mov	r5, r3
 8003214:	4b6a      	ldr	r3, [pc, #424]	; (80033c0 <Start_Data_Reading+0xc88>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4618      	mov	r0, r3
 800321a:	f7fd f995 	bl	8000548 <__aeabi_f2d>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4620      	mov	r0, r4
 8003224:	4629      	mov	r1, r5
 8003226:	f7fd f831 	bl	800028c <__adddf3>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	4610      	mov	r0, r2
 8003230:	4619      	mov	r1, r3
 8003232:	f7fd fcd9 	bl	8000be8 <__aeabi_d2f>
 8003236:	4603      	mov	r3, r0
 8003238:	4a61      	ldr	r2, [pc, #388]	; (80033c0 <Start_Data_Reading+0xc88>)
 800323a:	6013      	str	r3, [r2, #0]

		  //pitch angle control
		  err_angle_pitch = M_pitch - euler.angle.pitch;
 800323c:	4b65      	ldr	r3, [pc, #404]	; (80033d4 <Start_Data_Reading+0xc9c>)
 800323e:	ed93 7a00 	vldr	s14, [r3]
 8003242:	4b59      	ldr	r3, [pc, #356]	; (80033a8 <Start_Data_Reading+0xc70>)
 8003244:	edd3 7a01 	vldr	s15, [r3, #4]
 8003248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800324c:	edc7 7a53 	vstr	s15, [r7, #332]	; 0x14c
		  errd_angle_pitch = (err_angle_pitch - prev_err_angle_pitch)/SAMPLE_PERIOD;
 8003250:	ed97 7a53 	vldr	s14, [r7, #332]	; 0x14c
 8003254:	edd7 7a62 	vldr	s15, [r7, #392]	; 0x188
 8003258:	ee37 7a67 	vsub.f32	s14, s14, s15
 800325c:	eddf 6a61 	vldr	s13, [pc, #388]	; 80033e4 <Start_Data_Reading+0xcac>
 8003260:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003264:	edc7 7a52 	vstr	s15, [r7, #328]	; 0x148
		  angle_control_pitch = P_angle_pitch * err_angle_pitch + D_angle_pitch * errd_angle_pitch;
 8003268:	ed97 7a50 	vldr	s14, [r7, #320]	; 0x140
 800326c:	edd7 7a53 	vldr	s15, [r7, #332]	; 0x14c
 8003270:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003274:	edd7 6a4f 	vldr	s13, [r7, #316]	; 0x13c
 8003278:	edd7 7a52 	vldr	s15, [r7, #328]	; 0x148
 800327c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003284:	edc7 7a51 	vstr	s15, [r7, #324]	; 0x144
		  prev_err_angle_pitch = err_angle_pitch;
 8003288:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800328c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
		  //debug_control1 = err_angle_pitch;

		  //pitch angle velocity control
		  err_pitch = angle_control_pitch - imu.gyr_rps[1];
 8003290:	4b55      	ldr	r3, [pc, #340]	; (80033e8 <Start_Data_Reading+0xcb0>)
 8003292:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003296:	ed97 7a51 	vldr	s14, [r7, #324]	; 0x144
 800329a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329e:	edc7 7a58 	vstr	s15, [r7, #352]	; 0x160
		  errd_pitch = (err_pitch - prev_err_pitch)/SAMPLE_PERIOD;
 80032a2:	ed97 7a58 	vldr	s14, [r7, #352]	; 0x160
 80032a6:	edd7 7a63 	vldr	s15, [r7, #396]	; 0x18c
 80032aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032ae:	eddf 6a4d 	vldr	s13, [pc, #308]	; 80033e4 <Start_Data_Reading+0xcac>
 80032b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032b6:	edc7 7a57 	vstr	s15, [r7, #348]	; 0x15c
		  prev_err_pitch = err_pitch;
 80032ba:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80032be:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
		  control_pitch = P_pitch * err_pitch + D_pitch * errd_pitch;
 80032c2:	ed97 7a55 	vldr	s14, [r7, #340]	; 0x154
 80032c6:	edd7 7a58 	vldr	s15, [r7, #352]	; 0x160
 80032ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032ce:	edd7 6a54 	vldr	s13, [r7, #336]	; 0x150
 80032d2:	edd7 7a57 	vldr	s15, [r7, #348]	; 0x15c
 80032d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032de:	edc7 7a56 	vstr	s15, [r7, #344]	; 0x158

		  //roll angle control
		  err_angle_roll = M_roll - euler.angle.roll;
 80032e2:	4b3e      	ldr	r3, [pc, #248]	; (80033dc <Start_Data_Reading+0xca4>)
 80032e4:	ed93 7a00 	vldr	s14, [r3]
 80032e8:	4b2f      	ldr	r3, [pc, #188]	; (80033a8 <Start_Data_Reading+0xc70>)
 80032ea:	edd3 7a00 	vldr	s15, [r3]
 80032ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032f2:	edc7 7a47 	vstr	s15, [r7, #284]	; 0x11c
		  errd_angle_roll = (err_angle_roll - prev_err_angle_roll)/SAMPLE_PERIOD;
 80032f6:	ed97 7a47 	vldr	s14, [r7, #284]	; 0x11c
 80032fa:	edd7 7a60 	vldr	s15, [r7, #384]	; 0x180
 80032fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003302:	eddf 6a38 	vldr	s13, [pc, #224]	; 80033e4 <Start_Data_Reading+0xcac>
 8003306:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800330a:	edc7 7a46 	vstr	s15, [r7, #280]	; 0x118
		  angle_control_roll = P_angle_roll * err_angle_roll + D_angle_roll * errd_angle_roll;
 800330e:	ed97 7a49 	vldr	s14, [r7, #292]	; 0x124
 8003312:	edd7 7a47 	vldr	s15, [r7, #284]	; 0x11c
 8003316:	ee27 7a27 	vmul.f32	s14, s14, s15
 800331a:	edd7 6a48 	vldr	s13, [r7, #288]	; 0x120
 800331e:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 8003322:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800332a:	edc7 7a45 	vstr	s15, [r7, #276]	; 0x114
		  prev_err_angle_roll = err_angle_roll;
 800332e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003332:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
		  debug_control1 = err_angle_roll;
 8003336:	4a2d      	ldr	r2, [pc, #180]	; (80033ec <Start_Data_Reading+0xcb4>)
 8003338:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800333c:	6013      	str	r3, [r2, #0]


		  //roll angle velocity control
		  err_roll = angle_control_roll - imu.gyr_rps[0]; //M_roll
 800333e:	4b2a      	ldr	r3, [pc, #168]	; (80033e8 <Start_Data_Reading+0xcb0>)
 8003340:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003344:	ed97 7a45 	vldr	s14, [r7, #276]	; 0x114
 8003348:	ee77 7a67 	vsub.f32	s15, s14, s15
 800334c:	edc7 7a4e 	vstr	s15, [r7, #312]	; 0x138
		  errd_roll = (err_roll - prev_err_roll)/SAMPLE_PERIOD;
 8003350:	ed97 7a4e 	vldr	s14, [r7, #312]	; 0x138
 8003354:	edd7 7a61 	vldr	s15, [r7, #388]	; 0x184
 8003358:	ee37 7a67 	vsub.f32	s14, s14, s15
 800335c:	eddf 6a21 	vldr	s13, [pc, #132]	; 80033e4 <Start_Data_Reading+0xcac>
 8003360:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003364:	edc7 7a4d 	vstr	s15, [r7, #308]	; 0x134
		  prev_err_roll = err_roll;
 8003368:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800336c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
		  control_roll = P_roll * err_roll + D_roll * errd_roll;
 8003370:	ed97 7a4b 	vldr	s14, [r7, #300]	; 0x12c
 8003374:	edd7 7a4e 	vldr	s15, [r7, #312]	; 0x138
 8003378:	ee27 7a27 	vmul.f32	s14, s14, s15
 800337c:	edd7 6a4a 	vldr	s13, [r7, #296]	; 0x128
 8003380:	edd7 7a4d 	vldr	s15, [r7, #308]	; 0x134
 8003384:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003388:	e032      	b.n	80033f0 <Start_Data_Reading+0xcb8>
 800338a:	bf00      	nop
 800338c:	f3af 8000 	nop.w
 8003390:	f45e0b4e 	.word	0xf45e0b4e
 8003394:	4023b415 	.word	0x4023b415
 8003398:	33333333 	.word	0x33333333
 800339c:	3fd33333 	.word	0x3fd33333
 80033a0:	20000af8 	.word	0x20000af8
 80033a4:	432a0000 	.word	0x432a0000
 80033a8:	20000ac8 	.word	0x20000ac8
 80033ac:	c32a0000 	.word	0xc32a0000
 80033b0:	40768000 	.word	0x40768000
 80033b4:	20000a50 	.word	0x20000a50
 80033b8:	08013f0c 	.word	0x08013f0c
 80033bc:	20000838 	.word	0x20000838
 80033c0:	20002b08 	.word	0x20002b08
 80033c4:	20002b14 	.word	0x20002b14
 80033c8:	20002af8 	.word	0x20002af8
 80033cc:	20002afc 	.word	0x20002afc
 80033d0:	20002af4 	.word	0x20002af4
 80033d4:	20002b00 	.word	0x20002b00
 80033d8:	20002af2 	.word	0x20002af2
 80033dc:	20002b04 	.word	0x20002b04
 80033e0:	20002af6 	.word	0x20002af6
 80033e4:	3ba3d70a 	.word	0x3ba3d70a
 80033e8:	20000970 	.word	0x20000970
 80033ec:	20002b0c 	.word	0x20002b0c
 80033f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033f4:	edc7 7a4c 	vstr	s15, [r7, #304]	; 0x130
		  debug_control2 = control_roll;
 80033f8:	4a7d      	ldr	r2, [pc, #500]	; (80035f0 <Start_Data_Reading+0xeb8>)
 80033fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80033fe:	6013      	str	r3, [r2, #0]


		  //yaw angle control
		  err_angle_yaw = M_yaw - euler.angle.yaw;
 8003400:	4b7c      	ldr	r3, [pc, #496]	; (80035f4 <Start_Data_Reading+0xebc>)
 8003402:	ed93 7a00 	vldr	s14, [r3]
 8003406:	4b7c      	ldr	r3, [pc, #496]	; (80035f8 <Start_Data_Reading+0xec0>)
 8003408:	edd3 7a02 	vldr	s15, [r3, #8]
 800340c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003410:	edc7 7a3f 	vstr	s15, [r7, #252]	; 0xfc
		  errd_angle_yaw = (err_angle_yaw - prev_err_angle_yaw)/SAMPLE_PERIOD;
 8003414:	ed97 7a3f 	vldr	s14, [r7, #252]	; 0xfc
 8003418:	edd7 7a5c 	vldr	s15, [r7, #368]	; 0x170
 800341c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003420:	eddf 6a76 	vldr	s13, [pc, #472]	; 80035fc <Start_Data_Reading+0xec4>
 8003424:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003428:	edc7 7a3e 	vstr	s15, [r7, #248]	; 0xf8
		  angle_control_yaw = P_angle_yaw * err_angle_yaw + D_angle_yaw * errd_angle_yaw;
 800342c:	ed97 7a41 	vldr	s14, [r7, #260]	; 0x104
 8003430:	edd7 7a3f 	vldr	s15, [r7, #252]	; 0xfc
 8003434:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003438:	edd7 6a40 	vldr	s13, [r7, #256]	; 0x100
 800343c:	edd7 7a3e 	vldr	s15, [r7, #248]	; 0xf8
 8003440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003448:	edc7 7a3d 	vstr	s15, [r7, #244]	; 0xf4
		  prev_err_angle_yaw = err_angle_yaw;
 800344c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003450:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170



		  //yaw angle velocity control
		  err_yaw = angle_control_yaw - imu.gyr_rps[2]; //angle_control_yaw
 8003454:	4b6a      	ldr	r3, [pc, #424]	; (8003600 <Start_Data_Reading+0xec8>)
 8003456:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800345a:	ed97 7a3d 	vldr	s14, [r7, #244]	; 0xf4
 800345e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003462:	edc7 7a44 	vstr	s15, [r7, #272]	; 0x110
		  errd_yaw = (err_yaw - prev_err_yaw)/SAMPLE_PERIOD;
 8003466:	ed97 7a44 	vldr	s14, [r7, #272]	; 0x110
 800346a:	edd7 7a5f 	vldr	s15, [r7, #380]	; 0x17c
 800346e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003472:	eddf 6a62 	vldr	s13, [pc, #392]	; 80035fc <Start_Data_Reading+0xec4>
 8003476:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800347a:	edc7 7a43 	vstr	s15, [r7, #268]	; 0x10c
		  prev_err_yaw = err_yaw;
 800347e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003482:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
		  control_yaw = P_yaw * err_yaw + D_yaw * errd_yaw;
 8003486:	ed97 7a5e 	vldr	s14, [r7, #376]	; 0x178
 800348a:	edd7 7a44 	vldr	s15, [r7, #272]	; 0x110
 800348e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003492:	edd7 6a5d 	vldr	s13, [r7, #372]	; 0x174
 8003496:	edd7 7a43 	vldr	s15, [r7, #268]	; 0x10c
 800349a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800349e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034a2:	edc7 7a42 	vstr	s15, [r7, #264]	; 0x108



		  if(RX_arm > 1000){
 80034a6:	4b57      	ldr	r3, [pc, #348]	; (8003604 <Start_Data_Reading+0xecc>)
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034ae:	d963      	bls.n	8003578 <Start_Data_Reading+0xe40>
			  uart_telemetria = 0;
 80034b0:	4b55      	ldr	r3, [pc, #340]	; (8003608 <Start_Data_Reading+0xed0>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	701a      	strb	r2, [r3, #0]
//			  ref2 = (uint16_t)(M_throttle - control_roll);
//			  ref3 = (uint16_t)(M_throttle - control_roll);
//			  ref4 = (uint16_t)(M_throttle + control_roll);

			  //yaw
			  ref1 = (uint16_t)(M_throttle - control_yaw);
 80034b6:	4b55      	ldr	r3, [pc, #340]	; (800360c <Start_Data_Reading+0xed4>)
 80034b8:	ed93 7a00 	vldr	s14, [r3]
 80034bc:	edd7 7a42 	vldr	s15, [r7, #264]	; 0x108
 80034c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034c8:	ee17 3a90 	vmov	r3, s15
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	4b50      	ldr	r3, [pc, #320]	; (8003610 <Start_Data_Reading+0xed8>)
 80034d0:	801a      	strh	r2, [r3, #0]
			  ref2 = (uint16_t)(M_throttle + control_yaw);
 80034d2:	4b4e      	ldr	r3, [pc, #312]	; (800360c <Start_Data_Reading+0xed4>)
 80034d4:	ed93 7a00 	vldr	s14, [r3]
 80034d8:	edd7 7a42 	vldr	s15, [r7, #264]	; 0x108
 80034dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034e4:	ee17 3a90 	vmov	r3, s15
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	4b4a      	ldr	r3, [pc, #296]	; (8003614 <Start_Data_Reading+0xedc>)
 80034ec:	801a      	strh	r2, [r3, #0]
			  ref3 = (uint16_t)(M_throttle - control_yaw);
 80034ee:	4b47      	ldr	r3, [pc, #284]	; (800360c <Start_Data_Reading+0xed4>)
 80034f0:	ed93 7a00 	vldr	s14, [r3]
 80034f4:	edd7 7a42 	vldr	s15, [r7, #264]	; 0x108
 80034f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003500:	ee17 3a90 	vmov	r3, s15
 8003504:	b29a      	uxth	r2, r3
 8003506:	4b44      	ldr	r3, [pc, #272]	; (8003618 <Start_Data_Reading+0xee0>)
 8003508:	801a      	strh	r2, [r3, #0]
			  ref4 = (uint16_t)(M_throttle + control_yaw);
 800350a:	4b40      	ldr	r3, [pc, #256]	; (800360c <Start_Data_Reading+0xed4>)
 800350c:	ed93 7a00 	vldr	s14, [r3]
 8003510:	edd7 7a42 	vldr	s15, [r7, #264]	; 0x108
 8003514:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003518:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800351c:	ee17 3a90 	vmov	r3, s15
 8003520:	b29a      	uxth	r2, r3
 8003522:	4b3e      	ldr	r3, [pc, #248]	; (800361c <Start_Data_Reading+0xee4>)
 8003524:	801a      	strh	r2, [r3, #0]

			  if(ref1<550) ref1 = 550;
 8003526:	4b3a      	ldr	r3, [pc, #232]	; (8003610 <Start_Data_Reading+0xed8>)
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	f240 2225 	movw	r2, #549	; 0x225
 800352e:	4293      	cmp	r3, r2
 8003530:	d803      	bhi.n	800353a <Start_Data_Reading+0xe02>
 8003532:	4b37      	ldr	r3, [pc, #220]	; (8003610 <Start_Data_Reading+0xed8>)
 8003534:	f240 2226 	movw	r2, #550	; 0x226
 8003538:	801a      	strh	r2, [r3, #0]
			  if(ref2<550) ref2 = 550;
 800353a:	4b36      	ldr	r3, [pc, #216]	; (8003614 <Start_Data_Reading+0xedc>)
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	f240 2225 	movw	r2, #549	; 0x225
 8003542:	4293      	cmp	r3, r2
 8003544:	d803      	bhi.n	800354e <Start_Data_Reading+0xe16>
 8003546:	4b33      	ldr	r3, [pc, #204]	; (8003614 <Start_Data_Reading+0xedc>)
 8003548:	f240 2226 	movw	r2, #550	; 0x226
 800354c:	801a      	strh	r2, [r3, #0]
			  if(ref3<550) ref3 = 550;
 800354e:	4b32      	ldr	r3, [pc, #200]	; (8003618 <Start_Data_Reading+0xee0>)
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	f240 2225 	movw	r2, #549	; 0x225
 8003556:	4293      	cmp	r3, r2
 8003558:	d803      	bhi.n	8003562 <Start_Data_Reading+0xe2a>
 800355a:	4b2f      	ldr	r3, [pc, #188]	; (8003618 <Start_Data_Reading+0xee0>)
 800355c:	f240 2226 	movw	r2, #550	; 0x226
 8003560:	801a      	strh	r2, [r3, #0]
			  if(ref4<550) ref4 = 550;
 8003562:	4b2e      	ldr	r3, [pc, #184]	; (800361c <Start_Data_Reading+0xee4>)
 8003564:	881b      	ldrh	r3, [r3, #0]
 8003566:	f240 2225 	movw	r2, #549	; 0x225
 800356a:	4293      	cmp	r3, r2
 800356c:	d82d      	bhi.n	80035ca <Start_Data_Reading+0xe92>
 800356e:	4b2b      	ldr	r3, [pc, #172]	; (800361c <Start_Data_Reading+0xee4>)
 8003570:	f240 2226 	movw	r2, #550	; 0x226
 8003574:	801a      	strh	r2, [r3, #0]
 8003576:	e028      	b.n	80035ca <Start_Data_Reading+0xe92>
//			  ref2 = (uint16_t)CRSFtoDuty(RX_throttle);
//			  ref3 = (uint16_t)CRSFtoDuty(RX_throttle);
//			  ref4 = (uint16_t)CRSFtoDuty(RX_throttle);
		  }
		  else{
			  uart_telemetria = 1;
 8003578:	4b23      	ldr	r3, [pc, #140]	; (8003608 <Start_Data_Reading+0xed0>)
 800357a:	2201      	movs	r2, #1
 800357c:	701a      	strb	r2, [r3, #0]
			  if(new_P == 1){
 800357e:	4b28      	ldr	r3, [pc, #160]	; (8003620 <Start_Data_Reading+0xee8>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d106      	bne.n	8003594 <Start_Data_Reading+0xe5c>
				  P_yaw = telem_P;
 8003586:	4b27      	ldr	r3, [pc, #156]	; (8003624 <Start_Data_Reading+0xeec>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
				  new_P = 0;
 800358e:	4b24      	ldr	r3, [pc, #144]	; (8003620 <Start_Data_Reading+0xee8>)
 8003590:	2200      	movs	r2, #0
 8003592:	701a      	strb	r2, [r3, #0]
			  }
			  if(new_D == 1){
 8003594:	4b24      	ldr	r3, [pc, #144]	; (8003628 <Start_Data_Reading+0xef0>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d106      	bne.n	80035aa <Start_Data_Reading+0xe72>
				  D_yaw = telem_D;
 800359c:	4b23      	ldr	r3, [pc, #140]	; (800362c <Start_Data_Reading+0xef4>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
				  new_D = 0;
 80035a4:	4b20      	ldr	r3, [pc, #128]	; (8003628 <Start_Data_Reading+0xef0>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	701a      	strb	r2, [r3, #0]
			  }
			  ref1 = 550;
 80035aa:	4b19      	ldr	r3, [pc, #100]	; (8003610 <Start_Data_Reading+0xed8>)
 80035ac:	f240 2226 	movw	r2, #550	; 0x226
 80035b0:	801a      	strh	r2, [r3, #0]
			  ref2 = 550;
 80035b2:	4b18      	ldr	r3, [pc, #96]	; (8003614 <Start_Data_Reading+0xedc>)
 80035b4:	f240 2226 	movw	r2, #550	; 0x226
 80035b8:	801a      	strh	r2, [r3, #0]
			  ref3 = 550;
 80035ba:	4b17      	ldr	r3, [pc, #92]	; (8003618 <Start_Data_Reading+0xee0>)
 80035bc:	f240 2226 	movw	r2, #550	; 0x226
 80035c0:	801a      	strh	r2, [r3, #0]
			  ref4 = 550;
 80035c2:	4b16      	ldr	r3, [pc, #88]	; (800361c <Start_Data_Reading+0xee4>)
 80035c4:	f240 2226 	movw	r2, #550	; 0x226
 80035c8:	801a      	strh	r2, [r3, #0]




//		  set_duty_Oneshot42(&htim3, 550, 550, 550, 550);
		  set_duty_Oneshot42(&htim3, ref1, ref2, ref3, ref4);
 80035ca:	4b11      	ldr	r3, [pc, #68]	; (8003610 <Start_Data_Reading+0xed8>)
 80035cc:	8819      	ldrh	r1, [r3, #0]
 80035ce:	4b11      	ldr	r3, [pc, #68]	; (8003614 <Start_Data_Reading+0xedc>)
 80035d0:	881a      	ldrh	r2, [r3, #0]
 80035d2:	4b11      	ldr	r3, [pc, #68]	; (8003618 <Start_Data_Reading+0xee0>)
 80035d4:	8818      	ldrh	r0, [r3, #0]
 80035d6:	4b11      	ldr	r3, [pc, #68]	; (800361c <Start_Data_Reading+0xee4>)
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	4603      	mov	r3, r0
 80035de:	4814      	ldr	r0, [pc, #80]	; (8003630 <Start_Data_Reading+0xef8>)
 80035e0:	f001 fd17 	bl	8005012 <set_duty_Oneshot42>
//	osDelay(3);
	osDelay(48);
 80035e4:	2030      	movs	r0, #48	; 0x30
 80035e6:	f009 fa69 	bl	800cabc <osDelay>
  {
 80035ea:	f7ff ba9e 	b.w	8002b2a <Start_Data_Reading+0x3f2>
 80035ee:	bf00      	nop
 80035f0:	20002b10 	.word	0x20002b10
 80035f4:	20002b08 	.word	0x20002b08
 80035f8:	20000ac8 	.word	0x20000ac8
 80035fc:	3ba3d70a 	.word	0x3ba3d70a
 8003600:	20000970 	.word	0x20000970
 8003604:	20002afa 	.word	0x20002afa
 8003608:	20000b12 	.word	0x20000b12
 800360c:	20002afc 	.word	0x20002afc
 8003610:	20002aa4 	.word	0x20002aa4
 8003614:	20002aa6 	.word	0x20002aa6
 8003618:	20002aa8 	.word	0x20002aa8
 800361c:	20002aaa 	.word	0x20002aaa
 8003620:	20000b1c 	.word	0x20000b1c
 8003624:	20000b14 	.word	0x20000b14
 8003628:	20000b1d 	.word	0x20000b1d
 800362c:	20000b18 	.word	0x20000b18
 8003630:	200006d4 	.word	0x200006d4

08003634 <Start_Orientation>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Orientation */
void Start_Orientation(void const * argument)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
//		//filterUpdateIMU(imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2], &q );
//		filterUpdate(imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2], mag_data_y, -mag_data_x, mag_data_z, &q, &f);
//		eulerAngles(q, &roll, &pitch, &yaw);
//		oricalc = 0;
//	  }
    osDelay(1);
 800363c:	2001      	movs	r0, #1
 800363e:	f009 fa3d 	bl	800cabc <osDelay>
 8003642:	e7fb      	b.n	800363c <Start_Orientation+0x8>

08003644 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003648:	b672      	cpsid	i
}
 800364a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800364c:	e7fe      	b.n	800364c <Error_Handler+0x8>
	...

08003650 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	607b      	str	r3, [r7, #4]
 800365a:	4b12      	ldr	r3, [pc, #72]	; (80036a4 <HAL_MspInit+0x54>)
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	4a11      	ldr	r2, [pc, #68]	; (80036a4 <HAL_MspInit+0x54>)
 8003660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003664:	6453      	str	r3, [r2, #68]	; 0x44
 8003666:	4b0f      	ldr	r3, [pc, #60]	; (80036a4 <HAL_MspInit+0x54>)
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800366e:	607b      	str	r3, [r7, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	603b      	str	r3, [r7, #0]
 8003676:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <HAL_MspInit+0x54>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	4a0a      	ldr	r2, [pc, #40]	; (80036a4 <HAL_MspInit+0x54>)
 800367c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003680:	6413      	str	r3, [r2, #64]	; 0x40
 8003682:	4b08      	ldr	r3, [pc, #32]	; (80036a4 <HAL_MspInit+0x54>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800368a:	603b      	str	r3, [r7, #0]
 800368c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800368e:	2200      	movs	r2, #0
 8003690:	210f      	movs	r1, #15
 8003692:	f06f 0001 	mvn.w	r0, #1
 8003696:	f002 f94e 	bl	8005936 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800369a:	bf00      	nop
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	40023800 	.word	0x40023800

080036a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08e      	sub	sp, #56	; 0x38
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	605a      	str	r2, [r3, #4]
 80036ba:	609a      	str	r2, [r3, #8]
 80036bc:	60da      	str	r2, [r3, #12]
 80036be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a45      	ldr	r2, [pc, #276]	; (80037dc <HAL_ADC_MspInit+0x134>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d128      	bne.n	800371c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	623b      	str	r3, [r7, #32]
 80036ce:	4b44      	ldr	r3, [pc, #272]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80036d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d2:	4a43      	ldr	r2, [pc, #268]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80036d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036d8:	6453      	str	r3, [r2, #68]	; 0x44
 80036da:	4b41      	ldr	r3, [pc, #260]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80036dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e2:	623b      	str	r3, [r7, #32]
 80036e4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	4b3d      	ldr	r3, [pc, #244]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	4a3c      	ldr	r2, [pc, #240]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80036f0:	f043 0301 	orr.w	r3, r3, #1
 80036f4:	6313      	str	r3, [r2, #48]	; 0x30
 80036f6:	4b3a      	ldr	r3, [pc, #232]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	61fb      	str	r3, [r7, #28]
 8003700:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = CRNT_Pin;
 8003702:	2320      	movs	r3, #32
 8003704:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003706:	2303      	movs	r3, #3
 8003708:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370a:	2300      	movs	r3, #0
 800370c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CRNT_GPIO_Port, &GPIO_InitStruct);
 800370e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003712:	4619      	mov	r1, r3
 8003714:	4833      	ldr	r0, [pc, #204]	; (80037e4 <HAL_ADC_MspInit+0x13c>)
 8003716:	f002 fd47 	bl	80061a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800371a:	e05a      	b.n	80037d2 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a31      	ldr	r2, [pc, #196]	; (80037e8 <HAL_ADC_MspInit+0x140>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d128      	bne.n	8003778 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	4b2d      	ldr	r3, [pc, #180]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 800372c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372e:	4a2c      	ldr	r2, [pc, #176]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 8003730:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003734:	6453      	str	r3, [r2, #68]	; 0x44
 8003736:	4b2a      	ldr	r3, [pc, #168]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 8003738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	4b26      	ldr	r3, [pc, #152]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 8003748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374a:	4a25      	ldr	r2, [pc, #148]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	6313      	str	r3, [r2, #48]	; 0x30
 8003752:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 8003754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800375e:	2310      	movs	r3, #16
 8003760:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003762:	2303      	movs	r3, #3
 8003764:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003766:	2300      	movs	r3, #0
 8003768:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800376a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800376e:	4619      	mov	r1, r3
 8003770:	481c      	ldr	r0, [pc, #112]	; (80037e4 <HAL_ADC_MspInit+0x13c>)
 8003772:	f002 fd19 	bl	80061a8 <HAL_GPIO_Init>
}
 8003776:	e02c      	b.n	80037d2 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a1b      	ldr	r2, [pc, #108]	; (80037ec <HAL_ADC_MspInit+0x144>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d127      	bne.n	80037d2 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 8003788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378a:	4a15      	ldr	r2, [pc, #84]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 800378c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003790:	6453      	str	r3, [r2, #68]	; 0x44
 8003792:	4b13      	ldr	r3, [pc, #76]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 8003794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003796:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800379a:	613b      	str	r3, [r7, #16]
 800379c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800379e:	2300      	movs	r3, #0
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	4b0f      	ldr	r3, [pc, #60]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	4a0e      	ldr	r2, [pc, #56]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80037a8:	f043 0304 	orr.w	r3, r3, #4
 80037ac:	6313      	str	r3, [r2, #48]	; 0x30
 80037ae:	4b0c      	ldr	r3, [pc, #48]	; (80037e0 <HAL_ADC_MspInit+0x138>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f003 0304 	and.w	r3, r3, #4
 80037b6:	60fb      	str	r3, [r7, #12]
 80037b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80037ba:	2308      	movs	r3, #8
 80037bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037be:	2303      	movs	r3, #3
 80037c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c2:	2300      	movs	r3, #0
 80037c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ca:	4619      	mov	r1, r3
 80037cc:	4808      	ldr	r0, [pc, #32]	; (80037f0 <HAL_ADC_MspInit+0x148>)
 80037ce:	f002 fceb 	bl	80061a8 <HAL_GPIO_Init>
}
 80037d2:	bf00      	nop
 80037d4:	3738      	adds	r7, #56	; 0x38
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40012000 	.word	0x40012000
 80037e0:	40023800 	.word	0x40023800
 80037e4:	40020000 	.word	0x40020000
 80037e8:	40012100 	.word	0x40012100
 80037ec:	40012200 	.word	0x40012200
 80037f0:	40020800 	.word	0x40020800

080037f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08e      	sub	sp, #56	; 0x38
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	605a      	str	r2, [r3, #4]
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	60da      	str	r2, [r3, #12]
 800380a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a5c      	ldr	r2, [pc, #368]	; (8003984 <HAL_I2C_MspInit+0x190>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d12d      	bne.n	8003872 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003816:	2300      	movs	r3, #0
 8003818:	623b      	str	r3, [r7, #32]
 800381a:	4b5b      	ldr	r3, [pc, #364]	; (8003988 <HAL_I2C_MspInit+0x194>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	4a5a      	ldr	r2, [pc, #360]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003820:	f043 0302 	orr.w	r3, r3, #2
 8003824:	6313      	str	r3, [r2, #48]	; 0x30
 8003826:	4b58      	ldr	r3, [pc, #352]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	623b      	str	r3, [r7, #32]
 8003830:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MAGN_SCL_Pin|MAGN_SDA_Pin;
 8003832:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003836:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003838:	2312      	movs	r3, #18
 800383a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383c:	2300      	movs	r3, #0
 800383e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003840:	2303      	movs	r3, #3
 8003842:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003844:	2304      	movs	r3, #4
 8003846:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800384c:	4619      	mov	r1, r3
 800384e:	484f      	ldr	r0, [pc, #316]	; (800398c <HAL_I2C_MspInit+0x198>)
 8003850:	f002 fcaa 	bl	80061a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003854:	2300      	movs	r3, #0
 8003856:	61fb      	str	r3, [r7, #28]
 8003858:	4b4b      	ldr	r3, [pc, #300]	; (8003988 <HAL_I2C_MspInit+0x194>)
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	4a4a      	ldr	r2, [pc, #296]	; (8003988 <HAL_I2C_MspInit+0x194>)
 800385e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003862:	6413      	str	r3, [r2, #64]	; 0x40
 8003864:	4b48      	ldr	r3, [pc, #288]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800386c:	61fb      	str	r3, [r7, #28]
 800386e:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003870:	e083      	b.n	800397a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a46      	ldr	r2, [pc, #280]	; (8003990 <HAL_I2C_MspInit+0x19c>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d12d      	bne.n	80038d8 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800387c:	2300      	movs	r3, #0
 800387e:	61bb      	str	r3, [r7, #24]
 8003880:	4b41      	ldr	r3, [pc, #260]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003884:	4a40      	ldr	r2, [pc, #256]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003886:	f043 0302 	orr.w	r3, r3, #2
 800388a:	6313      	str	r3, [r2, #48]	; 0x30
 800388c:	4b3e      	ldr	r3, [pc, #248]	; (8003988 <HAL_I2C_MspInit+0x194>)
 800388e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	61bb      	str	r3, [r7, #24]
 8003896:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = PRESS_SCL_Pin|PRESS_SDA_Pin;
 8003898:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800389c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800389e:	2312      	movs	r3, #18
 80038a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a2:	2300      	movs	r3, #0
 80038a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038a6:	2303      	movs	r3, #3
 80038a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80038aa:	2304      	movs	r3, #4
 80038ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038b2:	4619      	mov	r1, r3
 80038b4:	4835      	ldr	r0, [pc, #212]	; (800398c <HAL_I2C_MspInit+0x198>)
 80038b6:	f002 fc77 	bl	80061a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]
 80038be:	4b32      	ldr	r3, [pc, #200]	; (8003988 <HAL_I2C_MspInit+0x194>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	4a31      	ldr	r2, [pc, #196]	; (8003988 <HAL_I2C_MspInit+0x194>)
 80038c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80038c8:	6413      	str	r3, [r2, #64]	; 0x40
 80038ca:	4b2f      	ldr	r3, [pc, #188]	; (8003988 <HAL_I2C_MspInit+0x194>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	697b      	ldr	r3, [r7, #20]
}
 80038d6:	e050      	b.n	800397a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a2d      	ldr	r2, [pc, #180]	; (8003994 <HAL_I2C_MspInit+0x1a0>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d14b      	bne.n	800397a <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038e2:	2300      	movs	r3, #0
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	4b28      	ldr	r3, [pc, #160]	; (8003988 <HAL_I2C_MspInit+0x194>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	4a27      	ldr	r2, [pc, #156]	; (8003988 <HAL_I2C_MspInit+0x194>)
 80038ec:	f043 0304 	orr.w	r3, r3, #4
 80038f0:	6313      	str	r3, [r2, #48]	; 0x30
 80038f2:	4b25      	ldr	r3, [pc, #148]	; (8003988 <HAL_I2C_MspInit+0x194>)
 80038f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	613b      	str	r3, [r7, #16]
 80038fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038fe:	2300      	movs	r3, #0
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	4b21      	ldr	r3, [pc, #132]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003906:	4a20      	ldr	r2, [pc, #128]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003908:	f043 0301 	orr.w	r3, r3, #1
 800390c:	6313      	str	r3, [r2, #48]	; 0x30
 800390e:	4b1e      	ldr	r3, [pc, #120]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800391a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800391e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003920:	2312      	movs	r3, #18
 8003922:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003924:	2300      	movs	r3, #0
 8003926:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003928:	2303      	movs	r3, #3
 800392a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800392c:	2304      	movs	r3, #4
 800392e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003934:	4619      	mov	r1, r3
 8003936:	4818      	ldr	r0, [pc, #96]	; (8003998 <HAL_I2C_MspInit+0x1a4>)
 8003938:	f002 fc36 	bl	80061a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800393c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003940:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003942:	2312      	movs	r3, #18
 8003944:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003946:	2300      	movs	r3, #0
 8003948:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800394a:	2303      	movs	r3, #3
 800394c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800394e:	2304      	movs	r3, #4
 8003950:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003952:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003956:	4619      	mov	r1, r3
 8003958:	4810      	ldr	r0, [pc, #64]	; (800399c <HAL_I2C_MspInit+0x1a8>)
 800395a:	f002 fc25 	bl	80061a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	4b09      	ldr	r3, [pc, #36]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	4a08      	ldr	r2, [pc, #32]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003968:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800396c:	6413      	str	r3, [r2, #64]	; 0x40
 800396e:	4b06      	ldr	r3, [pc, #24]	; (8003988 <HAL_I2C_MspInit+0x194>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003976:	60bb      	str	r3, [r7, #8]
 8003978:	68bb      	ldr	r3, [r7, #8]
}
 800397a:	bf00      	nop
 800397c:	3738      	adds	r7, #56	; 0x38
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40005400 	.word	0x40005400
 8003988:	40023800 	.word	0x40023800
 800398c:	40020400 	.word	0x40020400
 8003990:	40005800 	.word	0x40005800
 8003994:	40005c00 	.word	0x40005c00
 8003998:	40020800 	.word	0x40020800
 800399c:	40020000 	.word	0x40020000

080039a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	; 0x28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	609a      	str	r2, [r3, #8]
 80039b4:	60da      	str	r2, [r3, #12]
 80039b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a19      	ldr	r2, [pc, #100]	; (8003a24 <HAL_SPI_MspInit+0x84>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d12c      	bne.n	8003a1c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	4b18      	ldr	r3, [pc, #96]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	4a17      	ldr	r2, [pc, #92]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039d0:	6413      	str	r3, [r2, #64]	; 0x40
 80039d2:	4b15      	ldr	r3, [pc, #84]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039da:	613b      	str	r3, [r7, #16]
 80039dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039e8:	f043 0302 	orr.w	r3, r3, #2
 80039ec:	6313      	str	r3, [r2, #48]	; 0x30
 80039ee:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 80039fa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80039fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a00:	2302      	movs	r3, #2
 8003a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003a0c:	2305      	movs	r3, #5
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a10:	f107 0314 	add.w	r3, r7, #20
 8003a14:	4619      	mov	r1, r3
 8003a16:	4805      	ldr	r0, [pc, #20]	; (8003a2c <HAL_SPI_MspInit+0x8c>)
 8003a18:	f002 fbc6 	bl	80061a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003a1c:	bf00      	nop
 8003a1e:	3728      	adds	r7, #40	; 0x28
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40003800 	.word	0x40003800
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40020400 	.word	0x40020400

08003a30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08e      	sub	sp, #56	; 0x38
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a50:	d134      	bne.n	8003abc <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	623b      	str	r3, [r7, #32]
 8003a56:	4b4b      	ldr	r3, [pc, #300]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5a:	4a4a      	ldr	r2, [pc, #296]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003a5c:	f043 0301 	orr.w	r3, r3, #1
 8003a60:	6413      	str	r3, [r2, #64]	; 0x40
 8003a62:	4b48      	ldr	r3, [pc, #288]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	623b      	str	r3, [r7, #32]
 8003a6c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61fb      	str	r3, [r7, #28]
 8003a72:	4b44      	ldr	r3, [pc, #272]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	4a43      	ldr	r2, [pc, #268]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a7e:	4b41      	ldr	r3, [pc, #260]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	61fb      	str	r3, [r7, #28]
 8003a88:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8e:	2302      	movs	r3, #2
 8003a90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a96:	2300      	movs	r3, #0
 8003a98:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003a9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4838      	ldr	r0, [pc, #224]	; (8003b88 <HAL_TIM_Base_MspInit+0x158>)
 8003aa6:	f002 fb7f 	bl	80061a8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2105      	movs	r1, #5
 8003aae:	201c      	movs	r0, #28
 8003ab0:	f001 ff41 	bl	8005936 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ab4:	201c      	movs	r0, #28
 8003ab6:	f001 ff5a 	bl	800596e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003aba:	e05e      	b.n	8003b7a <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM3)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a32      	ldr	r2, [pc, #200]	; (8003b8c <HAL_TIM_Base_MspInit+0x15c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d10e      	bne.n	8003ae4 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61bb      	str	r3, [r7, #24]
 8003aca:	4b2e      	ldr	r3, [pc, #184]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	4a2d      	ldr	r2, [pc, #180]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003ad0:	f043 0302 	orr.w	r3, r3, #2
 8003ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ad6:	4b2b      	ldr	r3, [pc, #172]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	61bb      	str	r3, [r7, #24]
 8003ae0:	69bb      	ldr	r3, [r7, #24]
}
 8003ae2:	e04a      	b.n	8003b7a <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM4)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a29      	ldr	r2, [pc, #164]	; (8003b90 <HAL_TIM_Base_MspInit+0x160>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d10e      	bne.n	8003b0c <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003aee:	2300      	movs	r3, #0
 8003af0:	617b      	str	r3, [r7, #20]
 8003af2:	4b24      	ldr	r3, [pc, #144]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	4a23      	ldr	r2, [pc, #140]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003af8:	f043 0304 	orr.w	r3, r3, #4
 8003afc:	6413      	str	r3, [r2, #64]	; 0x40
 8003afe:	4b21      	ldr	r3, [pc, #132]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	f003 0304 	and.w	r3, r3, #4
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	697b      	ldr	r3, [r7, #20]
}
 8003b0a:	e036      	b.n	8003b7a <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM6)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a20      	ldr	r2, [pc, #128]	; (8003b94 <HAL_TIM_Base_MspInit+0x164>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d116      	bne.n	8003b44 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	613b      	str	r3, [r7, #16]
 8003b1a:	4b1a      	ldr	r3, [pc, #104]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	4a19      	ldr	r2, [pc, #100]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003b20:	f043 0310 	orr.w	r3, r3, #16
 8003b24:	6413      	str	r3, [r2, #64]	; 0x40
 8003b26:	4b17      	ldr	r3, [pc, #92]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f003 0310 	and.w	r3, r3, #16
 8003b2e:	613b      	str	r3, [r7, #16]
 8003b30:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003b32:	2200      	movs	r2, #0
 8003b34:	2105      	movs	r1, #5
 8003b36:	2036      	movs	r0, #54	; 0x36
 8003b38:	f001 fefd 	bl	8005936 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b3c:	2036      	movs	r0, #54	; 0x36
 8003b3e:	f001 ff16 	bl	800596e <HAL_NVIC_EnableIRQ>
}
 8003b42:	e01a      	b.n	8003b7a <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM7)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a13      	ldr	r2, [pc, #76]	; (8003b98 <HAL_TIM_Base_MspInit+0x168>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d115      	bne.n	8003b7a <HAL_TIM_Base_MspInit+0x14a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003b4e:	2300      	movs	r3, #0
 8003b50:	60fb      	str	r3, [r7, #12]
 8003b52:	4b0c      	ldr	r3, [pc, #48]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	4a0b      	ldr	r2, [pc, #44]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003b58:	f043 0320 	orr.w	r3, r3, #32
 8003b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b5e:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <HAL_TIM_Base_MspInit+0x154>)
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	2105      	movs	r1, #5
 8003b6e:	2037      	movs	r0, #55	; 0x37
 8003b70:	f001 fee1 	bl	8005936 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003b74:	2037      	movs	r0, #55	; 0x37
 8003b76:	f001 fefa 	bl	800596e <HAL_NVIC_EnableIRQ>
}
 8003b7a:	bf00      	nop
 8003b7c:	3738      	adds	r7, #56	; 0x38
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40020000 	.word	0x40020000
 8003b8c:	40000400 	.word	0x40000400
 8003b90:	40000800 	.word	0x40000800
 8003b94:	40001000 	.word	0x40001000
 8003b98:	40001400 	.word	0x40001400

08003b9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b08a      	sub	sp, #40	; 0x28
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ba4:	f107 0314 	add.w	r3, r7, #20
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	605a      	str	r2, [r3, #4]
 8003bae:	609a      	str	r2, [r3, #8]
 8003bb0:	60da      	str	r2, [r3, #12]
 8003bb2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a21      	ldr	r2, [pc, #132]	; (8003c40 <HAL_TIM_MspPostInit+0xa4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d13b      	bne.n	8003c36 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	613b      	str	r3, [r7, #16]
 8003bc2:	4b20      	ldr	r3, [pc, #128]	; (8003c44 <HAL_TIM_MspPostInit+0xa8>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	4a1f      	ldr	r2, [pc, #124]	; (8003c44 <HAL_TIM_MspPostInit+0xa8>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bce:	4b1d      	ldr	r3, [pc, #116]	; (8003c44 <HAL_TIM_MspPostInit+0xa8>)
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	4b19      	ldr	r3, [pc, #100]	; (8003c44 <HAL_TIM_MspPostInit+0xa8>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	4a18      	ldr	r2, [pc, #96]	; (8003c44 <HAL_TIM_MspPostInit+0xa8>)
 8003be4:	f043 0302 	orr.w	r3, r3, #2
 8003be8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bea:	4b16      	ldr	r3, [pc, #88]	; (8003c44 <HAL_TIM_MspPostInit+0xa8>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8003bf6:	23c0      	movs	r3, #192	; 0xc0
 8003bf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c02:	2300      	movs	r3, #0
 8003c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c06:	2302      	movs	r3, #2
 8003c08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c0a:	f107 0314 	add.w	r3, r7, #20
 8003c0e:	4619      	mov	r1, r3
 8003c10:	480d      	ldr	r0, [pc, #52]	; (8003c48 <HAL_TIM_MspPostInit+0xac>)
 8003c12:	f002 fac9 	bl	80061a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 8003c16:	2303      	movs	r3, #3
 8003c18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c22:	2300      	movs	r3, #0
 8003c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c26:	2302      	movs	r3, #2
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2a:	f107 0314 	add.w	r3, r7, #20
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4806      	ldr	r0, [pc, #24]	; (8003c4c <HAL_TIM_MspPostInit+0xb0>)
 8003c32:	f002 fab9 	bl	80061a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003c36:	bf00      	nop
 8003c38:	3728      	adds	r7, #40	; 0x28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	40000400 	.word	0x40000400
 8003c44:	40023800 	.word	0x40023800
 8003c48:	40020000 	.word	0x40020000
 8003c4c:	40020400 	.word	0x40020400

08003c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b090      	sub	sp, #64	; 0x40
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	60da      	str	r2, [r3, #12]
 8003c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a81      	ldr	r2, [pc, #516]	; (8003e74 <HAL_UART_MspInit+0x224>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d15d      	bne.n	8003d2e <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c72:	2300      	movs	r3, #0
 8003c74:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c76:	4b80      	ldr	r3, [pc, #512]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7a:	4a7f      	ldr	r2, [pc, #508]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003c7c:	f043 0310 	orr.w	r3, r3, #16
 8003c80:	6453      	str	r3, [r2, #68]	; 0x44
 8003c82:	4b7d      	ldr	r3, [pc, #500]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c86:	f003 0310 	and.w	r3, r3, #16
 8003c8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	627b      	str	r3, [r7, #36]	; 0x24
 8003c92:	4b79      	ldr	r3, [pc, #484]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	4a78      	ldr	r2, [pc, #480]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c9e:	4b76      	ldr	r3, [pc, #472]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RECEIVER_TX_Pin|RECEIVER_RX_Pin;
 8003caa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003cae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003cbc:	2307      	movs	r3, #7
 8003cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	486d      	ldr	r0, [pc, #436]	; (8003e7c <HAL_UART_MspInit+0x22c>)
 8003cc8:	f002 fa6e 	bl	80061a8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003ccc:	4b6c      	ldr	r3, [pc, #432]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003cce:	4a6d      	ldr	r2, [pc, #436]	; (8003e84 <HAL_UART_MspInit+0x234>)
 8003cd0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003cd2:	4b6b      	ldr	r3, [pc, #428]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003cd4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003cd8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cda:	4b69      	ldr	r3, [pc, #420]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ce0:	4b67      	ldr	r3, [pc, #412]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ce6:	4b66      	ldr	r3, [pc, #408]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003ce8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cec:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cee:	4b64      	ldr	r3, [pc, #400]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cf4:	4b62      	ldr	r3, [pc, #392]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003cfa:	4b61      	ldr	r3, [pc, #388]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003cfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d00:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003d02:	4b5f      	ldr	r3, [pc, #380]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003d04:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003d08:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d0a:	4b5d      	ldr	r3, [pc, #372]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003d10:	485b      	ldr	r0, [pc, #364]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003d12:	f001 fe47 	bl	80059a4 <HAL_DMA_Init>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003d1c:	f7ff fc92 	bl	8003644 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a57      	ldr	r2, [pc, #348]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003d24:	639a      	str	r2, [r3, #56]	; 0x38
 8003d26:	4a56      	ldr	r2, [pc, #344]	; (8003e80 <HAL_UART_MspInit+0x230>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003d2c:	e09d      	b.n	8003e6a <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART2)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a55      	ldr	r2, [pc, #340]	; (8003e88 <HAL_UART_MspInit+0x238>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d134      	bne.n	8003da2 <HAL_UART_MspInit+0x152>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d38:	2300      	movs	r3, #0
 8003d3a:	623b      	str	r3, [r7, #32]
 8003d3c:	4b4e      	ldr	r3, [pc, #312]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d40:	4a4d      	ldr	r2, [pc, #308]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003d42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d46:	6413      	str	r3, [r2, #64]	; 0x40
 8003d48:	4b4b      	ldr	r3, [pc, #300]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d50:	623b      	str	r3, [r7, #32]
 8003d52:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d54:	2300      	movs	r3, #0
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	4b47      	ldr	r3, [pc, #284]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5c:	4a46      	ldr	r2, [pc, #280]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	6313      	str	r3, [r2, #48]	; 0x30
 8003d64:	4b44      	ldr	r3, [pc, #272]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003d70:	230c      	movs	r3, #12
 8003d72:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d74:	2302      	movs	r3, #2
 8003d76:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d80:	2307      	movs	r3, #7
 8003d82:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d88:	4619      	mov	r1, r3
 8003d8a:	483c      	ldr	r0, [pc, #240]	; (8003e7c <HAL_UART_MspInit+0x22c>)
 8003d8c:	f002 fa0c 	bl	80061a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003d90:	2200      	movs	r2, #0
 8003d92:	2105      	movs	r1, #5
 8003d94:	2026      	movs	r0, #38	; 0x26
 8003d96:	f001 fdce 	bl	8005936 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003d9a:	2026      	movs	r0, #38	; 0x26
 8003d9c:	f001 fde7 	bl	800596e <HAL_NVIC_EnableIRQ>
}
 8003da0:	e063      	b.n	8003e6a <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART3)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a39      	ldr	r2, [pc, #228]	; (8003e8c <HAL_UART_MspInit+0x23c>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d12d      	bne.n	8003e08 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003dac:	2300      	movs	r3, #0
 8003dae:	61bb      	str	r3, [r7, #24]
 8003db0:	4b31      	ldr	r3, [pc, #196]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db4:	4a30      	ldr	r2, [pc, #192]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003db6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dba:	6413      	str	r3, [r2, #64]	; 0x40
 8003dbc:	4b2e      	ldr	r3, [pc, #184]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dc4:	61bb      	str	r3, [r7, #24]
 8003dc6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dc8:	2300      	movs	r3, #0
 8003dca:	617b      	str	r3, [r7, #20]
 8003dcc:	4b2a      	ldr	r3, [pc, #168]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd0:	4a29      	ldr	r2, [pc, #164]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003dd2:	f043 0304 	orr.w	r3, r3, #4
 8003dd6:	6313      	str	r3, [r2, #48]	; 0x30
 8003dd8:	4b27      	ldr	r3, [pc, #156]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	617b      	str	r3, [r7, #20]
 8003de2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003de4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003de8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dea:	2302      	movs	r3, #2
 8003dec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dee:	2300      	movs	r3, #0
 8003df0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003df2:	2303      	movs	r3, #3
 8003df4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003df6:	2307      	movs	r3, #7
 8003df8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003dfe:	4619      	mov	r1, r3
 8003e00:	4823      	ldr	r0, [pc, #140]	; (8003e90 <HAL_UART_MspInit+0x240>)
 8003e02:	f002 f9d1 	bl	80061a8 <HAL_GPIO_Init>
}
 8003e06:	e030      	b.n	8003e6a <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART6)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a21      	ldr	r2, [pc, #132]	; (8003e94 <HAL_UART_MspInit+0x244>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d12b      	bne.n	8003e6a <HAL_UART_MspInit+0x21a>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e12:	2300      	movs	r3, #0
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	4b18      	ldr	r3, [pc, #96]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1a:	4a17      	ldr	r2, [pc, #92]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003e1c:	f043 0320 	orr.w	r3, r3, #32
 8003e20:	6453      	str	r3, [r2, #68]	; 0x44
 8003e22:	4b15      	ldr	r3, [pc, #84]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e26:	f003 0320 	and.w	r3, r3, #32
 8003e2a:	613b      	str	r3, [r7, #16]
 8003e2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	4b11      	ldr	r3, [pc, #68]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	4a10      	ldr	r2, [pc, #64]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003e38:	f043 0304 	orr.w	r3, r3, #4
 8003e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3e:	4b0e      	ldr	r3, [pc, #56]	; (8003e78 <HAL_UART_MspInit+0x228>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	f003 0304 	and.w	r3, r3, #4
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e4a:	23c0      	movs	r3, #192	; 0xc0
 8003e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e4e:	2302      	movs	r3, #2
 8003e50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e56:	2303      	movs	r3, #3
 8003e58:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003e5a:	2308      	movs	r3, #8
 8003e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e62:	4619      	mov	r1, r3
 8003e64:	480a      	ldr	r0, [pc, #40]	; (8003e90 <HAL_UART_MspInit+0x240>)
 8003e66:	f002 f99f 	bl	80061a8 <HAL_GPIO_Init>
}
 8003e6a:	bf00      	nop
 8003e6c:	3740      	adds	r7, #64	; 0x40
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	40011000 	.word	0x40011000
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	40020000 	.word	0x40020000
 8003e80:	20000904 	.word	0x20000904
 8003e84:	40026440 	.word	0x40026440
 8003e88:	40004400 	.word	0x40004400
 8003e8c:	40004800 	.word	0x40004800
 8003e90:	40020800 	.word	0x40020800
 8003e94:	40011400 	.word	0x40011400

08003e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e9c:	e7fe      	b.n	8003e9c <NMI_Handler+0x4>

08003e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ea2:	e7fe      	b.n	8003ea2 <HardFault_Handler+0x4>

08003ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ea8:	e7fe      	b.n	8003ea8 <MemManage_Handler+0x4>

08003eaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003eae:	e7fe      	b.n	8003eae <BusFault_Handler+0x4>

08003eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003eb4:	e7fe      	b.n	8003eb4 <UsageFault_Handler+0x4>

08003eb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003eba:	bf00      	nop
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ec8:	f001 f9b4 	bl	8005234 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003ecc:	f00a f956 	bl	800e17c <xTaskGetSchedulerState>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d001      	beq.n	8003eda <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003ed6:	f00a fc17 	bl	800e708 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003eda:	bf00      	nop
 8003edc:	bd80      	pop	{r7, pc}

08003ede <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8003ee2:	2001      	movs	r0, #1
 8003ee4:	f002 fb30 	bl	8006548 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003ee8:	bf00      	nop
 8003eea:	bd80      	pop	{r7, pc}

08003eec <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IT_PRESS_Pin);
 8003ef0:	2004      	movs	r0, #4
 8003ef2:	f002 fb29 	bl	8006548 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003ef6:	bf00      	nop
 8003ef8:	bd80      	pop	{r7, pc}
	...

08003efc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003f00:	4802      	ldr	r0, [pc, #8]	; (8003f0c <TIM2_IRQHandler+0x10>)
 8003f02:	f004 fe0c 	bl	8008b1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003f06:	bf00      	nop
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	2000068c 	.word	0x2000068c

08003f10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003f14:	4802      	ldr	r0, [pc, #8]	; (8003f20 <USART2_IRQHandler+0x10>)
 8003f16:	f006 f871 	bl	8009ffc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003f1a:	bf00      	nop
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20000838 	.word	0x20000838

08003f24 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IT_GYRO_Pin);
 8003f28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003f2c:	f002 fb0c 	bl	8006548 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IT_ACC_Pin);
 8003f30:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003f34:	f002 fb08 	bl	8006548 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IT_MAGN_Pin);
 8003f38:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003f3c:	f002 fb04 	bl	8006548 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003f40:	bf00      	nop
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f48:	4802      	ldr	r0, [pc, #8]	; (8003f54 <TIM6_DAC_IRQHandler+0x10>)
 8003f4a:	f004 fde8 	bl	8008b1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20000764 	.word	0x20000764

08003f58 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003f5c:	4802      	ldr	r0, [pc, #8]	; (8003f68 <TIM7_IRQHandler+0x10>)
 8003f5e:	f004 fdde 	bl	8008b1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003f62:	bf00      	nop
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	200007ac 	.word	0x200007ac

08003f6c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003f70:	4802      	ldr	r0, [pc, #8]	; (8003f7c <DMA2_Stream2_IRQHandler+0x10>)
 8003f72:	f001 feaf 	bl	8005cd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000904 	.word	0x20000904

08003f80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return 1;
 8003f84:	2301      	movs	r3, #1
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <_kill>:

int _kill(int pid, int sig)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f9a:	f00a fdef 	bl	800eb7c <__errno>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2216      	movs	r2, #22
 8003fa2:	601a      	str	r2, [r3, #0]
  return -1;
 8003fa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <_exit>:

void _exit (int status)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ffe7 	bl	8003f90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003fc2:	e7fe      	b.n	8003fc2 <_exit+0x12>

08003fc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	e00a      	b.n	8003fec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003fd6:	f3af 8000 	nop.w
 8003fda:	4601      	mov	r1, r0
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	60ba      	str	r2, [r7, #8]
 8003fe2:	b2ca      	uxtb	r2, r1
 8003fe4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	dbf0      	blt.n	8003fd6 <_read+0x12>
  }

  return len;
 8003ff4:	687b      	ldr	r3, [r7, #4]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b086      	sub	sp, #24
 8004002:	af00      	add	r7, sp, #0
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
 800400e:	e009      	b.n	8004024 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	60ba      	str	r2, [r7, #8]
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	4618      	mov	r0, r3
 800401a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	3301      	adds	r3, #1
 8004022:	617b      	str	r3, [r7, #20]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	429a      	cmp	r2, r3
 800402a:	dbf1      	blt.n	8004010 <_write+0x12>
  }
  return len;
 800402c:	687b      	ldr	r3, [r7, #4]
}
 800402e:	4618      	mov	r0, r3
 8004030:	3718      	adds	r7, #24
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <_close>:

int _close(int file)
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004042:	4618      	mov	r0, r3
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800405e:	605a      	str	r2, [r3, #4]
  return 0;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <_isatty>:

int _isatty(int file)
{
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004076:	2301      	movs	r3, #1
}
 8004078:	4618      	mov	r0, r3
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
	...

080040a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040a8:	4a14      	ldr	r2, [pc, #80]	; (80040fc <_sbrk+0x5c>)
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <_sbrk+0x60>)
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040b4:	4b13      	ldr	r3, [pc, #76]	; (8004104 <_sbrk+0x64>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040bc:	4b11      	ldr	r3, [pc, #68]	; (8004104 <_sbrk+0x64>)
 80040be:	4a12      	ldr	r2, [pc, #72]	; (8004108 <_sbrk+0x68>)
 80040c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040c2:	4b10      	ldr	r3, [pc, #64]	; (8004104 <_sbrk+0x64>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4413      	add	r3, r2
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d207      	bcs.n	80040e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040d0:	f00a fd54 	bl	800eb7c <__errno>
 80040d4:	4603      	mov	r3, r0
 80040d6:	220c      	movs	r2, #12
 80040d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040da:	f04f 33ff 	mov.w	r3, #4294967295
 80040de:	e009      	b.n	80040f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040e0:	4b08      	ldr	r3, [pc, #32]	; (8004104 <_sbrk+0x64>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040e6:	4b07      	ldr	r3, [pc, #28]	; (8004104 <_sbrk+0x64>)
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4413      	add	r3, r2
 80040ee:	4a05      	ldr	r2, [pc, #20]	; (8004104 <_sbrk+0x64>)
 80040f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040f2:	68fb      	ldr	r3, [r7, #12]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3718      	adds	r7, #24
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	20020000 	.word	0x20020000
 8004100:	00000400 	.word	0x00000400
 8004104:	20002b18 	.word	0x20002b18
 8004108:	20006888 	.word	0x20006888

0800410c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004110:	4b06      	ldr	r3, [pc, #24]	; (800412c <SystemInit+0x20>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004116:	4a05      	ldr	r2, [pc, #20]	; (800412c <SystemInit+0x20>)
 8004118:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800411c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004120:	bf00      	nop
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	e000ed00 	.word	0xe000ed00

08004130 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004130:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004168 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004134:	480d      	ldr	r0, [pc, #52]	; (800416c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004136:	490e      	ldr	r1, [pc, #56]	; (8004170 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004138:	4a0e      	ldr	r2, [pc, #56]	; (8004174 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800413a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800413c:	e002      	b.n	8004144 <LoopCopyDataInit>

0800413e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800413e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004142:	3304      	adds	r3, #4

08004144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004148:	d3f9      	bcc.n	800413e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800414a:	4a0b      	ldr	r2, [pc, #44]	; (8004178 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800414c:	4c0b      	ldr	r4, [pc, #44]	; (800417c <LoopFillZerobss+0x26>)
  movs r3, #0
 800414e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004150:	e001      	b.n	8004156 <LoopFillZerobss>

08004152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004154:	3204      	adds	r2, #4

08004156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004158:	d3fb      	bcc.n	8004152 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800415a:	f7ff ffd7 	bl	800410c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800415e:	f00a fd13 	bl	800eb88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004162:	f7fd f9eb 	bl	800153c <main>
  bx  lr    
 8004166:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004168:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800416c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004170:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004174:	080147d8 	.word	0x080147d8
  ldr r2, =_sbss
 8004178:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800417c:	20006884 	.word	0x20006884

08004180 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004180:	e7fe      	b.n	8004180 <ADC_IRQHandler>
	...

08004184 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
 8004190:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	68ba      	ldr	r2, [r7, #8]
 8004196:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	887a      	ldrh	r2, [r7, #2]
 80041a2:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6a3a      	ldr	r2, [r7, #32]
 80041a8:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80041ae:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 80041bc:	2300      	movs	r3, #0
 80041be:	75fb      	strb	r3, [r7, #23]
	/*
	 *
	 * ACCELEROMETER
	 *
	 */
	uint8_t chipID=2;
 80041c0:	2302      	movs	r3, #2
 80041c2:	75bb      	strb	r3, [r7, #22]
		}
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
		HAL_Delay(200);
	}*/
	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6858      	ldr	r0, [r3, #4]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	899b      	ldrh	r3, [r3, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	4619      	mov	r1, r3
 80041d0:	f002 f986 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80041d4:	2001      	movs	r0, #1
 80041d6:	f001 f84d 	bl	8005274 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6858      	ldr	r0, [r3, #4]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	899b      	ldrh	r3, [r3, #12]
 80041e2:	2201      	movs	r2, #1
 80041e4:	4619      	mov	r1, r3
 80041e6:	f002 f97b 	bl	80064e0 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80041ea:	2032      	movs	r0, #50	; 0x32
 80041ec:	f001 f842 	bl	8005274 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 80041f0:	22b6      	movs	r2, #182	; 0xb6
 80041f2:	217e      	movs	r1, #126	; 0x7e
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 f95b 	bl	80044b0 <BMI088_WriteAccRegister>
 80041fa:	4603      	mov	r3, r0
 80041fc:	461a      	mov	r2, r3
 80041fe:	7dfb      	ldrb	r3, [r7, #23]
 8004200:	4413      	add	r3, r2
 8004202:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8004204:	2032      	movs	r0, #50	; 0x32
 8004206:	f001 f835 	bl	8005274 <HAL_Delay>

	/* Check chip ID */
	chipID=2;
 800420a:	2302      	movs	r3, #2
 800420c:	75bb      	strb	r3, [r7, #22]

	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 800420e:	f107 0316 	add.w	r3, r7, #22
 8004212:	461a      	mov	r2, r3
 8004214:	2100      	movs	r1, #0
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 f8d0 	bl	80043bc <BMI088_ReadAccRegister>
 800421c:	4603      	mov	r3, r0
 800421e:	461a      	mov	r2, r3
 8004220:	7dfb      	ldrb	r3, [r7, #23]
 8004222:	4413      	add	r3, r2
 8004224:	75fb      	strb	r3, [r7, #23]

	/*HAL_Delay(10);
	//status += BMI088_ReadAccRegister(imu, 0x02, &chipID); //0x02 ACC_ERR_REG return 0xFF ->fatal error
	status += BMI088_ReadAccRegister(imu, 0x02, &chipID);*/

	HAL_Delay(10);
 8004226:	200a      	movs	r0, #10
 8004228:	f001 f824 	bl	8005274 <HAL_Delay>

	/* Configure accelerometer  */

	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA9); /* (0xA8 no oversampling, ODR = 100 Hz, BW = 40 Hz), 200 Hz no oversampling 0xA9, 0x99 200Hz OSR2  */
 800422c:	22a9      	movs	r2, #169	; 0xa9
 800422e:	2140      	movs	r1, #64	; 0x40
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 f93d 	bl	80044b0 <BMI088_WriteAccRegister>
 8004236:	4603      	mov	r3, r0
 8004238:	461a      	mov	r2, r3
 800423a:	7dfb      	ldrb	r3, [r7, #23]
 800423c:	4413      	add	r3, r2
 800423e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004240:	200a      	movs	r0, #10
 8004242:	f001 f817 	bl	8005274 <HAL_Delay>


	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 8004246:	2200      	movs	r2, #0
 8004248:	2141      	movs	r1, #65	; 0x41
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f930 	bl	80044b0 <BMI088_WriteAccRegister>
 8004250:	4603      	mov	r3, r0
 8004252:	461a      	mov	r2, r3
 8004254:	7dfb      	ldrb	r3, [r7, #23]
 8004256:	4413      	add	r3, r2
 8004258:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800425a:	200a      	movs	r0, #10
 800425c:	f001 f80a 	bl	8005274 <HAL_Delay>


	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 8004260:	220a      	movs	r2, #10
 8004262:	2153      	movs	r1, #83	; 0x53
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f000 f923 	bl	80044b0 <BMI088_WriteAccRegister>
 800426a:	4603      	mov	r3, r0
 800426c:	461a      	mov	r2, r3
 800426e:	7dfb      	ldrb	r3, [r7, #23]
 8004270:	4413      	add	r3, r2
 8004272:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004274:	200a      	movs	r0, #10
 8004276:	f000 fffd 	bl	8005274 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);//ACC INT -> INT1
 800427a:	2204      	movs	r2, #4
 800427c:	2158      	movs	r1, #88	; 0x58
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 f916 	bl	80044b0 <BMI088_WriteAccRegister>
 8004284:	4603      	mov	r3, r0
 8004286:	461a      	mov	r2, r3
 8004288:	7dfb      	ldrb	r3, [r7, #23]
 800428a:	4413      	add	r3, r2
 800428c:	75fb      	strb	r3, [r7, #23]

	HAL_Delay(10);
 800428e:	200a      	movs	r0, #10
 8004290:	f000 fff0 	bl	8005274 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8004294:	2200      	movs	r2, #0
 8004296:	217c      	movs	r1, #124	; 0x7c
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 f909 	bl	80044b0 <BMI088_WriteAccRegister>
 800429e:	4603      	mov	r3, r0
 80042a0:	461a      	mov	r2, r3
 80042a2:	7dfb      	ldrb	r3, [r7, #23]
 80042a4:	4413      	add	r3, r2
 80042a6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80042a8:	200a      	movs	r0, #10
 80042aa:	f000 ffe3 	bl	8005274 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 80042ae:	2204      	movs	r2, #4
 80042b0:	217d      	movs	r1, #125	; 0x7d
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 f8fc 	bl	80044b0 <BMI088_WriteAccRegister>
 80042b8:	4603      	mov	r3, r0
 80042ba:	461a      	mov	r2, r3
 80042bc:	7dfb      	ldrb	r3, [r7, #23]
 80042be:	4413      	add	r3, r2
 80042c0:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80042c2:	200a      	movs	r0, #10
 80042c4:	f000 ffd6 	bl	8005274 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2), 9.81 g-constant, 32768 normalize raw data, 2^(<0x41>+1)*1.5, <0x41> is the acc range register */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4a3a      	ldr	r2, [pc, #232]	; (80043b4 <BMI088_Init+0x230>)
 80042cc:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2292      	movs	r2, #146	; 0x92
 80042d2:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6898      	ldr	r0, [r3, #8]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	89db      	ldrh	r3, [r3, #14]
 80042dc:	2201      	movs	r2, #1
 80042de:	4619      	mov	r1, r3
 80042e0:	f002 f8fe 	bl	80064e0 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 80042e4:	22b6      	movs	r2, #182	; 0xb6
 80042e6:	2114      	movs	r1, #20
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f000 f91b 	bl	8004524 <BMI088_WriteGyrRegister>
 80042ee:	4603      	mov	r3, r0
 80042f0:	461a      	mov	r2, r3
 80042f2:	7dfb      	ldrb	r3, [r7, #23]
 80042f4:	4413      	add	r3, r2
 80042f6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 80042f8:	20fa      	movs	r0, #250	; 0xfa
 80042fa:	f000 ffbb 	bl	8005274 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 80042fe:	f107 0316 	add.w	r3, r7, #22
 8004302:	461a      	mov	r2, r3
 8004304:	2100      	movs	r1, #0
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f000 f896 	bl	8004438 <BMI088_ReadGyrRegister>
 800430c:	4603      	mov	r3, r0
 800430e:	461a      	mov	r2, r3
 8004310:	7dfb      	ldrb	r3, [r7, #23]
 8004312:	4413      	add	r3, r2
 8004314:	75fb      	strb	r3, [r7, #23]

		//return 0;

	}

	HAL_Delay(10);
 8004316:	200a      	movs	r0, #10
 8004318:	f000 ffac 	bl	8005274 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 800431c:	2201      	movs	r2, #1
 800431e:	210f      	movs	r1, #15
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 f8ff 	bl	8004524 <BMI088_WriteGyrRegister>
 8004326:	4603      	mov	r3, r0
 8004328:	461a      	mov	r2, r3
 800432a:	7dfb      	ldrb	r3, [r7, #23]
 800432c:	4413      	add	r3, r2
 800432e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004330:	200a      	movs	r0, #10
 8004332:	f000 ff9f 	bl	8005274 <HAL_Delay>


	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x06); /* 0x07 ODR = 100 Hz, Filter bandwidth = 32 Hz, 0x06 BW = 64Hz ODR = 200 Hz, 0x04 ODR = 200Hz BW = 23Hz */
 8004336:	2206      	movs	r2, #6
 8004338:	2110      	movs	r1, #16
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 f8f2 	bl	8004524 <BMI088_WriteGyrRegister>
 8004340:	4603      	mov	r3, r0
 8004342:	461a      	mov	r2, r3
 8004344:	7dfb      	ldrb	r3, [r7, #23]
 8004346:	4413      	add	r3, r2
 8004348:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800434a:	200a      	movs	r0, #10
 800434c:	f000 ff92 	bl	8005274 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 8004350:	2280      	movs	r2, #128	; 0x80
 8004352:	2115      	movs	r1, #21
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 f8e5 	bl	8004524 <BMI088_WriteGyrRegister>
 800435a:	4603      	mov	r3, r0
 800435c:	461a      	mov	r2, r3
 800435e:	7dfb      	ldrb	r3, [r7, #23]
 8004360:	4413      	add	r3, r2
 8004362:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004364:	200a      	movs	r0, #10
 8004366:	f000 ff85 	bl	8005274 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 800436a:	2201      	movs	r2, #1
 800436c:	2116      	movs	r1, #22
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f8d8 	bl	8004524 <BMI088_WriteGyrRegister>
 8004374:	4603      	mov	r3, r0
 8004376:	461a      	mov	r2, r3
 8004378:	7dfb      	ldrb	r3, [r7, #23]
 800437a:	4413      	add	r3, r2
 800437c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800437e:	200a      	movs	r0, #10
 8004380:	f000 ff78 	bl	8005274 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 8004384:	2201      	movs	r2, #1
 8004386:	2118      	movs	r1, #24
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 f8cb 	bl	8004524 <BMI088_WriteGyrRegister>
 800438e:	4603      	mov	r3, r0
 8004390:	461a      	mov	r2, r3
 8004392:	7dfb      	ldrb	r3, [r7, #23]
 8004394:	4413      	add	r3, r2
 8004396:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004398:	200a      	movs	r0, #10
 800439a:	f000 ff6b 	bl	8005274 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) 0.017 °/s -> rad/s, 1000 the range, 32768 normalize the raw data*/
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4a05      	ldr	r2, [pc, #20]	; (80043b8 <BMI088_Init+0x234>)
 80043a2:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2282      	movs	r2, #130	; 0x82
 80043a8:	769a      	strb	r2, [r3, #26]

	return status;
 80043aa:	7dfb      	ldrb	r3, [r7, #23]

}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	3a6b70a4 	.word	0x3a6b70a4
 80043b8:	3a0ba058 	.word	0x3a0ba058

080043bc <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	460b      	mov	r3, r1
 80043c6:	607a      	str	r2, [r7, #4]
 80043c8:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 80043ca:	7afb      	ldrb	r3, [r7, #11]
 80043cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	753b      	strb	r3, [r7, #20]
 80043d4:	2300      	movs	r3, #0
 80043d6:	757b      	strb	r3, [r7, #21]
 80043d8:	2300      	movs	r3, #0
 80043da:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6858      	ldr	r0, [r3, #4]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	899b      	ldrh	r3, [r3, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	4619      	mov	r1, r3
 80043e8:	f002 f87a 	bl	80064e0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6818      	ldr	r0, [r3, #0]
 80043f0:	f107 0210 	add.w	r2, r7, #16
 80043f4:	f107 0114 	add.w	r1, r7, #20
 80043f8:	f04f 33ff 	mov.w	r3, #4294967295
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	2303      	movs	r3, #3
 8004400:	f003 fed7 	bl	80081b2 <HAL_SPI_TransmitReceive>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	bf0c      	ite	eq
 800440a:	2301      	moveq	r3, #1
 800440c:	2300      	movne	r3, #0
 800440e:	b2db      	uxtb	r3, r3
 8004410:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6858      	ldr	r0, [r3, #4]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	899b      	ldrh	r3, [r3, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	4619      	mov	r1, r3
 800441e:	f002 f85f 	bl	80064e0 <HAL_GPIO_WritePin>

	if (status == 1) {
 8004422:	7dfb      	ldrb	r3, [r7, #23]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d102      	bne.n	800442e <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 8004428:	7cba      	ldrb	r2, [r7, #18]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	701a      	strb	r2, [r3, #0]

	}

	return status;
 800442e:	7dfb      	ldrb	r3, [r7, #23]

}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8004438:	b580      	push	{r7, lr}
 800443a:	b088      	sub	sp, #32
 800443c:	af02      	add	r7, sp, #8
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	460b      	mov	r3, r1
 8004442:	607a      	str	r2, [r7, #4]
 8004444:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00}; //0x80
 8004446:	7afb      	ldrb	r3, [r7, #11]
 8004448:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800444c:	b2db      	uxtb	r3, r3
 800444e:	753b      	strb	r3, [r7, #20]
 8004450:	2300      	movs	r3, #0
 8004452:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6898      	ldr	r0, [r3, #8]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	89db      	ldrh	r3, [r3, #14]
 800445c:	2200      	movs	r2, #0
 800445e:	4619      	mov	r1, r3
 8004460:	f002 f83e 	bl	80064e0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6818      	ldr	r0, [r3, #0]
 8004468:	f107 0210 	add.w	r2, r7, #16
 800446c:	f107 0114 	add.w	r1, r7, #20
 8004470:	f04f 33ff 	mov.w	r3, #4294967295
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	2302      	movs	r3, #2
 8004478:	f003 fe9b 	bl	80081b2 <HAL_SPI_TransmitReceive>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6898      	ldr	r0, [r3, #8]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	89db      	ldrh	r3, [r3, #14]
 8004492:	2201      	movs	r2, #1
 8004494:	4619      	mov	r1, r3
 8004496:	f002 f823 	bl	80064e0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);*/

	if (status == 1) {
 800449a:	7dfb      	ldrb	r3, [r7, #23]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d102      	bne.n	80044a6 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 80044a0:	7c7a      	ldrb	r2, [r7, #17]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80044a6:	7dfb      	ldrb	r3, [r7, #23]

}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3718      	adds	r7, #24
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	460b      	mov	r3, r1
 80044ba:	70fb      	strb	r3, [r7, #3]
 80044bc:	4613      	mov	r3, r2
 80044be:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80044c0:	78fb      	ldrb	r3, [r7, #3]
 80044c2:	733b      	strb	r3, [r7, #12]
 80044c4:	78bb      	ldrb	r3, [r7, #2]
 80044c6:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6858      	ldr	r0, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	899b      	ldrh	r3, [r3, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	4619      	mov	r1, r3
 80044d4:	f002 f804 	bl	80064e0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	f107 010c 	add.w	r1, r7, #12
 80044e0:	f04f 33ff 	mov.w	r3, #4294967295
 80044e4:	2202      	movs	r2, #2
 80044e6:	f003 fd28 	bl	8007f3a <HAL_SPI_Transmit>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	bf0c      	ite	eq
 80044f0:	2301      	moveq	r3, #1
 80044f2:	2300      	movne	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 80044f8:	bf00      	nop
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4618      	mov	r0, r3
 8004500:	f003 fff9 	bl	80084f6 <HAL_SPI_GetState>
 8004504:	4603      	mov	r3, r0
 8004506:	2b01      	cmp	r3, #1
 8004508:	d1f7      	bne.n	80044fa <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6858      	ldr	r0, [r3, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	899b      	ldrh	r3, [r3, #12]
 8004512:	2201      	movs	r2, #1
 8004514:	4619      	mov	r1, r3
 8004516:	f001 ffe3 	bl	80064e0 <HAL_GPIO_WritePin>

	return status;
 800451a:	7bfb      	ldrb	r3, [r7, #15]

}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	460b      	mov	r3, r1
 800452e:	70fb      	strb	r3, [r7, #3]
 8004530:	4613      	mov	r3, r2
 8004532:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8004534:	78fb      	ldrb	r3, [r7, #3]
 8004536:	733b      	strb	r3, [r7, #12]
 8004538:	78bb      	ldrb	r3, [r7, #2]
 800453a:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6898      	ldr	r0, [r3, #8]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	89db      	ldrh	r3, [r3, #14]
 8004544:	2200      	movs	r2, #0
 8004546:	4619      	mov	r1, r3
 8004548:	f001 ffca 	bl	80064e0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6818      	ldr	r0, [r3, #0]
 8004550:	f107 010c 	add.w	r1, r7, #12
 8004554:	f04f 33ff 	mov.w	r3, #4294967295
 8004558:	2202      	movs	r2, #2
 800455a:	f003 fcee 	bl	8007f3a <HAL_SPI_Transmit>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	bf0c      	ite	eq
 8004564:	2301      	moveq	r3, #1
 8004566:	2300      	movne	r3, #0
 8004568:	b2db      	uxtb	r3, r3
 800456a:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800456c:	bf00      	nop
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f003 ffbf 	bl	80084f6 <HAL_SPI_GetState>
 8004578:	4603      	mov	r3, r0
 800457a:	2b01      	cmp	r3, #1
 800457c:	d1f7      	bne.n	800456e <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6898      	ldr	r0, [r3, #8]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	89db      	ldrh	r3, [r3, #14]
 8004586:	2201      	movs	r2, #1
 8004588:	4619      	mov	r1, r3
 800458a:	f001 ffa9 	bl	80064e0 <HAL_GPIO_WritePin>

	return status;
 800458e:	7bfb      	ldrb	r3, [r7, #15]

}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <BMI088_ReadAccelerometer>:
/*
 *
 * POLLING
 *
 */
uint8_t BMI088_ReadAccelerometer(BMI088 *imu) {
 8004598:	b580      	push	{r7, lr}
 800459a:	b08a      	sub	sp, #40	; 0x28
 800459c:	af02      	add	r7, sp, #8
 800459e:	6078      	str	r0, [r7, #4]

	/* Read raw accelerometer data */
	uint8_t txBuf[8] = {(BMI_ACC_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 1 byte dummy, 6 bytes data */
 80045a0:	4a36      	ldr	r2, [pc, #216]	; (800467c <BMI088_ReadAccelerometer+0xe4>)
 80045a2:	f107 0310 	add.w	r3, r7, #16
 80045a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80045aa:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t rxBuf[8];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6858      	ldr	r0, [r3, #4]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	899b      	ldrh	r3, [r3, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	4619      	mov	r1, r3
 80045ba:	f001 ff91 	bl	80064e0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 8, HAL_MAX_DELAY) == HAL_OK);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6818      	ldr	r0, [r3, #0]
 80045c2:	f107 0208 	add.w	r2, r7, #8
 80045c6:	f107 0110 	add.w	r1, r7, #16
 80045ca:	f04f 33ff 	mov.w	r3, #4294967295
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	2308      	movs	r3, #8
 80045d2:	f003 fdee 	bl	80081b2 <HAL_SPI_TransmitReceive>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	bf0c      	ite	eq
 80045dc:	2301      	moveq	r3, #1
 80045de:	2300      	movne	r3, #0
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6858      	ldr	r0, [r3, #4]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	899b      	ldrh	r3, [r3, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	4619      	mov	r1, r3
 80045f0:	f001 ff76 	bl	80064e0 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((rxBuf[3] << 8) | rxBuf[2]);
 80045f4:	7afb      	ldrb	r3, [r7, #11]
 80045f6:	021b      	lsls	r3, r3, #8
 80045f8:	b21a      	sxth	r2, r3
 80045fa:	7abb      	ldrb	r3, [r7, #10]
 80045fc:	b21b      	sxth	r3, r3
 80045fe:	4313      	orrs	r3, r2
 8004600:	83bb      	strh	r3, [r7, #28]
	int16_t accY = (int16_t) ((rxBuf[5] << 8) | rxBuf[4]);
 8004602:	7b7b      	ldrb	r3, [r7, #13]
 8004604:	021b      	lsls	r3, r3, #8
 8004606:	b21a      	sxth	r2, r3
 8004608:	7b3b      	ldrb	r3, [r7, #12]
 800460a:	b21b      	sxth	r3, r3
 800460c:	4313      	orrs	r3, r2
 800460e:	837b      	strh	r3, [r7, #26]
	int16_t accZ = (int16_t) ((rxBuf[7] << 8) | rxBuf[6]);
 8004610:	7bfb      	ldrb	r3, [r7, #15]
 8004612:	021b      	lsls	r3, r3, #8
 8004614:	b21a      	sxth	r2, r3
 8004616:	7bbb      	ldrb	r3, [r7, #14]
 8004618:	b21b      	sxth	r3, r3
 800461a:	4313      	orrs	r3, r2
 800461c:	833b      	strh	r3, [r7, #24]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004624:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004628:	ee07 3a90 	vmov	s15, r3
 800462c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	imu->acc_mps2[1] = imu->accConversion * accY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004640:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004644:	ee07 3a90 	vmov	s15, r3
 8004648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800464c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800465c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004660:	ee07 3a90 	vmov	s15, r3
 8004664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	return status;
 8004672:	7ffb      	ldrb	r3, [r7, #31]

}
 8004674:	4618      	mov	r0, r3
 8004676:	3720      	adds	r7, #32
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	08013f4c 	.word	0x08013f4c

08004680 <BMI088_ReadGyroscope>:

uint8_t BMI088_ReadGyroscope(BMI088 *imu) {
 8004680:	b580      	push	{r7, lr}
 8004682:	b08a      	sub	sp, #40	; 0x28
 8004684:	af02      	add	r7, sp, #8
 8004686:	6078      	str	r0, [r7, #4]

	/* Read raw gyroscope data */
	uint8_t txBuf[7] = {(BMI_GYR_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 6 bytes data */
 8004688:	4a38      	ldr	r2, [pc, #224]	; (800476c <BMI088_ReadGyroscope+0xec>)
 800468a:	f107 0310 	add.w	r3, r7, #16
 800468e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004692:	6018      	str	r0, [r3, #0]
 8004694:	3304      	adds	r3, #4
 8004696:	8019      	strh	r1, [r3, #0]
 8004698:	3302      	adds	r3, #2
 800469a:	0c0a      	lsrs	r2, r1, #16
 800469c:	701a      	strb	r2, [r3, #0]
	uint8_t rxBuf[7];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6898      	ldr	r0, [r3, #8]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	89db      	ldrh	r3, [r3, #14]
 80046a6:	2200      	movs	r2, #0
 80046a8:	4619      	mov	r1, r3
 80046aa:	f001 ff19 	bl	80064e0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 7, HAL_MAX_DELAY) == HAL_OK);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6818      	ldr	r0, [r3, #0]
 80046b2:	f107 0208 	add.w	r2, r7, #8
 80046b6:	f107 0110 	add.w	r1, r7, #16
 80046ba:	f04f 33ff 	mov.w	r3, #4294967295
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	2307      	movs	r3, #7
 80046c2:	f003 fd76 	bl	80081b2 <HAL_SPI_TransmitReceive>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	bf0c      	ite	eq
 80046cc:	2301      	moveq	r3, #1
 80046ce:	2300      	movne	r3, #0
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6898      	ldr	r0, [r3, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	89db      	ldrh	r3, [r3, #14]
 80046dc:	2201      	movs	r2, #1
 80046de:	4619      	mov	r1, r3
 80046e0:	f001 fefe 	bl	80064e0 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((rxBuf[2] << 8) | rxBuf[1]);
 80046e4:	7abb      	ldrb	r3, [r7, #10]
 80046e6:	021b      	lsls	r3, r3, #8
 80046e8:	b21a      	sxth	r2, r3
 80046ea:	7a7b      	ldrb	r3, [r7, #9]
 80046ec:	b21b      	sxth	r3, r3
 80046ee:	4313      	orrs	r3, r2
 80046f0:	83bb      	strh	r3, [r7, #28]
	int16_t gyrY = (int16_t) ((rxBuf[4] << 8) | rxBuf[3]);
 80046f2:	7b3b      	ldrb	r3, [r7, #12]
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	b21a      	sxth	r2, r3
 80046f8:	7afb      	ldrb	r3, [r7, #11]
 80046fa:	b21b      	sxth	r3, r3
 80046fc:	4313      	orrs	r3, r2
 80046fe:	837b      	strh	r3, [r7, #26]
	int16_t gyrZ = (int16_t) ((rxBuf[6] << 8) | rxBuf[5]);
 8004700:	7bbb      	ldrb	r3, [r7, #14]
 8004702:	021b      	lsls	r3, r3, #8
 8004704:	b21a      	sxth	r2, r3
 8004706:	7b7b      	ldrb	r3, [r7, #13]
 8004708:	b21b      	sxth	r3, r3
 800470a:	4313      	orrs	r3, r2
 800470c:	833b      	strh	r3, [r7, #24]

	/* Convert to rad/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;//-0.0000661263;//-0.000220318;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004714:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004718:	ee07 3a90 	vmov	s15, r3
 800471c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;//-0.000491353;//-0.001161367;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004730:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004734:	ee07 3a90 	vmov	s15, r3
 8004738:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800473c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;//-0.002349043;//-0.002582031;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800474c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004750:	ee07 3a90 	vmov	s15, r3
 8004754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

	//own code line
	//if(status == 1) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
	return status;
 8004762:	7ffb      	ldrb	r3, [r7, #31]

}
 8004764:	4618      	mov	r0, r3
 8004766:	3720      	adds	r7, #32
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	08013f54 	.word	0x08013f54

08004770 <BMP388_Init>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_Init(BMP388_HandleTypeDef *bmp){
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rslt;
	uint8_t chip_id;

	// Read CHIP_ID byte
	rslt = BMP388_ReadBytes(bmp, CHIP_ID, &chip_id, 1);
 8004778:	f107 020e 	add.w	r2, r7, #14
 800477c:	2301      	movs	r3, #1
 800477e:	2100      	movs	r1, #0
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 fc0a 	bl	8004f9a <BMP388_ReadBytes>
 8004786:	4603      	mov	r3, r0
 8004788:	73fb      	strb	r3, [r7, #15]
	if(rslt == HAL_OK && chip_id == BMP388_CHIP_ID){
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d12a      	bne.n	80047e6 <BMP388_Init+0x76>
 8004790:	7bbb      	ldrb	r3, [r7, #14]
 8004792:	2b50      	cmp	r3, #80	; 0x50
 8004794:	d127      	bne.n	80047e6 <BMP388_Init+0x76>
		// using softreset command
		rslt = BMP388_SoftReset(bmp);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f000 f964 	bl	8004a64 <BMP388_SoftReset>
 800479c:	4603      	mov	r3, r0
 800479e:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d11d      	bne.n	80047e2 <BMP388_Init+0x72>
			// get calibration data
			rslt = BMP388_GetCalibData(bmp);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f99c 	bl	8004ae4 <BMP388_GetCalibData>
 80047ac:	4603      	mov	r3, r0
 80047ae:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 80047b0:	bf00      	nop
		}
	}
	else{
		return rslt;
	}
	uint8_t pwr_ctrl = BMP388_PWR_CTRL_PRESS_ON | BMP388_PWR_CTRL_TEMP_ON | BMP388_PWR_CTRL_MODE_NORMAL;
 80047b2:	2333      	movs	r3, #51	; 0x33
 80047b4:	737b      	strb	r3, [r7, #13]

	uint8_t oversampling = bmp->_oversampling;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	791b      	ldrb	r3, [r3, #4]
 80047ba:	733b      	strb	r3, [r7, #12]
	uint8_t odr = bmp->_odr;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	799b      	ldrb	r3, [r3, #6]
 80047c0:	72fb      	strb	r3, [r7, #11]
	uint8_t filtercoeff = bmp->_filtercoeff;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	795b      	ldrb	r3, [r3, #5]
 80047c6:	72bb      	strb	r3, [r7, #10]



	// Set OSR register
	rslt = BMP388_WriteBytes(bmp, OSR, &oversampling, 1);
 80047c8:	f107 020c 	add.w	r2, r7, #12
 80047cc:	2301      	movs	r3, #1
 80047ce:	211c      	movs	r1, #28
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f000 fc00 	bl	8004fd6 <BMP388_WriteBytes>
 80047d6:	4603      	mov	r3, r0
 80047d8:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 80047da:	7bfb      	ldrb	r3, [r7, #15]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d006      	beq.n	80047ee <BMP388_Init+0x7e>
 80047e0:	e003      	b.n	80047ea <BMP388_Init+0x7a>
			return rslt;
 80047e2:	7bfb      	ldrb	r3, [r7, #15]
 80047e4:	e03b      	b.n	800485e <BMP388_Init+0xee>
		return rslt;
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
 80047e8:	e039      	b.n	800485e <BMP388_Init+0xee>
		return rslt;
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
 80047ec:	e037      	b.n	800485e <BMP388_Init+0xee>
	}
	// Set ODR register
	rslt = BMP388_WriteBytes(bmp, ODR, &odr, 1);
 80047ee:	f107 020b 	add.w	r2, r7, #11
 80047f2:	2301      	movs	r3, #1
 80047f4:	211d      	movs	r1, #29
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fbed 	bl	8004fd6 <BMP388_WriteBytes>
 80047fc:	4603      	mov	r3, r0
 80047fe:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004800:	7bfb      	ldrb	r3, [r7, #15]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <BMP388_Init+0x9a>
		return rslt;
 8004806:	7bfb      	ldrb	r3, [r7, #15]
 8004808:	e029      	b.n	800485e <BMP388_Init+0xee>
	}
	// Set CONFIG register
	rslt = BMP388_WriteBytes(bmp, CONFIG, &filtercoeff, 1);
 800480a:	f107 020a 	add.w	r2, r7, #10
 800480e:	2301      	movs	r3, #1
 8004810:	211f      	movs	r1, #31
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 fbdf 	bl	8004fd6 <BMP388_WriteBytes>
 8004818:	4603      	mov	r3, r0
 800481a:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <BMP388_Init+0xb6>
		return rslt;
 8004822:	7bfb      	ldrb	r3, [r7, #15]
 8004824:	e01b      	b.n	800485e <BMP388_Init+0xee>
	}
	// Set PWR_CTRL register
	rslt = BMP388_WriteBytes(bmp, PWR_CTRL, &pwr_ctrl, 1);
 8004826:	f107 020d 	add.w	r2, r7, #13
 800482a:	2301      	movs	r3, #1
 800482c:	211b      	movs	r1, #27
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fbd1 	bl	8004fd6 <BMP388_WriteBytes>
 8004834:	4603      	mov	r3, r0
 8004836:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004838:	7bfb      	ldrb	r3, [r7, #15]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <BMP388_Init+0xd2>
		return rslt;
 800483e:	7bfb      	ldrb	r3, [r7, #15]
 8004840:	e00d      	b.n	800485e <BMP388_Init+0xee>
	}

	rslt = BMP388_WriteBytes(bmp, INT_CTRL, 0x40, 1);
 8004842:	2301      	movs	r3, #1
 8004844:	2240      	movs	r2, #64	; 0x40
 8004846:	2119      	movs	r1, #25
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 fbc4 	bl	8004fd6 <BMP388_WriteBytes>
 800484e:	4603      	mov	r3, r0
 8004850:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004852:	7bfb      	ldrb	r3, [r7, #15]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d001      	beq.n	800485c <BMP388_Init+0xec>
		return rslt;
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	e000      	b.n	800485e <BMP388_Init+0xee>
	}

	return rslt;
 800485c:	7bfb      	ldrb	r3, [r7, #15]
}
 800485e:	4618      	mov	r0, r3
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <BMP388_SetTempOS>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetTempOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
 8004866:	b480      	push	{r7}
 8004868:	b083      	sub	sp, #12
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
 800486e:	460b      	mov	r3, r1
 8004870:	70fb      	strb	r3, [r7, #3]
	if(oversample > BMP388_OVERSAMPLING_32X){
 8004872:	78fb      	ldrb	r3, [r7, #3]
 8004874:	2b05      	cmp	r3, #5
 8004876:	d901      	bls.n	800487c <BMP388_SetTempOS+0x16>
		return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e00e      	b.n	800489a <BMP388_SetTempOS+0x34>
	}
	bmp->_oversampling = (bmp->_oversampling & 0b11000111) | (oversample << 3); //& clear the temp OS bits and the | set the temp OS reg
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	791b      	ldrb	r3, [r3, #4]
 8004880:	b25b      	sxtb	r3, r3
 8004882:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8004886:	b25a      	sxtb	r2, r3
 8004888:	78fb      	ldrb	r3, [r7, #3]
 800488a:	00db      	lsls	r3, r3, #3
 800488c:	b25b      	sxtb	r3, r3
 800488e:	4313      	orrs	r3, r2
 8004890:	b25b      	sxtb	r3, r3
 8004892:	b2da      	uxtb	r2, r3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	711a      	strb	r2, [r3, #4]
	return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <BMP388_SetPressOS>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetPressOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
 80048ae:	460b      	mov	r3, r1
 80048b0:	70fb      	strb	r3, [r7, #3]
	if(oversample > BMP388_OVERSAMPLING_32X){
 80048b2:	78fb      	ldrb	r3, [r7, #3]
 80048b4:	2b05      	cmp	r3, #5
 80048b6:	d901      	bls.n	80048bc <BMP388_SetPressOS+0x16>
		return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e00d      	b.n	80048d8 <BMP388_SetPressOS+0x32>
	}
	bmp->_oversampling = (bmp->_oversampling & 0b11111000) | oversample; //& clear the press OS bits and the | set the press OS reg
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	791b      	ldrb	r3, [r3, #4]
 80048c0:	b25b      	sxtb	r3, r3
 80048c2:	f023 0307 	bic.w	r3, r3, #7
 80048c6:	b25a      	sxtb	r2, r3
 80048c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	b25b      	sxtb	r3, r3
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	711a      	strb	r2, [r3, #4]
	return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <BMP388_SetIIRFilterCoeff>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong filter coefficient
 */
HAL_StatusTypeDef BMP388_SetIIRFilterCoeff(BMP388_HandleTypeDef *bmp, uint8_t filtercoeff){
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	460b      	mov	r3, r1
 80048ee:	70fb      	strb	r3, [r7, #3]
	if(filtercoeff > BMP3_IIR_FILTER_COEFF_127){
 80048f0:	78fb      	ldrb	r3, [r7, #3]
 80048f2:	2b07      	cmp	r3, #7
 80048f4:	d901      	bls.n	80048fa <BMP388_SetIIRFilterCoeff+0x16>
		return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e005      	b.n	8004906 <BMP388_SetIIRFilterCoeff+0x22>
	}
	bmp->_filtercoeff = filtercoeff << 1;
 80048fa:	78fb      	ldrb	r3, [r7, #3]
 80048fc:	005b      	lsls	r3, r3, #1
 80048fe:	b2da      	uxtb	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	715a      	strb	r2, [r3, #5]
	return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <BMP388_SetOutputDataRate>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetOutputDataRate(BMP388_HandleTypeDef *bmp, uint8_t odr){
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
 800491a:	460b      	mov	r3, r1
 800491c:	70fb      	strb	r3, [r7, #3]
	if(odr > BMP3_ODR_0_001_HZ){
 800491e:	78fb      	ldrb	r3, [r7, #3]
 8004920:	2b11      	cmp	r3, #17
 8004922:	d901      	bls.n	8004928 <BMP388_SetOutputDataRate+0x16>
		return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e003      	b.n	8004930 <BMP388_SetOutputDataRate+0x1e>
	}
	bmp->_odr = odr;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	78fa      	ldrb	r2, [r7, #3]
 800492c:	719a      	strb	r2, [r3, #6]
	return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <BMP388_ReadRawPressTempTime>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_ReadRawPressTempTime(BMP388_HandleTypeDef *bmp, uint32_t *raw_pressure, uint32_t *raw_temperature, uint32_t *time){
 800493c:	b580      	push	{r7, lr}
 800493e:	b088      	sub	sp, #32
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	603b      	str	r3, [r7, #0]
	}*/

	uint8_t raw_data[11]; //registers in order 0x04 - 0x06 press data, 0x07 - 0x09 temp data, 0x0A and 0x0B reserved, 0x0C - 0x0E time data -> 11 byte
	// Get raw data for pressure and temperature
	//rslt = BMP388_ReadBytes(bmp, DATA_0, raw_data, 11);
	rslt = BMP388_ReadBytes(bmp, DATA_0, raw_data, 6);
 800494a:	f107 0214 	add.w	r2, r7, #20
 800494e:	2306      	movs	r3, #6
 8004950:	2104      	movs	r1, #4
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 fb21 	bl	8004f9a <BMP388_ReadBytes>
 8004958:	4603      	mov	r3, r0
 800495a:	77fb      	strb	r3, [r7, #31]
	if(rslt != HAL_OK){
 800495c:	7ffb      	ldrb	r3, [r7, #31]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d001      	beq.n	8004966 <BMP388_ReadRawPressTempTime+0x2a>
		return rslt;
 8004962:	7ffb      	ldrb	r3, [r7, #31]
 8004964:	e012      	b.n	800498c <BMP388_ReadRawPressTempTime+0x50>
//	uint32_t data_xlsb;
//	uint32_t data_lsb;
//	uint32_t data_msb;

	// Parsing pressure data
	*raw_pressure = (uint32_t)raw_data[2] << 16 | (uint32_t)raw_data[1] << 8 | (uint32_t)raw_data[0];
 8004966:	7dbb      	ldrb	r3, [r7, #22]
 8004968:	041a      	lsls	r2, r3, #16
 800496a:	7d7b      	ldrb	r3, [r7, #21]
 800496c:	021b      	lsls	r3, r3, #8
 800496e:	4313      	orrs	r3, r2
 8004970:	7d3a      	ldrb	r2, [r7, #20]
 8004972:	431a      	orrs	r2, r3
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	601a      	str	r2, [r3, #0]

	// Parsing temperature data
	*raw_temperature = (uint32_t)raw_data[5] << 16 | (uint32_t)raw_data[4] << 8 | (uint32_t)raw_data[3];
 8004978:	7e7b      	ldrb	r3, [r7, #25]
 800497a:	041a      	lsls	r2, r3, #16
 800497c:	7e3b      	ldrb	r3, [r7, #24]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	4313      	orrs	r3, r2
 8004982:	7dfa      	ldrb	r2, [r7, #23]
 8004984:	431a      	orrs	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	601a      	str	r2, [r3, #0]

	// Parsing time bytes
	//*time = (uint32_t)raw_data[10] << 16 | (uint32_t)raw_data[9] << 8 | (uint32_t)raw_data[8];


	return rslt;
 800498a:	7ffb      	ldrb	r3, [r7, #31]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3720      	adds	r7, #32
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <BMP388_CompensateRawPressTemp>:
 *	@param[out]	temperature		: Pointer to the variable that contain temperature.
 *
 *  @return none
 */
void BMP388_CompensateRawPressTemp(BMP388_HandleTypeDef *bmp, uint32_t raw_pressure, uint32_t raw_temperature,
									  	  	  	  	  	  	  float *pressure, float *temperature){
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
 80049a0:	603b      	str	r3, [r7, #0]
	float temp;
	float press;

	BMP388_CompensateTemp(bmp, raw_temperature, &temp);
 80049a2:	f107 0314 	add.w	r3, r7, #20
 80049a6:	461a      	mov	r2, r3
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 f9ee 	bl	8004d8c <BMP388_CompensateTemp>
	BMP388_CompensatePress(bmp, temp, raw_pressure, &press);
 80049b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80049b4:	f107 0310 	add.w	r3, r7, #16
 80049b8:	461a      	mov	r2, r3
 80049ba:	68b9      	ldr	r1, [r7, #8]
 80049bc:	eeb0 0a67 	vmov.f32	s0, s15
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f000 fa19 	bl	8004df8 <BMP388_CompensatePress>

	*pressure = press;
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	601a      	str	r2, [r3, #0]
	*temperature = temp;
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	6a3b      	ldr	r3, [r7, #32]
 80049d0:	601a      	str	r2, [r3, #0]
}
 80049d2:	bf00      	nop
 80049d4:	3718      	adds	r7, #24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	0000      	movs	r0, r0
 80049dc:	0000      	movs	r0, r0
	...

080049e0 <BMP388_FindAltitude>:
 *	@param[in] ground_pressure	: Pressure at ground
 *  @param[in] pressure			: Pressure that measured at flight.
 *
 *  @return Altitude
 */
float BMP388_FindAltitude(float ground_pressure, float pressure){
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80049ea:	edc7 0a00 	vstr	s1, [r7]

	// Note that using the equation from wikipedia can give bad results
	// at high altitude. See this thread for more information:
	//  http://forums.adafruit.com/viewtopic.php?f=22&t=58064

	return 44330.0 * (1.0 - pow(pressure / ground_pressure, 0.1903));
 80049ee:	ed97 7a00 	vldr	s14, [r7]
 80049f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80049f6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80049fa:	ee16 0a90 	vmov	r0, s13
 80049fe:	f7fb fda3 	bl	8000548 <__aeabi_f2d>
 8004a02:	4602      	mov	r2, r0
 8004a04:	460b      	mov	r3, r1
 8004a06:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8004a50 <BMP388_FindAltitude+0x70>
 8004a0a:	ec43 2b10 	vmov	d0, r2, r3
 8004a0e:	f00d f80f 	bl	8011a30 <pow>
 8004a12:	ec53 2b10 	vmov	r2, r3, d0
 8004a16:	f04f 0000 	mov.w	r0, #0
 8004a1a:	4911      	ldr	r1, [pc, #68]	; (8004a60 <BMP388_FindAltitude+0x80>)
 8004a1c:	f7fb fc34 	bl	8000288 <__aeabi_dsub>
 8004a20:	4602      	mov	r2, r0
 8004a22:	460b      	mov	r3, r1
 8004a24:	4610      	mov	r0, r2
 8004a26:	4619      	mov	r1, r3
 8004a28:	a30b      	add	r3, pc, #44	; (adr r3, 8004a58 <BMP388_FindAltitude+0x78>)
 8004a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2e:	f7fb fde3 	bl	80005f8 <__aeabi_dmul>
 8004a32:	4602      	mov	r2, r0
 8004a34:	460b      	mov	r3, r1
 8004a36:	4610      	mov	r0, r2
 8004a38:	4619      	mov	r1, r3
 8004a3a:	f7fc f8d5 	bl	8000be8 <__aeabi_d2f>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	ee07 3a90 	vmov	s15, r3
}
 8004a44:	eeb0 0a67 	vmov.f32	s0, s15
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	1a36e2eb 	.word	0x1a36e2eb
 8004a54:	3fc85bc0 	.word	0x3fc85bc0
 8004a58:	00000000 	.word	0x00000000
 8004a5c:	40e5a540 	.word	0x40e5a540
 8004a60:	3ff00000 	.word	0x3ff00000

08004a64 <BMP388_SoftReset>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_SoftReset(BMP388_HandleTypeDef *bmp){
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
	uint8_t rst_cmnd = BMP388_SOFTRESET;
 8004a6c:	23b6      	movs	r3, #182	; 0xb6
 8004a6e:	73bb      	strb	r3, [r7, #14]
    uint8_t cmd_err_status;

	HAL_StatusTypeDef rslt;

	// Reading STATUS reg to understand that the BMP388 is ready to receive command
	rslt = BMP388_ReadBytes(bmp, STATUS, &cmd_rdy_status, 1);
 8004a70:	f107 020d 	add.w	r2, r7, #13
 8004a74:	2301      	movs	r3, #1
 8004a76:	2103      	movs	r1, #3
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 fa8e 	bl	8004f9a <BMP388_ReadBytes>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	73fb      	strb	r3, [r7, #15]
	if((rslt == HAL_OK) && (cmd_rdy_status & BMP388_CMD_RDY)){
 8004a82:	7bfb      	ldrb	r3, [r7, #15]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d128      	bne.n	8004ada <BMP388_SoftReset+0x76>
 8004a88:	7b7b      	ldrb	r3, [r7, #13]
 8004a8a:	f003 0310 	and.w	r3, r3, #16
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d023      	beq.n	8004ada <BMP388_SoftReset+0x76>
		// Writing SOFTRESET command to CMD reg
		rslt = BMP388_WriteBytes(bmp, CMD, &rst_cmnd, 1);
 8004a92:	f107 020e 	add.w	r2, r7, #14
 8004a96:	2301      	movs	r3, #1
 8004a98:	217e      	movs	r1, #126	; 0x7e
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 fa9b 	bl	8004fd6 <BMP388_WriteBytes>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 8004aa4:	7bfb      	ldrb	r3, [r7, #15]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d115      	bne.n	8004ad6 <BMP388_SoftReset+0x72>
			// 2 ms pause then check ERR reg
			HAL_Delay(2);
 8004aaa:	2002      	movs	r0, #2
 8004aac:	f000 fbe2 	bl	8005274 <HAL_Delay>
			rslt = BMP388_ReadBytes(bmp, ERR_REG, &cmd_err_status, 1);
 8004ab0:	f107 020c 	add.w	r2, r7, #12
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	2102      	movs	r1, #2
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 fa6e 	bl	8004f9a <BMP388_ReadBytes>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	73fb      	strb	r3, [r7, #15]
			if((cmd_err_status & CMD) || (rslt != HAL_OK)){
 8004ac2:	7b3b      	ldrb	r3, [r7, #12]
 8004ac4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d102      	bne.n	8004ad2 <BMP388_SoftReset+0x6e>
 8004acc:	7bfb      	ldrb	r3, [r7, #15]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <BMP388_SoftReset+0x76>
				return rslt;
 8004ad2:	7bfb      	ldrb	r3, [r7, #15]
 8004ad4:	e002      	b.n	8004adc <BMP388_SoftReset+0x78>
			}
		}
		else{
			return rslt;
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	e000      	b.n	8004adc <BMP388_SoftReset+0x78>
		}
	}

	return rslt;
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <BMP388_GetCalibData>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_GetCalibData(BMP388_HandleTypeDef *bmp){
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b090      	sub	sp, #64	; 0x40
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rslt;
	uint8_t calib_buff[BMP388_CALIBDATA_LEN] = {0};
 8004aec:	2300      	movs	r3, #0
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	f107 0310 	add.w	r3, r7, #16
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]
 8004af8:	605a      	str	r2, [r3, #4]
 8004afa:	609a      	str	r2, [r3, #8]
 8004afc:	60da      	str	r2, [r3, #12]
 8004afe:	741a      	strb	r2, [r3, #16]
	int8_t		raw_par_p8;
	int16_t		raw_par_p9;
	int8_t		raw_par_p10;
	int8_t		raw_par_p11;

	rslt = BMP388_ReadBytes(bmp, CALIB_DATA, calib_buff, BMP388_CALIBDATA_LEN);
 8004b00:	f107 020c 	add.w	r2, r7, #12
 8004b04:	2315      	movs	r3, #21
 8004b06:	2131      	movs	r1, #49	; 0x31
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fa46 	bl	8004f9a <BMP388_ReadBytes>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	float temp_var;
	if(rslt == HAL_OK){
 8004b14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f040 812f 	bne.w	8004d7c <BMP388_GetCalibData+0x298>
		// PAR_T1
		temp_var = 0.00390625f;
 8004b1e:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 8004b22:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t1 = ((uint16_t)calib_buff[1] << 8) | (uint16_t)calib_buff[0];
 8004b24:	7b7b      	ldrb	r3, [r7, #13]
 8004b26:	021b      	lsls	r3, r3, #8
 8004b28:	b21a      	sxth	r2, r3
 8004b2a:	7b3b      	ldrb	r3, [r7, #12]
 8004b2c:	b21b      	sxth	r3, r3
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	b21b      	sxth	r3, r3
 8004b32:	86fb      	strh	r3, [r7, #54]	; 0x36
		bmp->_calib_data.par_t1 = (float)raw_par_t1 / temp_var;
 8004b34:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004b36:	ee07 3a90 	vmov	s15, r3
 8004b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b3e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004b42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	edc3 7a02 	vstr	s15, [r3, #8]
		// PAR_T2
		temp_var = 1073741824.f;
 8004b4c:	f04f 439d 	mov.w	r3, #1317011456	; 0x4e800000
 8004b50:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t2 = ((uint16_t)calib_buff[3] << 8) | (uint16_t)calib_buff[2];
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	b21a      	sxth	r2, r3
 8004b58:	7bbb      	ldrb	r3, [r7, #14]
 8004b5a:	b21b      	sxth	r3, r3
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	b21b      	sxth	r3, r3
 8004b60:	86bb      	strh	r3, [r7, #52]	; 0x34
		bmp->_calib_data.par_t2 = (float)raw_par_t2 / temp_var;
 8004b62:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004b64:	ee07 3a90 	vmov	s15, r3
 8004b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b6c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004b70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	edc3 7a03 	vstr	s15, [r3, #12]
		// PAR_T3
		temp_var = 281474976710656.f;
 8004b7a:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004b7e:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t3 = calib_buff[4];
 8004b80:	7c3b      	ldrb	r3, [r7, #16]
 8004b82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		bmp->_calib_data.par_t3 = (float)raw_par_t3 / temp_var;
 8004b86:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004b8a:	ee07 3a90 	vmov	s15, r3
 8004b8e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004b92:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004b96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	edc3 7a04 	vstr	s15, [r3, #16]
		// PAR_P1
		temp_var = 1048576.f;
 8004ba0:	f04f 4393 	mov.w	r3, #1233125376	; 0x49800000
 8004ba4:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p1 = ((int16_t)calib_buff[6] << 8) | (int16_t)calib_buff[5];
 8004ba6:	7cbb      	ldrb	r3, [r7, #18]
 8004ba8:	021b      	lsls	r3, r3, #8
 8004baa:	b21a      	sxth	r2, r3
 8004bac:	7c7b      	ldrb	r3, [r7, #17]
 8004bae:	b21b      	sxth	r3, r3
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	863b      	strh	r3, [r7, #48]	; 0x30
		bmp->_calib_data.par_p1 = ((float)raw_par_p1 - 16384) / temp_var;
 8004bb4:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8004bb8:	ee07 3a90 	vmov	s15, r3
 8004bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bc0:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8004d88 <BMP388_GetCalibData+0x2a4>
 8004bc4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004bc8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004bcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	edc3 7a05 	vstr	s15, [r3, #20]
		// PAR_P2
		temp_var = 536870912.f;
 8004bd6:	f04f 439c 	mov.w	r3, #1308622848	; 0x4e000000
 8004bda:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p2 = ((int16_t)calib_buff[8] << 8) | (int16_t)calib_buff[7];
 8004bdc:	7d3b      	ldrb	r3, [r7, #20]
 8004bde:	021b      	lsls	r3, r3, #8
 8004be0:	b21a      	sxth	r2, r3
 8004be2:	7cfb      	ldrb	r3, [r7, #19]
 8004be4:	b21b      	sxth	r3, r3
 8004be6:	4313      	orrs	r3, r2
 8004be8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		bmp->_calib_data.par_p2 = ((float)raw_par_p2 - 16384) / temp_var;
 8004bea:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8004bee:	ee07 3a90 	vmov	s15, r3
 8004bf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bf6:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8004d88 <BMP388_GetCalibData+0x2a4>
 8004bfa:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004bfe:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004c02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	edc3 7a06 	vstr	s15, [r3, #24]
		// PAR_P3
		temp_var = 4294967296.f;
 8004c0c:	f04f 439f 	mov.w	r3, #1333788672	; 0x4f800000
 8004c10:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p3 = (int8_t)calib_buff[9];
 8004c12:	7d7b      	ldrb	r3, [r7, #21]
 8004c14:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		bmp->_calib_data.par_p3 = (float)raw_par_p3 / temp_var;
 8004c18:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8004c1c:	ee07 3a90 	vmov	s15, r3
 8004c20:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004c24:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004c28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	edc3 7a07 	vstr	s15, [r3, #28]
		// PAR_P4
		temp_var = 137438953472.f;
 8004c32:	f04f 43a4 	mov.w	r3, #1375731712	; 0x52000000
 8004c36:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p4 = (int8_t)calib_buff[10];
 8004c38:	7dbb      	ldrb	r3, [r7, #22]
 8004c3a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		bmp->_calib_data.par_p4 = (float)raw_par_p4 / temp_var;
 8004c3e:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8004c42:	ee07 3a90 	vmov	s15, r3
 8004c46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004c4a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	edc3 7a08 	vstr	s15, [r3, #32]
		// PAR_P5
		temp_var = 0.125f;
 8004c58:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
 8004c5c:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p5 = ((uint16_t)calib_buff[12] << 8) | (uint16_t)calib_buff[11];
 8004c5e:	7e3b      	ldrb	r3, [r7, #24]
 8004c60:	021b      	lsls	r3, r3, #8
 8004c62:	b21a      	sxth	r2, r3
 8004c64:	7dfb      	ldrb	r3, [r7, #23]
 8004c66:	b21b      	sxth	r3, r3
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	b21b      	sxth	r3, r3
 8004c6c:	857b      	strh	r3, [r7, #42]	; 0x2a
		bmp->_calib_data.par_p5 = (float)raw_par_p5 / temp_var;
 8004c6e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004c70:	ee07 3a90 	vmov	s15, r3
 8004c74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c78:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004c7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		// PAR_P6
		temp_var = 64.f;
 8004c86:	f04f 4385 	mov.w	r3, #1115684864	; 0x42800000
 8004c8a:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p6 = ((uint16_t)calib_buff[14] << 8) | (uint16_t)calib_buff[13];
 8004c8c:	7ebb      	ldrb	r3, [r7, #26]
 8004c8e:	021b      	lsls	r3, r3, #8
 8004c90:	b21a      	sxth	r2, r3
 8004c92:	7e7b      	ldrb	r3, [r7, #25]
 8004c94:	b21b      	sxth	r3, r3
 8004c96:	4313      	orrs	r3, r2
 8004c98:	b21b      	sxth	r3, r3
 8004c9a:	853b      	strh	r3, [r7, #40]	; 0x28
		bmp->_calib_data.par_p6 = (float)raw_par_p6 / temp_var;
 8004c9c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ca6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		// PAR_P7
		temp_var = 256.f;
 8004cb4:	f04f 4387 	mov.w	r3, #1132462080	; 0x43800000
 8004cb8:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p7 = (int8_t)calib_buff[15];
 8004cba:	7efb      	ldrb	r3, [r7, #27]
 8004cbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		bmp->_calib_data.par_p7 = (float)raw_par_p7 / temp_var;
 8004cc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004cc4:	ee07 3a90 	vmov	s15, r3
 8004cc8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004ccc:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004cd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		// PAR_P8
		temp_var = 32768.f;
 8004cda:	f04f 438e 	mov.w	r3, #1191182336	; 0x47000000
 8004cde:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p8 = (int8_t)calib_buff[16];
 8004ce0:	7f3b      	ldrb	r3, [r7, #28]
 8004ce2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		bmp->_calib_data.par_p8 = (float)raw_par_p8 / temp_var;
 8004ce6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004cf2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004cf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		// PAR_P9
		temp_var = 281474976710656.f;
 8004d00:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004d04:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p9 = ((int16_t)calib_buff[18] << 8) | (int16_t)calib_buff[17];
 8004d06:	7fbb      	ldrb	r3, [r7, #30]
 8004d08:	021b      	lsls	r3, r3, #8
 8004d0a:	b21a      	sxth	r2, r3
 8004d0c:	7f7b      	ldrb	r3, [r7, #29]
 8004d0e:	b21b      	sxth	r3, r3
 8004d10:	4313      	orrs	r3, r2
 8004d12:	84bb      	strh	r3, [r7, #36]	; 0x24
		bmp->_calib_data.par_p9 = (float)raw_par_p9 / temp_var;
 8004d14:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8004d18:	ee07 3a90 	vmov	s15, r3
 8004d1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004d20:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		// PAR_P10
		temp_var = 281474976710656.f;
 8004d2e:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004d32:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p10 = (int8_t)calib_buff[19];
 8004d34:	7ffb      	ldrb	r3, [r7, #31]
 8004d36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		bmp->_calib_data.par_p10 = (float)raw_par_p10 / temp_var;
 8004d3a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8004d3e:	ee07 3a90 	vmov	s15, r3
 8004d42:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004d46:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		// PAR_P11
		temp_var = 36893488147419103232.f;
 8004d54:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8004d58:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p11 = (int8_t)calib_buff[20];
 8004d5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004d5e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		bmp->_calib_data.par_p11 = (float)raw_par_p11 / temp_var;
 8004d62:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8004d66:	ee07 3a90 	vmov	s15, r3
 8004d6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004d6e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	}
	return rslt;
 8004d7c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3740      	adds	r7, #64	; 0x40
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	46800000 	.word	0x46800000

08004d8c <BMP388_CompensateTemp>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
float BMP388_CompensateTemp(BMP388_HandleTypeDef *bmp, uint32_t raw_temp, float *temp){
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
    float partial_data1 = (float)(raw_temp - bmp->_calib_data.par_t1);;
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	ee07 3a90 	vmov	s15, r3
 8004d9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	edd3 7a02 	vldr	s15, [r3, #8]
 8004da8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dac:	edc7 7a05 	vstr	s15, [r7, #20]
    float partial_data2 = (float)(partial_data1 * bmp->_calib_data.par_t2);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	edd3 7a03 	vldr	s15, [r3, #12]
 8004db6:	ed97 7a05 	vldr	s14, [r7, #20]
 8004dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dbe:	edc7 7a04 	vstr	s15, [r7, #16]

    *temp = partial_data2 + (partial_data1 * partial_data1) * bmp->_calib_data.par_t3;
 8004dc2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004dc6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	edd3 7a04 	vldr	s15, [r3, #16]
 8004dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004dd4:	edd7 7a04 	vldr	s15, [r7, #16]
 8004dd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	edc3 7a00 	vstr	s15, [r3]

    return *temp;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	ee07 3a90 	vmov	s15, r3
}
 8004dea:	eeb0 0a67 	vmov.f32	s0, s15
 8004dee:	371c      	adds	r7, #28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <BMP388_CompensatePress>:
 *	@param[out] press		: Measured pressure in Pa
 *
 *  @return Status of execution
 *  @retval = press			: Compensated pressure value
 */
float BMP388_CompensatePress(BMP388_HandleTypeDef *bmp, float temp, uint32_t raw_press, float *press){
 8004df8:	b480      	push	{r7}
 8004dfa:	b08b      	sub	sp, #44	; 0x2c
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	ed87 0a02 	vstr	s0, [r7, #8]
 8004e04:	6079      	str	r1, [r7, #4]
 8004e06:	603a      	str	r2, [r7, #0]
    float partial_out1;
    float partial_out2;



    partial_data1 = bmp->_calib_data.par_p6 * temp;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004e0e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e16:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p7 * (temp * temp);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004e20:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e24:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e2c:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = bmp->_calib_data.par_p8 * (temp * temp * temp);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004e36:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e3a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8004e3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e4a:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_out1 = bmp->_calib_data.par_p5 + partial_data1 + partial_data2 + partial_data3;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004e54:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004e58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e5c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004e60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e64:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e6c:	edc7 7a06 	vstr	s15, [r7, #24]

    partial_data1 = bmp->_calib_data.par_p2 * temp;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e76:	ed97 7a02 	vldr	s14, [r7, #8]
 8004e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e7e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p3 * (temp * temp);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	ed93 7a07 	vldr	s14, [r3, #28]
 8004e88:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e8c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e94:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = bmp->_calib_data.par_p4 * (temp * temp * temp);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	ed93 7a08 	vldr	s14, [r3, #32]
 8004e9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004ea2:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8004ea6:	edd7 7a02 	vldr	s15, [r7, #8]
 8004eaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eb2:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_out2 = (float)raw_press * (bmp->_calib_data.par_p1 + partial_data1 + partial_data2 + partial_data3);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	ee07 3a90 	vmov	s15, r3
 8004ebc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	edd3 6a05 	vldr	s13, [r3, #20]
 8004ec6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004eca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8004ece:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ed2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8004ed6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ee2:	edc7 7a05 	vstr	s15, [r7, #20]

    partial_data1 = (float)raw_press * (float)raw_press;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	ee07 3a90 	vmov	s15, r3
 8004eec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	ee07 3a90 	vmov	s15, r3
 8004ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004efe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p9 + bmp->_calib_data.par_p10 * temp;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8004f0e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004f12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f1a:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = partial_data1 * partial_data2;
 8004f1e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004f22:	edd7 7a08 	vldr	s15, [r7, #32]
 8004f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f2a:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_data4 = partial_data3 + ((float)raw_press * (float)raw_press * (float)raw_press) * bmp->_calib_data.par_p11;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	ee07 3a90 	vmov	s15, r3
 8004f34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	ee07 3a90 	vmov	s15, r3
 8004f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	ee07 3a90 	vmov	s15, r3
 8004f4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f5e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004f62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f66:	edc7 7a04 	vstr	s15, [r7, #16]

    *press = partial_out1 + partial_out2 + partial_data4;
 8004f6a:	ed97 7a06 	vldr	s14, [r7, #24]
 8004f6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004f76:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	edc3 7a00 	vstr	s15, [r3]

    return *press;
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	ee07 3a90 	vmov	s15, r3
}
 8004f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8004f90:	372c      	adds	r7, #44	; 0x2c
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <BMP388_ReadBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_ReadBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b088      	sub	sp, #32
 8004f9e:	af04      	add	r7, sp, #16
 8004fa0:	60f8      	str	r0, [r7, #12]
 8004fa2:	607a      	str	r2, [r7, #4]
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	72fb      	strb	r3, [r7, #11]
 8004faa:	4613      	mov	r3, r2
 8004fac:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(bmp->_hi2c, BMP388_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6818      	ldr	r0, [r3, #0]
 8004fb2:	7afb      	ldrb	r3, [r7, #11]
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	7abb      	ldrb	r3, [r7, #10]
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	2164      	movs	r1, #100	; 0x64
 8004fbc:	9102      	str	r1, [sp, #8]
 8004fbe:	9301      	str	r3, [sp, #4]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	21ec      	movs	r1, #236	; 0xec
 8004fc8:	f001 fd14 	bl	80069f4 <HAL_I2C_Mem_Read>
 8004fcc:	4603      	mov	r3, r0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <BMP388_WriteBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_WriteBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b088      	sub	sp, #32
 8004fda:	af04      	add	r7, sp, #16
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	607a      	str	r2, [r7, #4]
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	72fb      	strb	r3, [r7, #11]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Write(bmp->_hi2c, BMP388_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6818      	ldr	r0, [r3, #0]
 8004fee:	7afb      	ldrb	r3, [r7, #11]
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	7abb      	ldrb	r3, [r7, #10]
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	2164      	movs	r1, #100	; 0x64
 8004ff8:	9102      	str	r1, [sp, #8]
 8004ffa:	9301      	str	r3, [sp, #4]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	2301      	movs	r3, #1
 8005002:	21ec      	movs	r1, #236	; 0xec
 8005004:	f001 fbfc 	bl	8006800 <HAL_I2C_Mem_Write>
 8005008:	4603      	mov	r3, r0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <set_duty_Oneshot42>:
#define P_yaw 5
#define D_yaw 0



void set_duty_Oneshot42(TIM_HandleTypeDef* const pwmHandle1, uint16_t ref_1, uint16_t ref_2, uint16_t ref_3, uint16_t ref_4){
 8005012:	b480      	push	{r7}
 8005014:	b085      	sub	sp, #20
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	4608      	mov	r0, r1
 800501c:	4611      	mov	r1, r2
 800501e:	461a      	mov	r2, r3
 8005020:	4603      	mov	r3, r0
 8005022:	817b      	strh	r3, [r7, #10]
 8005024:	460b      	mov	r3, r1
 8005026:	813b      	strh	r3, [r7, #8]
 8005028:	4613      	mov	r3, r2
 800502a:	80fb      	strh	r3, [r7, #6]
	// Multishot42 12 kHz PSC 7-1, ARR 1000-1 -> 1000 = 100%, 500 = stop, ?0 = -100%?
	pwmHandle1 -> Instance -> CCR1 = ref_1;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	897a      	ldrh	r2, [r7, #10]
 8005032:	635a      	str	r2, [r3, #52]	; 0x34
	pwmHandle1 -> Instance -> CCR2 = ref_2;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	893a      	ldrh	r2, [r7, #8]
 800503a:	639a      	str	r2, [r3, #56]	; 0x38
	pwmHandle1 -> Instance -> CCR3 = ref_3;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	88fa      	ldrh	r2, [r7, #6]
 8005042:	63da      	str	r2, [r3, #60]	; 0x3c
	pwmHandle1 -> Instance -> CCR4 = ref_4;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	8b3a      	ldrh	r2, [r7, #24]
 800504a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800504c:	bf00      	nop
 800504e:	3714      	adds	r7, #20
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <CRSFtoDuty>:

float CRSFtoDuty(uint16_t CRSF_val){
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	4603      	mov	r3, r0
 8005060:	80fb      	strh	r3, [r7, #6]
	float Duty;
//	Duty = 550+((float)(CRSF_val-172))/4.1; // minimum duty 55% max duty 95%
	Duty = 550+((float)(CRSF_val-172))/4.1*0.6; //for safety reasons minimum duty 55% max duty 79%
 8005062:	88fb      	ldrh	r3, [r7, #6]
 8005064:	3bac      	subs	r3, #172	; 0xac
 8005066:	ee07 3a90 	vmov	s15, r3
 800506a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800506e:	ee17 0a90 	vmov	r0, s15
 8005072:	f7fb fa69 	bl	8000548 <__aeabi_f2d>
 8005076:	a315      	add	r3, pc, #84	; (adr r3, 80050cc <CRSFtoDuty+0x74>)
 8005078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507c:	f7fb fbe6 	bl	800084c <__aeabi_ddiv>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4610      	mov	r0, r2
 8005086:	4619      	mov	r1, r3
 8005088:	a312      	add	r3, pc, #72	; (adr r3, 80050d4 <CRSFtoDuty+0x7c>)
 800508a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508e:	f7fb fab3 	bl	80005f8 <__aeabi_dmul>
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	4610      	mov	r0, r2
 8005098:	4619      	mov	r1, r3
 800509a:	f04f 0200 	mov.w	r2, #0
 800509e:	4b0a      	ldr	r3, [pc, #40]	; (80050c8 <CRSFtoDuty+0x70>)
 80050a0:	f7fb f8f4 	bl	800028c <__adddf3>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	4610      	mov	r0, r2
 80050aa:	4619      	mov	r1, r3
 80050ac:	f7fb fd9c 	bl	8000be8 <__aeabi_d2f>
 80050b0:	4603      	mov	r3, r0
 80050b2:	60fb      	str	r3, [r7, #12]
	return Duty;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	ee07 3a90 	vmov	s15, r3
}
 80050ba:	eeb0 0a67 	vmov.f32	s0, s15
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	f3af 8000 	nop.w
 80050c8:	40813000 	.word	0x40813000
 80050cc:	66666666 	.word	0x66666666
 80050d0:	40106666 	.word	0x40106666
 80050d4:	33333333 	.word	0x33333333
 80050d8:	3fe33333 	.word	0x3fe33333

080050dc <CRSFtoPitch>:

float CRSFtoPitch(uint16_t CRSF_val){
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	4603      	mov	r3, r0
 80050e4:	80fb      	strh	r3, [r7, #6]
	float pitch;
	pitch = ((float)(CRSF_val-992))/820.0;
 80050e6:	88fb      	ldrh	r3, [r7, #6]
 80050e8:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 80050ec:	ee07 3a90 	vmov	s15, r3
 80050f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050f4:	eddf 6a07 	vldr	s13, [pc, #28]	; 8005114 <CRSFtoPitch+0x38>
 80050f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050fc:	edc7 7a03 	vstr	s15, [r7, #12]
	return pitch;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	ee07 3a90 	vmov	s15, r3
}
 8005106:	eeb0 0a67 	vmov.f32	s0, s15
 800510a:	3714      	adds	r7, #20
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	444d0000 	.word	0x444d0000

08005118 <CRSFtoRoll>:

float CRSFtoRoll(uint16_t CRSF_val){
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	4603      	mov	r3, r0
 8005120:	80fb      	strh	r3, [r7, #6]
	float roll;
	roll = ((float)(CRSF_val-992))/820.0;
 8005122:	88fb      	ldrh	r3, [r7, #6]
 8005124:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 8005128:	ee07 3a90 	vmov	s15, r3
 800512c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005130:	eddf 6a07 	vldr	s13, [pc, #28]	; 8005150 <CRSFtoRoll+0x38>
 8005134:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005138:	edc7 7a03 	vstr	s15, [r7, #12]
	return roll;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	ee07 3a90 	vmov	s15, r3
}
 8005142:	eeb0 0a67 	vmov.f32	s0, s15
 8005146:	3714      	adds	r7, #20
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr
 8005150:	444d0000 	.word	0x444d0000

08005154 <CRSFtoYaw>:

float CRSFtoYaw(uint16_t CRSF_val){
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	4603      	mov	r3, r0
 800515c:	80fb      	strh	r3, [r7, #6]
	float yaw;
	yaw = ((float)(CRSF_val-992))/820.0;
 800515e:	88fb      	ldrh	r3, [r7, #6]
 8005160:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 8005164:	ee07 3a90 	vmov	s15, r3
 8005168:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800516c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800518c <CRSFtoYaw+0x38>
 8005170:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005174:	edc7 7a03 	vstr	s15, [r7, #12]
	return yaw;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	ee07 3a90 	vmov	s15, r3
}
 800517e:	eeb0 0a67 	vmov.f32	s0, s15
 8005182:	3714      	adds	r7, #20
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr
 800518c:	444d0000 	.word	0x444d0000

08005190 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005194:	4b0e      	ldr	r3, [pc, #56]	; (80051d0 <HAL_Init+0x40>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a0d      	ldr	r2, [pc, #52]	; (80051d0 <HAL_Init+0x40>)
 800519a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800519e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80051a0:	4b0b      	ldr	r3, [pc, #44]	; (80051d0 <HAL_Init+0x40>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a0a      	ldr	r2, [pc, #40]	; (80051d0 <HAL_Init+0x40>)
 80051a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80051ac:	4b08      	ldr	r3, [pc, #32]	; (80051d0 <HAL_Init+0x40>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a07      	ldr	r2, [pc, #28]	; (80051d0 <HAL_Init+0x40>)
 80051b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051b8:	2003      	movs	r0, #3
 80051ba:	f000 fbb1 	bl	8005920 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80051be:	200f      	movs	r0, #15
 80051c0:	f000 f808 	bl	80051d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80051c4:	f7fe fa44 	bl	8003650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	40023c00 	.word	0x40023c00

080051d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80051dc:	4b12      	ldr	r3, [pc, #72]	; (8005228 <HAL_InitTick+0x54>)
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	4b12      	ldr	r3, [pc, #72]	; (800522c <HAL_InitTick+0x58>)
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	4619      	mov	r1, r3
 80051e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80051ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fbc9 	bl	800598a <HAL_SYSTICK_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d001      	beq.n	8005202 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e00e      	b.n	8005220 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b0f      	cmp	r3, #15
 8005206:	d80a      	bhi.n	800521e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005208:	2200      	movs	r2, #0
 800520a:	6879      	ldr	r1, [r7, #4]
 800520c:	f04f 30ff 	mov.w	r0, #4294967295
 8005210:	f000 fb91 	bl	8005936 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005214:	4a06      	ldr	r2, [pc, #24]	; (8005230 <HAL_InitTick+0x5c>)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800521a:	2300      	movs	r3, #0
 800521c:	e000      	b.n	8005220 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
}
 8005220:	4618      	mov	r0, r3
 8005222:	3708      	adds	r7, #8
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	2000000c 	.word	0x2000000c
 800522c:	20000014 	.word	0x20000014
 8005230:	20000010 	.word	0x20000010

08005234 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005234:	b480      	push	{r7}
 8005236:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005238:	4b06      	ldr	r3, [pc, #24]	; (8005254 <HAL_IncTick+0x20>)
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	461a      	mov	r2, r3
 800523e:	4b06      	ldr	r3, [pc, #24]	; (8005258 <HAL_IncTick+0x24>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4413      	add	r3, r2
 8005244:	4a04      	ldr	r2, [pc, #16]	; (8005258 <HAL_IncTick+0x24>)
 8005246:	6013      	str	r3, [r2, #0]
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	20000014 	.word	0x20000014
 8005258:	20002b1c 	.word	0x20002b1c

0800525c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
  return uwTick;
 8005260:	4b03      	ldr	r3, [pc, #12]	; (8005270 <HAL_GetTick+0x14>)
 8005262:	681b      	ldr	r3, [r3, #0]
}
 8005264:	4618      	mov	r0, r3
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	20002b1c 	.word	0x20002b1c

08005274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800527c:	f7ff ffee 	bl	800525c <HAL_GetTick>
 8005280:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528c:	d005      	beq.n	800529a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <HAL_Delay+0x44>)
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	461a      	mov	r2, r3
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	4413      	add	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800529a:	bf00      	nop
 800529c:	f7ff ffde 	bl	800525c <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d8f7      	bhi.n	800529c <HAL_Delay+0x28>
  {
  }
}
 80052ac:	bf00      	nop
 80052ae:	bf00      	nop
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000014 	.word	0x20000014

080052bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052c4:	2300      	movs	r3, #0
 80052c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e033      	b.n	800533a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d109      	bne.n	80052ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7fe f9e4 	bl	80036a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	f003 0310 	and.w	r3, r3, #16
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d118      	bne.n	800532c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005302:	f023 0302 	bic.w	r3, r3, #2
 8005306:	f043 0202 	orr.w	r2, r3, #2
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f93a 	bl	8005588 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531e:	f023 0303 	bic.w	r3, r3, #3
 8005322:	f043 0201 	orr.w	r2, r3, #1
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	641a      	str	r2, [r3, #64]	; 0x40
 800532a:	e001      	b.n	8005330 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005338:	7bfb      	ldrb	r3, [r7, #15]
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
	...

08005344 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800534e:	2300      	movs	r3, #0
 8005350:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_ADC_ConfigChannel+0x1c>
 800535c:	2302      	movs	r3, #2
 800535e:	e105      	b.n	800556c <HAL_ADC_ConfigChannel+0x228>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b09      	cmp	r3, #9
 800536e:	d925      	bls.n	80053bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68d9      	ldr	r1, [r3, #12]
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	b29b      	uxth	r3, r3
 800537c:	461a      	mov	r2, r3
 800537e:	4613      	mov	r3, r2
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	4413      	add	r3, r2
 8005384:	3b1e      	subs	r3, #30
 8005386:	2207      	movs	r2, #7
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	43da      	mvns	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	400a      	ands	r2, r1
 8005394:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	68d9      	ldr	r1, [r3, #12]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	689a      	ldr	r2, [r3, #8]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	4618      	mov	r0, r3
 80053a8:	4603      	mov	r3, r0
 80053aa:	005b      	lsls	r3, r3, #1
 80053ac:	4403      	add	r3, r0
 80053ae:	3b1e      	subs	r3, #30
 80053b0:	409a      	lsls	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	60da      	str	r2, [r3, #12]
 80053ba:	e022      	b.n	8005402 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6919      	ldr	r1, [r3, #16]
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	461a      	mov	r2, r3
 80053ca:	4613      	mov	r3, r2
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	4413      	add	r3, r2
 80053d0:	2207      	movs	r2, #7
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	43da      	mvns	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	400a      	ands	r2, r1
 80053de:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6919      	ldr	r1, [r3, #16]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	689a      	ldr	r2, [r3, #8]
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	4618      	mov	r0, r3
 80053f2:	4603      	mov	r3, r0
 80053f4:	005b      	lsls	r3, r3, #1
 80053f6:	4403      	add	r3, r0
 80053f8:	409a      	lsls	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	2b06      	cmp	r3, #6
 8005408:	d824      	bhi.n	8005454 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	4613      	mov	r3, r2
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	4413      	add	r3, r2
 800541a:	3b05      	subs	r3, #5
 800541c:	221f      	movs	r2, #31
 800541e:	fa02 f303 	lsl.w	r3, r2, r3
 8005422:	43da      	mvns	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	400a      	ands	r2, r1
 800542a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	b29b      	uxth	r3, r3
 8005438:	4618      	mov	r0, r3
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	4613      	mov	r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	4413      	add	r3, r2
 8005444:	3b05      	subs	r3, #5
 8005446:	fa00 f203 	lsl.w	r2, r0, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	635a      	str	r2, [r3, #52]	; 0x34
 8005452:	e04c      	b.n	80054ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	2b0c      	cmp	r3, #12
 800545a:	d824      	bhi.n	80054a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685a      	ldr	r2, [r3, #4]
 8005466:	4613      	mov	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	3b23      	subs	r3, #35	; 0x23
 800546e:	221f      	movs	r2, #31
 8005470:	fa02 f303 	lsl.w	r3, r2, r3
 8005474:	43da      	mvns	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	400a      	ands	r2, r1
 800547c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	b29b      	uxth	r3, r3
 800548a:	4618      	mov	r0, r3
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	4613      	mov	r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4413      	add	r3, r2
 8005496:	3b23      	subs	r3, #35	; 0x23
 8005498:	fa00 f203 	lsl.w	r2, r0, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	631a      	str	r2, [r3, #48]	; 0x30
 80054a4:	e023      	b.n	80054ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4413      	add	r3, r2
 80054b6:	3b41      	subs	r3, #65	; 0x41
 80054b8:	221f      	movs	r2, #31
 80054ba:	fa02 f303 	lsl.w	r3, r2, r3
 80054be:	43da      	mvns	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	400a      	ands	r2, r1
 80054c6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	4618      	mov	r0, r3
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	4613      	mov	r3, r2
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	4413      	add	r3, r2
 80054e0:	3b41      	subs	r3, #65	; 0x41
 80054e2:	fa00 f203 	lsl.w	r2, r0, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054ee:	4b22      	ldr	r3, [pc, #136]	; (8005578 <HAL_ADC_ConfigChannel+0x234>)
 80054f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a21      	ldr	r2, [pc, #132]	; (800557c <HAL_ADC_ConfigChannel+0x238>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d109      	bne.n	8005510 <HAL_ADC_ConfigChannel+0x1cc>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b12      	cmp	r3, #18
 8005502:	d105      	bne.n	8005510 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a19      	ldr	r2, [pc, #100]	; (800557c <HAL_ADC_ConfigChannel+0x238>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d123      	bne.n	8005562 <HAL_ADC_ConfigChannel+0x21e>
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2b10      	cmp	r3, #16
 8005520:	d003      	beq.n	800552a <HAL_ADC_ConfigChannel+0x1e6>
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b11      	cmp	r3, #17
 8005528:	d11b      	bne.n	8005562 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2b10      	cmp	r3, #16
 800553c:	d111      	bne.n	8005562 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800553e:	4b10      	ldr	r3, [pc, #64]	; (8005580 <HAL_ADC_ConfigChannel+0x23c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a10      	ldr	r2, [pc, #64]	; (8005584 <HAL_ADC_ConfigChannel+0x240>)
 8005544:	fba2 2303 	umull	r2, r3, r2, r3
 8005548:	0c9a      	lsrs	r2, r3, #18
 800554a:	4613      	mov	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4413      	add	r3, r2
 8005550:	005b      	lsls	r3, r3, #1
 8005552:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005554:	e002      	b.n	800555c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	3b01      	subs	r3, #1
 800555a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1f9      	bne.n	8005556 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	40012300 	.word	0x40012300
 800557c:	40012000 	.word	0x40012000
 8005580:	2000000c 	.word	0x2000000c
 8005584:	431bde83 	.word	0x431bde83

08005588 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005588:	b480      	push	{r7}
 800558a:	b085      	sub	sp, #20
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005590:	4b79      	ldr	r3, [pc, #484]	; (8005778 <ADC_Init+0x1f0>)
 8005592:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	685a      	ldr	r2, [r3, #4]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	431a      	orrs	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	685a      	ldr	r2, [r3, #4]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	6859      	ldr	r1, [r3, #4]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	021a      	lsls	r2, r3, #8
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80055e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6859      	ldr	r1, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005602:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6899      	ldr	r1, [r3, #8]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68da      	ldr	r2, [r3, #12]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561a:	4a58      	ldr	r2, [pc, #352]	; (800577c <ADC_Init+0x1f4>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d022      	beq.n	8005666 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689a      	ldr	r2, [r3, #8]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800562e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6899      	ldr	r1, [r3, #8]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005650:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6899      	ldr	r1, [r3, #8]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	430a      	orrs	r2, r1
 8005662:	609a      	str	r2, [r3, #8]
 8005664:	e00f      	b.n	8005686 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	689a      	ldr	r2, [r3, #8]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005674:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005684:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f022 0202 	bic.w	r2, r2, #2
 8005694:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6899      	ldr	r1, [r3, #8]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	7e1b      	ldrb	r3, [r3, #24]
 80056a0:	005a      	lsls	r2, r3, #1
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d01b      	beq.n	80056ec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056c2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80056d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6859      	ldr	r1, [r3, #4]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056de:	3b01      	subs	r3, #1
 80056e0:	035a      	lsls	r2, r3, #13
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	430a      	orrs	r2, r1
 80056e8:	605a      	str	r2, [r3, #4]
 80056ea:	e007      	b.n	80056fc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800570a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	69db      	ldr	r3, [r3, #28]
 8005716:	3b01      	subs	r3, #1
 8005718:	051a      	lsls	r2, r3, #20
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005730:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6899      	ldr	r1, [r3, #8]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800573e:	025a      	lsls	r2, r3, #9
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005756:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6899      	ldr	r1, [r3, #8]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	029a      	lsls	r2, r3, #10
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	609a      	str	r2, [r3, #8]
}
 800576c:	bf00      	nop
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	40012300 	.word	0x40012300
 800577c:	0f000001 	.word	0x0f000001

08005780 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f003 0307 	and.w	r3, r3, #7
 800578e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005790:	4b0c      	ldr	r3, [pc, #48]	; (80057c4 <__NVIC_SetPriorityGrouping+0x44>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800579c:	4013      	ands	r3, r2
 800579e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057b2:	4a04      	ldr	r2, [pc, #16]	; (80057c4 <__NVIC_SetPriorityGrouping+0x44>)
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	60d3      	str	r3, [r2, #12]
}
 80057b8:	bf00      	nop
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	e000ed00 	.word	0xe000ed00

080057c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057cc:	4b04      	ldr	r3, [pc, #16]	; (80057e0 <__NVIC_GetPriorityGrouping+0x18>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	0a1b      	lsrs	r3, r3, #8
 80057d2:	f003 0307 	and.w	r3, r3, #7
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr
 80057e0:	e000ed00 	.word	0xe000ed00

080057e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	4603      	mov	r3, r0
 80057ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	db0b      	blt.n	800580e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057f6:	79fb      	ldrb	r3, [r7, #7]
 80057f8:	f003 021f 	and.w	r2, r3, #31
 80057fc:	4907      	ldr	r1, [pc, #28]	; (800581c <__NVIC_EnableIRQ+0x38>)
 80057fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	2001      	movs	r0, #1
 8005806:	fa00 f202 	lsl.w	r2, r0, r2
 800580a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800580e:	bf00      	nop
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	e000e100 	.word	0xe000e100

08005820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	4603      	mov	r3, r0
 8005828:	6039      	str	r1, [r7, #0]
 800582a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800582c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005830:	2b00      	cmp	r3, #0
 8005832:	db0a      	blt.n	800584a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	b2da      	uxtb	r2, r3
 8005838:	490c      	ldr	r1, [pc, #48]	; (800586c <__NVIC_SetPriority+0x4c>)
 800583a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800583e:	0112      	lsls	r2, r2, #4
 8005840:	b2d2      	uxtb	r2, r2
 8005842:	440b      	add	r3, r1
 8005844:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005848:	e00a      	b.n	8005860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	b2da      	uxtb	r2, r3
 800584e:	4908      	ldr	r1, [pc, #32]	; (8005870 <__NVIC_SetPriority+0x50>)
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	3b04      	subs	r3, #4
 8005858:	0112      	lsls	r2, r2, #4
 800585a:	b2d2      	uxtb	r2, r2
 800585c:	440b      	add	r3, r1
 800585e:	761a      	strb	r2, [r3, #24]
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	e000e100 	.word	0xe000e100
 8005870:	e000ed00 	.word	0xe000ed00

08005874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005874:	b480      	push	{r7}
 8005876:	b089      	sub	sp, #36	; 0x24
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	f1c3 0307 	rsb	r3, r3, #7
 800588e:	2b04      	cmp	r3, #4
 8005890:	bf28      	it	cs
 8005892:	2304      	movcs	r3, #4
 8005894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	3304      	adds	r3, #4
 800589a:	2b06      	cmp	r3, #6
 800589c:	d902      	bls.n	80058a4 <NVIC_EncodePriority+0x30>
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	3b03      	subs	r3, #3
 80058a2:	e000      	b.n	80058a6 <NVIC_EncodePriority+0x32>
 80058a4:	2300      	movs	r3, #0
 80058a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058a8:	f04f 32ff 	mov.w	r2, #4294967295
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	43da      	mvns	r2, r3
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	401a      	ands	r2, r3
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058bc:	f04f 31ff 	mov.w	r1, #4294967295
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	fa01 f303 	lsl.w	r3, r1, r3
 80058c6:	43d9      	mvns	r1, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058cc:	4313      	orrs	r3, r2
         );
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3724      	adds	r7, #36	; 0x24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
	...

080058dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	3b01      	subs	r3, #1
 80058e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80058ec:	d301      	bcc.n	80058f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058ee:	2301      	movs	r3, #1
 80058f0:	e00f      	b.n	8005912 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058f2:	4a0a      	ldr	r2, [pc, #40]	; (800591c <SysTick_Config+0x40>)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	3b01      	subs	r3, #1
 80058f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058fa:	210f      	movs	r1, #15
 80058fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005900:	f7ff ff8e 	bl	8005820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005904:	4b05      	ldr	r3, [pc, #20]	; (800591c <SysTick_Config+0x40>)
 8005906:	2200      	movs	r2, #0
 8005908:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800590a:	4b04      	ldr	r3, [pc, #16]	; (800591c <SysTick_Config+0x40>)
 800590c:	2207      	movs	r2, #7
 800590e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3708      	adds	r7, #8
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	e000e010 	.word	0xe000e010

08005920 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f7ff ff29 	bl	8005780 <__NVIC_SetPriorityGrouping>
}
 800592e:	bf00      	nop
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}

08005936 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005936:	b580      	push	{r7, lr}
 8005938:	b086      	sub	sp, #24
 800593a:	af00      	add	r7, sp, #0
 800593c:	4603      	mov	r3, r0
 800593e:	60b9      	str	r1, [r7, #8]
 8005940:	607a      	str	r2, [r7, #4]
 8005942:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005944:	2300      	movs	r3, #0
 8005946:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005948:	f7ff ff3e 	bl	80057c8 <__NVIC_GetPriorityGrouping>
 800594c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	68b9      	ldr	r1, [r7, #8]
 8005952:	6978      	ldr	r0, [r7, #20]
 8005954:	f7ff ff8e 	bl	8005874 <NVIC_EncodePriority>
 8005958:	4602      	mov	r2, r0
 800595a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800595e:	4611      	mov	r1, r2
 8005960:	4618      	mov	r0, r3
 8005962:	f7ff ff5d 	bl	8005820 <__NVIC_SetPriority>
}
 8005966:	bf00      	nop
 8005968:	3718      	adds	r7, #24
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b082      	sub	sp, #8
 8005972:	af00      	add	r7, sp, #0
 8005974:	4603      	mov	r3, r0
 8005976:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597c:	4618      	mov	r0, r3
 800597e:	f7ff ff31 	bl	80057e4 <__NVIC_EnableIRQ>
}
 8005982:	bf00      	nop
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b082      	sub	sp, #8
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7ff ffa2 	bl	80058dc <SysTick_Config>
 8005998:	4603      	mov	r3, r0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
	...

080059a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b086      	sub	sp, #24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80059ac:	2300      	movs	r3, #0
 80059ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80059b0:	f7ff fc54 	bl	800525c <HAL_GetTick>
 80059b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e099      	b.n	8005af4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f022 0201 	bic.w	r2, r2, #1
 80059de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059e0:	e00f      	b.n	8005a02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059e2:	f7ff fc3b 	bl	800525c <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b05      	cmp	r3, #5
 80059ee:	d908      	bls.n	8005a02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2220      	movs	r2, #32
 80059f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2203      	movs	r2, #3
 80059fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e078      	b.n	8005af4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1e8      	bne.n	80059e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	4b38      	ldr	r3, [pc, #224]	; (8005afc <HAL_DMA_Init+0x158>)
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	d107      	bne.n	8005a6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a64:	4313      	orrs	r3, r2
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	f023 0307 	bic.w	r3, r3, #7
 8005a82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	2b04      	cmp	r3, #4
 8005a94:	d117      	bne.n	8005ac6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00e      	beq.n	8005ac6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 fb01 	bl	80060b0 <DMA_CheckFifoParam>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d008      	beq.n	8005ac6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2240      	movs	r2, #64	; 0x40
 8005ab8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e016      	b.n	8005af4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 fab8 	bl	8006044 <DMA_CalcBaseAndBitshift>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005adc:	223f      	movs	r2, #63	; 0x3f
 8005ade:	409a      	lsls	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3718      	adds	r7, #24
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	f010803f 	.word	0xf010803f

08005b00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
 8005b0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d101      	bne.n	8005b26 <HAL_DMA_Start_IT+0x26>
 8005b22:	2302      	movs	r3, #2
 8005b24:	e040      	b.n	8005ba8 <HAL_DMA_Start_IT+0xa8>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d12f      	bne.n	8005b9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2202      	movs	r2, #2
 8005b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	68b9      	ldr	r1, [r7, #8]
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f000 fa4a 	bl	8005fe8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b58:	223f      	movs	r2, #63	; 0x3f
 8005b5a:	409a      	lsls	r2, r3
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f042 0216 	orr.w	r2, r2, #22
 8005b6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d007      	beq.n	8005b88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f042 0208 	orr.w	r2, r2, #8
 8005b86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f042 0201 	orr.w	r2, r2, #1
 8005b96:	601a      	str	r2, [r3, #0]
 8005b98:	e005      	b.n	8005ba6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bbc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005bbe:	f7ff fb4d 	bl	800525c <HAL_GetTick>
 8005bc2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d008      	beq.n	8005be2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2280      	movs	r2, #128	; 0x80
 8005bd4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e052      	b.n	8005c88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0216 	bic.w	r2, r2, #22
 8005bf0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	695a      	ldr	r2, [r3, #20]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d103      	bne.n	8005c12 <HAL_DMA_Abort+0x62>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d007      	beq.n	8005c22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f022 0208 	bic.w	r2, r2, #8
 8005c20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0201 	bic.w	r2, r2, #1
 8005c30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c32:	e013      	b.n	8005c5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c34:	f7ff fb12 	bl	800525c <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b05      	cmp	r3, #5
 8005c40:	d90c      	bls.n	8005c5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2220      	movs	r2, #32
 8005c46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2203      	movs	r2, #3
 8005c4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e015      	b.n	8005c88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1e4      	bne.n	8005c34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c6e:	223f      	movs	r2, #63	; 0x3f
 8005c70:	409a      	lsls	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d004      	beq.n	8005cae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2280      	movs	r2, #128	; 0x80
 8005ca8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e00c      	b.n	8005cc8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2205      	movs	r2, #5
 8005cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0201 	bic.w	r2, r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005ce0:	4b8e      	ldr	r3, [pc, #568]	; (8005f1c <HAL_DMA_IRQHandler+0x248>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a8e      	ldr	r2, [pc, #568]	; (8005f20 <HAL_DMA_IRQHandler+0x24c>)
 8005ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cea:	0a9b      	lsrs	r3, r3, #10
 8005cec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cf2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cfe:	2208      	movs	r2, #8
 8005d00:	409a      	lsls	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4013      	ands	r3, r2
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d01a      	beq.n	8005d40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d013      	beq.n	8005d40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f022 0204 	bic.w	r2, r2, #4
 8005d26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d2c:	2208      	movs	r2, #8
 8005d2e:	409a      	lsls	r2, r3
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d38:	f043 0201 	orr.w	r2, r3, #1
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d44:	2201      	movs	r2, #1
 8005d46:	409a      	lsls	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d012      	beq.n	8005d76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00b      	beq.n	8005d76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d62:	2201      	movs	r2, #1
 8005d64:	409a      	lsls	r2, r3
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d6e:	f043 0202 	orr.w	r2, r3, #2
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d7a:	2204      	movs	r2, #4
 8005d7c:	409a      	lsls	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	4013      	ands	r3, r2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d012      	beq.n	8005dac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00b      	beq.n	8005dac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d98:	2204      	movs	r2, #4
 8005d9a:	409a      	lsls	r2, r3
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da4:	f043 0204 	orr.w	r2, r3, #4
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005db0:	2210      	movs	r2, #16
 8005db2:	409a      	lsls	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	4013      	ands	r3, r2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d043      	beq.n	8005e44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0308 	and.w	r3, r3, #8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d03c      	beq.n	8005e44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dce:	2210      	movs	r2, #16
 8005dd0:	409a      	lsls	r2, r3
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d018      	beq.n	8005e16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d108      	bne.n	8005e04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d024      	beq.n	8005e44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	4798      	blx	r3
 8005e02:	e01f      	b.n	8005e44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d01b      	beq.n	8005e44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	4798      	blx	r3
 8005e14:	e016      	b.n	8005e44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d107      	bne.n	8005e34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 0208 	bic.w	r2, r2, #8
 8005e32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d003      	beq.n	8005e44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e48:	2220      	movs	r2, #32
 8005e4a:	409a      	lsls	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	4013      	ands	r3, r2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 808f 	beq.w	8005f74 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0310 	and.w	r3, r3, #16
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 8087 	beq.w	8005f74 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	409a      	lsls	r2, r3
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b05      	cmp	r3, #5
 8005e7c:	d136      	bne.n	8005eec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 0216 	bic.w	r2, r2, #22
 8005e8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	695a      	ldr	r2, [r3, #20]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d103      	bne.n	8005eae <HAL_DMA_IRQHandler+0x1da>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d007      	beq.n	8005ebe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0208 	bic.w	r2, r2, #8
 8005ebc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ec2:	223f      	movs	r2, #63	; 0x3f
 8005ec4:	409a      	lsls	r2, r3
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d07e      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	4798      	blx	r3
        }
        return;
 8005eea:	e079      	b.n	8005fe0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d01d      	beq.n	8005f36 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d10d      	bne.n	8005f24 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d031      	beq.n	8005f74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	4798      	blx	r3
 8005f18:	e02c      	b.n	8005f74 <HAL_DMA_IRQHandler+0x2a0>
 8005f1a:	bf00      	nop
 8005f1c:	2000000c 	.word	0x2000000c
 8005f20:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d023      	beq.n	8005f74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	4798      	blx	r3
 8005f34:	e01e      	b.n	8005f74 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10f      	bne.n	8005f64 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0210 	bic.w	r2, r2, #16
 8005f52:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d003      	beq.n	8005f74 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d032      	beq.n	8005fe2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d022      	beq.n	8005fce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2205      	movs	r2, #5
 8005f8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f022 0201 	bic.w	r2, r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	60bb      	str	r3, [r7, #8]
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d307      	bcc.n	8005fbc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1f2      	bne.n	8005fa0 <HAL_DMA_IRQHandler+0x2cc>
 8005fba:	e000      	b.n	8005fbe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005fbc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d005      	beq.n	8005fe2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	4798      	blx	r3
 8005fde:	e000      	b.n	8005fe2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005fe0:	bf00      	nop
    }
  }
}
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
 8005ff4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006004:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	2b40      	cmp	r3, #64	; 0x40
 8006014:	d108      	bne.n	8006028 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006026:	e007      	b.n	8006038 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68ba      	ldr	r2, [r7, #8]
 800602e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	60da      	str	r2, [r3, #12]
}
 8006038:	bf00      	nop
 800603a:	3714      	adds	r7, #20
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	b2db      	uxtb	r3, r3
 8006052:	3b10      	subs	r3, #16
 8006054:	4a14      	ldr	r2, [pc, #80]	; (80060a8 <DMA_CalcBaseAndBitshift+0x64>)
 8006056:	fba2 2303 	umull	r2, r3, r2, r3
 800605a:	091b      	lsrs	r3, r3, #4
 800605c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800605e:	4a13      	ldr	r2, [pc, #76]	; (80060ac <DMA_CalcBaseAndBitshift+0x68>)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4413      	add	r3, r2
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	461a      	mov	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2b03      	cmp	r3, #3
 8006070:	d909      	bls.n	8006086 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800607a:	f023 0303 	bic.w	r3, r3, #3
 800607e:	1d1a      	adds	r2, r3, #4
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	659a      	str	r2, [r3, #88]	; 0x58
 8006084:	e007      	b.n	8006096 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800608e:	f023 0303 	bic.w	r3, r3, #3
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	aaaaaaab 	.word	0xaaaaaaab
 80060ac:	08013f94 	.word	0x08013f94

080060b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060b8:	2300      	movs	r3, #0
 80060ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d11f      	bne.n	800610a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	d856      	bhi.n	800617e <DMA_CheckFifoParam+0xce>
 80060d0:	a201      	add	r2, pc, #4	; (adr r2, 80060d8 <DMA_CheckFifoParam+0x28>)
 80060d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d6:	bf00      	nop
 80060d8:	080060e9 	.word	0x080060e9
 80060dc:	080060fb 	.word	0x080060fb
 80060e0:	080060e9 	.word	0x080060e9
 80060e4:	0800617f 	.word	0x0800617f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d046      	beq.n	8006182 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060f8:	e043      	b.n	8006182 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006102:	d140      	bne.n	8006186 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006108:	e03d      	b.n	8006186 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006112:	d121      	bne.n	8006158 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2b03      	cmp	r3, #3
 8006118:	d837      	bhi.n	800618a <DMA_CheckFifoParam+0xda>
 800611a:	a201      	add	r2, pc, #4	; (adr r2, 8006120 <DMA_CheckFifoParam+0x70>)
 800611c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006120:	08006131 	.word	0x08006131
 8006124:	08006137 	.word	0x08006137
 8006128:	08006131 	.word	0x08006131
 800612c:	08006149 	.word	0x08006149
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	73fb      	strb	r3, [r7, #15]
      break;
 8006134:	e030      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800613a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800613e:	2b00      	cmp	r3, #0
 8006140:	d025      	beq.n	800618e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006146:	e022      	b.n	800618e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800614c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006150:	d11f      	bne.n	8006192 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006156:	e01c      	b.n	8006192 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	2b02      	cmp	r3, #2
 800615c:	d903      	bls.n	8006166 <DMA_CheckFifoParam+0xb6>
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b03      	cmp	r3, #3
 8006162:	d003      	beq.n	800616c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006164:	e018      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	73fb      	strb	r3, [r7, #15]
      break;
 800616a:	e015      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006170:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00e      	beq.n	8006196 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	73fb      	strb	r3, [r7, #15]
      break;
 800617c:	e00b      	b.n	8006196 <DMA_CheckFifoParam+0xe6>
      break;
 800617e:	bf00      	nop
 8006180:	e00a      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      break;
 8006182:	bf00      	nop
 8006184:	e008      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      break;
 8006186:	bf00      	nop
 8006188:	e006      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      break;
 800618a:	bf00      	nop
 800618c:	e004      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      break;
 800618e:	bf00      	nop
 8006190:	e002      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      break;   
 8006192:	bf00      	nop
 8006194:	e000      	b.n	8006198 <DMA_CheckFifoParam+0xe8>
      break;
 8006196:	bf00      	nop
    }
  } 
  
  return status; 
 8006198:	7bfb      	ldrb	r3, [r7, #15]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3714      	adds	r7, #20
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop

080061a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b089      	sub	sp, #36	; 0x24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80061b2:	2300      	movs	r3, #0
 80061b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80061b6:	2300      	movs	r3, #0
 80061b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80061ba:	2300      	movs	r3, #0
 80061bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061be:	2300      	movs	r3, #0
 80061c0:	61fb      	str	r3, [r7, #28]
 80061c2:	e16b      	b.n	800649c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80061c4:	2201      	movs	r2, #1
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	fa02 f303 	lsl.w	r3, r2, r3
 80061cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	697a      	ldr	r2, [r7, #20]
 80061d4:	4013      	ands	r3, r2
 80061d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	429a      	cmp	r2, r3
 80061de:	f040 815a 	bne.w	8006496 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f003 0303 	and.w	r3, r3, #3
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d005      	beq.n	80061fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d130      	bne.n	800625c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	005b      	lsls	r3, r3, #1
 8006204:	2203      	movs	r2, #3
 8006206:	fa02 f303 	lsl.w	r3, r2, r3
 800620a:	43db      	mvns	r3, r3
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	4013      	ands	r3, r2
 8006210:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	68da      	ldr	r2, [r3, #12]
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	005b      	lsls	r3, r3, #1
 800621a:	fa02 f303 	lsl.w	r3, r2, r3
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	4313      	orrs	r3, r2
 8006222:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	69ba      	ldr	r2, [r7, #24]
 8006228:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006230:	2201      	movs	r2, #1
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	fa02 f303 	lsl.w	r3, r2, r3
 8006238:	43db      	mvns	r3, r3
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	4013      	ands	r3, r2
 800623e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	091b      	lsrs	r3, r3, #4
 8006246:	f003 0201 	and.w	r2, r3, #1
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	fa02 f303 	lsl.w	r3, r2, r3
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	4313      	orrs	r3, r2
 8006254:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f003 0303 	and.w	r3, r3, #3
 8006264:	2b03      	cmp	r3, #3
 8006266:	d017      	beq.n	8006298 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	005b      	lsls	r3, r3, #1
 8006272:	2203      	movs	r2, #3
 8006274:	fa02 f303 	lsl.w	r3, r2, r3
 8006278:	43db      	mvns	r3, r3
 800627a:	69ba      	ldr	r2, [r7, #24]
 800627c:	4013      	ands	r3, r2
 800627e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	689a      	ldr	r2, [r3, #8]
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	005b      	lsls	r3, r3, #1
 8006288:	fa02 f303 	lsl.w	r3, r2, r3
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	4313      	orrs	r3, r2
 8006290:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f003 0303 	and.w	r3, r3, #3
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d123      	bne.n	80062ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	08da      	lsrs	r2, r3, #3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3208      	adds	r2, #8
 80062ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	f003 0307 	and.w	r3, r3, #7
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	220f      	movs	r2, #15
 80062bc:	fa02 f303 	lsl.w	r3, r2, r3
 80062c0:	43db      	mvns	r3, r3
 80062c2:	69ba      	ldr	r2, [r7, #24]
 80062c4:	4013      	ands	r3, r2
 80062c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	691a      	ldr	r2, [r3, #16]
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	69ba      	ldr	r2, [r7, #24]
 80062da:	4313      	orrs	r3, r2
 80062dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	08da      	lsrs	r2, r3, #3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	3208      	adds	r2, #8
 80062e6:	69b9      	ldr	r1, [r7, #24]
 80062e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	005b      	lsls	r3, r3, #1
 80062f6:	2203      	movs	r2, #3
 80062f8:	fa02 f303 	lsl.w	r3, r2, r3
 80062fc:	43db      	mvns	r3, r3
 80062fe:	69ba      	ldr	r2, [r7, #24]
 8006300:	4013      	ands	r3, r2
 8006302:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	f003 0203 	and.w	r2, r3, #3
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	005b      	lsls	r3, r3, #1
 8006310:	fa02 f303 	lsl.w	r3, r2, r3
 8006314:	69ba      	ldr	r2, [r7, #24]
 8006316:	4313      	orrs	r3, r2
 8006318:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	69ba      	ldr	r2, [r7, #24]
 800631e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006328:	2b00      	cmp	r3, #0
 800632a:	f000 80b4 	beq.w	8006496 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800632e:	2300      	movs	r3, #0
 8006330:	60fb      	str	r3, [r7, #12]
 8006332:	4b60      	ldr	r3, [pc, #384]	; (80064b4 <HAL_GPIO_Init+0x30c>)
 8006334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006336:	4a5f      	ldr	r2, [pc, #380]	; (80064b4 <HAL_GPIO_Init+0x30c>)
 8006338:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800633c:	6453      	str	r3, [r2, #68]	; 0x44
 800633e:	4b5d      	ldr	r3, [pc, #372]	; (80064b4 <HAL_GPIO_Init+0x30c>)
 8006340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006342:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006346:	60fb      	str	r3, [r7, #12]
 8006348:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800634a:	4a5b      	ldr	r2, [pc, #364]	; (80064b8 <HAL_GPIO_Init+0x310>)
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	089b      	lsrs	r3, r3, #2
 8006350:	3302      	adds	r3, #2
 8006352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006356:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	f003 0303 	and.w	r3, r3, #3
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	220f      	movs	r2, #15
 8006362:	fa02 f303 	lsl.w	r3, r2, r3
 8006366:	43db      	mvns	r3, r3
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	4013      	ands	r3, r2
 800636c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a52      	ldr	r2, [pc, #328]	; (80064bc <HAL_GPIO_Init+0x314>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d02b      	beq.n	80063ce <HAL_GPIO_Init+0x226>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a51      	ldr	r2, [pc, #324]	; (80064c0 <HAL_GPIO_Init+0x318>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d025      	beq.n	80063ca <HAL_GPIO_Init+0x222>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a50      	ldr	r2, [pc, #320]	; (80064c4 <HAL_GPIO_Init+0x31c>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d01f      	beq.n	80063c6 <HAL_GPIO_Init+0x21e>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a4f      	ldr	r2, [pc, #316]	; (80064c8 <HAL_GPIO_Init+0x320>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d019      	beq.n	80063c2 <HAL_GPIO_Init+0x21a>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a4e      	ldr	r2, [pc, #312]	; (80064cc <HAL_GPIO_Init+0x324>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d013      	beq.n	80063be <HAL_GPIO_Init+0x216>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a4d      	ldr	r2, [pc, #308]	; (80064d0 <HAL_GPIO_Init+0x328>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d00d      	beq.n	80063ba <HAL_GPIO_Init+0x212>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a4c      	ldr	r2, [pc, #304]	; (80064d4 <HAL_GPIO_Init+0x32c>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d007      	beq.n	80063b6 <HAL_GPIO_Init+0x20e>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a4b      	ldr	r2, [pc, #300]	; (80064d8 <HAL_GPIO_Init+0x330>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d101      	bne.n	80063b2 <HAL_GPIO_Init+0x20a>
 80063ae:	2307      	movs	r3, #7
 80063b0:	e00e      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063b2:	2308      	movs	r3, #8
 80063b4:	e00c      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063b6:	2306      	movs	r3, #6
 80063b8:	e00a      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063ba:	2305      	movs	r3, #5
 80063bc:	e008      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063be:	2304      	movs	r3, #4
 80063c0:	e006      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063c2:	2303      	movs	r3, #3
 80063c4:	e004      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063c6:	2302      	movs	r3, #2
 80063c8:	e002      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063ca:	2301      	movs	r3, #1
 80063cc:	e000      	b.n	80063d0 <HAL_GPIO_Init+0x228>
 80063ce:	2300      	movs	r3, #0
 80063d0:	69fa      	ldr	r2, [r7, #28]
 80063d2:	f002 0203 	and.w	r2, r2, #3
 80063d6:	0092      	lsls	r2, r2, #2
 80063d8:	4093      	lsls	r3, r2
 80063da:	69ba      	ldr	r2, [r7, #24]
 80063dc:	4313      	orrs	r3, r2
 80063de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80063e0:	4935      	ldr	r1, [pc, #212]	; (80064b8 <HAL_GPIO_Init+0x310>)
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	089b      	lsrs	r3, r3, #2
 80063e6:	3302      	adds	r3, #2
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80063ee:	4b3b      	ldr	r3, [pc, #236]	; (80064dc <HAL_GPIO_Init+0x334>)
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	43db      	mvns	r3, r3
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	4013      	ands	r3, r2
 80063fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d003      	beq.n	8006412 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800640a:	69ba      	ldr	r2, [r7, #24]
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	4313      	orrs	r3, r2
 8006410:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006412:	4a32      	ldr	r2, [pc, #200]	; (80064dc <HAL_GPIO_Init+0x334>)
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006418:	4b30      	ldr	r3, [pc, #192]	; (80064dc <HAL_GPIO_Init+0x334>)
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	43db      	mvns	r3, r3
 8006422:	69ba      	ldr	r2, [r7, #24]
 8006424:	4013      	ands	r3, r2
 8006426:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006434:	69ba      	ldr	r2, [r7, #24]
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	4313      	orrs	r3, r2
 800643a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800643c:	4a27      	ldr	r2, [pc, #156]	; (80064dc <HAL_GPIO_Init+0x334>)
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006442:	4b26      	ldr	r3, [pc, #152]	; (80064dc <HAL_GPIO_Init+0x334>)
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	43db      	mvns	r3, r3
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	4013      	ands	r3, r2
 8006450:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d003      	beq.n	8006466 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800645e:	69ba      	ldr	r2, [r7, #24]
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	4313      	orrs	r3, r2
 8006464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006466:	4a1d      	ldr	r2, [pc, #116]	; (80064dc <HAL_GPIO_Init+0x334>)
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800646c:	4b1b      	ldr	r3, [pc, #108]	; (80064dc <HAL_GPIO_Init+0x334>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	43db      	mvns	r3, r3
 8006476:	69ba      	ldr	r2, [r7, #24]
 8006478:	4013      	ands	r3, r2
 800647a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d003      	beq.n	8006490 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006488:	69ba      	ldr	r2, [r7, #24]
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	4313      	orrs	r3, r2
 800648e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006490:	4a12      	ldr	r2, [pc, #72]	; (80064dc <HAL_GPIO_Init+0x334>)
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	3301      	adds	r3, #1
 800649a:	61fb      	str	r3, [r7, #28]
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	2b0f      	cmp	r3, #15
 80064a0:	f67f ae90 	bls.w	80061c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80064a4:	bf00      	nop
 80064a6:	bf00      	nop
 80064a8:	3724      	adds	r7, #36	; 0x24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	40023800 	.word	0x40023800
 80064b8:	40013800 	.word	0x40013800
 80064bc:	40020000 	.word	0x40020000
 80064c0:	40020400 	.word	0x40020400
 80064c4:	40020800 	.word	0x40020800
 80064c8:	40020c00 	.word	0x40020c00
 80064cc:	40021000 	.word	0x40021000
 80064d0:	40021400 	.word	0x40021400
 80064d4:	40021800 	.word	0x40021800
 80064d8:	40021c00 	.word	0x40021c00
 80064dc:	40013c00 	.word	0x40013c00

080064e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	460b      	mov	r3, r1
 80064ea:	807b      	strh	r3, [r7, #2]
 80064ec:	4613      	mov	r3, r2
 80064ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064f0:	787b      	ldrb	r3, [r7, #1]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d003      	beq.n	80064fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064f6:	887a      	ldrh	r2, [r7, #2]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80064fc:	e003      	b.n	8006506 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80064fe:	887b      	ldrh	r3, [r7, #2]
 8006500:	041a      	lsls	r2, r3, #16
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	619a      	str	r2, [r3, #24]
}
 8006506:	bf00      	nop
 8006508:	370c      	adds	r7, #12
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr

08006512 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006512:	b480      	push	{r7}
 8006514:	b085      	sub	sp, #20
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
 800651a:	460b      	mov	r3, r1
 800651c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	695b      	ldr	r3, [r3, #20]
 8006522:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006524:	887a      	ldrh	r2, [r7, #2]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4013      	ands	r3, r2
 800652a:	041a      	lsls	r2, r3, #16
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	43d9      	mvns	r1, r3
 8006530:	887b      	ldrh	r3, [r7, #2]
 8006532:	400b      	ands	r3, r1
 8006534:	431a      	orrs	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	619a      	str	r2, [r3, #24]
}
 800653a:	bf00      	nop
 800653c:	3714      	adds	r7, #20
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
	...

08006548 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
 800654e:	4603      	mov	r3, r0
 8006550:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006552:	4b08      	ldr	r3, [pc, #32]	; (8006574 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006554:	695a      	ldr	r2, [r3, #20]
 8006556:	88fb      	ldrh	r3, [r7, #6]
 8006558:	4013      	ands	r3, r2
 800655a:	2b00      	cmp	r3, #0
 800655c:	d006      	beq.n	800656c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800655e:	4a05      	ldr	r2, [pc, #20]	; (8006574 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006560:	88fb      	ldrh	r3, [r7, #6]
 8006562:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006564:	88fb      	ldrh	r3, [r7, #6]
 8006566:	4618      	mov	r0, r3
 8006568:	f7fb fe66 	bl	8002238 <HAL_GPIO_EXTI_Callback>
  }
}
 800656c:	bf00      	nop
 800656e:	3708      	adds	r7, #8
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	40013c00 	.word	0x40013c00

08006578 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e12b      	b.n	80067e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d106      	bne.n	80065a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fd f928 	bl	80037f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2224      	movs	r2, #36	; 0x24
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f022 0201 	bic.w	r2, r2, #1
 80065ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80065dc:	f001 fbfc 	bl	8007dd8 <HAL_RCC_GetPCLK1Freq>
 80065e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	4a81      	ldr	r2, [pc, #516]	; (80067ec <HAL_I2C_Init+0x274>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d807      	bhi.n	80065fc <HAL_I2C_Init+0x84>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	4a80      	ldr	r2, [pc, #512]	; (80067f0 <HAL_I2C_Init+0x278>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	bf94      	ite	ls
 80065f4:	2301      	movls	r3, #1
 80065f6:	2300      	movhi	r3, #0
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	e006      	b.n	800660a <HAL_I2C_Init+0x92>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	4a7d      	ldr	r2, [pc, #500]	; (80067f4 <HAL_I2C_Init+0x27c>)
 8006600:	4293      	cmp	r3, r2
 8006602:	bf94      	ite	ls
 8006604:	2301      	movls	r3, #1
 8006606:	2300      	movhi	r3, #0
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e0e7      	b.n	80067e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	4a78      	ldr	r2, [pc, #480]	; (80067f8 <HAL_I2C_Init+0x280>)
 8006616:	fba2 2303 	umull	r2, r3, r2, r3
 800661a:	0c9b      	lsrs	r3, r3, #18
 800661c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68ba      	ldr	r2, [r7, #8]
 800662e:	430a      	orrs	r2, r1
 8006630:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	4a6a      	ldr	r2, [pc, #424]	; (80067ec <HAL_I2C_Init+0x274>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d802      	bhi.n	800664c <HAL_I2C_Init+0xd4>
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	3301      	adds	r3, #1
 800664a:	e009      	b.n	8006660 <HAL_I2C_Init+0xe8>
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006652:	fb02 f303 	mul.w	r3, r2, r3
 8006656:	4a69      	ldr	r2, [pc, #420]	; (80067fc <HAL_I2C_Init+0x284>)
 8006658:	fba2 2303 	umull	r2, r3, r2, r3
 800665c:	099b      	lsrs	r3, r3, #6
 800665e:	3301      	adds	r3, #1
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	6812      	ldr	r2, [r2, #0]
 8006664:	430b      	orrs	r3, r1
 8006666:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006672:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	495c      	ldr	r1, [pc, #368]	; (80067ec <HAL_I2C_Init+0x274>)
 800667c:	428b      	cmp	r3, r1
 800667e:	d819      	bhi.n	80066b4 <HAL_I2C_Init+0x13c>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	1e59      	subs	r1, r3, #1
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	fbb1 f3f3 	udiv	r3, r1, r3
 800668e:	1c59      	adds	r1, r3, #1
 8006690:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006694:	400b      	ands	r3, r1
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00a      	beq.n	80066b0 <HAL_I2C_Init+0x138>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	1e59      	subs	r1, r3, #1
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	005b      	lsls	r3, r3, #1
 80066a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80066a8:	3301      	adds	r3, #1
 80066aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066ae:	e051      	b.n	8006754 <HAL_I2C_Init+0x1dc>
 80066b0:	2304      	movs	r3, #4
 80066b2:	e04f      	b.n	8006754 <HAL_I2C_Init+0x1dc>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d111      	bne.n	80066e0 <HAL_I2C_Init+0x168>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	1e58      	subs	r0, r3, #1
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6859      	ldr	r1, [r3, #4]
 80066c4:	460b      	mov	r3, r1
 80066c6:	005b      	lsls	r3, r3, #1
 80066c8:	440b      	add	r3, r1
 80066ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80066ce:	3301      	adds	r3, #1
 80066d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	bf0c      	ite	eq
 80066d8:	2301      	moveq	r3, #1
 80066da:	2300      	movne	r3, #0
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	e012      	b.n	8006706 <HAL_I2C_Init+0x18e>
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	1e58      	subs	r0, r3, #1
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6859      	ldr	r1, [r3, #4]
 80066e8:	460b      	mov	r3, r1
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	440b      	add	r3, r1
 80066ee:	0099      	lsls	r1, r3, #2
 80066f0:	440b      	add	r3, r1
 80066f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80066f6:	3301      	adds	r3, #1
 80066f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	bf0c      	ite	eq
 8006700:	2301      	moveq	r3, #1
 8006702:	2300      	movne	r3, #0
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d001      	beq.n	800670e <HAL_I2C_Init+0x196>
 800670a:	2301      	movs	r3, #1
 800670c:	e022      	b.n	8006754 <HAL_I2C_Init+0x1dc>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10e      	bne.n	8006734 <HAL_I2C_Init+0x1bc>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	1e58      	subs	r0, r3, #1
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6859      	ldr	r1, [r3, #4]
 800671e:	460b      	mov	r3, r1
 8006720:	005b      	lsls	r3, r3, #1
 8006722:	440b      	add	r3, r1
 8006724:	fbb0 f3f3 	udiv	r3, r0, r3
 8006728:	3301      	adds	r3, #1
 800672a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800672e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006732:	e00f      	b.n	8006754 <HAL_I2C_Init+0x1dc>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	1e58      	subs	r0, r3, #1
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6859      	ldr	r1, [r3, #4]
 800673c:	460b      	mov	r3, r1
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	440b      	add	r3, r1
 8006742:	0099      	lsls	r1, r3, #2
 8006744:	440b      	add	r3, r1
 8006746:	fbb0 f3f3 	udiv	r3, r0, r3
 800674a:	3301      	adds	r3, #1
 800674c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006750:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006754:	6879      	ldr	r1, [r7, #4]
 8006756:	6809      	ldr	r1, [r1, #0]
 8006758:	4313      	orrs	r3, r2
 800675a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69da      	ldr	r2, [r3, #28]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	431a      	orrs	r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	430a      	orrs	r2, r1
 8006776:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006782:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	6911      	ldr	r1, [r2, #16]
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	68d2      	ldr	r2, [r2, #12]
 800678e:	4311      	orrs	r1, r2
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	6812      	ldr	r2, [r2, #0]
 8006794:	430b      	orrs	r3, r1
 8006796:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	695a      	ldr	r2, [r3, #20]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	699b      	ldr	r3, [r3, #24]
 80067aa:	431a      	orrs	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	430a      	orrs	r2, r1
 80067b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f042 0201 	orr.w	r2, r2, #1
 80067c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2220      	movs	r2, #32
 80067ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	000186a0 	.word	0x000186a0
 80067f0:	001e847f 	.word	0x001e847f
 80067f4:	003d08ff 	.word	0x003d08ff
 80067f8:	431bde83 	.word	0x431bde83
 80067fc:	10624dd3 	.word	0x10624dd3

08006800 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b088      	sub	sp, #32
 8006804:	af02      	add	r7, sp, #8
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	4608      	mov	r0, r1
 800680a:	4611      	mov	r1, r2
 800680c:	461a      	mov	r2, r3
 800680e:	4603      	mov	r3, r0
 8006810:	817b      	strh	r3, [r7, #10]
 8006812:	460b      	mov	r3, r1
 8006814:	813b      	strh	r3, [r7, #8]
 8006816:	4613      	mov	r3, r2
 8006818:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800681a:	f7fe fd1f 	bl	800525c <HAL_GetTick>
 800681e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b20      	cmp	r3, #32
 800682a:	f040 80d9 	bne.w	80069e0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	2319      	movs	r3, #25
 8006834:	2201      	movs	r2, #1
 8006836:	496d      	ldr	r1, [pc, #436]	; (80069ec <HAL_I2C_Mem_Write+0x1ec>)
 8006838:	68f8      	ldr	r0, [r7, #12]
 800683a:	f000 fc7f 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d001      	beq.n	8006848 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006844:	2302      	movs	r3, #2
 8006846:	e0cc      	b.n	80069e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800684e:	2b01      	cmp	r3, #1
 8006850:	d101      	bne.n	8006856 <HAL_I2C_Mem_Write+0x56>
 8006852:	2302      	movs	r3, #2
 8006854:	e0c5      	b.n	80069e2 <HAL_I2C_Mem_Write+0x1e2>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b01      	cmp	r3, #1
 800686a:	d007      	beq.n	800687c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f042 0201 	orr.w	r2, r2, #1
 800687a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800688a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2221      	movs	r2, #33	; 0x21
 8006890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2240      	movs	r2, #64	; 0x40
 8006898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6a3a      	ldr	r2, [r7, #32]
 80068a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80068ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	4a4d      	ldr	r2, [pc, #308]	; (80069f0 <HAL_I2C_Mem_Write+0x1f0>)
 80068bc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068be:	88f8      	ldrh	r0, [r7, #6]
 80068c0:	893a      	ldrh	r2, [r7, #8]
 80068c2:	8979      	ldrh	r1, [r7, #10]
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	9301      	str	r3, [sp, #4]
 80068c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	4603      	mov	r3, r0
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f000 fab6 	bl	8006e40 <I2C_RequestMemoryWrite>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d052      	beq.n	8006980 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e081      	b.n	80069e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068e2:	68f8      	ldr	r0, [r7, #12]
 80068e4:	f000 fd00 	bl	80072e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00d      	beq.n	800690a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f2:	2b04      	cmp	r3, #4
 80068f4:	d107      	bne.n	8006906 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006904:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e06b      	b.n	80069e2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690e:	781a      	ldrb	r2, [r3, #0]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691a:	1c5a      	adds	r2, r3, #1
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006924:	3b01      	subs	r3, #1
 8006926:	b29a      	uxth	r2, r3
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006930:	b29b      	uxth	r3, r3
 8006932:	3b01      	subs	r3, #1
 8006934:	b29a      	uxth	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b04      	cmp	r3, #4
 8006946:	d11b      	bne.n	8006980 <HAL_I2C_Mem_Write+0x180>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694c:	2b00      	cmp	r3, #0
 800694e:	d017      	beq.n	8006980 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006954:	781a      	ldrb	r2, [r3, #0]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006960:	1c5a      	adds	r2, r3, #1
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800696a:	3b01      	subs	r3, #1
 800696c:	b29a      	uxth	r2, r3
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006976:	b29b      	uxth	r3, r3
 8006978:	3b01      	subs	r3, #1
 800697a:	b29a      	uxth	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1aa      	bne.n	80068de <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800698c:	68f8      	ldr	r0, [r7, #12]
 800698e:	f000 fcec 	bl	800736a <I2C_WaitOnBTFFlagUntilTimeout>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d00d      	beq.n	80069b4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699c:	2b04      	cmp	r3, #4
 800699e:	d107      	bne.n	80069b0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069ae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e016      	b.n	80069e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2220      	movs	r2, #32
 80069c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80069dc:	2300      	movs	r3, #0
 80069de:	e000      	b.n	80069e2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80069e0:	2302      	movs	r3, #2
  }
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	00100002 	.word	0x00100002
 80069f0:	ffff0000 	.word	0xffff0000

080069f4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b08c      	sub	sp, #48	; 0x30
 80069f8:	af02      	add	r7, sp, #8
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	4608      	mov	r0, r1
 80069fe:	4611      	mov	r1, r2
 8006a00:	461a      	mov	r2, r3
 8006a02:	4603      	mov	r3, r0
 8006a04:	817b      	strh	r3, [r7, #10]
 8006a06:	460b      	mov	r3, r1
 8006a08:	813b      	strh	r3, [r7, #8]
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a0e:	f7fe fc25 	bl	800525c <HAL_GetTick>
 8006a12:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b20      	cmp	r3, #32
 8006a1e:	f040 8208 	bne.w	8006e32 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	2319      	movs	r3, #25
 8006a28:	2201      	movs	r2, #1
 8006a2a:	497b      	ldr	r1, [pc, #492]	; (8006c18 <HAL_I2C_Mem_Read+0x224>)
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f000 fb85 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d001      	beq.n	8006a3c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006a38:	2302      	movs	r3, #2
 8006a3a:	e1fb      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d101      	bne.n	8006a4a <HAL_I2C_Mem_Read+0x56>
 8006a46:	2302      	movs	r3, #2
 8006a48:	e1f4      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0301 	and.w	r3, r3, #1
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d007      	beq.n	8006a70 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f042 0201 	orr.w	r2, r2, #1
 8006a6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2222      	movs	r2, #34	; 0x22
 8006a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2240      	movs	r2, #64	; 0x40
 8006a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006aa0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4a5b      	ldr	r2, [pc, #364]	; (8006c1c <HAL_I2C_Mem_Read+0x228>)
 8006ab0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006ab2:	88f8      	ldrh	r0, [r7, #6]
 8006ab4:	893a      	ldrh	r2, [r7, #8]
 8006ab6:	8979      	ldrh	r1, [r7, #10]
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aba:	9301      	str	r3, [sp, #4]
 8006abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006abe:	9300      	str	r3, [sp, #0]
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	68f8      	ldr	r0, [r7, #12]
 8006ac4:	f000 fa52 	bl	8006f6c <I2C_RequestMemoryRead>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d001      	beq.n	8006ad2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e1b0      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d113      	bne.n	8006b02 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ada:	2300      	movs	r3, #0
 8006adc:	623b      	str	r3, [r7, #32]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	623b      	str	r3, [r7, #32]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	623b      	str	r3, [r7, #32]
 8006aee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006afe:	601a      	str	r2, [r3, #0]
 8006b00:	e184      	b.n	8006e0c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d11b      	bne.n	8006b42 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	61fb      	str	r3, [r7, #28]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	695b      	ldr	r3, [r3, #20]
 8006b24:	61fb      	str	r3, [r7, #28]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	699b      	ldr	r3, [r3, #24]
 8006b2c:	61fb      	str	r3, [r7, #28]
 8006b2e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b3e:	601a      	str	r2, [r3, #0]
 8006b40:	e164      	b.n	8006e0c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b46:	2b02      	cmp	r3, #2
 8006b48:	d11b      	bne.n	8006b82 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b58:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	61bb      	str	r3, [r7, #24]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	61bb      	str	r3, [r7, #24]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	61bb      	str	r3, [r7, #24]
 8006b7e:	69bb      	ldr	r3, [r7, #24]
 8006b80:	e144      	b.n	8006e0c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b82:	2300      	movs	r3, #0
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	617b      	str	r3, [r7, #20]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	699b      	ldr	r3, [r3, #24]
 8006b94:	617b      	str	r3, [r7, #20]
 8006b96:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006b98:	e138      	b.n	8006e0c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b9e:	2b03      	cmp	r3, #3
 8006ba0:	f200 80f1 	bhi.w	8006d86 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d123      	bne.n	8006bf4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f000 fc1b 	bl	80073ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d001      	beq.n	8006bc0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e139      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	691a      	ldr	r2, [r3, #16]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bca:	b2d2      	uxtb	r2, r2
 8006bcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	b29a      	uxth	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	3b01      	subs	r3, #1
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006bf2:	e10b      	b.n	8006e0c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d14e      	bne.n	8006c9a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfe:	9300      	str	r3, [sp, #0]
 8006c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c02:	2200      	movs	r2, #0
 8006c04:	4906      	ldr	r1, [pc, #24]	; (8006c20 <HAL_I2C_Mem_Read+0x22c>)
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f000 fa98 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d008      	beq.n	8006c24 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e10e      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
 8006c16:	bf00      	nop
 8006c18:	00100002 	.word	0x00100002
 8006c1c:	ffff0000 	.word	0xffff0000
 8006c20:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	691a      	ldr	r2, [r3, #16]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3e:	b2d2      	uxtb	r2, r2
 8006c40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c46:	1c5a      	adds	r2, r3, #1
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c50:	3b01      	subs	r3, #1
 8006c52:	b29a      	uxth	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	691a      	ldr	r2, [r3, #16]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c70:	b2d2      	uxtb	r2, r2
 8006c72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c78:	1c5a      	adds	r2, r3, #1
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	3b01      	subs	r3, #1
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c98:	e0b8      	b.n	8006e0c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	4966      	ldr	r1, [pc, #408]	; (8006e3c <HAL_I2C_Mem_Read+0x448>)
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f000 fa49 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d001      	beq.n	8006cb4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e0bf      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	691a      	ldr	r2, [r3, #16]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd6:	1c5a      	adds	r2, r3, #1
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	b29a      	uxth	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	494f      	ldr	r1, [pc, #316]	; (8006e3c <HAL_I2C_Mem_Read+0x448>)
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 fa1b 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e091      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	691a      	ldr	r2, [r3, #16]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2a:	b2d2      	uxtb	r2, r2
 8006d2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d32:	1c5a      	adds	r2, r3, #1
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	b29a      	uxth	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	691a      	ldr	r2, [r3, #16]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5c:	b2d2      	uxtb	r2, r2
 8006d5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d64:	1c5a      	adds	r2, r3, #1
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	b29a      	uxth	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d84:	e042      	b.n	8006e0c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d88:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 fb2e 	bl	80073ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d001      	beq.n	8006d9a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e04c      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	691a      	ldr	r2, [r3, #16]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da4:	b2d2      	uxtb	r2, r2
 8006da6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dac:	1c5a      	adds	r2, r3, #1
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db6:	3b01      	subs	r3, #1
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	695b      	ldr	r3, [r3, #20]
 8006dd2:	f003 0304 	and.w	r3, r3, #4
 8006dd6:	2b04      	cmp	r3, #4
 8006dd8:	d118      	bne.n	8006e0c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	691a      	ldr	r2, [r3, #16]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de4:	b2d2      	uxtb	r2, r2
 8006de6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dec:	1c5a      	adds	r2, r3, #1
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df6:	3b01      	subs	r3, #1
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	3b01      	subs	r3, #1
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f47f aec2 	bne.w	8006b9a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	e000      	b.n	8006e34 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006e32:	2302      	movs	r3, #2
  }
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3728      	adds	r7, #40	; 0x28
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	00010004 	.word	0x00010004

08006e40 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b088      	sub	sp, #32
 8006e44:	af02      	add	r7, sp, #8
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	4608      	mov	r0, r1
 8006e4a:	4611      	mov	r1, r2
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	4603      	mov	r3, r0
 8006e50:	817b      	strh	r3, [r7, #10]
 8006e52:	460b      	mov	r3, r1
 8006e54:	813b      	strh	r3, [r7, #8]
 8006e56:	4613      	mov	r3, r2
 8006e58:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	6a3b      	ldr	r3, [r7, #32]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f000 f960 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00d      	beq.n	8006e9e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e90:	d103      	bne.n	8006e9a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e98:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e05f      	b.n	8006f5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e9e:	897b      	ldrh	r3, [r7, #10]
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006eac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	6a3a      	ldr	r2, [r7, #32]
 8006eb2:	492d      	ldr	r1, [pc, #180]	; (8006f68 <I2C_RequestMemoryWrite+0x128>)
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f000 f998 	bl	80071ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d001      	beq.n	8006ec4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e04c      	b.n	8006f5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	617b      	str	r3, [r7, #20]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	617b      	str	r3, [r7, #20]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	617b      	str	r3, [r7, #20]
 8006ed8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006edc:	6a39      	ldr	r1, [r7, #32]
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 fa02 	bl	80072e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d00d      	beq.n	8006f06 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	2b04      	cmp	r3, #4
 8006ef0:	d107      	bne.n	8006f02 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e02b      	b.n	8006f5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f06:	88fb      	ldrh	r3, [r7, #6]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d105      	bne.n	8006f18 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f0c:	893b      	ldrh	r3, [r7, #8]
 8006f0e:	b2da      	uxtb	r2, r3
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	611a      	str	r2, [r3, #16]
 8006f16:	e021      	b.n	8006f5c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f18:	893b      	ldrh	r3, [r7, #8]
 8006f1a:	0a1b      	lsrs	r3, r3, #8
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	b2da      	uxtb	r2, r3
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f28:	6a39      	ldr	r1, [r7, #32]
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f000 f9dc 	bl	80072e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00d      	beq.n	8006f52 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3a:	2b04      	cmp	r3, #4
 8006f3c:	d107      	bne.n	8006f4e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e005      	b.n	8006f5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f52:	893b      	ldrh	r3, [r7, #8]
 8006f54:	b2da      	uxtb	r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3718      	adds	r7, #24
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	00010002 	.word	0x00010002

08006f6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b088      	sub	sp, #32
 8006f70:	af02      	add	r7, sp, #8
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	4608      	mov	r0, r1
 8006f76:	4611      	mov	r1, r2
 8006f78:	461a      	mov	r2, r3
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	817b      	strh	r3, [r7, #10]
 8006f7e:	460b      	mov	r3, r1
 8006f80:	813b      	strh	r3, [r7, #8]
 8006f82:	4613      	mov	r3, r2
 8006f84:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f94:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fa4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	6a3b      	ldr	r3, [r7, #32]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f000 f8c2 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00d      	beq.n	8006fda <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fcc:	d103      	bne.n	8006fd6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fd4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	e0aa      	b.n	8007130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006fda:	897b      	ldrh	r3, [r7, #10]
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	461a      	mov	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006fe8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fec:	6a3a      	ldr	r2, [r7, #32]
 8006fee:	4952      	ldr	r1, [pc, #328]	; (8007138 <I2C_RequestMemoryRead+0x1cc>)
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 f8fa 	bl	80071ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e097      	b.n	8007130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007000:	2300      	movs	r3, #0
 8007002:	617b      	str	r3, [r7, #20]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	617b      	str	r3, [r7, #20]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	699b      	ldr	r3, [r3, #24]
 8007012:	617b      	str	r3, [r7, #20]
 8007014:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007018:	6a39      	ldr	r1, [r7, #32]
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f000 f964 	bl	80072e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d00d      	beq.n	8007042 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702a:	2b04      	cmp	r3, #4
 800702c:	d107      	bne.n	800703e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800703c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e076      	b.n	8007130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007042:	88fb      	ldrh	r3, [r7, #6]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d105      	bne.n	8007054 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007048:	893b      	ldrh	r3, [r7, #8]
 800704a:	b2da      	uxtb	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	611a      	str	r2, [r3, #16]
 8007052:	e021      	b.n	8007098 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007054:	893b      	ldrh	r3, [r7, #8]
 8007056:	0a1b      	lsrs	r3, r3, #8
 8007058:	b29b      	uxth	r3, r3
 800705a:	b2da      	uxtb	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007064:	6a39      	ldr	r1, [r7, #32]
 8007066:	68f8      	ldr	r0, [r7, #12]
 8007068:	f000 f93e 	bl	80072e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00d      	beq.n	800708e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007076:	2b04      	cmp	r3, #4
 8007078:	d107      	bne.n	800708a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007088:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e050      	b.n	8007130 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800708e:	893b      	ldrh	r3, [r7, #8]
 8007090:	b2da      	uxtb	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800709a:	6a39      	ldr	r1, [r7, #32]
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 f923 	bl	80072e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d00d      	beq.n	80070c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ac:	2b04      	cmp	r3, #4
 80070ae:	d107      	bne.n	80070c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e035      	b.n	8007130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	6a3b      	ldr	r3, [r7, #32]
 80070da:	2200      	movs	r2, #0
 80070dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f000 f82b 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00d      	beq.n	8007108 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070fa:	d103      	bne.n	8007104 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007102:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007104:	2303      	movs	r3, #3
 8007106:	e013      	b.n	8007130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007108:	897b      	ldrh	r3, [r7, #10]
 800710a:	b2db      	uxtb	r3, r3
 800710c:	f043 0301 	orr.w	r3, r3, #1
 8007110:	b2da      	uxtb	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711a:	6a3a      	ldr	r2, [r7, #32]
 800711c:	4906      	ldr	r1, [pc, #24]	; (8007138 <I2C_RequestMemoryRead+0x1cc>)
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 f863 	bl	80071ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d001      	beq.n	800712e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e000      	b.n	8007130 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3718      	adds	r7, #24
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	00010002 	.word	0x00010002

0800713c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	603b      	str	r3, [r7, #0]
 8007148:	4613      	mov	r3, r2
 800714a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800714c:	e025      	b.n	800719a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007154:	d021      	beq.n	800719a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007156:	f7fe f881 	bl	800525c <HAL_GetTick>
 800715a:	4602      	mov	r2, r0
 800715c:	69bb      	ldr	r3, [r7, #24]
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	429a      	cmp	r2, r3
 8007164:	d302      	bcc.n	800716c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d116      	bne.n	800719a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2200      	movs	r2, #0
 8007170:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2220      	movs	r2, #32
 8007176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2200      	movs	r2, #0
 800717e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007186:	f043 0220 	orr.w	r2, r3, #32
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e023      	b.n	80071e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	0c1b      	lsrs	r3, r3, #16
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d10d      	bne.n	80071c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	43da      	mvns	r2, r3
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	4013      	ands	r3, r2
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	bf0c      	ite	eq
 80071b6:	2301      	moveq	r3, #1
 80071b8:	2300      	movne	r3, #0
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	461a      	mov	r2, r3
 80071be:	e00c      	b.n	80071da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699b      	ldr	r3, [r3, #24]
 80071c6:	43da      	mvns	r2, r3
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	4013      	ands	r3, r2
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	bf0c      	ite	eq
 80071d2:	2301      	moveq	r3, #1
 80071d4:	2300      	movne	r3, #0
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	461a      	mov	r2, r3
 80071da:	79fb      	ldrb	r3, [r7, #7]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d0b6      	beq.n	800714e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b084      	sub	sp, #16
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	60f8      	str	r0, [r7, #12]
 80071f2:	60b9      	str	r1, [r7, #8]
 80071f4:	607a      	str	r2, [r7, #4]
 80071f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071f8:	e051      	b.n	800729e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	695b      	ldr	r3, [r3, #20]
 8007200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007204:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007208:	d123      	bne.n	8007252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007218:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007222:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2220      	movs	r2, #32
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723e:	f043 0204 	orr.w	r2, r3, #4
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e046      	b.n	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007258:	d021      	beq.n	800729e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800725a:	f7fd ffff 	bl	800525c <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	429a      	cmp	r2, r3
 8007268:	d302      	bcc.n	8007270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d116      	bne.n	800729e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2220      	movs	r2, #32
 800727a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800728a:	f043 0220 	orr.w	r2, r3, #32
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e020      	b.n	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	0c1b      	lsrs	r3, r3, #16
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d10c      	bne.n	80072c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	43da      	mvns	r2, r3
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	4013      	ands	r3, r2
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	bf14      	ite	ne
 80072ba:	2301      	movne	r3, #1
 80072bc:	2300      	moveq	r3, #0
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	e00b      	b.n	80072da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	699b      	ldr	r3, [r3, #24]
 80072c8:	43da      	mvns	r2, r3
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	4013      	ands	r3, r2
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	bf14      	ite	ne
 80072d4:	2301      	movne	r3, #1
 80072d6:	2300      	moveq	r3, #0
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d18d      	bne.n	80071fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072f4:	e02d      	b.n	8007352 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072f6:	68f8      	ldr	r0, [r7, #12]
 80072f8:	f000 f8ce 	bl	8007498 <I2C_IsAcknowledgeFailed>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d001      	beq.n	8007306 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	e02d      	b.n	8007362 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800730c:	d021      	beq.n	8007352 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800730e:	f7fd ffa5 	bl	800525c <HAL_GetTick>
 8007312:	4602      	mov	r2, r0
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	1ad3      	subs	r3, r2, r3
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	429a      	cmp	r2, r3
 800731c:	d302      	bcc.n	8007324 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d116      	bne.n	8007352 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2220      	movs	r2, #32
 800732e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800733e:	f043 0220 	orr.w	r2, r3, #32
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e007      	b.n	8007362 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	695b      	ldr	r3, [r3, #20]
 8007358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800735c:	2b80      	cmp	r3, #128	; 0x80
 800735e:	d1ca      	bne.n	80072f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b084      	sub	sp, #16
 800736e:	af00      	add	r7, sp, #0
 8007370:	60f8      	str	r0, [r7, #12]
 8007372:	60b9      	str	r1, [r7, #8]
 8007374:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007376:	e02d      	b.n	80073d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f000 f88d 	bl	8007498 <I2C_IsAcknowledgeFailed>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d001      	beq.n	8007388 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e02d      	b.n	80073e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800738e:	d021      	beq.n	80073d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007390:	f7fd ff64 	bl	800525c <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	68ba      	ldr	r2, [r7, #8]
 800739c:	429a      	cmp	r2, r3
 800739e:	d302      	bcc.n	80073a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d116      	bne.n	80073d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2220      	movs	r2, #32
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c0:	f043 0220 	orr.w	r2, r3, #32
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e007      	b.n	80073e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	f003 0304 	and.w	r3, r3, #4
 80073de:	2b04      	cmp	r3, #4
 80073e0:	d1ca      	bne.n	8007378 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073f8:	e042      	b.n	8007480 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	f003 0310 	and.w	r3, r3, #16
 8007404:	2b10      	cmp	r3, #16
 8007406:	d119      	bne.n	800743c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f06f 0210 	mvn.w	r2, #16
 8007410:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2200      	movs	r2, #0
 8007416:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2220      	movs	r2, #32
 800741c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e029      	b.n	8007490 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800743c:	f7fd ff0e 	bl	800525c <HAL_GetTick>
 8007440:	4602      	mov	r2, r0
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	1ad3      	subs	r3, r2, r3
 8007446:	68ba      	ldr	r2, [r7, #8]
 8007448:	429a      	cmp	r2, r3
 800744a:	d302      	bcc.n	8007452 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d116      	bne.n	8007480 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2220      	movs	r2, #32
 800745c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746c:	f043 0220 	orr.w	r2, r3, #32
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e007      	b.n	8007490 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	695b      	ldr	r3, [r3, #20]
 8007486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800748a:	2b40      	cmp	r3, #64	; 0x40
 800748c:	d1b5      	bne.n	80073fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800748e:	2300      	movs	r3, #0
}
 8007490:	4618      	mov	r0, r3
 8007492:	3710      	adds	r7, #16
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}

08007498 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074ae:	d11b      	bne.n	80074e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2220      	movs	r2, #32
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d4:	f043 0204 	orr.w	r2, r3, #4
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e000      	b.n	80074ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	370c      	adds	r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
	...

080074f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b086      	sub	sp, #24
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e267      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0301 	and.w	r3, r3, #1
 8007512:	2b00      	cmp	r3, #0
 8007514:	d075      	beq.n	8007602 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007516:	4b88      	ldr	r3, [pc, #544]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	f003 030c 	and.w	r3, r3, #12
 800751e:	2b04      	cmp	r3, #4
 8007520:	d00c      	beq.n	800753c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007522:	4b85      	ldr	r3, [pc, #532]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800752a:	2b08      	cmp	r3, #8
 800752c:	d112      	bne.n	8007554 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800752e:	4b82      	ldr	r3, [pc, #520]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007536:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800753a:	d10b      	bne.n	8007554 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800753c:	4b7e      	ldr	r3, [pc, #504]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007544:	2b00      	cmp	r3, #0
 8007546:	d05b      	beq.n	8007600 <HAL_RCC_OscConfig+0x108>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d157      	bne.n	8007600 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e242      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800755c:	d106      	bne.n	800756c <HAL_RCC_OscConfig+0x74>
 800755e:	4b76      	ldr	r3, [pc, #472]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a75      	ldr	r2, [pc, #468]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007568:	6013      	str	r3, [r2, #0]
 800756a:	e01d      	b.n	80075a8 <HAL_RCC_OscConfig+0xb0>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007574:	d10c      	bne.n	8007590 <HAL_RCC_OscConfig+0x98>
 8007576:	4b70      	ldr	r3, [pc, #448]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a6f      	ldr	r2, [pc, #444]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800757c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007580:	6013      	str	r3, [r2, #0]
 8007582:	4b6d      	ldr	r3, [pc, #436]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a6c      	ldr	r2, [pc, #432]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	e00b      	b.n	80075a8 <HAL_RCC_OscConfig+0xb0>
 8007590:	4b69      	ldr	r3, [pc, #420]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a68      	ldr	r2, [pc, #416]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800759a:	6013      	str	r3, [r2, #0]
 800759c:	4b66      	ldr	r3, [pc, #408]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a65      	ldr	r2, [pc, #404]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 80075a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d013      	beq.n	80075d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075b0:	f7fd fe54 	bl	800525c <HAL_GetTick>
 80075b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075b6:	e008      	b.n	80075ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075b8:	f7fd fe50 	bl	800525c <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	2b64      	cmp	r3, #100	; 0x64
 80075c4:	d901      	bls.n	80075ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e207      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075ca:	4b5b      	ldr	r3, [pc, #364]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0f0      	beq.n	80075b8 <HAL_RCC_OscConfig+0xc0>
 80075d6:	e014      	b.n	8007602 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075d8:	f7fd fe40 	bl	800525c <HAL_GetTick>
 80075dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075de:	e008      	b.n	80075f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075e0:	f7fd fe3c 	bl	800525c <HAL_GetTick>
 80075e4:	4602      	mov	r2, r0
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	2b64      	cmp	r3, #100	; 0x64
 80075ec:	d901      	bls.n	80075f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e1f3      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075f2:	4b51      	ldr	r3, [pc, #324]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1f0      	bne.n	80075e0 <HAL_RCC_OscConfig+0xe8>
 80075fe:	e000      	b.n	8007602 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 0302 	and.w	r3, r3, #2
 800760a:	2b00      	cmp	r3, #0
 800760c:	d063      	beq.n	80076d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800760e:	4b4a      	ldr	r3, [pc, #296]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f003 030c 	and.w	r3, r3, #12
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00b      	beq.n	8007632 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800761a:	4b47      	ldr	r3, [pc, #284]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007622:	2b08      	cmp	r3, #8
 8007624:	d11c      	bne.n	8007660 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007626:	4b44      	ldr	r3, [pc, #272]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d116      	bne.n	8007660 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007632:	4b41      	ldr	r3, [pc, #260]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 0302 	and.w	r3, r3, #2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d005      	beq.n	800764a <HAL_RCC_OscConfig+0x152>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d001      	beq.n	800764a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e1c7      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800764a:	4b3b      	ldr	r3, [pc, #236]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	691b      	ldr	r3, [r3, #16]
 8007656:	00db      	lsls	r3, r3, #3
 8007658:	4937      	ldr	r1, [pc, #220]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800765a:	4313      	orrs	r3, r2
 800765c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800765e:	e03a      	b.n	80076d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d020      	beq.n	80076aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007668:	4b34      	ldr	r3, [pc, #208]	; (800773c <HAL_RCC_OscConfig+0x244>)
 800766a:	2201      	movs	r2, #1
 800766c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800766e:	f7fd fdf5 	bl	800525c <HAL_GetTick>
 8007672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007674:	e008      	b.n	8007688 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007676:	f7fd fdf1 	bl	800525c <HAL_GetTick>
 800767a:	4602      	mov	r2, r0
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	2b02      	cmp	r3, #2
 8007682:	d901      	bls.n	8007688 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007684:	2303      	movs	r3, #3
 8007686:	e1a8      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007688:	4b2b      	ldr	r3, [pc, #172]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0302 	and.w	r3, r3, #2
 8007690:	2b00      	cmp	r3, #0
 8007692:	d0f0      	beq.n	8007676 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007694:	4b28      	ldr	r3, [pc, #160]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	00db      	lsls	r3, r3, #3
 80076a2:	4925      	ldr	r1, [pc, #148]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 80076a4:	4313      	orrs	r3, r2
 80076a6:	600b      	str	r3, [r1, #0]
 80076a8:	e015      	b.n	80076d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076aa:	4b24      	ldr	r3, [pc, #144]	; (800773c <HAL_RCC_OscConfig+0x244>)
 80076ac:	2200      	movs	r2, #0
 80076ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b0:	f7fd fdd4 	bl	800525c <HAL_GetTick>
 80076b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076b6:	e008      	b.n	80076ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076b8:	f7fd fdd0 	bl	800525c <HAL_GetTick>
 80076bc:	4602      	mov	r2, r0
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	1ad3      	subs	r3, r2, r3
 80076c2:	2b02      	cmp	r3, #2
 80076c4:	d901      	bls.n	80076ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80076c6:	2303      	movs	r3, #3
 80076c8:	e187      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076ca:	4b1b      	ldr	r3, [pc, #108]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 0302 	and.w	r3, r3, #2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1f0      	bne.n	80076b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f003 0308 	and.w	r3, r3, #8
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d036      	beq.n	8007750 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	695b      	ldr	r3, [r3, #20]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d016      	beq.n	8007718 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076ea:	4b15      	ldr	r3, [pc, #84]	; (8007740 <HAL_RCC_OscConfig+0x248>)
 80076ec:	2201      	movs	r2, #1
 80076ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076f0:	f7fd fdb4 	bl	800525c <HAL_GetTick>
 80076f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076f6:	e008      	b.n	800770a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076f8:	f7fd fdb0 	bl	800525c <HAL_GetTick>
 80076fc:	4602      	mov	r2, r0
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	1ad3      	subs	r3, r2, r3
 8007702:	2b02      	cmp	r3, #2
 8007704:	d901      	bls.n	800770a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007706:	2303      	movs	r3, #3
 8007708:	e167      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800770a:	4b0b      	ldr	r3, [pc, #44]	; (8007738 <HAL_RCC_OscConfig+0x240>)
 800770c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800770e:	f003 0302 	and.w	r3, r3, #2
 8007712:	2b00      	cmp	r3, #0
 8007714:	d0f0      	beq.n	80076f8 <HAL_RCC_OscConfig+0x200>
 8007716:	e01b      	b.n	8007750 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007718:	4b09      	ldr	r3, [pc, #36]	; (8007740 <HAL_RCC_OscConfig+0x248>)
 800771a:	2200      	movs	r2, #0
 800771c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800771e:	f7fd fd9d 	bl	800525c <HAL_GetTick>
 8007722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007724:	e00e      	b.n	8007744 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007726:	f7fd fd99 	bl	800525c <HAL_GetTick>
 800772a:	4602      	mov	r2, r0
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	1ad3      	subs	r3, r2, r3
 8007730:	2b02      	cmp	r3, #2
 8007732:	d907      	bls.n	8007744 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007734:	2303      	movs	r3, #3
 8007736:	e150      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
 8007738:	40023800 	.word	0x40023800
 800773c:	42470000 	.word	0x42470000
 8007740:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007744:	4b88      	ldr	r3, [pc, #544]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007748:	f003 0302 	and.w	r3, r3, #2
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1ea      	bne.n	8007726 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0304 	and.w	r3, r3, #4
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 8097 	beq.w	800788c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800775e:	2300      	movs	r3, #0
 8007760:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007762:	4b81      	ldr	r3, [pc, #516]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10f      	bne.n	800778e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800776e:	2300      	movs	r3, #0
 8007770:	60bb      	str	r3, [r7, #8]
 8007772:	4b7d      	ldr	r3, [pc, #500]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007776:	4a7c      	ldr	r2, [pc, #496]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800777c:	6413      	str	r3, [r2, #64]	; 0x40
 800777e:	4b7a      	ldr	r3, [pc, #488]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007786:	60bb      	str	r3, [r7, #8]
 8007788:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800778a:	2301      	movs	r3, #1
 800778c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800778e:	4b77      	ldr	r3, [pc, #476]	; (800796c <HAL_RCC_OscConfig+0x474>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007796:	2b00      	cmp	r3, #0
 8007798:	d118      	bne.n	80077cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800779a:	4b74      	ldr	r3, [pc, #464]	; (800796c <HAL_RCC_OscConfig+0x474>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a73      	ldr	r2, [pc, #460]	; (800796c <HAL_RCC_OscConfig+0x474>)
 80077a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077a6:	f7fd fd59 	bl	800525c <HAL_GetTick>
 80077aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077ac:	e008      	b.n	80077c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077ae:	f7fd fd55 	bl	800525c <HAL_GetTick>
 80077b2:	4602      	mov	r2, r0
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	2b02      	cmp	r3, #2
 80077ba:	d901      	bls.n	80077c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	e10c      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077c0:	4b6a      	ldr	r3, [pc, #424]	; (800796c <HAL_RCC_OscConfig+0x474>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0f0      	beq.n	80077ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d106      	bne.n	80077e2 <HAL_RCC_OscConfig+0x2ea>
 80077d4:	4b64      	ldr	r3, [pc, #400]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80077d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d8:	4a63      	ldr	r2, [pc, #396]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80077da:	f043 0301 	orr.w	r3, r3, #1
 80077de:	6713      	str	r3, [r2, #112]	; 0x70
 80077e0:	e01c      	b.n	800781c <HAL_RCC_OscConfig+0x324>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	2b05      	cmp	r3, #5
 80077e8:	d10c      	bne.n	8007804 <HAL_RCC_OscConfig+0x30c>
 80077ea:	4b5f      	ldr	r3, [pc, #380]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80077ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ee:	4a5e      	ldr	r2, [pc, #376]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80077f0:	f043 0304 	orr.w	r3, r3, #4
 80077f4:	6713      	str	r3, [r2, #112]	; 0x70
 80077f6:	4b5c      	ldr	r3, [pc, #368]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80077f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077fa:	4a5b      	ldr	r2, [pc, #364]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80077fc:	f043 0301 	orr.w	r3, r3, #1
 8007800:	6713      	str	r3, [r2, #112]	; 0x70
 8007802:	e00b      	b.n	800781c <HAL_RCC_OscConfig+0x324>
 8007804:	4b58      	ldr	r3, [pc, #352]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007808:	4a57      	ldr	r2, [pc, #348]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 800780a:	f023 0301 	bic.w	r3, r3, #1
 800780e:	6713      	str	r3, [r2, #112]	; 0x70
 8007810:	4b55      	ldr	r3, [pc, #340]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007814:	4a54      	ldr	r2, [pc, #336]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007816:	f023 0304 	bic.w	r3, r3, #4
 800781a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	689b      	ldr	r3, [r3, #8]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d015      	beq.n	8007850 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007824:	f7fd fd1a 	bl	800525c <HAL_GetTick>
 8007828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800782a:	e00a      	b.n	8007842 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800782c:	f7fd fd16 	bl	800525c <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	f241 3288 	movw	r2, #5000	; 0x1388
 800783a:	4293      	cmp	r3, r2
 800783c:	d901      	bls.n	8007842 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e0cb      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007842:	4b49      	ldr	r3, [pc, #292]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007846:	f003 0302 	and.w	r3, r3, #2
 800784a:	2b00      	cmp	r3, #0
 800784c:	d0ee      	beq.n	800782c <HAL_RCC_OscConfig+0x334>
 800784e:	e014      	b.n	800787a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007850:	f7fd fd04 	bl	800525c <HAL_GetTick>
 8007854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007856:	e00a      	b.n	800786e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007858:	f7fd fd00 	bl	800525c <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	f241 3288 	movw	r2, #5000	; 0x1388
 8007866:	4293      	cmp	r3, r2
 8007868:	d901      	bls.n	800786e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e0b5      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800786e:	4b3e      	ldr	r3, [pc, #248]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007872:	f003 0302 	and.w	r3, r3, #2
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1ee      	bne.n	8007858 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800787a:	7dfb      	ldrb	r3, [r7, #23]
 800787c:	2b01      	cmp	r3, #1
 800787e:	d105      	bne.n	800788c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007880:	4b39      	ldr	r3, [pc, #228]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007884:	4a38      	ldr	r2, [pc, #224]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007886:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800788a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	2b00      	cmp	r3, #0
 8007892:	f000 80a1 	beq.w	80079d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007896:	4b34      	ldr	r3, [pc, #208]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	f003 030c 	and.w	r3, r3, #12
 800789e:	2b08      	cmp	r3, #8
 80078a0:	d05c      	beq.n	800795c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	699b      	ldr	r3, [r3, #24]
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d141      	bne.n	800792e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078aa:	4b31      	ldr	r3, [pc, #196]	; (8007970 <HAL_RCC_OscConfig+0x478>)
 80078ac:	2200      	movs	r2, #0
 80078ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078b0:	f7fd fcd4 	bl	800525c <HAL_GetTick>
 80078b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078b6:	e008      	b.n	80078ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078b8:	f7fd fcd0 	bl	800525c <HAL_GetTick>
 80078bc:	4602      	mov	r2, r0
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	1ad3      	subs	r3, r2, r3
 80078c2:	2b02      	cmp	r3, #2
 80078c4:	d901      	bls.n	80078ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e087      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078ca:	4b27      	ldr	r3, [pc, #156]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1f0      	bne.n	80078b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	69da      	ldr	r2, [r3, #28]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	431a      	orrs	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e4:	019b      	lsls	r3, r3, #6
 80078e6:	431a      	orrs	r2, r3
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ec:	085b      	lsrs	r3, r3, #1
 80078ee:	3b01      	subs	r3, #1
 80078f0:	041b      	lsls	r3, r3, #16
 80078f2:	431a      	orrs	r2, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f8:	061b      	lsls	r3, r3, #24
 80078fa:	491b      	ldr	r1, [pc, #108]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 80078fc:	4313      	orrs	r3, r2
 80078fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007900:	4b1b      	ldr	r3, [pc, #108]	; (8007970 <HAL_RCC_OscConfig+0x478>)
 8007902:	2201      	movs	r2, #1
 8007904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007906:	f7fd fca9 	bl	800525c <HAL_GetTick>
 800790a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800790c:	e008      	b.n	8007920 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800790e:	f7fd fca5 	bl	800525c <HAL_GetTick>
 8007912:	4602      	mov	r2, r0
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	2b02      	cmp	r3, #2
 800791a:	d901      	bls.n	8007920 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800791c:	2303      	movs	r3, #3
 800791e:	e05c      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007920:	4b11      	ldr	r3, [pc, #68]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007928:	2b00      	cmp	r3, #0
 800792a:	d0f0      	beq.n	800790e <HAL_RCC_OscConfig+0x416>
 800792c:	e054      	b.n	80079d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800792e:	4b10      	ldr	r3, [pc, #64]	; (8007970 <HAL_RCC_OscConfig+0x478>)
 8007930:	2200      	movs	r2, #0
 8007932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007934:	f7fd fc92 	bl	800525c <HAL_GetTick>
 8007938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800793a:	e008      	b.n	800794e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800793c:	f7fd fc8e 	bl	800525c <HAL_GetTick>
 8007940:	4602      	mov	r2, r0
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	1ad3      	subs	r3, r2, r3
 8007946:	2b02      	cmp	r3, #2
 8007948:	d901      	bls.n	800794e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800794a:	2303      	movs	r3, #3
 800794c:	e045      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800794e:	4b06      	ldr	r3, [pc, #24]	; (8007968 <HAL_RCC_OscConfig+0x470>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007956:	2b00      	cmp	r3, #0
 8007958:	d1f0      	bne.n	800793c <HAL_RCC_OscConfig+0x444>
 800795a:	e03d      	b.n	80079d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	699b      	ldr	r3, [r3, #24]
 8007960:	2b01      	cmp	r3, #1
 8007962:	d107      	bne.n	8007974 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e038      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
 8007968:	40023800 	.word	0x40023800
 800796c:	40007000 	.word	0x40007000
 8007970:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007974:	4b1b      	ldr	r3, [pc, #108]	; (80079e4 <HAL_RCC_OscConfig+0x4ec>)
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	699b      	ldr	r3, [r3, #24]
 800797e:	2b01      	cmp	r3, #1
 8007980:	d028      	beq.n	80079d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800798c:	429a      	cmp	r2, r3
 800798e:	d121      	bne.n	80079d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800799a:	429a      	cmp	r2, r3
 800799c:	d11a      	bne.n	80079d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80079a4:	4013      	ands	r3, r2
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80079aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d111      	bne.n	80079d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ba:	085b      	lsrs	r3, r3, #1
 80079bc:	3b01      	subs	r3, #1
 80079be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d107      	bne.n	80079d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d001      	beq.n	80079d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e000      	b.n	80079da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3718      	adds	r7, #24
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	40023800 	.word	0x40023800

080079e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d101      	bne.n	80079fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e0cc      	b.n	8007b96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80079fc:	4b68      	ldr	r3, [pc, #416]	; (8007ba0 <HAL_RCC_ClockConfig+0x1b8>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0307 	and.w	r3, r3, #7
 8007a04:	683a      	ldr	r2, [r7, #0]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d90c      	bls.n	8007a24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a0a:	4b65      	ldr	r3, [pc, #404]	; (8007ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a12:	4b63      	ldr	r3, [pc, #396]	; (8007ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0307 	and.w	r3, r3, #7
 8007a1a:	683a      	ldr	r2, [r7, #0]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d001      	beq.n	8007a24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	e0b8      	b.n	8007b96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 0302 	and.w	r3, r3, #2
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d020      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f003 0304 	and.w	r3, r3, #4
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d005      	beq.n	8007a48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a3c:	4b59      	ldr	r3, [pc, #356]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	4a58      	ldr	r2, [pc, #352]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 0308 	and.w	r3, r3, #8
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d005      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a54:	4b53      	ldr	r3, [pc, #332]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	4a52      	ldr	r2, [pc, #328]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a60:	4b50      	ldr	r3, [pc, #320]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	494d      	ldr	r1, [pc, #308]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d044      	beq.n	8007b08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d107      	bne.n	8007a96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a86:	4b47      	ldr	r3, [pc, #284]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d119      	bne.n	8007ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e07f      	b.n	8007b96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	2b02      	cmp	r3, #2
 8007a9c:	d003      	beq.n	8007aa6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007aa2:	2b03      	cmp	r3, #3
 8007aa4:	d107      	bne.n	8007ab6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007aa6:	4b3f      	ldr	r3, [pc, #252]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d109      	bne.n	8007ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e06f      	b.n	8007b96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ab6:	4b3b      	ldr	r3, [pc, #236]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f003 0302 	and.w	r3, r3, #2
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d101      	bne.n	8007ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e067      	b.n	8007b96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ac6:	4b37      	ldr	r3, [pc, #220]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f023 0203 	bic.w	r2, r3, #3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	4934      	ldr	r1, [pc, #208]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ad8:	f7fd fbc0 	bl	800525c <HAL_GetTick>
 8007adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ade:	e00a      	b.n	8007af6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ae0:	f7fd fbbc 	bl	800525c <HAL_GetTick>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	1ad3      	subs	r3, r2, r3
 8007aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d901      	bls.n	8007af6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e04f      	b.n	8007b96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007af6:	4b2b      	ldr	r3, [pc, #172]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f003 020c 	and.w	r2, r3, #12
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d1eb      	bne.n	8007ae0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007b08:	4b25      	ldr	r3, [pc, #148]	; (8007ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 0307 	and.w	r3, r3, #7
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d20c      	bcs.n	8007b30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b16:	4b22      	ldr	r3, [pc, #136]	; (8007ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	b2d2      	uxtb	r2, r2
 8007b1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b1e:	4b20      	ldr	r3, [pc, #128]	; (8007ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0307 	and.w	r3, r3, #7
 8007b26:	683a      	ldr	r2, [r7, #0]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d001      	beq.n	8007b30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e032      	b.n	8007b96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 0304 	and.w	r3, r3, #4
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d008      	beq.n	8007b4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b3c:	4b19      	ldr	r3, [pc, #100]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	4916      	ldr	r1, [pc, #88]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0308 	and.w	r3, r3, #8
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d009      	beq.n	8007b6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b5a:	4b12      	ldr	r3, [pc, #72]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	00db      	lsls	r3, r3, #3
 8007b68:	490e      	ldr	r1, [pc, #56]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007b6e:	f000 f821 	bl	8007bb4 <HAL_RCC_GetSysClockFreq>
 8007b72:	4602      	mov	r2, r0
 8007b74:	4b0b      	ldr	r3, [pc, #44]	; (8007ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	091b      	lsrs	r3, r3, #4
 8007b7a:	f003 030f 	and.w	r3, r3, #15
 8007b7e:	490a      	ldr	r1, [pc, #40]	; (8007ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8007b80:	5ccb      	ldrb	r3, [r1, r3]
 8007b82:	fa22 f303 	lsr.w	r3, r2, r3
 8007b86:	4a09      	ldr	r2, [pc, #36]	; (8007bac <HAL_RCC_ClockConfig+0x1c4>)
 8007b88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b8a:	4b09      	ldr	r3, [pc, #36]	; (8007bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f7fd fb20 	bl	80051d4 <HAL_InitTick>

  return HAL_OK;
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	40023c00 	.word	0x40023c00
 8007ba4:	40023800 	.word	0x40023800
 8007ba8:	08013f7c 	.word	0x08013f7c
 8007bac:	2000000c 	.word	0x2000000c
 8007bb0:	20000010 	.word	0x20000010

08007bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bb8:	b094      	sub	sp, #80	; 0x50
 8007bba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	647b      	str	r3, [r7, #68]	; 0x44
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bcc:	4b79      	ldr	r3, [pc, #484]	; (8007db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	f003 030c 	and.w	r3, r3, #12
 8007bd4:	2b08      	cmp	r3, #8
 8007bd6:	d00d      	beq.n	8007bf4 <HAL_RCC_GetSysClockFreq+0x40>
 8007bd8:	2b08      	cmp	r3, #8
 8007bda:	f200 80e1 	bhi.w	8007da0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d002      	beq.n	8007be8 <HAL_RCC_GetSysClockFreq+0x34>
 8007be2:	2b04      	cmp	r3, #4
 8007be4:	d003      	beq.n	8007bee <HAL_RCC_GetSysClockFreq+0x3a>
 8007be6:	e0db      	b.n	8007da0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007be8:	4b73      	ldr	r3, [pc, #460]	; (8007db8 <HAL_RCC_GetSysClockFreq+0x204>)
 8007bea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007bec:	e0db      	b.n	8007da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007bee:	4b73      	ldr	r3, [pc, #460]	; (8007dbc <HAL_RCC_GetSysClockFreq+0x208>)
 8007bf0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007bf2:	e0d8      	b.n	8007da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007bf4:	4b6f      	ldr	r3, [pc, #444]	; (8007db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007bfc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007bfe:	4b6d      	ldr	r3, [pc, #436]	; (8007db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d063      	beq.n	8007cd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c0a:	4b6a      	ldr	r3, [pc, #424]	; (8007db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	099b      	lsrs	r3, r3, #6
 8007c10:	2200      	movs	r2, #0
 8007c12:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c14:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c1c:	633b      	str	r3, [r7, #48]	; 0x30
 8007c1e:	2300      	movs	r3, #0
 8007c20:	637b      	str	r3, [r7, #52]	; 0x34
 8007c22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007c26:	4622      	mov	r2, r4
 8007c28:	462b      	mov	r3, r5
 8007c2a:	f04f 0000 	mov.w	r0, #0
 8007c2e:	f04f 0100 	mov.w	r1, #0
 8007c32:	0159      	lsls	r1, r3, #5
 8007c34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c38:	0150      	lsls	r0, r2, #5
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	4621      	mov	r1, r4
 8007c40:	1a51      	subs	r1, r2, r1
 8007c42:	6139      	str	r1, [r7, #16]
 8007c44:	4629      	mov	r1, r5
 8007c46:	eb63 0301 	sbc.w	r3, r3, r1
 8007c4a:	617b      	str	r3, [r7, #20]
 8007c4c:	f04f 0200 	mov.w	r2, #0
 8007c50:	f04f 0300 	mov.w	r3, #0
 8007c54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c58:	4659      	mov	r1, fp
 8007c5a:	018b      	lsls	r3, r1, #6
 8007c5c:	4651      	mov	r1, sl
 8007c5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007c62:	4651      	mov	r1, sl
 8007c64:	018a      	lsls	r2, r1, #6
 8007c66:	4651      	mov	r1, sl
 8007c68:	ebb2 0801 	subs.w	r8, r2, r1
 8007c6c:	4659      	mov	r1, fp
 8007c6e:	eb63 0901 	sbc.w	r9, r3, r1
 8007c72:	f04f 0200 	mov.w	r2, #0
 8007c76:	f04f 0300 	mov.w	r3, #0
 8007c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c86:	4690      	mov	r8, r2
 8007c88:	4699      	mov	r9, r3
 8007c8a:	4623      	mov	r3, r4
 8007c8c:	eb18 0303 	adds.w	r3, r8, r3
 8007c90:	60bb      	str	r3, [r7, #8]
 8007c92:	462b      	mov	r3, r5
 8007c94:	eb49 0303 	adc.w	r3, r9, r3
 8007c98:	60fb      	str	r3, [r7, #12]
 8007c9a:	f04f 0200 	mov.w	r2, #0
 8007c9e:	f04f 0300 	mov.w	r3, #0
 8007ca2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007ca6:	4629      	mov	r1, r5
 8007ca8:	024b      	lsls	r3, r1, #9
 8007caa:	4621      	mov	r1, r4
 8007cac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007cb0:	4621      	mov	r1, r4
 8007cb2:	024a      	lsls	r2, r1, #9
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cba:	2200      	movs	r2, #0
 8007cbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cbe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007cc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007cc4:	f7f8 ffe0 	bl	8000c88 <__aeabi_uldivmod>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4613      	mov	r3, r2
 8007cce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cd0:	e058      	b.n	8007d84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cd2:	4b38      	ldr	r3, [pc, #224]	; (8007db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	099b      	lsrs	r3, r3, #6
 8007cd8:	2200      	movs	r2, #0
 8007cda:	4618      	mov	r0, r3
 8007cdc:	4611      	mov	r1, r2
 8007cde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007ce2:	623b      	str	r3, [r7, #32]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8007ce8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007cec:	4642      	mov	r2, r8
 8007cee:	464b      	mov	r3, r9
 8007cf0:	f04f 0000 	mov.w	r0, #0
 8007cf4:	f04f 0100 	mov.w	r1, #0
 8007cf8:	0159      	lsls	r1, r3, #5
 8007cfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007cfe:	0150      	lsls	r0, r2, #5
 8007d00:	4602      	mov	r2, r0
 8007d02:	460b      	mov	r3, r1
 8007d04:	4641      	mov	r1, r8
 8007d06:	ebb2 0a01 	subs.w	sl, r2, r1
 8007d0a:	4649      	mov	r1, r9
 8007d0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007d10:	f04f 0200 	mov.w	r2, #0
 8007d14:	f04f 0300 	mov.w	r3, #0
 8007d18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007d1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007d20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007d24:	ebb2 040a 	subs.w	r4, r2, sl
 8007d28:	eb63 050b 	sbc.w	r5, r3, fp
 8007d2c:	f04f 0200 	mov.w	r2, #0
 8007d30:	f04f 0300 	mov.w	r3, #0
 8007d34:	00eb      	lsls	r3, r5, #3
 8007d36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d3a:	00e2      	lsls	r2, r4, #3
 8007d3c:	4614      	mov	r4, r2
 8007d3e:	461d      	mov	r5, r3
 8007d40:	4643      	mov	r3, r8
 8007d42:	18e3      	adds	r3, r4, r3
 8007d44:	603b      	str	r3, [r7, #0]
 8007d46:	464b      	mov	r3, r9
 8007d48:	eb45 0303 	adc.w	r3, r5, r3
 8007d4c:	607b      	str	r3, [r7, #4]
 8007d4e:	f04f 0200 	mov.w	r2, #0
 8007d52:	f04f 0300 	mov.w	r3, #0
 8007d56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007d5a:	4629      	mov	r1, r5
 8007d5c:	028b      	lsls	r3, r1, #10
 8007d5e:	4621      	mov	r1, r4
 8007d60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007d64:	4621      	mov	r1, r4
 8007d66:	028a      	lsls	r2, r1, #10
 8007d68:	4610      	mov	r0, r2
 8007d6a:	4619      	mov	r1, r3
 8007d6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d6e:	2200      	movs	r2, #0
 8007d70:	61bb      	str	r3, [r7, #24]
 8007d72:	61fa      	str	r2, [r7, #28]
 8007d74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d78:	f7f8 ff86 	bl	8000c88 <__aeabi_uldivmod>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	460b      	mov	r3, r1
 8007d80:	4613      	mov	r3, r2
 8007d82:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007d84:	4b0b      	ldr	r3, [pc, #44]	; (8007db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	0c1b      	lsrs	r3, r3, #16
 8007d8a:	f003 0303 	and.w	r3, r3, #3
 8007d8e:	3301      	adds	r3, #1
 8007d90:	005b      	lsls	r3, r3, #1
 8007d92:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007d94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007d9e:	e002      	b.n	8007da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007da0:	4b05      	ldr	r3, [pc, #20]	; (8007db8 <HAL_RCC_GetSysClockFreq+0x204>)
 8007da2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007da6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3750      	adds	r7, #80	; 0x50
 8007dac:	46bd      	mov	sp, r7
 8007dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007db2:	bf00      	nop
 8007db4:	40023800 	.word	0x40023800
 8007db8:	00f42400 	.word	0x00f42400
 8007dbc:	007a1200 	.word	0x007a1200

08007dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007dc4:	4b03      	ldr	r3, [pc, #12]	; (8007dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	2000000c 	.word	0x2000000c

08007dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007ddc:	f7ff fff0 	bl	8007dc0 <HAL_RCC_GetHCLKFreq>
 8007de0:	4602      	mov	r2, r0
 8007de2:	4b05      	ldr	r3, [pc, #20]	; (8007df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	0a9b      	lsrs	r3, r3, #10
 8007de8:	f003 0307 	and.w	r3, r3, #7
 8007dec:	4903      	ldr	r1, [pc, #12]	; (8007dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007dee:	5ccb      	ldrb	r3, [r1, r3]
 8007df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	40023800 	.word	0x40023800
 8007dfc:	08013f8c 	.word	0x08013f8c

08007e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007e04:	f7ff ffdc 	bl	8007dc0 <HAL_RCC_GetHCLKFreq>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	4b05      	ldr	r3, [pc, #20]	; (8007e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	0b5b      	lsrs	r3, r3, #13
 8007e10:	f003 0307 	and.w	r3, r3, #7
 8007e14:	4903      	ldr	r1, [pc, #12]	; (8007e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e16:	5ccb      	ldrb	r3, [r1, r3]
 8007e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	40023800 	.word	0x40023800
 8007e24:	08013f8c 	.word	0x08013f8c

08007e28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e07b      	b.n	8007f32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d108      	bne.n	8007e54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e4a:	d009      	beq.n	8007e60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	61da      	str	r2, [r3, #28]
 8007e52:	e005      	b.n	8007e60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d106      	bne.n	8007e80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f7fb fd90 	bl	80039a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2202      	movs	r2, #2
 8007e84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007ea8:	431a      	orrs	r2, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eb2:	431a      	orrs	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	f003 0302 	and.w	r3, r3, #2
 8007ebc:	431a      	orrs	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	431a      	orrs	r2, r3
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	699b      	ldr	r3, [r3, #24]
 8007ecc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ed0:	431a      	orrs	r2, r3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	69db      	ldr	r3, [r3, #28]
 8007ed6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007eda:	431a      	orrs	r2, r3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6a1b      	ldr	r3, [r3, #32]
 8007ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ee4:	ea42 0103 	orr.w	r1, r2, r3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	699b      	ldr	r3, [r3, #24]
 8007efc:	0c1b      	lsrs	r3, r3, #16
 8007efe:	f003 0104 	and.w	r1, r3, #4
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f06:	f003 0210 	and.w	r2, r3, #16
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	69da      	ldr	r2, [r3, #28]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3708      	adds	r7, #8
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f3a:	b580      	push	{r7, lr}
 8007f3c:	b088      	sub	sp, #32
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	60f8      	str	r0, [r7, #12]
 8007f42:	60b9      	str	r1, [r7, #8]
 8007f44:	603b      	str	r3, [r7, #0]
 8007f46:	4613      	mov	r3, r2
 8007f48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d101      	bne.n	8007f5c <HAL_SPI_Transmit+0x22>
 8007f58:	2302      	movs	r3, #2
 8007f5a:	e126      	b.n	80081aa <HAL_SPI_Transmit+0x270>
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f64:	f7fd f97a 	bl	800525c <HAL_GetTick>
 8007f68:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007f6a:	88fb      	ldrh	r3, [r7, #6]
 8007f6c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d002      	beq.n	8007f80 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007f7a:	2302      	movs	r3, #2
 8007f7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007f7e:	e10b      	b.n	8008198 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d002      	beq.n	8007f8c <HAL_SPI_Transmit+0x52>
 8007f86:	88fb      	ldrh	r3, [r7, #6]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d102      	bne.n	8007f92 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007f90:	e102      	b.n	8008198 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2203      	movs	r2, #3
 8007f96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	88fa      	ldrh	r2, [r7, #6]
 8007faa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	88fa      	ldrh	r2, [r7, #6]
 8007fb0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fd8:	d10f      	bne.n	8007ffa <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fe8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ff8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008004:	2b40      	cmp	r3, #64	; 0x40
 8008006:	d007      	beq.n	8008018 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008016:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008020:	d14b      	bne.n	80080ba <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d002      	beq.n	8008030 <HAL_SPI_Transmit+0xf6>
 800802a:	8afb      	ldrh	r3, [r7, #22]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d13e      	bne.n	80080ae <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008034:	881a      	ldrh	r2, [r3, #0]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008040:	1c9a      	adds	r2, r3, #2
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800804a:	b29b      	uxth	r3, r3
 800804c:	3b01      	subs	r3, #1
 800804e:	b29a      	uxth	r2, r3
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008054:	e02b      	b.n	80080ae <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f003 0302 	and.w	r3, r3, #2
 8008060:	2b02      	cmp	r3, #2
 8008062:	d112      	bne.n	800808a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008068:	881a      	ldrh	r2, [r3, #0]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008074:	1c9a      	adds	r2, r3, #2
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800807e:	b29b      	uxth	r3, r3
 8008080:	3b01      	subs	r3, #1
 8008082:	b29a      	uxth	r2, r3
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	86da      	strh	r2, [r3, #54]	; 0x36
 8008088:	e011      	b.n	80080ae <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800808a:	f7fd f8e7 	bl	800525c <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	683a      	ldr	r2, [r7, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	d803      	bhi.n	80080a2 <HAL_SPI_Transmit+0x168>
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a0:	d102      	bne.n	80080a8 <HAL_SPI_Transmit+0x16e>
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d102      	bne.n	80080ae <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80080ac:	e074      	b.n	8008198 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1ce      	bne.n	8008056 <HAL_SPI_Transmit+0x11c>
 80080b8:	e04c      	b.n	8008154 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d002      	beq.n	80080c8 <HAL_SPI_Transmit+0x18e>
 80080c2:	8afb      	ldrh	r3, [r7, #22]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d140      	bne.n	800814a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	330c      	adds	r3, #12
 80080d2:	7812      	ldrb	r2, [r2, #0]
 80080d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080da:	1c5a      	adds	r2, r3, #1
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	3b01      	subs	r3, #1
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80080ee:	e02c      	b.n	800814a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f003 0302 	and.w	r3, r3, #2
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d113      	bne.n	8008126 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	330c      	adds	r3, #12
 8008108:	7812      	ldrb	r2, [r2, #0]
 800810a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008110:	1c5a      	adds	r2, r3, #1
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800811a:	b29b      	uxth	r3, r3
 800811c:	3b01      	subs	r3, #1
 800811e:	b29a      	uxth	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	86da      	strh	r2, [r3, #54]	; 0x36
 8008124:	e011      	b.n	800814a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008126:	f7fd f899 	bl	800525c <HAL_GetTick>
 800812a:	4602      	mov	r2, r0
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	1ad3      	subs	r3, r2, r3
 8008130:	683a      	ldr	r2, [r7, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d803      	bhi.n	800813e <HAL_SPI_Transmit+0x204>
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800813c:	d102      	bne.n	8008144 <HAL_SPI_Transmit+0x20a>
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d102      	bne.n	800814a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008144:	2303      	movs	r3, #3
 8008146:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008148:	e026      	b.n	8008198 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800814e:	b29b      	uxth	r3, r3
 8008150:	2b00      	cmp	r3, #0
 8008152:	d1cd      	bne.n	80080f0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008154:	69ba      	ldr	r2, [r7, #24]
 8008156:	6839      	ldr	r1, [r7, #0]
 8008158:	68f8      	ldr	r0, [r7, #12]
 800815a:	f000 fa63 	bl	8008624 <SPI_EndRxTxTransaction>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d002      	beq.n	800816a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2220      	movs	r2, #32
 8008168:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d10a      	bne.n	8008188 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008172:	2300      	movs	r3, #0
 8008174:	613b      	str	r3, [r7, #16]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	613b      	str	r3, [r7, #16]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	613b      	str	r3, [r7, #16]
 8008186:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800818c:	2b00      	cmp	r3, #0
 800818e:	d002      	beq.n	8008196 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	77fb      	strb	r3, [r7, #31]
 8008194:	e000      	b.n	8008198 <HAL_SPI_Transmit+0x25e>
  }

error:
 8008196:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80081a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3720      	adds	r7, #32
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}

080081b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80081b2:	b580      	push	{r7, lr}
 80081b4:	b08c      	sub	sp, #48	; 0x30
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	60f8      	str	r0, [r7, #12]
 80081ba:	60b9      	str	r1, [r7, #8]
 80081bc:	607a      	str	r2, [r7, #4]
 80081be:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80081c0:	2301      	movs	r3, #1
 80081c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d101      	bne.n	80081d8 <HAL_SPI_TransmitReceive+0x26>
 80081d4:	2302      	movs	r3, #2
 80081d6:	e18a      	b.n	80084ee <HAL_SPI_TransmitReceive+0x33c>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081e0:	f7fd f83c 	bl	800525c <HAL_GetTick>
 80081e4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80081ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80081f6:	887b      	ldrh	r3, [r7, #2]
 80081f8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80081fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d00f      	beq.n	8008222 <HAL_SPI_TransmitReceive+0x70>
 8008202:	69fb      	ldr	r3, [r7, #28]
 8008204:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008208:	d107      	bne.n	800821a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d103      	bne.n	800821a <HAL_SPI_TransmitReceive+0x68>
 8008212:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008216:	2b04      	cmp	r3, #4
 8008218:	d003      	beq.n	8008222 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800821a:	2302      	movs	r3, #2
 800821c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008220:	e15b      	b.n	80084da <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d005      	beq.n	8008234 <HAL_SPI_TransmitReceive+0x82>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d002      	beq.n	8008234 <HAL_SPI_TransmitReceive+0x82>
 800822e:	887b      	ldrh	r3, [r7, #2]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d103      	bne.n	800823c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800823a:	e14e      	b.n	80084da <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b04      	cmp	r3, #4
 8008246:	d003      	beq.n	8008250 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2205      	movs	r2, #5
 800824c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2200      	movs	r2, #0
 8008254:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	887a      	ldrh	r2, [r7, #2]
 8008260:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	887a      	ldrh	r2, [r7, #2]
 8008266:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	68ba      	ldr	r2, [r7, #8]
 800826c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	887a      	ldrh	r2, [r7, #2]
 8008272:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	887a      	ldrh	r2, [r7, #2]
 8008278:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2200      	movs	r2, #0
 800827e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008290:	2b40      	cmp	r3, #64	; 0x40
 8008292:	d007      	beq.n	80082a4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082ac:	d178      	bne.n	80083a0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d002      	beq.n	80082bc <HAL_SPI_TransmitReceive+0x10a>
 80082b6:	8b7b      	ldrh	r3, [r7, #26]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d166      	bne.n	800838a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082c0:	881a      	ldrh	r2, [r3, #0]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082cc:	1c9a      	adds	r2, r3, #2
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	3b01      	subs	r3, #1
 80082da:	b29a      	uxth	r2, r3
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082e0:	e053      	b.n	800838a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f003 0302 	and.w	r3, r3, #2
 80082ec:	2b02      	cmp	r3, #2
 80082ee:	d11b      	bne.n	8008328 <HAL_SPI_TransmitReceive+0x176>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d016      	beq.n	8008328 <HAL_SPI_TransmitReceive+0x176>
 80082fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d113      	bne.n	8008328 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008304:	881a      	ldrh	r2, [r3, #0]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008310:	1c9a      	adds	r2, r3, #2
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800831a:	b29b      	uxth	r3, r3
 800831c:	3b01      	subs	r3, #1
 800831e:	b29a      	uxth	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008324:	2300      	movs	r3, #0
 8008326:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f003 0301 	and.w	r3, r3, #1
 8008332:	2b01      	cmp	r3, #1
 8008334:	d119      	bne.n	800836a <HAL_SPI_TransmitReceive+0x1b8>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800833a:	b29b      	uxth	r3, r3
 800833c:	2b00      	cmp	r3, #0
 800833e:	d014      	beq.n	800836a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68da      	ldr	r2, [r3, #12]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	b292      	uxth	r2, r2
 800834c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	1c9a      	adds	r2, r3, #2
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800835c:	b29b      	uxth	r3, r3
 800835e:	3b01      	subs	r3, #1
 8008360:	b29a      	uxth	r2, r3
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008366:	2301      	movs	r3, #1
 8008368:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800836a:	f7fc ff77 	bl	800525c <HAL_GetTick>
 800836e:	4602      	mov	r2, r0
 8008370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008372:	1ad3      	subs	r3, r2, r3
 8008374:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008376:	429a      	cmp	r2, r3
 8008378:	d807      	bhi.n	800838a <HAL_SPI_TransmitReceive+0x1d8>
 800837a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800837c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008380:	d003      	beq.n	800838a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008382:	2303      	movs	r3, #3
 8008384:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008388:	e0a7      	b.n	80084da <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800838e:	b29b      	uxth	r3, r3
 8008390:	2b00      	cmp	r3, #0
 8008392:	d1a6      	bne.n	80082e2 <HAL_SPI_TransmitReceive+0x130>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008398:	b29b      	uxth	r3, r3
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1a1      	bne.n	80082e2 <HAL_SPI_TransmitReceive+0x130>
 800839e:	e07c      	b.n	800849a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d002      	beq.n	80083ae <HAL_SPI_TransmitReceive+0x1fc>
 80083a8:	8b7b      	ldrh	r3, [r7, #26]
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d16b      	bne.n	8008486 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	330c      	adds	r3, #12
 80083b8:	7812      	ldrb	r2, [r2, #0]
 80083ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083c0:	1c5a      	adds	r2, r3, #1
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	3b01      	subs	r3, #1
 80083ce:	b29a      	uxth	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083d4:	e057      	b.n	8008486 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	f003 0302 	and.w	r3, r3, #2
 80083e0:	2b02      	cmp	r3, #2
 80083e2:	d11c      	bne.n	800841e <HAL_SPI_TransmitReceive+0x26c>
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d017      	beq.n	800841e <HAL_SPI_TransmitReceive+0x26c>
 80083ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d114      	bne.n	800841e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	330c      	adds	r3, #12
 80083fe:	7812      	ldrb	r2, [r2, #0]
 8008400:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008406:	1c5a      	adds	r2, r3, #1
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008410:	b29b      	uxth	r3, r3
 8008412:	3b01      	subs	r3, #1
 8008414:	b29a      	uxth	r2, r3
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800841a:	2300      	movs	r3, #0
 800841c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	f003 0301 	and.w	r3, r3, #1
 8008428:	2b01      	cmp	r3, #1
 800842a:	d119      	bne.n	8008460 <HAL_SPI_TransmitReceive+0x2ae>
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008430:	b29b      	uxth	r3, r3
 8008432:	2b00      	cmp	r3, #0
 8008434:	d014      	beq.n	8008460 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68da      	ldr	r2, [r3, #12]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008440:	b2d2      	uxtb	r2, r2
 8008442:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008448:	1c5a      	adds	r2, r3, #1
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008452:	b29b      	uxth	r3, r3
 8008454:	3b01      	subs	r3, #1
 8008456:	b29a      	uxth	r2, r3
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800845c:	2301      	movs	r3, #1
 800845e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008460:	f7fc fefc 	bl	800525c <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800846c:	429a      	cmp	r2, r3
 800846e:	d803      	bhi.n	8008478 <HAL_SPI_TransmitReceive+0x2c6>
 8008470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008476:	d102      	bne.n	800847e <HAL_SPI_TransmitReceive+0x2cc>
 8008478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800847a:	2b00      	cmp	r3, #0
 800847c:	d103      	bne.n	8008486 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800847e:	2303      	movs	r3, #3
 8008480:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008484:	e029      	b.n	80084da <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800848a:	b29b      	uxth	r3, r3
 800848c:	2b00      	cmp	r3, #0
 800848e:	d1a2      	bne.n	80083d6 <HAL_SPI_TransmitReceive+0x224>
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008494:	b29b      	uxth	r3, r3
 8008496:	2b00      	cmp	r3, #0
 8008498:	d19d      	bne.n	80083d6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800849a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800849c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f000 f8c0 	bl	8008624 <SPI_EndRxTxTransaction>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d006      	beq.n	80084b8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2220      	movs	r2, #32
 80084b4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80084b6:	e010      	b.n	80084da <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d10b      	bne.n	80084d8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80084c0:	2300      	movs	r3, #0
 80084c2:	617b      	str	r3, [r7, #20]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	617b      	str	r3, [r7, #20]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	617b      	str	r3, [r7, #20]
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	e000      	b.n	80084da <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80084d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2201      	movs	r2, #1
 80084de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80084ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3730      	adds	r7, #48	; 0x30
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80084f6:	b480      	push	{r7}
 80084f8:	b083      	sub	sp, #12
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008504:	b2db      	uxtb	r3, r3
}
 8008506:	4618      	mov	r0, r3
 8008508:	370c      	adds	r7, #12
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
	...

08008514 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b088      	sub	sp, #32
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	603b      	str	r3, [r7, #0]
 8008520:	4613      	mov	r3, r2
 8008522:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008524:	f7fc fe9a 	bl	800525c <HAL_GetTick>
 8008528:	4602      	mov	r2, r0
 800852a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800852c:	1a9b      	subs	r3, r3, r2
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	4413      	add	r3, r2
 8008532:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008534:	f7fc fe92 	bl	800525c <HAL_GetTick>
 8008538:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800853a:	4b39      	ldr	r3, [pc, #228]	; (8008620 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	015b      	lsls	r3, r3, #5
 8008540:	0d1b      	lsrs	r3, r3, #20
 8008542:	69fa      	ldr	r2, [r7, #28]
 8008544:	fb02 f303 	mul.w	r3, r2, r3
 8008548:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800854a:	e054      	b.n	80085f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008552:	d050      	beq.n	80085f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008554:	f7fc fe82 	bl	800525c <HAL_GetTick>
 8008558:	4602      	mov	r2, r0
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	1ad3      	subs	r3, r2, r3
 800855e:	69fa      	ldr	r2, [r7, #28]
 8008560:	429a      	cmp	r2, r3
 8008562:	d902      	bls.n	800856a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d13d      	bne.n	80085e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	685a      	ldr	r2, [r3, #4]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008578:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008582:	d111      	bne.n	80085a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800858c:	d004      	beq.n	8008598 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008596:	d107      	bne.n	80085a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085b0:	d10f      	bne.n	80085d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085c0:	601a      	str	r2, [r3, #0]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e017      	b.n	8008616 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80085ec:	2300      	movs	r3, #0
 80085ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	3b01      	subs	r3, #1
 80085f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689a      	ldr	r2, [r3, #8]
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	4013      	ands	r3, r2
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	429a      	cmp	r2, r3
 8008604:	bf0c      	ite	eq
 8008606:	2301      	moveq	r3, #1
 8008608:	2300      	movne	r3, #0
 800860a:	b2db      	uxtb	r3, r3
 800860c:	461a      	mov	r2, r3
 800860e:	79fb      	ldrb	r3, [r7, #7]
 8008610:	429a      	cmp	r2, r3
 8008612:	d19b      	bne.n	800854c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008614:	2300      	movs	r3, #0
}
 8008616:	4618      	mov	r0, r3
 8008618:	3720      	adds	r7, #32
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	2000000c 	.word	0x2000000c

08008624 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b088      	sub	sp, #32
 8008628:	af02      	add	r7, sp, #8
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008630:	4b1b      	ldr	r3, [pc, #108]	; (80086a0 <SPI_EndRxTxTransaction+0x7c>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a1b      	ldr	r2, [pc, #108]	; (80086a4 <SPI_EndRxTxTransaction+0x80>)
 8008636:	fba2 2303 	umull	r2, r3, r2, r3
 800863a:	0d5b      	lsrs	r3, r3, #21
 800863c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008640:	fb02 f303 	mul.w	r3, r2, r3
 8008644:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800864e:	d112      	bne.n	8008676 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	9300      	str	r3, [sp, #0]
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2200      	movs	r2, #0
 8008658:	2180      	movs	r1, #128	; 0x80
 800865a:	68f8      	ldr	r0, [r7, #12]
 800865c:	f7ff ff5a 	bl	8008514 <SPI_WaitFlagStateUntilTimeout>
 8008660:	4603      	mov	r3, r0
 8008662:	2b00      	cmp	r3, #0
 8008664:	d016      	beq.n	8008694 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800866a:	f043 0220 	orr.w	r2, r3, #32
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008672:	2303      	movs	r3, #3
 8008674:	e00f      	b.n	8008696 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d00a      	beq.n	8008692 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	3b01      	subs	r3, #1
 8008680:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800868c:	2b80      	cmp	r3, #128	; 0x80
 800868e:	d0f2      	beq.n	8008676 <SPI_EndRxTxTransaction+0x52>
 8008690:	e000      	b.n	8008694 <SPI_EndRxTxTransaction+0x70>
        break;
 8008692:	bf00      	nop
  }

  return HAL_OK;
 8008694:	2300      	movs	r3, #0
}
 8008696:	4618      	mov	r0, r3
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	2000000c 	.word	0x2000000c
 80086a4:	165e9f81 	.word	0x165e9f81

080086a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e041      	b.n	800873e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d106      	bne.n	80086d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7fb f9ae 	bl	8003a30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2202      	movs	r2, #2
 80086d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	3304      	adds	r3, #4
 80086e4:	4619      	mov	r1, r3
 80086e6:	4610      	mov	r0, r2
 80086e8:	f000 fdec 	bl	80092c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	3708      	adds	r7, #8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
	...

08008748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008748:	b480      	push	{r7}
 800874a:	b085      	sub	sp, #20
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008756:	b2db      	uxtb	r3, r3
 8008758:	2b01      	cmp	r3, #1
 800875a:	d001      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e04e      	b.n	80087fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2202      	movs	r2, #2
 8008764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68da      	ldr	r2, [r3, #12]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f042 0201 	orr.w	r2, r2, #1
 8008776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a23      	ldr	r2, [pc, #140]	; (800880c <HAL_TIM_Base_Start_IT+0xc4>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d022      	beq.n	80087c8 <HAL_TIM_Base_Start_IT+0x80>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800878a:	d01d      	beq.n	80087c8 <HAL_TIM_Base_Start_IT+0x80>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a1f      	ldr	r2, [pc, #124]	; (8008810 <HAL_TIM_Base_Start_IT+0xc8>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d018      	beq.n	80087c8 <HAL_TIM_Base_Start_IT+0x80>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a1e      	ldr	r2, [pc, #120]	; (8008814 <HAL_TIM_Base_Start_IT+0xcc>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d013      	beq.n	80087c8 <HAL_TIM_Base_Start_IT+0x80>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a1c      	ldr	r2, [pc, #112]	; (8008818 <HAL_TIM_Base_Start_IT+0xd0>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d00e      	beq.n	80087c8 <HAL_TIM_Base_Start_IT+0x80>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a1b      	ldr	r2, [pc, #108]	; (800881c <HAL_TIM_Base_Start_IT+0xd4>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d009      	beq.n	80087c8 <HAL_TIM_Base_Start_IT+0x80>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a19      	ldr	r2, [pc, #100]	; (8008820 <HAL_TIM_Base_Start_IT+0xd8>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d004      	beq.n	80087c8 <HAL_TIM_Base_Start_IT+0x80>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a18      	ldr	r2, [pc, #96]	; (8008824 <HAL_TIM_Base_Start_IT+0xdc>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d111      	bne.n	80087ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	f003 0307 	and.w	r3, r3, #7
 80087d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b06      	cmp	r3, #6
 80087d8:	d010      	beq.n	80087fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f042 0201 	orr.w	r2, r2, #1
 80087e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ea:	e007      	b.n	80087fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f042 0201 	orr.w	r2, r2, #1
 80087fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3714      	adds	r7, #20
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr
 800880a:	bf00      	nop
 800880c:	40010000 	.word	0x40010000
 8008810:	40000400 	.word	0x40000400
 8008814:	40000800 	.word	0x40000800
 8008818:	40000c00 	.word	0x40000c00
 800881c:	40010400 	.word	0x40010400
 8008820:	40014000 	.word	0x40014000
 8008824:	40001800 	.word	0x40001800

08008828 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b082      	sub	sp, #8
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d101      	bne.n	800883a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e041      	b.n	80088be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b00      	cmp	r3, #0
 8008844:	d106      	bne.n	8008854 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 f839 	bl	80088c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2202      	movs	r2, #2
 8008858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	3304      	adds	r3, #4
 8008864:	4619      	mov	r1, r3
 8008866:	4610      	mov	r0, r2
 8008868:	f000 fd2c 	bl	80092c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3708      	adds	r7, #8
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80088c6:	b480      	push	{r7}
 80088c8:	b083      	sub	sp, #12
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80088ce:	bf00      	nop
 80088d0:	370c      	adds	r7, #12
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr
	...

080088dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d109      	bne.n	8008900 <HAL_TIM_PWM_Start+0x24>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	bf14      	ite	ne
 80088f8:	2301      	movne	r3, #1
 80088fa:	2300      	moveq	r3, #0
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	e022      	b.n	8008946 <HAL_TIM_PWM_Start+0x6a>
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2b04      	cmp	r3, #4
 8008904:	d109      	bne.n	800891a <HAL_TIM_PWM_Start+0x3e>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800890c:	b2db      	uxtb	r3, r3
 800890e:	2b01      	cmp	r3, #1
 8008910:	bf14      	ite	ne
 8008912:	2301      	movne	r3, #1
 8008914:	2300      	moveq	r3, #0
 8008916:	b2db      	uxtb	r3, r3
 8008918:	e015      	b.n	8008946 <HAL_TIM_PWM_Start+0x6a>
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	2b08      	cmp	r3, #8
 800891e:	d109      	bne.n	8008934 <HAL_TIM_PWM_Start+0x58>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008926:	b2db      	uxtb	r3, r3
 8008928:	2b01      	cmp	r3, #1
 800892a:	bf14      	ite	ne
 800892c:	2301      	movne	r3, #1
 800892e:	2300      	moveq	r3, #0
 8008930:	b2db      	uxtb	r3, r3
 8008932:	e008      	b.n	8008946 <HAL_TIM_PWM_Start+0x6a>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b01      	cmp	r3, #1
 800893e:	bf14      	ite	ne
 8008940:	2301      	movne	r3, #1
 8008942:	2300      	moveq	r3, #0
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b00      	cmp	r3, #0
 8008948:	d001      	beq.n	800894e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e07c      	b.n	8008a48 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d104      	bne.n	800895e <HAL_TIM_PWM_Start+0x82>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800895c:	e013      	b.n	8008986 <HAL_TIM_PWM_Start+0xaa>
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	2b04      	cmp	r3, #4
 8008962:	d104      	bne.n	800896e <HAL_TIM_PWM_Start+0x92>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2202      	movs	r2, #2
 8008968:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800896c:	e00b      	b.n	8008986 <HAL_TIM_PWM_Start+0xaa>
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	2b08      	cmp	r3, #8
 8008972:	d104      	bne.n	800897e <HAL_TIM_PWM_Start+0xa2>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2202      	movs	r2, #2
 8008978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800897c:	e003      	b.n	8008986 <HAL_TIM_PWM_Start+0xaa>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2202      	movs	r2, #2
 8008982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2201      	movs	r2, #1
 800898c:	6839      	ldr	r1, [r7, #0]
 800898e:	4618      	mov	r0, r3
 8008990:	f001 f93e 	bl	8009c10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a2d      	ldr	r2, [pc, #180]	; (8008a50 <HAL_TIM_PWM_Start+0x174>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d004      	beq.n	80089a8 <HAL_TIM_PWM_Start+0xcc>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a2c      	ldr	r2, [pc, #176]	; (8008a54 <HAL_TIM_PWM_Start+0x178>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d101      	bne.n	80089ac <HAL_TIM_PWM_Start+0xd0>
 80089a8:	2301      	movs	r3, #1
 80089aa:	e000      	b.n	80089ae <HAL_TIM_PWM_Start+0xd2>
 80089ac:	2300      	movs	r3, #0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d007      	beq.n	80089c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a22      	ldr	r2, [pc, #136]	; (8008a50 <HAL_TIM_PWM_Start+0x174>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d022      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x136>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089d4:	d01d      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x136>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a1f      	ldr	r2, [pc, #124]	; (8008a58 <HAL_TIM_PWM_Start+0x17c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d018      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x136>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a1d      	ldr	r2, [pc, #116]	; (8008a5c <HAL_TIM_PWM_Start+0x180>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d013      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x136>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a1c      	ldr	r2, [pc, #112]	; (8008a60 <HAL_TIM_PWM_Start+0x184>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d00e      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x136>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a16      	ldr	r2, [pc, #88]	; (8008a54 <HAL_TIM_PWM_Start+0x178>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d009      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x136>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a18      	ldr	r2, [pc, #96]	; (8008a64 <HAL_TIM_PWM_Start+0x188>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d004      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x136>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a16      	ldr	r2, [pc, #88]	; (8008a68 <HAL_TIM_PWM_Start+0x18c>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d111      	bne.n	8008a36 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	f003 0307 	and.w	r3, r3, #7
 8008a1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2b06      	cmp	r3, #6
 8008a22:	d010      	beq.n	8008a46 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f042 0201 	orr.w	r2, r2, #1
 8008a32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a34:	e007      	b.n	8008a46 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f042 0201 	orr.w	r2, r2, #1
 8008a44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3710      	adds	r7, #16
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	40010000 	.word	0x40010000
 8008a54:	40010400 	.word	0x40010400
 8008a58:	40000400 	.word	0x40000400
 8008a5c:	40000800 	.word	0x40000800
 8008a60:	40000c00 	.word	0x40000c00
 8008a64:	40014000 	.word	0x40014000
 8008a68:	40001800 	.word	0x40001800

08008a6c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b082      	sub	sp, #8
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d101      	bne.n	8008a7e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e041      	b.n	8008b02 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d106      	bne.n	8008a98 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f000 f839 	bl	8008b0a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2202      	movs	r2, #2
 8008a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	3304      	adds	r3, #4
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	4610      	mov	r0, r2
 8008aac:	f000 fc0a 	bl	80092c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3708      	adds	r7, #8
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008b0a:	b480      	push	{r7}
 8008b0c:	b083      	sub	sp, #12
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008b12:	bf00      	nop
 8008b14:	370c      	adds	r7, #12
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b082      	sub	sp, #8
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	691b      	ldr	r3, [r3, #16]
 8008b2c:	f003 0302 	and.w	r3, r3, #2
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d122      	bne.n	8008b7a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	f003 0302 	and.w	r3, r3, #2
 8008b3e:	2b02      	cmp	r3, #2
 8008b40:	d11b      	bne.n	8008b7a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f06f 0202 	mvn.w	r2, #2
 8008b4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	699b      	ldr	r3, [r3, #24]
 8008b58:	f003 0303 	and.w	r3, r3, #3
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d003      	beq.n	8008b68 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f7f9 fbad 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
 8008b66:	e005      	b.n	8008b74 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 fb8d 	bl	8009288 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 fb94 	bl	800929c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	f003 0304 	and.w	r3, r3, #4
 8008b84:	2b04      	cmp	r3, #4
 8008b86:	d122      	bne.n	8008bce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	68db      	ldr	r3, [r3, #12]
 8008b8e:	f003 0304 	and.w	r3, r3, #4
 8008b92:	2b04      	cmp	r3, #4
 8008b94:	d11b      	bne.n	8008bce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f06f 0204 	mvn.w	r2, #4
 8008b9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2202      	movs	r2, #2
 8008ba4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d003      	beq.n	8008bbc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f7f9 fb83 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
 8008bba:	e005      	b.n	8008bc8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fb63 	bl	8009288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 fb6a 	bl	800929c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	f003 0308 	and.w	r3, r3, #8
 8008bd8:	2b08      	cmp	r3, #8
 8008bda:	d122      	bne.n	8008c22 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	f003 0308 	and.w	r3, r3, #8
 8008be6:	2b08      	cmp	r3, #8
 8008be8:	d11b      	bne.n	8008c22 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f06f 0208 	mvn.w	r2, #8
 8008bf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2204      	movs	r2, #4
 8008bf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	f003 0303 	and.w	r3, r3, #3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d003      	beq.n	8008c10 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f7f9 fb59 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
 8008c0e:	e005      	b.n	8008c1c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 fb39 	bl	8009288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 fb40 	bl	800929c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	691b      	ldr	r3, [r3, #16]
 8008c28:	f003 0310 	and.w	r3, r3, #16
 8008c2c:	2b10      	cmp	r3, #16
 8008c2e:	d122      	bne.n	8008c76 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	f003 0310 	and.w	r3, r3, #16
 8008c3a:	2b10      	cmp	r3, #16
 8008c3c:	d11b      	bne.n	8008c76 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f06f 0210 	mvn.w	r2, #16
 8008c46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2208      	movs	r2, #8
 8008c4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	69db      	ldr	r3, [r3, #28]
 8008c54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d003      	beq.n	8008c64 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f7f9 fb2f 	bl	80022c0 <HAL_TIM_IC_CaptureCallback>
 8008c62:	e005      	b.n	8008c70 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 fb0f 	bl	8009288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 fb16 	bl	800929c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	691b      	ldr	r3, [r3, #16]
 8008c7c:	f003 0301 	and.w	r3, r3, #1
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d10e      	bne.n	8008ca2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	f003 0301 	and.w	r3, r3, #1
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d107      	bne.n	8008ca2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f06f 0201 	mvn.w	r2, #1
 8008c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f7f9 fbb1 	bl	8002404 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	691b      	ldr	r3, [r3, #16]
 8008ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cac:	2b80      	cmp	r3, #128	; 0x80
 8008cae:	d10e      	bne.n	8008cce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cba:	2b80      	cmp	r3, #128	; 0x80
 8008cbc:	d107      	bne.n	8008cce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f001 f84d 	bl	8009d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	691b      	ldr	r3, [r3, #16]
 8008cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cd8:	2b40      	cmp	r3, #64	; 0x40
 8008cda:	d10e      	bne.n	8008cfa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ce6:	2b40      	cmp	r3, #64	; 0x40
 8008ce8:	d107      	bne.n	8008cfa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008cf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 fadb 	bl	80092b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	691b      	ldr	r3, [r3, #16]
 8008d00:	f003 0320 	and.w	r3, r3, #32
 8008d04:	2b20      	cmp	r3, #32
 8008d06:	d10e      	bne.n	8008d26 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68db      	ldr	r3, [r3, #12]
 8008d0e:	f003 0320 	and.w	r3, r3, #32
 8008d12:	2b20      	cmp	r3, #32
 8008d14:	d107      	bne.n	8008d26 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f06f 0220 	mvn.w	r2, #32
 8008d1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f001 f817 	bl	8009d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d26:	bf00      	nop
 8008d28:	3708      	adds	r7, #8
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b086      	sub	sp, #24
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	60f8      	str	r0, [r7, #12]
 8008d36:	60b9      	str	r1, [r7, #8]
 8008d38:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d101      	bne.n	8008d4c <HAL_TIM_IC_ConfigChannel+0x1e>
 8008d48:	2302      	movs	r3, #2
 8008d4a:	e088      	b.n	8008e5e <HAL_TIM_IC_ConfigChannel+0x130>
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d11b      	bne.n	8008d92 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	6818      	ldr	r0, [r3, #0]
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	6819      	ldr	r1, [r3, #0]
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	f000 fd8d 	bl	8009888 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	699a      	ldr	r2, [r3, #24]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f022 020c 	bic.w	r2, r2, #12
 8008d7c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	6999      	ldr	r1, [r3, #24]
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	689a      	ldr	r2, [r3, #8]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	430a      	orrs	r2, r1
 8008d8e:	619a      	str	r2, [r3, #24]
 8008d90:	e060      	b.n	8008e54 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2b04      	cmp	r3, #4
 8008d96:	d11c      	bne.n	8008dd2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6818      	ldr	r0, [r3, #0]
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	6819      	ldr	r1, [r3, #0]
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	685a      	ldr	r2, [r3, #4]
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	f000 fe11 	bl	80099ce <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	699a      	ldr	r2, [r3, #24]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008dba:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	6999      	ldr	r1, [r3, #24]
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	021a      	lsls	r2, r3, #8
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	430a      	orrs	r2, r1
 8008dce:	619a      	str	r2, [r3, #24]
 8008dd0:	e040      	b.n	8008e54 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2b08      	cmp	r3, #8
 8008dd6:	d11b      	bne.n	8008e10 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6818      	ldr	r0, [r3, #0]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	6819      	ldr	r1, [r3, #0]
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	685a      	ldr	r2, [r3, #4]
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	68db      	ldr	r3, [r3, #12]
 8008de8:	f000 fe5e 	bl	8009aa8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	69da      	ldr	r2, [r3, #28]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f022 020c 	bic.w	r2, r2, #12
 8008dfa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	69d9      	ldr	r1, [r3, #28]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	689a      	ldr	r2, [r3, #8]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	430a      	orrs	r2, r1
 8008e0c:	61da      	str	r2, [r3, #28]
 8008e0e:	e021      	b.n	8008e54 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2b0c      	cmp	r3, #12
 8008e14:	d11c      	bne.n	8008e50 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6818      	ldr	r0, [r3, #0]
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	6819      	ldr	r1, [r3, #0]
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	685a      	ldr	r2, [r3, #4]
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	68db      	ldr	r3, [r3, #12]
 8008e26:	f000 fe7b 	bl	8009b20 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	69da      	ldr	r2, [r3, #28]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008e38:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	69d9      	ldr	r1, [r3, #28]
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	021a      	lsls	r2, r3, #8
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	430a      	orrs	r2, r1
 8008e4c:	61da      	str	r2, [r3, #28]
 8008e4e:	e001      	b.n	8008e54 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008e50:	2301      	movs	r3, #1
 8008e52:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3718      	adds	r7, #24
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
	...

08008e68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b086      	sub	sp, #24
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e74:	2300      	movs	r3, #0
 8008e76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d101      	bne.n	8008e86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e82:	2302      	movs	r3, #2
 8008e84:	e0ae      	b.n	8008fe4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b0c      	cmp	r3, #12
 8008e92:	f200 809f 	bhi.w	8008fd4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008e96:	a201      	add	r2, pc, #4	; (adr r2, 8008e9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9c:	08008ed1 	.word	0x08008ed1
 8008ea0:	08008fd5 	.word	0x08008fd5
 8008ea4:	08008fd5 	.word	0x08008fd5
 8008ea8:	08008fd5 	.word	0x08008fd5
 8008eac:	08008f11 	.word	0x08008f11
 8008eb0:	08008fd5 	.word	0x08008fd5
 8008eb4:	08008fd5 	.word	0x08008fd5
 8008eb8:	08008fd5 	.word	0x08008fd5
 8008ebc:	08008f53 	.word	0x08008f53
 8008ec0:	08008fd5 	.word	0x08008fd5
 8008ec4:	08008fd5 	.word	0x08008fd5
 8008ec8:	08008fd5 	.word	0x08008fd5
 8008ecc:	08008f93 	.word	0x08008f93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	68b9      	ldr	r1, [r7, #8]
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f000 fa94 	bl	8009404 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	699a      	ldr	r2, [r3, #24]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f042 0208 	orr.w	r2, r2, #8
 8008eea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	699a      	ldr	r2, [r3, #24]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f022 0204 	bic.w	r2, r2, #4
 8008efa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	6999      	ldr	r1, [r3, #24]
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	691a      	ldr	r2, [r3, #16]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	430a      	orrs	r2, r1
 8008f0c:	619a      	str	r2, [r3, #24]
      break;
 8008f0e:	e064      	b.n	8008fda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	68b9      	ldr	r1, [r7, #8]
 8008f16:	4618      	mov	r0, r3
 8008f18:	f000 fae4 	bl	80094e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	699a      	ldr	r2, [r3, #24]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	699a      	ldr	r2, [r3, #24]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6999      	ldr	r1, [r3, #24]
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	021a      	lsls	r2, r3, #8
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	430a      	orrs	r2, r1
 8008f4e:	619a      	str	r2, [r3, #24]
      break;
 8008f50:	e043      	b.n	8008fda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	68b9      	ldr	r1, [r7, #8]
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 fb39 	bl	80095d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	69da      	ldr	r2, [r3, #28]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f042 0208 	orr.w	r2, r2, #8
 8008f6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	69da      	ldr	r2, [r3, #28]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f022 0204 	bic.w	r2, r2, #4
 8008f7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	69d9      	ldr	r1, [r3, #28]
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	691a      	ldr	r2, [r3, #16]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	430a      	orrs	r2, r1
 8008f8e:	61da      	str	r2, [r3, #28]
      break;
 8008f90:	e023      	b.n	8008fda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68b9      	ldr	r1, [r7, #8]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f000 fb8d 	bl	80096b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	69da      	ldr	r2, [r3, #28]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008fac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	69da      	ldr	r2, [r3, #28]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008fbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	69d9      	ldr	r1, [r3, #28]
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	021a      	lsls	r2, r3, #8
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	430a      	orrs	r2, r1
 8008fd0:	61da      	str	r2, [r3, #28]
      break;
 8008fd2:	e002      	b.n	8008fda <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8008fd8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3718      	adds	r7, #24
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}

08008fec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009000:	2b01      	cmp	r3, #1
 8009002:	d101      	bne.n	8009008 <HAL_TIM_ConfigClockSource+0x1c>
 8009004:	2302      	movs	r3, #2
 8009006:	e0b4      	b.n	8009172 <HAL_TIM_ConfigClockSource+0x186>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2202      	movs	r2, #2
 8009014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009026:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800902e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	68ba      	ldr	r2, [r7, #8]
 8009036:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009040:	d03e      	beq.n	80090c0 <HAL_TIM_ConfigClockSource+0xd4>
 8009042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009046:	f200 8087 	bhi.w	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 800904a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800904e:	f000 8086 	beq.w	800915e <HAL_TIM_ConfigClockSource+0x172>
 8009052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009056:	d87f      	bhi.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 8009058:	2b70      	cmp	r3, #112	; 0x70
 800905a:	d01a      	beq.n	8009092 <HAL_TIM_ConfigClockSource+0xa6>
 800905c:	2b70      	cmp	r3, #112	; 0x70
 800905e:	d87b      	bhi.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 8009060:	2b60      	cmp	r3, #96	; 0x60
 8009062:	d050      	beq.n	8009106 <HAL_TIM_ConfigClockSource+0x11a>
 8009064:	2b60      	cmp	r3, #96	; 0x60
 8009066:	d877      	bhi.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 8009068:	2b50      	cmp	r3, #80	; 0x50
 800906a:	d03c      	beq.n	80090e6 <HAL_TIM_ConfigClockSource+0xfa>
 800906c:	2b50      	cmp	r3, #80	; 0x50
 800906e:	d873      	bhi.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 8009070:	2b40      	cmp	r3, #64	; 0x40
 8009072:	d058      	beq.n	8009126 <HAL_TIM_ConfigClockSource+0x13a>
 8009074:	2b40      	cmp	r3, #64	; 0x40
 8009076:	d86f      	bhi.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 8009078:	2b30      	cmp	r3, #48	; 0x30
 800907a:	d064      	beq.n	8009146 <HAL_TIM_ConfigClockSource+0x15a>
 800907c:	2b30      	cmp	r3, #48	; 0x30
 800907e:	d86b      	bhi.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 8009080:	2b20      	cmp	r3, #32
 8009082:	d060      	beq.n	8009146 <HAL_TIM_ConfigClockSource+0x15a>
 8009084:	2b20      	cmp	r3, #32
 8009086:	d867      	bhi.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
 8009088:	2b00      	cmp	r3, #0
 800908a:	d05c      	beq.n	8009146 <HAL_TIM_ConfigClockSource+0x15a>
 800908c:	2b10      	cmp	r3, #16
 800908e:	d05a      	beq.n	8009146 <HAL_TIM_ConfigClockSource+0x15a>
 8009090:	e062      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6818      	ldr	r0, [r3, #0]
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	6899      	ldr	r1, [r3, #8]
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	685a      	ldr	r2, [r3, #4]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	f000 fd95 	bl	8009bd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80090b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	68ba      	ldr	r2, [r7, #8]
 80090bc:	609a      	str	r2, [r3, #8]
      break;
 80090be:	e04f      	b.n	8009160 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6818      	ldr	r0, [r3, #0]
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	6899      	ldr	r1, [r3, #8]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	685a      	ldr	r2, [r3, #4]
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	f000 fd7e 	bl	8009bd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	689a      	ldr	r2, [r3, #8]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80090e2:	609a      	str	r2, [r3, #8]
      break;
 80090e4:	e03c      	b.n	8009160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6818      	ldr	r0, [r3, #0]
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	6859      	ldr	r1, [r3, #4]
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	461a      	mov	r2, r3
 80090f4:	f000 fc3c 	bl	8009970 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2150      	movs	r1, #80	; 0x50
 80090fe:	4618      	mov	r0, r3
 8009100:	f000 fd4b 	bl	8009b9a <TIM_ITRx_SetConfig>
      break;
 8009104:	e02c      	b.n	8009160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6818      	ldr	r0, [r3, #0]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	6859      	ldr	r1, [r3, #4]
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	68db      	ldr	r3, [r3, #12]
 8009112:	461a      	mov	r2, r3
 8009114:	f000 fc98 	bl	8009a48 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2160      	movs	r1, #96	; 0x60
 800911e:	4618      	mov	r0, r3
 8009120:	f000 fd3b 	bl	8009b9a <TIM_ITRx_SetConfig>
      break;
 8009124:	e01c      	b.n	8009160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6818      	ldr	r0, [r3, #0]
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	6859      	ldr	r1, [r3, #4]
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	68db      	ldr	r3, [r3, #12]
 8009132:	461a      	mov	r2, r3
 8009134:	f000 fc1c 	bl	8009970 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2140      	movs	r1, #64	; 0x40
 800913e:	4618      	mov	r0, r3
 8009140:	f000 fd2b 	bl	8009b9a <TIM_ITRx_SetConfig>
      break;
 8009144:	e00c      	b.n	8009160 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4619      	mov	r1, r3
 8009150:	4610      	mov	r0, r2
 8009152:	f000 fd22 	bl	8009b9a <TIM_ITRx_SetConfig>
      break;
 8009156:	e003      	b.n	8009160 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009158:	2301      	movs	r3, #1
 800915a:	73fb      	strb	r3, [r7, #15]
      break;
 800915c:	e000      	b.n	8009160 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800915e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2201      	movs	r2, #1
 8009164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009170:	7bfb      	ldrb	r3, [r7, #15]
}
 8009172:	4618      	mov	r0, r3
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b082      	sub	sp, #8
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
 8009182:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800918a:	2b01      	cmp	r3, #1
 800918c:	d101      	bne.n	8009192 <HAL_TIM_SlaveConfigSynchro+0x18>
 800918e:	2302      	movs	r3, #2
 8009190:	e031      	b.n	80091f6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2201      	movs	r2, #1
 8009196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2202      	movs	r2, #2
 800919e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80091a2:	6839      	ldr	r1, [r7, #0]
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 fadd 	bl	8009764 <TIM_SlaveTimer_SetConfig>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d009      	beq.n	80091c4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2200      	movs	r2, #0
 80091bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e018      	b.n	80091f6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	68da      	ldr	r2, [r3, #12]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091d2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68da      	ldr	r2, [r3, #12]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80091e2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80091f4:	2300      	movs	r3, #0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
	...

08009200 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800920a:	2300      	movs	r3, #0
 800920c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	2b0c      	cmp	r3, #12
 8009212:	d831      	bhi.n	8009278 <HAL_TIM_ReadCapturedValue+0x78>
 8009214:	a201      	add	r2, pc, #4	; (adr r2, 800921c <HAL_TIM_ReadCapturedValue+0x1c>)
 8009216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800921a:	bf00      	nop
 800921c:	08009251 	.word	0x08009251
 8009220:	08009279 	.word	0x08009279
 8009224:	08009279 	.word	0x08009279
 8009228:	08009279 	.word	0x08009279
 800922c:	0800925b 	.word	0x0800925b
 8009230:	08009279 	.word	0x08009279
 8009234:	08009279 	.word	0x08009279
 8009238:	08009279 	.word	0x08009279
 800923c:	08009265 	.word	0x08009265
 8009240:	08009279 	.word	0x08009279
 8009244:	08009279 	.word	0x08009279
 8009248:	08009279 	.word	0x08009279
 800924c:	0800926f 	.word	0x0800926f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009256:	60fb      	str	r3, [r7, #12]

      break;
 8009258:	e00f      	b.n	800927a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009260:	60fb      	str	r3, [r7, #12]

      break;
 8009262:	e00a      	b.n	800927a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800926a:	60fb      	str	r3, [r7, #12]

      break;
 800926c:	e005      	b.n	800927a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009274:	60fb      	str	r3, [r7, #12]

      break;
 8009276:	e000      	b.n	800927a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009278:	bf00      	nop
  }

  return tmpreg;
 800927a:	68fb      	ldr	r3, [r7, #12]
}
 800927c:	4618      	mov	r0, r3
 800927e:	3714      	adds	r7, #20
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80092a4:	bf00      	nop
 80092a6:	370c      	adds	r7, #12
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	4a40      	ldr	r2, [pc, #256]	; (80093d8 <TIM_Base_SetConfig+0x114>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d013      	beq.n	8009304 <TIM_Base_SetConfig+0x40>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092e2:	d00f      	beq.n	8009304 <TIM_Base_SetConfig+0x40>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a3d      	ldr	r2, [pc, #244]	; (80093dc <TIM_Base_SetConfig+0x118>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d00b      	beq.n	8009304 <TIM_Base_SetConfig+0x40>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4a3c      	ldr	r2, [pc, #240]	; (80093e0 <TIM_Base_SetConfig+0x11c>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d007      	beq.n	8009304 <TIM_Base_SetConfig+0x40>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a3b      	ldr	r2, [pc, #236]	; (80093e4 <TIM_Base_SetConfig+0x120>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d003      	beq.n	8009304 <TIM_Base_SetConfig+0x40>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a3a      	ldr	r2, [pc, #232]	; (80093e8 <TIM_Base_SetConfig+0x124>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d108      	bne.n	8009316 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800930a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	4313      	orrs	r3, r2
 8009314:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	4a2f      	ldr	r2, [pc, #188]	; (80093d8 <TIM_Base_SetConfig+0x114>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d02b      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009324:	d027      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	4a2c      	ldr	r2, [pc, #176]	; (80093dc <TIM_Base_SetConfig+0x118>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d023      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	4a2b      	ldr	r2, [pc, #172]	; (80093e0 <TIM_Base_SetConfig+0x11c>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d01f      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	4a2a      	ldr	r2, [pc, #168]	; (80093e4 <TIM_Base_SetConfig+0x120>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d01b      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	4a29      	ldr	r2, [pc, #164]	; (80093e8 <TIM_Base_SetConfig+0x124>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d017      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	4a28      	ldr	r2, [pc, #160]	; (80093ec <TIM_Base_SetConfig+0x128>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d013      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4a27      	ldr	r2, [pc, #156]	; (80093f0 <TIM_Base_SetConfig+0x12c>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d00f      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	4a26      	ldr	r2, [pc, #152]	; (80093f4 <TIM_Base_SetConfig+0x130>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d00b      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a25      	ldr	r2, [pc, #148]	; (80093f8 <TIM_Base_SetConfig+0x134>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d007      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a24      	ldr	r2, [pc, #144]	; (80093fc <TIM_Base_SetConfig+0x138>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d003      	beq.n	8009376 <TIM_Base_SetConfig+0xb2>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a23      	ldr	r2, [pc, #140]	; (8009400 <TIM_Base_SetConfig+0x13c>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d108      	bne.n	8009388 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800937c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	68fa      	ldr	r2, [r7, #12]
 8009384:	4313      	orrs	r3, r2
 8009386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	4313      	orrs	r3, r2
 8009394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	689a      	ldr	r2, [r3, #8]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	681a      	ldr	r2, [r3, #0]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4a0a      	ldr	r2, [pc, #40]	; (80093d8 <TIM_Base_SetConfig+0x114>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d003      	beq.n	80093bc <TIM_Base_SetConfig+0xf8>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a0c      	ldr	r2, [pc, #48]	; (80093e8 <TIM_Base_SetConfig+0x124>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d103      	bne.n	80093c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	691a      	ldr	r2, [r3, #16]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2201      	movs	r2, #1
 80093c8:	615a      	str	r2, [r3, #20]
}
 80093ca:	bf00      	nop
 80093cc:	3714      	adds	r7, #20
 80093ce:	46bd      	mov	sp, r7
 80093d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d4:	4770      	bx	lr
 80093d6:	bf00      	nop
 80093d8:	40010000 	.word	0x40010000
 80093dc:	40000400 	.word	0x40000400
 80093e0:	40000800 	.word	0x40000800
 80093e4:	40000c00 	.word	0x40000c00
 80093e8:	40010400 	.word	0x40010400
 80093ec:	40014000 	.word	0x40014000
 80093f0:	40014400 	.word	0x40014400
 80093f4:	40014800 	.word	0x40014800
 80093f8:	40001800 	.word	0x40001800
 80093fc:	40001c00 	.word	0x40001c00
 8009400:	40002000 	.word	0x40002000

08009404 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009404:	b480      	push	{r7}
 8009406:	b087      	sub	sp, #28
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6a1b      	ldr	r3, [r3, #32]
 8009412:	f023 0201 	bic.w	r2, r3, #1
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6a1b      	ldr	r3, [r3, #32]
 800941e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	699b      	ldr	r3, [r3, #24]
 800942a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f023 0303 	bic.w	r3, r3, #3
 800943a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68fa      	ldr	r2, [r7, #12]
 8009442:	4313      	orrs	r3, r2
 8009444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	f023 0302 	bic.w	r3, r3, #2
 800944c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	697a      	ldr	r2, [r7, #20]
 8009454:	4313      	orrs	r3, r2
 8009456:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	4a20      	ldr	r2, [pc, #128]	; (80094dc <TIM_OC1_SetConfig+0xd8>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d003      	beq.n	8009468 <TIM_OC1_SetConfig+0x64>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	4a1f      	ldr	r2, [pc, #124]	; (80094e0 <TIM_OC1_SetConfig+0xdc>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d10c      	bne.n	8009482 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	f023 0308 	bic.w	r3, r3, #8
 800946e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	697a      	ldr	r2, [r7, #20]
 8009476:	4313      	orrs	r3, r2
 8009478:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	f023 0304 	bic.w	r3, r3, #4
 8009480:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4a15      	ldr	r2, [pc, #84]	; (80094dc <TIM_OC1_SetConfig+0xd8>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d003      	beq.n	8009492 <TIM_OC1_SetConfig+0x8e>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	4a14      	ldr	r2, [pc, #80]	; (80094e0 <TIM_OC1_SetConfig+0xdc>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d111      	bne.n	80094b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80094a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	695b      	ldr	r3, [r3, #20]
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	699b      	ldr	r3, [r3, #24]
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	693a      	ldr	r2, [r7, #16]
 80094ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	68fa      	ldr	r2, [r7, #12]
 80094c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	685a      	ldr	r2, [r3, #4]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	697a      	ldr	r2, [r7, #20]
 80094ce:	621a      	str	r2, [r3, #32]
}
 80094d0:	bf00      	nop
 80094d2:	371c      	adds	r7, #28
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr
 80094dc:	40010000 	.word	0x40010000
 80094e0:	40010400 	.word	0x40010400

080094e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b087      	sub	sp, #28
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
 80094ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6a1b      	ldr	r3, [r3, #32]
 80094f2:	f023 0210 	bic.w	r2, r3, #16
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6a1b      	ldr	r3, [r3, #32]
 80094fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	699b      	ldr	r3, [r3, #24]
 800950a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800951a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	021b      	lsls	r3, r3, #8
 8009522:	68fa      	ldr	r2, [r7, #12]
 8009524:	4313      	orrs	r3, r2
 8009526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	f023 0320 	bic.w	r3, r3, #32
 800952e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	697a      	ldr	r2, [r7, #20]
 8009538:	4313      	orrs	r3, r2
 800953a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a22      	ldr	r2, [pc, #136]	; (80095c8 <TIM_OC2_SetConfig+0xe4>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d003      	beq.n	800954c <TIM_OC2_SetConfig+0x68>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a21      	ldr	r2, [pc, #132]	; (80095cc <TIM_OC2_SetConfig+0xe8>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d10d      	bne.n	8009568 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009552:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	011b      	lsls	r3, r3, #4
 800955a:	697a      	ldr	r2, [r7, #20]
 800955c:	4313      	orrs	r3, r2
 800955e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009566:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	4a17      	ldr	r2, [pc, #92]	; (80095c8 <TIM_OC2_SetConfig+0xe4>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d003      	beq.n	8009578 <TIM_OC2_SetConfig+0x94>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	4a16      	ldr	r2, [pc, #88]	; (80095cc <TIM_OC2_SetConfig+0xe8>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d113      	bne.n	80095a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800957e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009586:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	695b      	ldr	r3, [r3, #20]
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	693a      	ldr	r2, [r7, #16]
 8009590:	4313      	orrs	r3, r2
 8009592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	699b      	ldr	r3, [r3, #24]
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	693a      	ldr	r2, [r7, #16]
 800959c:	4313      	orrs	r3, r2
 800959e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	68fa      	ldr	r2, [r7, #12]
 80095aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	685a      	ldr	r2, [r3, #4]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	697a      	ldr	r2, [r7, #20]
 80095b8:	621a      	str	r2, [r3, #32]
}
 80095ba:	bf00      	nop
 80095bc:	371c      	adds	r7, #28
 80095be:	46bd      	mov	sp, r7
 80095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop
 80095c8:	40010000 	.word	0x40010000
 80095cc:	40010400 	.word	0x40010400

080095d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b087      	sub	sp, #28
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6a1b      	ldr	r3, [r3, #32]
 80095de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a1b      	ldr	r3, [r3, #32]
 80095ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	69db      	ldr	r3, [r3, #28]
 80095f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f023 0303 	bic.w	r3, r3, #3
 8009606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	68fa      	ldr	r2, [r7, #12]
 800960e:	4313      	orrs	r3, r2
 8009610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	689b      	ldr	r3, [r3, #8]
 800961e:	021b      	lsls	r3, r3, #8
 8009620:	697a      	ldr	r2, [r7, #20]
 8009622:	4313      	orrs	r3, r2
 8009624:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	4a21      	ldr	r2, [pc, #132]	; (80096b0 <TIM_OC3_SetConfig+0xe0>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d003      	beq.n	8009636 <TIM_OC3_SetConfig+0x66>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4a20      	ldr	r2, [pc, #128]	; (80096b4 <TIM_OC3_SetConfig+0xe4>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d10d      	bne.n	8009652 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800963c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	021b      	lsls	r3, r3, #8
 8009644:	697a      	ldr	r2, [r7, #20]
 8009646:	4313      	orrs	r3, r2
 8009648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a16      	ldr	r2, [pc, #88]	; (80096b0 <TIM_OC3_SetConfig+0xe0>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d003      	beq.n	8009662 <TIM_OC3_SetConfig+0x92>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	4a15      	ldr	r2, [pc, #84]	; (80096b4 <TIM_OC3_SetConfig+0xe4>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d113      	bne.n	800968a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	695b      	ldr	r3, [r3, #20]
 8009676:	011b      	lsls	r3, r3, #4
 8009678:	693a      	ldr	r2, [r7, #16]
 800967a:	4313      	orrs	r3, r2
 800967c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	699b      	ldr	r3, [r3, #24]
 8009682:	011b      	lsls	r3, r3, #4
 8009684:	693a      	ldr	r2, [r7, #16]
 8009686:	4313      	orrs	r3, r2
 8009688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	693a      	ldr	r2, [r7, #16]
 800968e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	68fa      	ldr	r2, [r7, #12]
 8009694:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	685a      	ldr	r2, [r3, #4]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	697a      	ldr	r2, [r7, #20]
 80096a2:	621a      	str	r2, [r3, #32]
}
 80096a4:	bf00      	nop
 80096a6:	371c      	adds	r7, #28
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr
 80096b0:	40010000 	.word	0x40010000
 80096b4:	40010400 	.word	0x40010400

080096b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b087      	sub	sp, #28
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6a1b      	ldr	r3, [r3, #32]
 80096d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	69db      	ldr	r3, [r3, #28]
 80096de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	021b      	lsls	r3, r3, #8
 80096f6:	68fa      	ldr	r2, [r7, #12]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009702:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	031b      	lsls	r3, r3, #12
 800970a:	693a      	ldr	r2, [r7, #16]
 800970c:	4313      	orrs	r3, r2
 800970e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	4a12      	ldr	r2, [pc, #72]	; (800975c <TIM_OC4_SetConfig+0xa4>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d003      	beq.n	8009720 <TIM_OC4_SetConfig+0x68>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	4a11      	ldr	r2, [pc, #68]	; (8009760 <TIM_OC4_SetConfig+0xa8>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d109      	bne.n	8009734 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009726:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	695b      	ldr	r3, [r3, #20]
 800972c:	019b      	lsls	r3, r3, #6
 800972e:	697a      	ldr	r2, [r7, #20]
 8009730:	4313      	orrs	r3, r2
 8009732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	697a      	ldr	r2, [r7, #20]
 8009738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	68fa      	ldr	r2, [r7, #12]
 800973e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	685a      	ldr	r2, [r3, #4]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	693a      	ldr	r2, [r7, #16]
 800974c:	621a      	str	r2, [r3, #32]
}
 800974e:	bf00      	nop
 8009750:	371c      	adds	r7, #28
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	40010000 	.word	0x40010000
 8009760:	40010400 	.word	0x40010400

08009764 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800976e:	2300      	movs	r3, #0
 8009770:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009780:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	4313      	orrs	r3, r2
 800978a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	f023 0307 	bic.w	r3, r3, #7
 8009792:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	693a      	ldr	r2, [r7, #16]
 800979a:	4313      	orrs	r3, r2
 800979c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	693a      	ldr	r2, [r7, #16]
 80097a4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	2b70      	cmp	r3, #112	; 0x70
 80097ac:	d01a      	beq.n	80097e4 <TIM_SlaveTimer_SetConfig+0x80>
 80097ae:	2b70      	cmp	r3, #112	; 0x70
 80097b0:	d860      	bhi.n	8009874 <TIM_SlaveTimer_SetConfig+0x110>
 80097b2:	2b60      	cmp	r3, #96	; 0x60
 80097b4:	d054      	beq.n	8009860 <TIM_SlaveTimer_SetConfig+0xfc>
 80097b6:	2b60      	cmp	r3, #96	; 0x60
 80097b8:	d85c      	bhi.n	8009874 <TIM_SlaveTimer_SetConfig+0x110>
 80097ba:	2b50      	cmp	r3, #80	; 0x50
 80097bc:	d046      	beq.n	800984c <TIM_SlaveTimer_SetConfig+0xe8>
 80097be:	2b50      	cmp	r3, #80	; 0x50
 80097c0:	d858      	bhi.n	8009874 <TIM_SlaveTimer_SetConfig+0x110>
 80097c2:	2b40      	cmp	r3, #64	; 0x40
 80097c4:	d019      	beq.n	80097fa <TIM_SlaveTimer_SetConfig+0x96>
 80097c6:	2b40      	cmp	r3, #64	; 0x40
 80097c8:	d854      	bhi.n	8009874 <TIM_SlaveTimer_SetConfig+0x110>
 80097ca:	2b30      	cmp	r3, #48	; 0x30
 80097cc:	d055      	beq.n	800987a <TIM_SlaveTimer_SetConfig+0x116>
 80097ce:	2b30      	cmp	r3, #48	; 0x30
 80097d0:	d850      	bhi.n	8009874 <TIM_SlaveTimer_SetConfig+0x110>
 80097d2:	2b20      	cmp	r3, #32
 80097d4:	d051      	beq.n	800987a <TIM_SlaveTimer_SetConfig+0x116>
 80097d6:	2b20      	cmp	r3, #32
 80097d8:	d84c      	bhi.n	8009874 <TIM_SlaveTimer_SetConfig+0x110>
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d04d      	beq.n	800987a <TIM_SlaveTimer_SetConfig+0x116>
 80097de:	2b10      	cmp	r3, #16
 80097e0:	d04b      	beq.n	800987a <TIM_SlaveTimer_SetConfig+0x116>
 80097e2:	e047      	b.n	8009874 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6818      	ldr	r0, [r3, #0]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	68d9      	ldr	r1, [r3, #12]
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	689a      	ldr	r2, [r3, #8]
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	691b      	ldr	r3, [r3, #16]
 80097f4:	f000 f9ec 	bl	8009bd0 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80097f8:	e040      	b.n	800987c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2b05      	cmp	r3, #5
 8009800:	d101      	bne.n	8009806 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	e03b      	b.n	800987e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	6a1b      	ldr	r3, [r3, #32]
 800980c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6a1a      	ldr	r2, [r3, #32]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f022 0201 	bic.w	r2, r2, #1
 800981c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	699b      	ldr	r3, [r3, #24]
 8009824:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800982c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	691b      	ldr	r3, [r3, #16]
 8009832:	011b      	lsls	r3, r3, #4
 8009834:	68ba      	ldr	r2, [r7, #8]
 8009836:	4313      	orrs	r3, r2
 8009838:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68ba      	ldr	r2, [r7, #8]
 8009840:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	68fa      	ldr	r2, [r7, #12]
 8009848:	621a      	str	r2, [r3, #32]
      break;
 800984a:	e017      	b.n	800987c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6818      	ldr	r0, [r3, #0]
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	6899      	ldr	r1, [r3, #8]
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	691b      	ldr	r3, [r3, #16]
 8009858:	461a      	mov	r2, r3
 800985a:	f000 f889 	bl	8009970 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800985e:	e00d      	b.n	800987c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6818      	ldr	r0, [r3, #0]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	6899      	ldr	r1, [r3, #8]
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	461a      	mov	r2, r3
 800986e:	f000 f8eb 	bl	8009a48 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8009872:	e003      	b.n	800987c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009874:	2301      	movs	r3, #1
 8009876:	75fb      	strb	r3, [r7, #23]
      break;
 8009878:	e000      	b.n	800987c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800987a:	bf00      	nop
  }

  return status;
 800987c:	7dfb      	ldrb	r3, [r7, #23]
}
 800987e:	4618      	mov	r0, r3
 8009880:	3718      	adds	r7, #24
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
	...

08009888 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009888:	b480      	push	{r7}
 800988a:	b087      	sub	sp, #28
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	607a      	str	r2, [r7, #4]
 8009894:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6a1b      	ldr	r3, [r3, #32]
 800989a:	f023 0201 	bic.w	r2, r3, #1
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	699b      	ldr	r3, [r3, #24]
 80098a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6a1b      	ldr	r3, [r3, #32]
 80098ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	4a28      	ldr	r2, [pc, #160]	; (8009954 <TIM_TI1_SetConfig+0xcc>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d01b      	beq.n	80098ee <TIM_TI1_SetConfig+0x66>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098bc:	d017      	beq.n	80098ee <TIM_TI1_SetConfig+0x66>
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	4a25      	ldr	r2, [pc, #148]	; (8009958 <TIM_TI1_SetConfig+0xd0>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d013      	beq.n	80098ee <TIM_TI1_SetConfig+0x66>
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	4a24      	ldr	r2, [pc, #144]	; (800995c <TIM_TI1_SetConfig+0xd4>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d00f      	beq.n	80098ee <TIM_TI1_SetConfig+0x66>
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	4a23      	ldr	r2, [pc, #140]	; (8009960 <TIM_TI1_SetConfig+0xd8>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d00b      	beq.n	80098ee <TIM_TI1_SetConfig+0x66>
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	4a22      	ldr	r2, [pc, #136]	; (8009964 <TIM_TI1_SetConfig+0xdc>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d007      	beq.n	80098ee <TIM_TI1_SetConfig+0x66>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	4a21      	ldr	r2, [pc, #132]	; (8009968 <TIM_TI1_SetConfig+0xe0>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d003      	beq.n	80098ee <TIM_TI1_SetConfig+0x66>
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	4a20      	ldr	r2, [pc, #128]	; (800996c <TIM_TI1_SetConfig+0xe4>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d101      	bne.n	80098f2 <TIM_TI1_SetConfig+0x6a>
 80098ee:	2301      	movs	r3, #1
 80098f0:	e000      	b.n	80098f4 <TIM_TI1_SetConfig+0x6c>
 80098f2:	2300      	movs	r3, #0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d008      	beq.n	800990a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	f023 0303 	bic.w	r3, r3, #3
 80098fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009900:	697a      	ldr	r2, [r7, #20]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4313      	orrs	r3, r2
 8009906:	617b      	str	r3, [r7, #20]
 8009908:	e003      	b.n	8009912 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	f043 0301 	orr.w	r3, r3, #1
 8009910:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009918:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	011b      	lsls	r3, r3, #4
 800991e:	b2db      	uxtb	r3, r3
 8009920:	697a      	ldr	r2, [r7, #20]
 8009922:	4313      	orrs	r3, r2
 8009924:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	f023 030a 	bic.w	r3, r3, #10
 800992c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	f003 030a 	and.w	r3, r3, #10
 8009934:	693a      	ldr	r2, [r7, #16]
 8009936:	4313      	orrs	r3, r2
 8009938:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	697a      	ldr	r2, [r7, #20]
 800993e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	693a      	ldr	r2, [r7, #16]
 8009944:	621a      	str	r2, [r3, #32]
}
 8009946:	bf00      	nop
 8009948:	371c      	adds	r7, #28
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr
 8009952:	bf00      	nop
 8009954:	40010000 	.word	0x40010000
 8009958:	40000400 	.word	0x40000400
 800995c:	40000800 	.word	0x40000800
 8009960:	40000c00 	.word	0x40000c00
 8009964:	40010400 	.word	0x40010400
 8009968:	40014000 	.word	0x40014000
 800996c:	40001800 	.word	0x40001800

08009970 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009970:	b480      	push	{r7}
 8009972:	b087      	sub	sp, #28
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6a1b      	ldr	r3, [r3, #32]
 8009980:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	6a1b      	ldr	r3, [r3, #32]
 8009986:	f023 0201 	bic.w	r2, r3, #1
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	699b      	ldr	r3, [r3, #24]
 8009992:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800999a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	011b      	lsls	r3, r3, #4
 80099a0:	693a      	ldr	r2, [r7, #16]
 80099a2:	4313      	orrs	r3, r2
 80099a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	f023 030a 	bic.w	r3, r3, #10
 80099ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80099ae:	697a      	ldr	r2, [r7, #20]
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	697a      	ldr	r2, [r7, #20]
 80099c0:	621a      	str	r2, [r3, #32]
}
 80099c2:	bf00      	nop
 80099c4:	371c      	adds	r7, #28
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr

080099ce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80099ce:	b480      	push	{r7}
 80099d0:	b087      	sub	sp, #28
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	60f8      	str	r0, [r7, #12]
 80099d6:	60b9      	str	r1, [r7, #8]
 80099d8:	607a      	str	r2, [r7, #4]
 80099da:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	6a1b      	ldr	r3, [r3, #32]
 80099e0:	f023 0210 	bic.w	r2, r3, #16
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6a1b      	ldr	r3, [r3, #32]
 80099f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	021b      	lsls	r3, r3, #8
 8009a00:	697a      	ldr	r2, [r7, #20]
 8009a02:	4313      	orrs	r3, r2
 8009a04:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	031b      	lsls	r3, r3, #12
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	697a      	ldr	r2, [r7, #20]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009a20:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	011b      	lsls	r3, r3, #4
 8009a26:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009a2a:	693a      	ldr	r2, [r7, #16]
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	697a      	ldr	r2, [r7, #20]
 8009a34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	621a      	str	r2, [r3, #32]
}
 8009a3c:	bf00      	nop
 8009a3e:	371c      	adds	r7, #28
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b087      	sub	sp, #28
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	60f8      	str	r0, [r7, #12]
 8009a50:	60b9      	str	r1, [r7, #8]
 8009a52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6a1b      	ldr	r3, [r3, #32]
 8009a58:	f023 0210 	bic.w	r2, r3, #16
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	699b      	ldr	r3, [r3, #24]
 8009a64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	6a1b      	ldr	r3, [r3, #32]
 8009a6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	031b      	lsls	r3, r3, #12
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009a84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	697a      	ldr	r2, [r7, #20]
 8009a94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	693a      	ldr	r2, [r7, #16]
 8009a9a:	621a      	str	r2, [r3, #32]
}
 8009a9c:	bf00      	nop
 8009a9e:	371c      	adds	r7, #28
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr

08009aa8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b087      	sub	sp, #28
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	607a      	str	r2, [r7, #4]
 8009ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	6a1b      	ldr	r3, [r3, #32]
 8009aba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	69db      	ldr	r3, [r3, #28]
 8009ac6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	6a1b      	ldr	r3, [r3, #32]
 8009acc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	f023 0303 	bic.w	r3, r3, #3
 8009ad4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009ad6:	697a      	ldr	r2, [r7, #20]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4313      	orrs	r3, r2
 8009adc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009ae4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	011b      	lsls	r3, r3, #4
 8009aea:	b2db      	uxtb	r3, r3
 8009aec:	697a      	ldr	r2, [r7, #20]
 8009aee:	4313      	orrs	r3, r2
 8009af0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009af8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	021b      	lsls	r3, r3, #8
 8009afe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009b02:	693a      	ldr	r2, [r7, #16]
 8009b04:	4313      	orrs	r3, r2
 8009b06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	697a      	ldr	r2, [r7, #20]
 8009b0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	621a      	str	r2, [r3, #32]
}
 8009b14:	bf00      	nop
 8009b16:	371c      	adds	r7, #28
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr

08009b20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b087      	sub	sp, #28
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	607a      	str	r2, [r7, #4]
 8009b2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	6a1b      	ldr	r3, [r3, #32]
 8009b32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	69db      	ldr	r3, [r3, #28]
 8009b3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6a1b      	ldr	r3, [r3, #32]
 8009b44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b4c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	021b      	lsls	r3, r3, #8
 8009b52:	697a      	ldr	r2, [r7, #20]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b5e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	031b      	lsls	r3, r3, #12
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	697a      	ldr	r2, [r7, #20]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009b72:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	031b      	lsls	r3, r3, #12
 8009b78:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009b7c:	693a      	ldr	r2, [r7, #16]
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	693a      	ldr	r2, [r7, #16]
 8009b8c:	621a      	str	r2, [r3, #32]
}
 8009b8e:	bf00      	nop
 8009b90:	371c      	adds	r7, #28
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr

08009b9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b085      	sub	sp, #20
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009bb2:	683a      	ldr	r2, [r7, #0]
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	f043 0307 	orr.w	r3, r3, #7
 8009bbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	68fa      	ldr	r2, [r7, #12]
 8009bc2:	609a      	str	r2, [r3, #8]
}
 8009bc4:	bf00      	nop
 8009bc6:	3714      	adds	r7, #20
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b087      	sub	sp, #28
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
 8009bdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009bea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	021a      	lsls	r2, r3, #8
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	431a      	orrs	r2, r3
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	697a      	ldr	r2, [r7, #20]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	697a      	ldr	r2, [r7, #20]
 8009c02:	609a      	str	r2, [r3, #8]
}
 8009c04:	bf00      	nop
 8009c06:	371c      	adds	r7, #28
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0e:	4770      	bx	lr

08009c10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b087      	sub	sp, #28
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	60b9      	str	r1, [r7, #8]
 8009c1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	f003 031f 	and.w	r3, r3, #31
 8009c22:	2201      	movs	r2, #1
 8009c24:	fa02 f303 	lsl.w	r3, r2, r3
 8009c28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6a1a      	ldr	r2, [r3, #32]
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	43db      	mvns	r3, r3
 8009c32:	401a      	ands	r2, r3
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	6a1a      	ldr	r2, [r3, #32]
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	f003 031f 	and.w	r3, r3, #31
 8009c42:	6879      	ldr	r1, [r7, #4]
 8009c44:	fa01 f303 	lsl.w	r3, r1, r3
 8009c48:	431a      	orrs	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	621a      	str	r2, [r3, #32]
}
 8009c4e:	bf00      	nop
 8009c50:	371c      	adds	r7, #28
 8009c52:	46bd      	mov	sp, r7
 8009c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c58:	4770      	bx	lr
	...

08009c5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b085      	sub	sp, #20
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d101      	bne.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c70:	2302      	movs	r3, #2
 8009c72:	e05a      	b.n	8009d2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2202      	movs	r2, #2
 8009c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68fa      	ldr	r2, [r7, #12]
 8009cac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a21      	ldr	r2, [pc, #132]	; (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d022      	beq.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cc0:	d01d      	beq.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a1d      	ldr	r2, [pc, #116]	; (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d018      	beq.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a1b      	ldr	r2, [pc, #108]	; (8009d40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d013      	beq.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a1a      	ldr	r2, [pc, #104]	; (8009d44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d00e      	beq.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a18      	ldr	r2, [pc, #96]	; (8009d48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d009      	beq.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a17      	ldr	r2, [pc, #92]	; (8009d4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d004      	beq.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a15      	ldr	r2, [pc, #84]	; (8009d50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d10c      	bne.n	8009d18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	68ba      	ldr	r2, [r7, #8]
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	68ba      	ldr	r2, [r7, #8]
 8009d16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3714      	adds	r7, #20
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop
 8009d38:	40010000 	.word	0x40010000
 8009d3c:	40000400 	.word	0x40000400
 8009d40:	40000800 	.word	0x40000800
 8009d44:	40000c00 	.word	0x40000c00
 8009d48:	40010400 	.word	0x40010400
 8009d4c:	40014000 	.word	0x40014000
 8009d50:	40001800 	.word	0x40001800

08009d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d5c:	bf00      	nop
 8009d5e:	370c      	adds	r7, #12
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d70:	bf00      	nop
 8009d72:	370c      	adds	r7, #12
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr

08009d7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d101      	bne.n	8009d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e03f      	b.n	8009e0e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d106      	bne.n	8009da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f7f9 ff54 	bl	8003c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2224      	movs	r2, #36	; 0x24
 8009dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	68da      	ldr	r2, [r3, #12]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009dbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 ffd7 	bl	800ad74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	691a      	ldr	r2, [r3, #16]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009dd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	695a      	ldr	r2, [r3, #20]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009de4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	68da      	ldr	r2, [r3, #12]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009df4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2220      	movs	r2, #32
 8009e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2220      	movs	r2, #32
 8009e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3708      	adds	r7, #8
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b08a      	sub	sp, #40	; 0x28
 8009e1a:	af02      	add	r7, sp, #8
 8009e1c:	60f8      	str	r0, [r7, #12]
 8009e1e:	60b9      	str	r1, [r7, #8]
 8009e20:	603b      	str	r3, [r7, #0]
 8009e22:	4613      	mov	r3, r2
 8009e24:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009e26:	2300      	movs	r3, #0
 8009e28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b20      	cmp	r3, #32
 8009e34:	d17c      	bne.n	8009f30 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d002      	beq.n	8009e42 <HAL_UART_Transmit+0x2c>
 8009e3c:	88fb      	ldrh	r3, [r7, #6]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d101      	bne.n	8009e46 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	e075      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d101      	bne.n	8009e54 <HAL_UART_Transmit+0x3e>
 8009e50:	2302      	movs	r3, #2
 8009e52:	e06e      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2201      	movs	r2, #1
 8009e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	2221      	movs	r2, #33	; 0x21
 8009e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e6a:	f7fb f9f7 	bl	800525c <HAL_GetTick>
 8009e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	88fa      	ldrh	r2, [r7, #6]
 8009e74:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	88fa      	ldrh	r2, [r7, #6]
 8009e7a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e84:	d108      	bne.n	8009e98 <HAL_UART_Transmit+0x82>
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d104      	bne.n	8009e98 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	61bb      	str	r3, [r7, #24]
 8009e96:	e003      	b.n	8009ea0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009ea8:	e02a      	b.n	8009f00 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	9300      	str	r3, [sp, #0]
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	2180      	movs	r1, #128	; 0x80
 8009eb4:	68f8      	ldr	r0, [r7, #12]
 8009eb6:	f000 fc51 	bl	800a75c <UART_WaitOnFlagUntilTimeout>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d001      	beq.n	8009ec4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009ec0:	2303      	movs	r3, #3
 8009ec2:	e036      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10b      	bne.n	8009ee2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	881b      	ldrh	r3, [r3, #0]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ed8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	3302      	adds	r3, #2
 8009ede:	61bb      	str	r3, [r7, #24]
 8009ee0:	e007      	b.n	8009ef2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	781a      	ldrb	r2, [r3, #0]
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	3301      	adds	r3, #1
 8009ef0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	b29a      	uxth	r2, r3
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d1cf      	bne.n	8009eaa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	9300      	str	r3, [sp, #0]
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	2200      	movs	r2, #0
 8009f12:	2140      	movs	r1, #64	; 0x40
 8009f14:	68f8      	ldr	r0, [r7, #12]
 8009f16:	f000 fc21 	bl	800a75c <UART_WaitOnFlagUntilTimeout>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d001      	beq.n	8009f24 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e006      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2220      	movs	r2, #32
 8009f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	e000      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009f30:	2302      	movs	r3, #2
  }
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3720      	adds	r7, #32
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b084      	sub	sp, #16
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	60f8      	str	r0, [r7, #12]
 8009f42:	60b9      	str	r1, [r7, #8]
 8009f44:	4613      	mov	r3, r2
 8009f46:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	2b20      	cmp	r3, #32
 8009f52:	d11d      	bne.n	8009f90 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d002      	beq.n	8009f60 <HAL_UART_Receive_IT+0x26>
 8009f5a:	88fb      	ldrh	r3, [r7, #6]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d101      	bne.n	8009f64 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e016      	b.n	8009f92 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	d101      	bne.n	8009f72 <HAL_UART_Receive_IT+0x38>
 8009f6e:	2302      	movs	r3, #2
 8009f70:	e00f      	b.n	8009f92 <HAL_UART_Receive_IT+0x58>
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2201      	movs	r2, #1
 8009f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009f80:	88fb      	ldrh	r3, [r7, #6]
 8009f82:	461a      	mov	r2, r3
 8009f84:	68b9      	ldr	r1, [r7, #8]
 8009f86:	68f8      	ldr	r0, [r7, #12]
 8009f88:	f000 fc56 	bl	800a838 <UART_Start_Receive_IT>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	e000      	b.n	8009f92 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009f90:	2302      	movs	r3, #2
  }
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3710      	adds	r7, #16
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}

08009f9a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f9a:	b580      	push	{r7, lr}
 8009f9c:	b084      	sub	sp, #16
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	60f8      	str	r0, [r7, #12]
 8009fa2:	60b9      	str	r1, [r7, #8]
 8009fa4:	4613      	mov	r3, r2
 8009fa6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	2b20      	cmp	r3, #32
 8009fb2:	d11d      	bne.n	8009ff0 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d002      	beq.n	8009fc0 <HAL_UART_Receive_DMA+0x26>
 8009fba:	88fb      	ldrh	r3, [r7, #6]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d101      	bne.n	8009fc4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e016      	b.n	8009ff2 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d101      	bne.n	8009fd2 <HAL_UART_Receive_DMA+0x38>
 8009fce:	2302      	movs	r3, #2
 8009fd0:	e00f      	b.n	8009ff2 <HAL_UART_Receive_DMA+0x58>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009fe0:	88fb      	ldrh	r3, [r7, #6]
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	68b9      	ldr	r1, [r7, #8]
 8009fe6:	68f8      	ldr	r0, [r7, #12]
 8009fe8:	f000 fc64 	bl	800a8b4 <UART_Start_Receive_DMA>
 8009fec:	4603      	mov	r3, r0
 8009fee:	e000      	b.n	8009ff2 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009ff0:	2302      	movs	r3, #2
  }
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}
	...

08009ffc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b0ba      	sub	sp, #232	; 0xe8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	695b      	ldr	r3, [r3, #20]
 800a01e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a022:	2300      	movs	r3, #0
 800a024:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a028:	2300      	movs	r3, #0
 800a02a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a02e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a032:	f003 030f 	and.w	r3, r3, #15
 800a036:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a03a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d10f      	bne.n	800a062 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a046:	f003 0320 	and.w	r3, r3, #32
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d009      	beq.n	800a062 <HAL_UART_IRQHandler+0x66>
 800a04e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a052:	f003 0320 	and.w	r3, r3, #32
 800a056:	2b00      	cmp	r3, #0
 800a058:	d003      	beq.n	800a062 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 fdcf 	bl	800abfe <UART_Receive_IT>
      return;
 800a060:	e256      	b.n	800a510 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a062:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a066:	2b00      	cmp	r3, #0
 800a068:	f000 80de 	beq.w	800a228 <HAL_UART_IRQHandler+0x22c>
 800a06c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a070:	f003 0301 	and.w	r3, r3, #1
 800a074:	2b00      	cmp	r3, #0
 800a076:	d106      	bne.n	800a086 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a07c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a080:	2b00      	cmp	r3, #0
 800a082:	f000 80d1 	beq.w	800a228 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a08a:	f003 0301 	and.w	r3, r3, #1
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d00b      	beq.n	800a0aa <HAL_UART_IRQHandler+0xae>
 800a092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d005      	beq.n	800a0aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0a2:	f043 0201 	orr.w	r2, r3, #1
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a0aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0ae:	f003 0304 	and.w	r3, r3, #4
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d00b      	beq.n	800a0ce <HAL_UART_IRQHandler+0xd2>
 800a0b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a0ba:	f003 0301 	and.w	r3, r3, #1
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d005      	beq.n	800a0ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0c6:	f043 0202 	orr.w	r2, r3, #2
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a0ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0d2:	f003 0302 	and.w	r3, r3, #2
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d00b      	beq.n	800a0f2 <HAL_UART_IRQHandler+0xf6>
 800a0da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a0de:	f003 0301 	and.w	r3, r3, #1
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d005      	beq.n	800a0f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ea:	f043 0204 	orr.w	r2, r3, #4
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a0f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0f6:	f003 0308 	and.w	r3, r3, #8
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d011      	beq.n	800a122 <HAL_UART_IRQHandler+0x126>
 800a0fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a102:	f003 0320 	and.w	r3, r3, #32
 800a106:	2b00      	cmp	r3, #0
 800a108:	d105      	bne.n	800a116 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a10a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a10e:	f003 0301 	and.w	r3, r3, #1
 800a112:	2b00      	cmp	r3, #0
 800a114:	d005      	beq.n	800a122 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a11a:	f043 0208 	orr.w	r2, r3, #8
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a126:	2b00      	cmp	r3, #0
 800a128:	f000 81ed 	beq.w	800a506 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a12c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a130:	f003 0320 	and.w	r3, r3, #32
 800a134:	2b00      	cmp	r3, #0
 800a136:	d008      	beq.n	800a14a <HAL_UART_IRQHandler+0x14e>
 800a138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a13c:	f003 0320 	and.w	r3, r3, #32
 800a140:	2b00      	cmp	r3, #0
 800a142:	d002      	beq.n	800a14a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 fd5a 	bl	800abfe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	695b      	ldr	r3, [r3, #20]
 800a150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a154:	2b40      	cmp	r3, #64	; 0x40
 800a156:	bf0c      	ite	eq
 800a158:	2301      	moveq	r3, #1
 800a15a:	2300      	movne	r3, #0
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a166:	f003 0308 	and.w	r3, r3, #8
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d103      	bne.n	800a176 <HAL_UART_IRQHandler+0x17a>
 800a16e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a172:	2b00      	cmp	r3, #0
 800a174:	d04f      	beq.n	800a216 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 fc62 	bl	800aa40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	695b      	ldr	r3, [r3, #20]
 800a182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a186:	2b40      	cmp	r3, #64	; 0x40
 800a188:	d141      	bne.n	800a20e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	3314      	adds	r3, #20
 800a190:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a194:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a198:	e853 3f00 	ldrex	r3, [r3]
 800a19c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a1a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a1a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3314      	adds	r3, #20
 800a1b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a1b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a1ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a1c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a1c6:	e841 2300 	strex	r3, r2, [r1]
 800a1ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a1ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d1d9      	bne.n	800a18a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d013      	beq.n	800a206 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1e2:	4a7d      	ldr	r2, [pc, #500]	; (800a3d8 <HAL_UART_IRQHandler+0x3dc>)
 800a1e4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fb fd50 	bl	8005c90 <HAL_DMA_Abort_IT>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d016      	beq.n	800a224 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a200:	4610      	mov	r0, r2
 800a202:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a204:	e00e      	b.n	800a224 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f000 f99a 	bl	800a540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a20c:	e00a      	b.n	800a224 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 f996 	bl	800a540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a214:	e006      	b.n	800a224 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 f992 	bl	800a540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a222:	e170      	b.n	800a506 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a224:	bf00      	nop
    return;
 800a226:	e16e      	b.n	800a506 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	f040 814a 	bne.w	800a4c6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a236:	f003 0310 	and.w	r3, r3, #16
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f000 8143 	beq.w	800a4c6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a244:	f003 0310 	and.w	r3, r3, #16
 800a248:	2b00      	cmp	r3, #0
 800a24a:	f000 813c 	beq.w	800a4c6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a24e:	2300      	movs	r3, #0
 800a250:	60bb      	str	r3, [r7, #8]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	60bb      	str	r3, [r7, #8]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	60bb      	str	r3, [r7, #8]
 800a262:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	695b      	ldr	r3, [r3, #20]
 800a26a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a26e:	2b40      	cmp	r3, #64	; 0x40
 800a270:	f040 80b4 	bne.w	800a3dc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a280:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 8140 	beq.w	800a50a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a28e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a292:	429a      	cmp	r2, r3
 800a294:	f080 8139 	bcs.w	800a50a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a29e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2a4:	69db      	ldr	r3, [r3, #28]
 800a2a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2aa:	f000 8088 	beq.w	800a3be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	330c      	adds	r3, #12
 800a2b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a2bc:	e853 3f00 	ldrex	r3, [r3]
 800a2c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a2c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a2c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a2cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	330c      	adds	r3, #12
 800a2d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a2da:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a2de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a2e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a2ea:	e841 2300 	strex	r3, r2, [r1]
 800a2ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a2f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d1d9      	bne.n	800a2ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	3314      	adds	r3, #20
 800a300:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a302:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a304:	e853 3f00 	ldrex	r3, [r3]
 800a308:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a30a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a30c:	f023 0301 	bic.w	r3, r3, #1
 800a310:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	3314      	adds	r3, #20
 800a31a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a31e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a322:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a324:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a326:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a32a:	e841 2300 	strex	r3, r2, [r1]
 800a32e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a330:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a332:	2b00      	cmp	r3, #0
 800a334:	d1e1      	bne.n	800a2fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	3314      	adds	r3, #20
 800a33c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a33e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a340:	e853 3f00 	ldrex	r3, [r3]
 800a344:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a346:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a34c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	3314      	adds	r3, #20
 800a356:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a35a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a35c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a360:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a362:	e841 2300 	strex	r3, r2, [r1]
 800a366:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a368:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d1e3      	bne.n	800a336 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2220      	movs	r2, #32
 800a372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	330c      	adds	r3, #12
 800a382:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a384:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a386:	e853 3f00 	ldrex	r3, [r3]
 800a38a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a38c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a38e:	f023 0310 	bic.w	r3, r3, #16
 800a392:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	330c      	adds	r3, #12
 800a39c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a3a0:	65ba      	str	r2, [r7, #88]	; 0x58
 800a3a2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a3a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a3a8:	e841 2300 	strex	r3, r2, [r1]
 800a3ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a3ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d1e3      	bne.n	800a37c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7fb fbf9 	bl	8005bb0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	1ad3      	subs	r3, r2, r3
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 f8c0 	bl	800a554 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a3d4:	e099      	b.n	800a50a <HAL_UART_IRQHandler+0x50e>
 800a3d6:	bf00      	nop
 800a3d8:	0800ab07 	.word	0x0800ab07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	1ad3      	subs	r3, r2, r3
 800a3e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	f000 808b 	beq.w	800a50e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a3f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f000 8086 	beq.w	800a50e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	330c      	adds	r3, #12
 800a408:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a40c:	e853 3f00 	ldrex	r3, [r3]
 800a410:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a414:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a418:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	330c      	adds	r3, #12
 800a422:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a426:	647a      	str	r2, [r7, #68]	; 0x44
 800a428:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a42a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a42c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a42e:	e841 2300 	strex	r3, r2, [r1]
 800a432:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a436:	2b00      	cmp	r3, #0
 800a438:	d1e3      	bne.n	800a402 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	3314      	adds	r3, #20
 800a440:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a444:	e853 3f00 	ldrex	r3, [r3]
 800a448:	623b      	str	r3, [r7, #32]
   return(result);
 800a44a:	6a3b      	ldr	r3, [r7, #32]
 800a44c:	f023 0301 	bic.w	r3, r3, #1
 800a450:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	3314      	adds	r3, #20
 800a45a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a45e:	633a      	str	r2, [r7, #48]	; 0x30
 800a460:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a462:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a466:	e841 2300 	strex	r3, r2, [r1]
 800a46a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1e3      	bne.n	800a43a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2220      	movs	r2, #32
 800a476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2200      	movs	r2, #0
 800a47e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	330c      	adds	r3, #12
 800a486:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	e853 3f00 	ldrex	r3, [r3]
 800a48e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f023 0310 	bic.w	r3, r3, #16
 800a496:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	330c      	adds	r3, #12
 800a4a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a4a4:	61fa      	str	r2, [r7, #28]
 800a4a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a8:	69b9      	ldr	r1, [r7, #24]
 800a4aa:	69fa      	ldr	r2, [r7, #28]
 800a4ac:	e841 2300 	strex	r3, r2, [r1]
 800a4b0:	617b      	str	r3, [r7, #20]
   return(result);
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d1e3      	bne.n	800a480 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a4b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a4bc:	4619      	mov	r1, r3
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 f848 	bl	800a554 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a4c4:	e023      	b.n	800a50e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a4c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d009      	beq.n	800a4e6 <HAL_UART_IRQHandler+0x4ea>
 800a4d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d003      	beq.n	800a4e6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fb25 	bl	800ab2e <UART_Transmit_IT>
    return;
 800a4e4:	e014      	b.n	800a510 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a4e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00e      	beq.n	800a510 <HAL_UART_IRQHandler+0x514>
 800a4f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d008      	beq.n	800a510 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 fb65 	bl	800abce <UART_EndTransmit_IT>
    return;
 800a504:	e004      	b.n	800a510 <HAL_UART_IRQHandler+0x514>
    return;
 800a506:	bf00      	nop
 800a508:	e002      	b.n	800a510 <HAL_UART_IRQHandler+0x514>
      return;
 800a50a:	bf00      	nop
 800a50c:	e000      	b.n	800a510 <HAL_UART_IRQHandler+0x514>
      return;
 800a50e:	bf00      	nop
  }
}
 800a510:	37e8      	adds	r7, #232	; 0xe8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop

0800a518 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a520:	bf00      	nop
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr

0800a52c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a534:	bf00      	nop
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a548:	bf00      	nop
 800a54a:	370c      	adds	r7, #12
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a554:	b480      	push	{r7}
 800a556:	b083      	sub	sp, #12
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	460b      	mov	r3, r1
 800a55e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a560:	bf00      	nop
 800a562:	370c      	adds	r7, #12
 800a564:	46bd      	mov	sp, r7
 800a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56a:	4770      	bx	lr

0800a56c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b09c      	sub	sp, #112	; 0x70
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a578:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a584:	2b00      	cmp	r3, #0
 800a586:	d172      	bne.n	800a66e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a58a:	2200      	movs	r2, #0
 800a58c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a58e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	330c      	adds	r3, #12
 800a594:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a596:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a598:	e853 3f00 	ldrex	r3, [r3]
 800a59c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a59e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a5a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5a4:	66bb      	str	r3, [r7, #104]	; 0x68
 800a5a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	330c      	adds	r3, #12
 800a5ac:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a5ae:	65ba      	str	r2, [r7, #88]	; 0x58
 800a5b0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a5b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a5b6:	e841 2300 	strex	r3, r2, [r1]
 800a5ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a5bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d1e5      	bne.n	800a58e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	3314      	adds	r3, #20
 800a5c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5cc:	e853 3f00 	ldrex	r3, [r3]
 800a5d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a5d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5d4:	f023 0301 	bic.w	r3, r3, #1
 800a5d8:	667b      	str	r3, [r7, #100]	; 0x64
 800a5da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	3314      	adds	r3, #20
 800a5e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a5e2:	647a      	str	r2, [r7, #68]	; 0x44
 800a5e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a5e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a5ea:	e841 2300 	strex	r3, r2, [r1]
 800a5ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a5f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1e5      	bne.n	800a5c2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	3314      	adds	r3, #20
 800a5fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a600:	e853 3f00 	ldrex	r3, [r3]
 800a604:	623b      	str	r3, [r7, #32]
   return(result);
 800a606:	6a3b      	ldr	r3, [r7, #32]
 800a608:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a60c:	663b      	str	r3, [r7, #96]	; 0x60
 800a60e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	3314      	adds	r3, #20
 800a614:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a616:	633a      	str	r2, [r7, #48]	; 0x30
 800a618:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a61a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a61c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a61e:	e841 2300 	strex	r3, r2, [r1]
 800a622:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a626:	2b00      	cmp	r3, #0
 800a628:	d1e5      	bne.n	800a5f6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a62a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a62c:	2220      	movs	r2, #32
 800a62e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a632:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a636:	2b01      	cmp	r3, #1
 800a638:	d119      	bne.n	800a66e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a63a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	330c      	adds	r3, #12
 800a640:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	e853 3f00 	ldrex	r3, [r3]
 800a648:	60fb      	str	r3, [r7, #12]
   return(result);
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f023 0310 	bic.w	r3, r3, #16
 800a650:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	330c      	adds	r3, #12
 800a658:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a65a:	61fa      	str	r2, [r7, #28]
 800a65c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a65e:	69b9      	ldr	r1, [r7, #24]
 800a660:	69fa      	ldr	r2, [r7, #28]
 800a662:	e841 2300 	strex	r3, r2, [r1]
 800a666:	617b      	str	r3, [r7, #20]
   return(result);
 800a668:	697b      	ldr	r3, [r7, #20]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d1e5      	bne.n	800a63a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a66e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a672:	2b01      	cmp	r3, #1
 800a674:	d106      	bne.n	800a684 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a678:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a67a:	4619      	mov	r1, r3
 800a67c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a67e:	f7ff ff69 	bl	800a554 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a682:	e002      	b.n	800a68a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a684:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a686:	f7f7 fedd 	bl	8002444 <HAL_UART_RxCpltCallback>
}
 800a68a:	bf00      	nop
 800a68c:	3770      	adds	r7, #112	; 0x70
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b084      	sub	sp, #16
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a69e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d108      	bne.n	800a6ba <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a6ac:	085b      	lsrs	r3, r3, #1
 800a6ae:	b29b      	uxth	r3, r3
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	68f8      	ldr	r0, [r7, #12]
 800a6b4:	f7ff ff4e 	bl	800a554 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a6b8:	e002      	b.n	800a6c0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a6ba:	68f8      	ldr	r0, [r7, #12]
 800a6bc:	f7ff ff36 	bl	800a52c <HAL_UART_RxHalfCpltCallback>
}
 800a6c0:	bf00      	nop
 800a6c2:	3710      	adds	r7, #16
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b084      	sub	sp, #16
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6d8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	695b      	ldr	r3, [r3, #20]
 800a6e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6e4:	2b80      	cmp	r3, #128	; 0x80
 800a6e6:	bf0c      	ite	eq
 800a6e8:	2301      	moveq	r3, #1
 800a6ea:	2300      	movne	r3, #0
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	2b21      	cmp	r3, #33	; 0x21
 800a6fa:	d108      	bne.n	800a70e <UART_DMAError+0x46>
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d005      	beq.n	800a70e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	2200      	movs	r2, #0
 800a706:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a708:	68b8      	ldr	r0, [r7, #8]
 800a70a:	f000 f971 	bl	800a9f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	695b      	ldr	r3, [r3, #20]
 800a714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a718:	2b40      	cmp	r3, #64	; 0x40
 800a71a:	bf0c      	ite	eq
 800a71c:	2301      	moveq	r3, #1
 800a71e:	2300      	movne	r3, #0
 800a720:	b2db      	uxtb	r3, r3
 800a722:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a72a:	b2db      	uxtb	r3, r3
 800a72c:	2b22      	cmp	r3, #34	; 0x22
 800a72e:	d108      	bne.n	800a742 <UART_DMAError+0x7a>
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d005      	beq.n	800a742 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	2200      	movs	r2, #0
 800a73a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a73c:	68b8      	ldr	r0, [r7, #8]
 800a73e:	f000 f97f 	bl	800aa40 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a746:	f043 0210 	orr.w	r2, r3, #16
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a74e:	68b8      	ldr	r0, [r7, #8]
 800a750:	f7ff fef6 	bl	800a540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a754:	bf00      	nop
 800a756:	3710      	adds	r7, #16
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b090      	sub	sp, #64	; 0x40
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	603b      	str	r3, [r7, #0]
 800a768:	4613      	mov	r3, r2
 800a76a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a76c:	e050      	b.n	800a810 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a76e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a770:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a774:	d04c      	beq.n	800a810 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a776:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d007      	beq.n	800a78c <UART_WaitOnFlagUntilTimeout+0x30>
 800a77c:	f7fa fd6e 	bl	800525c <HAL_GetTick>
 800a780:	4602      	mov	r2, r0
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	1ad3      	subs	r3, r2, r3
 800a786:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a788:	429a      	cmp	r2, r3
 800a78a:	d241      	bcs.n	800a810 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	330c      	adds	r3, #12
 800a792:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a796:	e853 3f00 	ldrex	r3, [r3]
 800a79a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a79c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a79e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a7a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	330c      	adds	r3, #12
 800a7aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a7ac:	637a      	str	r2, [r7, #52]	; 0x34
 800a7ae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a7b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a7b4:	e841 2300 	strex	r3, r2, [r1]
 800a7b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d1e5      	bne.n	800a78c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	3314      	adds	r3, #20
 800a7c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	e853 3f00 	ldrex	r3, [r3]
 800a7ce:	613b      	str	r3, [r7, #16]
   return(result);
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	f023 0301 	bic.w	r3, r3, #1
 800a7d6:	63bb      	str	r3, [r7, #56]	; 0x38
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	3314      	adds	r3, #20
 800a7de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a7e0:	623a      	str	r2, [r7, #32]
 800a7e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e4:	69f9      	ldr	r1, [r7, #28]
 800a7e6:	6a3a      	ldr	r2, [r7, #32]
 800a7e8:	e841 2300 	strex	r3, r2, [r1]
 800a7ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d1e5      	bne.n	800a7c0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2220      	movs	r2, #32
 800a7f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2220      	movs	r2, #32
 800a800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	2200      	movs	r2, #0
 800a808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a80c:	2303      	movs	r3, #3
 800a80e:	e00f      	b.n	800a830 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	4013      	ands	r3, r2
 800a81a:	68ba      	ldr	r2, [r7, #8]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	bf0c      	ite	eq
 800a820:	2301      	moveq	r3, #1
 800a822:	2300      	movne	r3, #0
 800a824:	b2db      	uxtb	r3, r3
 800a826:	461a      	mov	r2, r3
 800a828:	79fb      	ldrb	r3, [r7, #7]
 800a82a:	429a      	cmp	r2, r3
 800a82c:	d09f      	beq.n	800a76e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a82e:	2300      	movs	r3, #0
}
 800a830:	4618      	mov	r0, r3
 800a832:	3740      	adds	r7, #64	; 0x40
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}

0800a838 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a838:	b480      	push	{r7}
 800a83a:	b085      	sub	sp, #20
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	60f8      	str	r0, [r7, #12]
 800a840:	60b9      	str	r1, [r7, #8]
 800a842:	4613      	mov	r3, r2
 800a844:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	68ba      	ldr	r2, [r7, #8]
 800a84a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	88fa      	ldrh	r2, [r7, #6]
 800a850:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	88fa      	ldrh	r2, [r7, #6]
 800a856:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2200      	movs	r2, #0
 800a85c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2222      	movs	r2, #34	; 0x22
 800a862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2200      	movs	r2, #0
 800a86a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d007      	beq.n	800a886 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	68da      	ldr	r2, [r3, #12]
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a884:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	695a      	ldr	r2, [r3, #20]
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f042 0201 	orr.w	r2, r2, #1
 800a894:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	68da      	ldr	r2, [r3, #12]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f042 0220 	orr.w	r2, r2, #32
 800a8a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a8a6:	2300      	movs	r3, #0
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3714      	adds	r7, #20
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b098      	sub	sp, #96	; 0x60
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	4613      	mov	r3, r2
 800a8c0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a8c2:	68ba      	ldr	r2, [r7, #8]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	88fa      	ldrh	r2, [r7, #6]
 800a8cc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2222      	movs	r2, #34	; 0x22
 800a8d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e0:	4a40      	ldr	r2, [pc, #256]	; (800a9e4 <UART_Start_Receive_DMA+0x130>)
 800a8e2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e8:	4a3f      	ldr	r2, [pc, #252]	; (800a9e8 <UART_Start_Receive_DMA+0x134>)
 800a8ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8f0:	4a3e      	ldr	r2, [pc, #248]	; (800a9ec <UART_Start_Receive_DMA+0x138>)
 800a8f2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a8fc:	f107 0308 	add.w	r3, r7, #8
 800a900:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	3304      	adds	r3, #4
 800a90c:	4619      	mov	r1, r3
 800a90e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a910:	681a      	ldr	r2, [r3, #0]
 800a912:	88fb      	ldrh	r3, [r7, #6]
 800a914:	f7fb f8f4 	bl	8005b00 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a918:	2300      	movs	r3, #0
 800a91a:	613b      	str	r3, [r7, #16]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	613b      	str	r3, [r7, #16]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	613b      	str	r3, [r7, #16]
 800a92c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	2200      	movs	r2, #0
 800a932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	691b      	ldr	r3, [r3, #16]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d019      	beq.n	800a972 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	330c      	adds	r3, #12
 800a944:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a946:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a948:	e853 3f00 	ldrex	r3, [r3]
 800a94c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a94e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a954:	65bb      	str	r3, [r7, #88]	; 0x58
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	330c      	adds	r3, #12
 800a95c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a95e:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a960:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a962:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a964:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a966:	e841 2300 	strex	r3, r2, [r1]
 800a96a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a96c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d1e5      	bne.n	800a93e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	3314      	adds	r3, #20
 800a978:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a97c:	e853 3f00 	ldrex	r3, [r3]
 800a980:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a984:	f043 0301 	orr.w	r3, r3, #1
 800a988:	657b      	str	r3, [r7, #84]	; 0x54
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	3314      	adds	r3, #20
 800a990:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a992:	63ba      	str	r2, [r7, #56]	; 0x38
 800a994:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a996:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a998:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a99a:	e841 2300 	strex	r3, r2, [r1]
 800a99e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a9a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d1e5      	bne.n	800a972 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	3314      	adds	r3, #20
 800a9ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ae:	69bb      	ldr	r3, [r7, #24]
 800a9b0:	e853 3f00 	ldrex	r3, [r3]
 800a9b4:	617b      	str	r3, [r7, #20]
   return(result);
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9bc:	653b      	str	r3, [r7, #80]	; 0x50
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	3314      	adds	r3, #20
 800a9c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a9c6:	627a      	str	r2, [r7, #36]	; 0x24
 800a9c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ca:	6a39      	ldr	r1, [r7, #32]
 800a9cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9ce:	e841 2300 	strex	r3, r2, [r1]
 800a9d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d1e5      	bne.n	800a9a6 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3760      	adds	r7, #96	; 0x60
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}
 800a9e4:	0800a56d 	.word	0x0800a56d
 800a9e8:	0800a693 	.word	0x0800a693
 800a9ec:	0800a6c9 	.word	0x0800a6c9

0800a9f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b089      	sub	sp, #36	; 0x24
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	330c      	adds	r3, #12
 800a9fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	e853 3f00 	ldrex	r3, [r3]
 800aa06:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800aa0e:	61fb      	str	r3, [r7, #28]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	330c      	adds	r3, #12
 800aa16:	69fa      	ldr	r2, [r7, #28]
 800aa18:	61ba      	str	r2, [r7, #24]
 800aa1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa1c:	6979      	ldr	r1, [r7, #20]
 800aa1e:	69ba      	ldr	r2, [r7, #24]
 800aa20:	e841 2300 	strex	r3, r2, [r1]
 800aa24:	613b      	str	r3, [r7, #16]
   return(result);
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d1e5      	bne.n	800a9f8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2220      	movs	r2, #32
 800aa30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800aa34:	bf00      	nop
 800aa36:	3724      	adds	r7, #36	; 0x24
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr

0800aa40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b095      	sub	sp, #84	; 0x54
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	330c      	adds	r3, #12
 800aa4e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa52:	e853 3f00 	ldrex	r3, [r3]
 800aa56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aa58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa5a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	330c      	adds	r3, #12
 800aa66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aa68:	643a      	str	r2, [r7, #64]	; 0x40
 800aa6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aa6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa70:	e841 2300 	strex	r3, r2, [r1]
 800aa74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1e5      	bne.n	800aa48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	3314      	adds	r3, #20
 800aa82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa84:	6a3b      	ldr	r3, [r7, #32]
 800aa86:	e853 3f00 	ldrex	r3, [r3]
 800aa8a:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa8c:	69fb      	ldr	r3, [r7, #28]
 800aa8e:	f023 0301 	bic.w	r3, r3, #1
 800aa92:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	3314      	adds	r3, #20
 800aa9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aaa2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aaa4:	e841 2300 	strex	r3, r2, [r1]
 800aaa8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aaaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d1e5      	bne.n	800aa7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d119      	bne.n	800aaec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	330c      	adds	r3, #12
 800aabe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	e853 3f00 	ldrex	r3, [r3]
 800aac6:	60bb      	str	r3, [r7, #8]
   return(result);
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	f023 0310 	bic.w	r3, r3, #16
 800aace:	647b      	str	r3, [r7, #68]	; 0x44
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	330c      	adds	r3, #12
 800aad6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aad8:	61ba      	str	r2, [r7, #24]
 800aada:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aadc:	6979      	ldr	r1, [r7, #20]
 800aade:	69ba      	ldr	r2, [r7, #24]
 800aae0:	e841 2300 	strex	r3, r2, [r1]
 800aae4:	613b      	str	r3, [r7, #16]
   return(result);
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d1e5      	bne.n	800aab8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2220      	movs	r2, #32
 800aaf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	631a      	str	r2, [r3, #48]	; 0x30
}
 800aafa:	bf00      	nop
 800aafc:	3754      	adds	r7, #84	; 0x54
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr

0800ab06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b084      	sub	sp, #16
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2200      	movs	r2, #0
 800ab18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab20:	68f8      	ldr	r0, [r7, #12]
 800ab22:	f7ff fd0d 	bl	800a540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab26:	bf00      	nop
 800ab28:	3710      	adds	r7, #16
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}

0800ab2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ab2e:	b480      	push	{r7}
 800ab30:	b085      	sub	sp, #20
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	2b21      	cmp	r3, #33	; 0x21
 800ab40:	d13e      	bne.n	800abc0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	689b      	ldr	r3, [r3, #8]
 800ab46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab4a:	d114      	bne.n	800ab76 <UART_Transmit_IT+0x48>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	691b      	ldr	r3, [r3, #16]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d110      	bne.n	800ab76 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6a1b      	ldr	r3, [r3, #32]
 800ab58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	881b      	ldrh	r3, [r3, #0]
 800ab5e:	461a      	mov	r2, r3
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6a1b      	ldr	r3, [r3, #32]
 800ab6e:	1c9a      	adds	r2, r3, #2
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	621a      	str	r2, [r3, #32]
 800ab74:	e008      	b.n	800ab88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6a1b      	ldr	r3, [r3, #32]
 800ab7a:	1c59      	adds	r1, r3, #1
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	6211      	str	r1, [r2, #32]
 800ab80:	781a      	ldrb	r2, [r3, #0]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	3b01      	subs	r3, #1
 800ab90:	b29b      	uxth	r3, r3
 800ab92:	687a      	ldr	r2, [r7, #4]
 800ab94:	4619      	mov	r1, r3
 800ab96:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d10f      	bne.n	800abbc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	68da      	ldr	r2, [r3, #12]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abaa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	68da      	ldr	r2, [r3, #12]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800abbc:	2300      	movs	r3, #0
 800abbe:	e000      	b.n	800abc2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800abc0:	2302      	movs	r3, #2
  }
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3714      	adds	r7, #20
 800abc6:	46bd      	mov	sp, r7
 800abc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abcc:	4770      	bx	lr

0800abce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abce:	b580      	push	{r7, lr}
 800abd0:	b082      	sub	sp, #8
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	68da      	ldr	r2, [r3, #12]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abe4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2220      	movs	r2, #32
 800abea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff fc92 	bl	800a518 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800abf4:	2300      	movs	r3, #0
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3708      	adds	r7, #8
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}

0800abfe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800abfe:	b580      	push	{r7, lr}
 800ac00:	b08c      	sub	sp, #48	; 0x30
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	2b22      	cmp	r3, #34	; 0x22
 800ac10:	f040 80ab 	bne.w	800ad6a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac1c:	d117      	bne.n	800ac4e <UART_Receive_IT+0x50>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	691b      	ldr	r3, [r3, #16]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d113      	bne.n	800ac4e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ac26:	2300      	movs	r3, #0
 800ac28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac2e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	b29b      	uxth	r3, r3
 800ac38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac3c:	b29a      	uxth	r2, r3
 800ac3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac46:	1c9a      	adds	r2, r3, #2
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	629a      	str	r2, [r3, #40]	; 0x28
 800ac4c:	e026      	b.n	800ac9c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac52:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ac54:	2300      	movs	r3, #0
 800ac56:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	689b      	ldr	r3, [r3, #8]
 800ac5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac60:	d007      	beq.n	800ac72 <UART_Receive_IT+0x74>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	689b      	ldr	r3, [r3, #8]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d10a      	bne.n	800ac80 <UART_Receive_IT+0x82>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	691b      	ldr	r3, [r3, #16]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d106      	bne.n	800ac80 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	685b      	ldr	r3, [r3, #4]
 800ac78:	b2da      	uxtb	r2, r3
 800ac7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac7c:	701a      	strb	r2, [r3, #0]
 800ac7e:	e008      	b.n	800ac92 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac8c:	b2da      	uxtb	r2, r3
 800ac8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac96:	1c5a      	adds	r2, r3, #1
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	3b01      	subs	r3, #1
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	687a      	ldr	r2, [r7, #4]
 800aca8:	4619      	mov	r1, r3
 800acaa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800acac:	2b00      	cmp	r3, #0
 800acae:	d15a      	bne.n	800ad66 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	68da      	ldr	r2, [r3, #12]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f022 0220 	bic.w	r2, r2, #32
 800acbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	68da      	ldr	r2, [r3, #12]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800acce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	695a      	ldr	r2, [r3, #20]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f022 0201 	bic.w	r2, r2, #1
 800acde:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2220      	movs	r2, #32
 800ace4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acec:	2b01      	cmp	r3, #1
 800acee:	d135      	bne.n	800ad5c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2200      	movs	r2, #0
 800acf4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	330c      	adds	r3, #12
 800acfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	e853 3f00 	ldrex	r3, [r3]
 800ad04:	613b      	str	r3, [r7, #16]
   return(result);
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	f023 0310 	bic.w	r3, r3, #16
 800ad0c:	627b      	str	r3, [r7, #36]	; 0x24
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	330c      	adds	r3, #12
 800ad14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad16:	623a      	str	r2, [r7, #32]
 800ad18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad1a:	69f9      	ldr	r1, [r7, #28]
 800ad1c:	6a3a      	ldr	r2, [r7, #32]
 800ad1e:	e841 2300 	strex	r3, r2, [r1]
 800ad22:	61bb      	str	r3, [r7, #24]
   return(result);
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d1e5      	bne.n	800acf6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f003 0310 	and.w	r3, r3, #16
 800ad34:	2b10      	cmp	r3, #16
 800ad36:	d10a      	bne.n	800ad4e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ad38:	2300      	movs	r3, #0
 800ad3a:	60fb      	str	r3, [r7, #12]
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	60fb      	str	r3, [r7, #12]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	60fb      	str	r3, [r7, #12]
 800ad4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ad52:	4619      	mov	r1, r3
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f7ff fbfd 	bl	800a554 <HAL_UARTEx_RxEventCallback>
 800ad5a:	e002      	b.n	800ad62 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f7f7 fb71 	bl	8002444 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ad62:	2300      	movs	r3, #0
 800ad64:	e002      	b.n	800ad6c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800ad66:	2300      	movs	r3, #0
 800ad68:	e000      	b.n	800ad6c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800ad6a:	2302      	movs	r3, #2
  }
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3730      	adds	r7, #48	; 0x30
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}

0800ad74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad78:	b0c0      	sub	sp, #256	; 0x100
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	691b      	ldr	r3, [r3, #16]
 800ad88:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ad8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad90:	68d9      	ldr	r1, [r3, #12]
 800ad92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad96:	681a      	ldr	r2, [r3, #0]
 800ad98:	ea40 0301 	orr.w	r3, r0, r1
 800ad9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ad9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ada2:	689a      	ldr	r2, [r3, #8]
 800ada4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ada8:	691b      	ldr	r3, [r3, #16]
 800adaa:	431a      	orrs	r2, r3
 800adac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adb0:	695b      	ldr	r3, [r3, #20]
 800adb2:	431a      	orrs	r2, r3
 800adb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adb8:	69db      	ldr	r3, [r3, #28]
 800adba:	4313      	orrs	r3, r2
 800adbc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800adc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	68db      	ldr	r3, [r3, #12]
 800adc8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800adcc:	f021 010c 	bic.w	r1, r1, #12
 800add0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800adda:	430b      	orrs	r3, r1
 800addc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800adde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	695b      	ldr	r3, [r3, #20]
 800ade6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800adea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adee:	6999      	ldr	r1, [r3, #24]
 800adf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adf4:	681a      	ldr	r2, [r3, #0]
 800adf6:	ea40 0301 	orr.w	r3, r0, r1
 800adfa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800adfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae00:	681a      	ldr	r2, [r3, #0]
 800ae02:	4b8f      	ldr	r3, [pc, #572]	; (800b040 <UART_SetConfig+0x2cc>)
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d005      	beq.n	800ae14 <UART_SetConfig+0xa0>
 800ae08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae0c:	681a      	ldr	r2, [r3, #0]
 800ae0e:	4b8d      	ldr	r3, [pc, #564]	; (800b044 <UART_SetConfig+0x2d0>)
 800ae10:	429a      	cmp	r2, r3
 800ae12:	d104      	bne.n	800ae1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ae14:	f7fc fff4 	bl	8007e00 <HAL_RCC_GetPCLK2Freq>
 800ae18:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ae1c:	e003      	b.n	800ae26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ae1e:	f7fc ffdb 	bl	8007dd8 <HAL_RCC_GetPCLK1Freq>
 800ae22:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae2a:	69db      	ldr	r3, [r3, #28]
 800ae2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae30:	f040 810c 	bne.w	800b04c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ae34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae38:	2200      	movs	r2, #0
 800ae3a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ae3e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ae42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ae46:	4622      	mov	r2, r4
 800ae48:	462b      	mov	r3, r5
 800ae4a:	1891      	adds	r1, r2, r2
 800ae4c:	65b9      	str	r1, [r7, #88]	; 0x58
 800ae4e:	415b      	adcs	r3, r3
 800ae50:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ae56:	4621      	mov	r1, r4
 800ae58:	eb12 0801 	adds.w	r8, r2, r1
 800ae5c:	4629      	mov	r1, r5
 800ae5e:	eb43 0901 	adc.w	r9, r3, r1
 800ae62:	f04f 0200 	mov.w	r2, #0
 800ae66:	f04f 0300 	mov.w	r3, #0
 800ae6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ae6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ae72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ae76:	4690      	mov	r8, r2
 800ae78:	4699      	mov	r9, r3
 800ae7a:	4623      	mov	r3, r4
 800ae7c:	eb18 0303 	adds.w	r3, r8, r3
 800ae80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ae84:	462b      	mov	r3, r5
 800ae86:	eb49 0303 	adc.w	r3, r9, r3
 800ae8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ae8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ae9a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ae9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800aea2:	460b      	mov	r3, r1
 800aea4:	18db      	adds	r3, r3, r3
 800aea6:	653b      	str	r3, [r7, #80]	; 0x50
 800aea8:	4613      	mov	r3, r2
 800aeaa:	eb42 0303 	adc.w	r3, r2, r3
 800aeae:	657b      	str	r3, [r7, #84]	; 0x54
 800aeb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800aeb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800aeb8:	f7f5 fee6 	bl	8000c88 <__aeabi_uldivmod>
 800aebc:	4602      	mov	r2, r0
 800aebe:	460b      	mov	r3, r1
 800aec0:	4b61      	ldr	r3, [pc, #388]	; (800b048 <UART_SetConfig+0x2d4>)
 800aec2:	fba3 2302 	umull	r2, r3, r3, r2
 800aec6:	095b      	lsrs	r3, r3, #5
 800aec8:	011c      	lsls	r4, r3, #4
 800aeca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aece:	2200      	movs	r2, #0
 800aed0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aed4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800aed8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800aedc:	4642      	mov	r2, r8
 800aede:	464b      	mov	r3, r9
 800aee0:	1891      	adds	r1, r2, r2
 800aee2:	64b9      	str	r1, [r7, #72]	; 0x48
 800aee4:	415b      	adcs	r3, r3
 800aee6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aee8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800aeec:	4641      	mov	r1, r8
 800aeee:	eb12 0a01 	adds.w	sl, r2, r1
 800aef2:	4649      	mov	r1, r9
 800aef4:	eb43 0b01 	adc.w	fp, r3, r1
 800aef8:	f04f 0200 	mov.w	r2, #0
 800aefc:	f04f 0300 	mov.w	r3, #0
 800af00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800af04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800af08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800af0c:	4692      	mov	sl, r2
 800af0e:	469b      	mov	fp, r3
 800af10:	4643      	mov	r3, r8
 800af12:	eb1a 0303 	adds.w	r3, sl, r3
 800af16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800af1a:	464b      	mov	r3, r9
 800af1c:	eb4b 0303 	adc.w	r3, fp, r3
 800af20:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800af24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	2200      	movs	r2, #0
 800af2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800af30:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800af34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800af38:	460b      	mov	r3, r1
 800af3a:	18db      	adds	r3, r3, r3
 800af3c:	643b      	str	r3, [r7, #64]	; 0x40
 800af3e:	4613      	mov	r3, r2
 800af40:	eb42 0303 	adc.w	r3, r2, r3
 800af44:	647b      	str	r3, [r7, #68]	; 0x44
 800af46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800af4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800af4e:	f7f5 fe9b 	bl	8000c88 <__aeabi_uldivmod>
 800af52:	4602      	mov	r2, r0
 800af54:	460b      	mov	r3, r1
 800af56:	4611      	mov	r1, r2
 800af58:	4b3b      	ldr	r3, [pc, #236]	; (800b048 <UART_SetConfig+0x2d4>)
 800af5a:	fba3 2301 	umull	r2, r3, r3, r1
 800af5e:	095b      	lsrs	r3, r3, #5
 800af60:	2264      	movs	r2, #100	; 0x64
 800af62:	fb02 f303 	mul.w	r3, r2, r3
 800af66:	1acb      	subs	r3, r1, r3
 800af68:	00db      	lsls	r3, r3, #3
 800af6a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800af6e:	4b36      	ldr	r3, [pc, #216]	; (800b048 <UART_SetConfig+0x2d4>)
 800af70:	fba3 2302 	umull	r2, r3, r3, r2
 800af74:	095b      	lsrs	r3, r3, #5
 800af76:	005b      	lsls	r3, r3, #1
 800af78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800af7c:	441c      	add	r4, r3
 800af7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af82:	2200      	movs	r2, #0
 800af84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800af88:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800af8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800af90:	4642      	mov	r2, r8
 800af92:	464b      	mov	r3, r9
 800af94:	1891      	adds	r1, r2, r2
 800af96:	63b9      	str	r1, [r7, #56]	; 0x38
 800af98:	415b      	adcs	r3, r3
 800af9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800afa0:	4641      	mov	r1, r8
 800afa2:	1851      	adds	r1, r2, r1
 800afa4:	6339      	str	r1, [r7, #48]	; 0x30
 800afa6:	4649      	mov	r1, r9
 800afa8:	414b      	adcs	r3, r1
 800afaa:	637b      	str	r3, [r7, #52]	; 0x34
 800afac:	f04f 0200 	mov.w	r2, #0
 800afb0:	f04f 0300 	mov.w	r3, #0
 800afb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800afb8:	4659      	mov	r1, fp
 800afba:	00cb      	lsls	r3, r1, #3
 800afbc:	4651      	mov	r1, sl
 800afbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800afc2:	4651      	mov	r1, sl
 800afc4:	00ca      	lsls	r2, r1, #3
 800afc6:	4610      	mov	r0, r2
 800afc8:	4619      	mov	r1, r3
 800afca:	4603      	mov	r3, r0
 800afcc:	4642      	mov	r2, r8
 800afce:	189b      	adds	r3, r3, r2
 800afd0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800afd4:	464b      	mov	r3, r9
 800afd6:	460a      	mov	r2, r1
 800afd8:	eb42 0303 	adc.w	r3, r2, r3
 800afdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800afe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afe4:	685b      	ldr	r3, [r3, #4]
 800afe6:	2200      	movs	r2, #0
 800afe8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800afec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800aff0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800aff4:	460b      	mov	r3, r1
 800aff6:	18db      	adds	r3, r3, r3
 800aff8:	62bb      	str	r3, [r7, #40]	; 0x28
 800affa:	4613      	mov	r3, r2
 800affc:	eb42 0303 	adc.w	r3, r2, r3
 800b000:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b002:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b006:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b00a:	f7f5 fe3d 	bl	8000c88 <__aeabi_uldivmod>
 800b00e:	4602      	mov	r2, r0
 800b010:	460b      	mov	r3, r1
 800b012:	4b0d      	ldr	r3, [pc, #52]	; (800b048 <UART_SetConfig+0x2d4>)
 800b014:	fba3 1302 	umull	r1, r3, r3, r2
 800b018:	095b      	lsrs	r3, r3, #5
 800b01a:	2164      	movs	r1, #100	; 0x64
 800b01c:	fb01 f303 	mul.w	r3, r1, r3
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	00db      	lsls	r3, r3, #3
 800b024:	3332      	adds	r3, #50	; 0x32
 800b026:	4a08      	ldr	r2, [pc, #32]	; (800b048 <UART_SetConfig+0x2d4>)
 800b028:	fba2 2303 	umull	r2, r3, r2, r3
 800b02c:	095b      	lsrs	r3, r3, #5
 800b02e:	f003 0207 	and.w	r2, r3, #7
 800b032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4422      	add	r2, r4
 800b03a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b03c:	e105      	b.n	800b24a <UART_SetConfig+0x4d6>
 800b03e:	bf00      	nop
 800b040:	40011000 	.word	0x40011000
 800b044:	40011400 	.word	0x40011400
 800b048:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b04c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b050:	2200      	movs	r2, #0
 800b052:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b056:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b05a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b05e:	4642      	mov	r2, r8
 800b060:	464b      	mov	r3, r9
 800b062:	1891      	adds	r1, r2, r2
 800b064:	6239      	str	r1, [r7, #32]
 800b066:	415b      	adcs	r3, r3
 800b068:	627b      	str	r3, [r7, #36]	; 0x24
 800b06a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b06e:	4641      	mov	r1, r8
 800b070:	1854      	adds	r4, r2, r1
 800b072:	4649      	mov	r1, r9
 800b074:	eb43 0501 	adc.w	r5, r3, r1
 800b078:	f04f 0200 	mov.w	r2, #0
 800b07c:	f04f 0300 	mov.w	r3, #0
 800b080:	00eb      	lsls	r3, r5, #3
 800b082:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b086:	00e2      	lsls	r2, r4, #3
 800b088:	4614      	mov	r4, r2
 800b08a:	461d      	mov	r5, r3
 800b08c:	4643      	mov	r3, r8
 800b08e:	18e3      	adds	r3, r4, r3
 800b090:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b094:	464b      	mov	r3, r9
 800b096:	eb45 0303 	adc.w	r3, r5, r3
 800b09a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b09e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b0aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b0ae:	f04f 0200 	mov.w	r2, #0
 800b0b2:	f04f 0300 	mov.w	r3, #0
 800b0b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b0ba:	4629      	mov	r1, r5
 800b0bc:	008b      	lsls	r3, r1, #2
 800b0be:	4621      	mov	r1, r4
 800b0c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b0c4:	4621      	mov	r1, r4
 800b0c6:	008a      	lsls	r2, r1, #2
 800b0c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b0cc:	f7f5 fddc 	bl	8000c88 <__aeabi_uldivmod>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	4b60      	ldr	r3, [pc, #384]	; (800b258 <UART_SetConfig+0x4e4>)
 800b0d6:	fba3 2302 	umull	r2, r3, r3, r2
 800b0da:	095b      	lsrs	r3, r3, #5
 800b0dc:	011c      	lsls	r4, r3, #4
 800b0de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b0e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b0ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b0f0:	4642      	mov	r2, r8
 800b0f2:	464b      	mov	r3, r9
 800b0f4:	1891      	adds	r1, r2, r2
 800b0f6:	61b9      	str	r1, [r7, #24]
 800b0f8:	415b      	adcs	r3, r3
 800b0fa:	61fb      	str	r3, [r7, #28]
 800b0fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b100:	4641      	mov	r1, r8
 800b102:	1851      	adds	r1, r2, r1
 800b104:	6139      	str	r1, [r7, #16]
 800b106:	4649      	mov	r1, r9
 800b108:	414b      	adcs	r3, r1
 800b10a:	617b      	str	r3, [r7, #20]
 800b10c:	f04f 0200 	mov.w	r2, #0
 800b110:	f04f 0300 	mov.w	r3, #0
 800b114:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b118:	4659      	mov	r1, fp
 800b11a:	00cb      	lsls	r3, r1, #3
 800b11c:	4651      	mov	r1, sl
 800b11e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b122:	4651      	mov	r1, sl
 800b124:	00ca      	lsls	r2, r1, #3
 800b126:	4610      	mov	r0, r2
 800b128:	4619      	mov	r1, r3
 800b12a:	4603      	mov	r3, r0
 800b12c:	4642      	mov	r2, r8
 800b12e:	189b      	adds	r3, r3, r2
 800b130:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b134:	464b      	mov	r3, r9
 800b136:	460a      	mov	r2, r1
 800b138:	eb42 0303 	adc.w	r3, r2, r3
 800b13c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	2200      	movs	r2, #0
 800b148:	67bb      	str	r3, [r7, #120]	; 0x78
 800b14a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b14c:	f04f 0200 	mov.w	r2, #0
 800b150:	f04f 0300 	mov.w	r3, #0
 800b154:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b158:	4649      	mov	r1, r9
 800b15a:	008b      	lsls	r3, r1, #2
 800b15c:	4641      	mov	r1, r8
 800b15e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b162:	4641      	mov	r1, r8
 800b164:	008a      	lsls	r2, r1, #2
 800b166:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b16a:	f7f5 fd8d 	bl	8000c88 <__aeabi_uldivmod>
 800b16e:	4602      	mov	r2, r0
 800b170:	460b      	mov	r3, r1
 800b172:	4b39      	ldr	r3, [pc, #228]	; (800b258 <UART_SetConfig+0x4e4>)
 800b174:	fba3 1302 	umull	r1, r3, r3, r2
 800b178:	095b      	lsrs	r3, r3, #5
 800b17a:	2164      	movs	r1, #100	; 0x64
 800b17c:	fb01 f303 	mul.w	r3, r1, r3
 800b180:	1ad3      	subs	r3, r2, r3
 800b182:	011b      	lsls	r3, r3, #4
 800b184:	3332      	adds	r3, #50	; 0x32
 800b186:	4a34      	ldr	r2, [pc, #208]	; (800b258 <UART_SetConfig+0x4e4>)
 800b188:	fba2 2303 	umull	r2, r3, r2, r3
 800b18c:	095b      	lsrs	r3, r3, #5
 800b18e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b192:	441c      	add	r4, r3
 800b194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b198:	2200      	movs	r2, #0
 800b19a:	673b      	str	r3, [r7, #112]	; 0x70
 800b19c:	677a      	str	r2, [r7, #116]	; 0x74
 800b19e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b1a2:	4642      	mov	r2, r8
 800b1a4:	464b      	mov	r3, r9
 800b1a6:	1891      	adds	r1, r2, r2
 800b1a8:	60b9      	str	r1, [r7, #8]
 800b1aa:	415b      	adcs	r3, r3
 800b1ac:	60fb      	str	r3, [r7, #12]
 800b1ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b1b2:	4641      	mov	r1, r8
 800b1b4:	1851      	adds	r1, r2, r1
 800b1b6:	6039      	str	r1, [r7, #0]
 800b1b8:	4649      	mov	r1, r9
 800b1ba:	414b      	adcs	r3, r1
 800b1bc:	607b      	str	r3, [r7, #4]
 800b1be:	f04f 0200 	mov.w	r2, #0
 800b1c2:	f04f 0300 	mov.w	r3, #0
 800b1c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b1ca:	4659      	mov	r1, fp
 800b1cc:	00cb      	lsls	r3, r1, #3
 800b1ce:	4651      	mov	r1, sl
 800b1d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b1d4:	4651      	mov	r1, sl
 800b1d6:	00ca      	lsls	r2, r1, #3
 800b1d8:	4610      	mov	r0, r2
 800b1da:	4619      	mov	r1, r3
 800b1dc:	4603      	mov	r3, r0
 800b1de:	4642      	mov	r2, r8
 800b1e0:	189b      	adds	r3, r3, r2
 800b1e2:	66bb      	str	r3, [r7, #104]	; 0x68
 800b1e4:	464b      	mov	r3, r9
 800b1e6:	460a      	mov	r2, r1
 800b1e8:	eb42 0303 	adc.w	r3, r2, r3
 800b1ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b1ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	663b      	str	r3, [r7, #96]	; 0x60
 800b1f8:	667a      	str	r2, [r7, #100]	; 0x64
 800b1fa:	f04f 0200 	mov.w	r2, #0
 800b1fe:	f04f 0300 	mov.w	r3, #0
 800b202:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b206:	4649      	mov	r1, r9
 800b208:	008b      	lsls	r3, r1, #2
 800b20a:	4641      	mov	r1, r8
 800b20c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b210:	4641      	mov	r1, r8
 800b212:	008a      	lsls	r2, r1, #2
 800b214:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b218:	f7f5 fd36 	bl	8000c88 <__aeabi_uldivmod>
 800b21c:	4602      	mov	r2, r0
 800b21e:	460b      	mov	r3, r1
 800b220:	4b0d      	ldr	r3, [pc, #52]	; (800b258 <UART_SetConfig+0x4e4>)
 800b222:	fba3 1302 	umull	r1, r3, r3, r2
 800b226:	095b      	lsrs	r3, r3, #5
 800b228:	2164      	movs	r1, #100	; 0x64
 800b22a:	fb01 f303 	mul.w	r3, r1, r3
 800b22e:	1ad3      	subs	r3, r2, r3
 800b230:	011b      	lsls	r3, r3, #4
 800b232:	3332      	adds	r3, #50	; 0x32
 800b234:	4a08      	ldr	r2, [pc, #32]	; (800b258 <UART_SetConfig+0x4e4>)
 800b236:	fba2 2303 	umull	r2, r3, r2, r3
 800b23a:	095b      	lsrs	r3, r3, #5
 800b23c:	f003 020f 	and.w	r2, r3, #15
 800b240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4422      	add	r2, r4
 800b248:	609a      	str	r2, [r3, #8]
}
 800b24a:	bf00      	nop
 800b24c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b250:	46bd      	mov	sp, r7
 800b252:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b256:	bf00      	nop
 800b258:	51eb851f 	.word	0x51eb851f

0800b25c <FusionDegreesToRadians>:
/**
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	ed87 0a01 	vstr	s0, [r7, #4]
    return degrees * ((float) M_PI / 180.0f);
 800b266:	edd7 7a01 	vldr	s15, [r7, #4]
 800b26a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800b280 <FusionDegreesToRadians+0x24>
 800b26e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800b272:	eeb0 0a67 	vmov.f32	s0, s15
 800b276:	370c      	adds	r7, #12
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr
 800b280:	3c8efa35 	.word	0x3c8efa35

0800b284 <FusionFastInverseSqrt>:
 * @brief Calculates the reciprocal of the square root.
 * See https://pizer.wordpress.com/2008/10/12/fast-inverse-square-root/
 * @param x Operand.
 * @return Reciprocal of the square root of x.
 */
static inline float FusionFastInverseSqrt(const float x) {
 800b284:	b480      	push	{r7}
 800b286:	b085      	sub	sp, #20
 800b288:	af00      	add	r7, sp, #0
 800b28a:	ed87 0a01 	vstr	s0, [r7, #4]
    typedef union {
        float f;
        int32_t i;
    } Union32;

    Union32 union32 = {.f = x};
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	60fb      	str	r3, [r7, #12]
    union32.i = 0x5F1F1412 - (union32.i >> 1);
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	105a      	asrs	r2, r3, #1
 800b296:	4b10      	ldr	r3, [pc, #64]	; (800b2d8 <FusionFastInverseSqrt+0x54>)
 800b298:	1a9b      	subs	r3, r3, r2
 800b29a:	60fb      	str	r3, [r7, #12]
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
 800b29c:	ed97 7a03 	vldr	s14, [r7, #12]
 800b2a0:	edd7 7a01 	vldr	s15, [r7, #4]
 800b2a4:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800b2dc <FusionFastInverseSqrt+0x58>
 800b2a8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800b2ac:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2b0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b2b4:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b2bc:	eddf 6a08 	vldr	s13, [pc, #32]	; 800b2e0 <FusionFastInverseSqrt+0x5c>
 800b2c0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b2c4:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800b2c8:	eeb0 0a67 	vmov.f32	s0, s15
 800b2cc:	3714      	adds	r7, #20
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr
 800b2d6:	bf00      	nop
 800b2d8:	5f1f1412 	.word	0x5f1f1412
 800b2dc:	3f36d312 	.word	0x3f36d312
 800b2e0:	3fd851ff 	.word	0x3fd851ff

0800b2e4 <FusionVectorIsZero>:
/**
 * @brief Returns true if the vector is zero.
 * @param vector Vector.
 * @return True if the vector is zero.
 */
static inline bool FusionVectorIsZero(const FusionVector vector) {
 800b2e4:	b480      	push	{r7}
 800b2e6:	b085      	sub	sp, #20
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	eef0 6a40 	vmov.f32	s13, s0
 800b2ee:	eeb0 7a60 	vmov.f32	s14, s1
 800b2f2:	eef0 7a41 	vmov.f32	s15, s2
 800b2f6:	edc7 6a01 	vstr	s13, [r7, #4]
 800b2fa:	ed87 7a02 	vstr	s14, [r7, #8]
 800b2fe:	edc7 7a03 	vstr	s15, [r7, #12]
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
 800b302:	edd7 7a01 	vldr	s15, [r7, #4]
 800b306:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b30a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b30e:	d10f      	bne.n	800b330 <FusionVectorIsZero+0x4c>
 800b310:	edd7 7a02 	vldr	s15, [r7, #8]
 800b314:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b31c:	d108      	bne.n	800b330 <FusionVectorIsZero+0x4c>
 800b31e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b322:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b32a:	d101      	bne.n	800b330 <FusionVectorIsZero+0x4c>
 800b32c:	2301      	movs	r3, #1
 800b32e:	e000      	b.n	800b332 <FusionVectorIsZero+0x4e>
 800b330:	2300      	movs	r3, #0
 800b332:	f003 0301 	and.w	r3, r3, #1
 800b336:	b2db      	uxtb	r3, r3
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3714      	adds	r7, #20
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr

0800b344 <FusionVectorAdd>:
 * @brief Returns the sum of two vectors.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Sum of two vectors.
 */
static inline FusionVector FusionVectorAdd(const FusionVector vectorA, const FusionVector vectorB) {
 800b344:	b480      	push	{r7}
 800b346:	b091      	sub	sp, #68	; 0x44
 800b348:	af00      	add	r7, sp, #0
 800b34a:	eeb0 5a40 	vmov.f32	s10, s0
 800b34e:	eef0 5a60 	vmov.f32	s11, s1
 800b352:	eeb0 6a41 	vmov.f32	s12, s2
 800b356:	eef0 6a61 	vmov.f32	s13, s3
 800b35a:	eeb0 7a42 	vmov.f32	s14, s4
 800b35e:	eef0 7a62 	vmov.f32	s15, s5
 800b362:	ed87 5a07 	vstr	s10, [r7, #28]
 800b366:	edc7 5a08 	vstr	s11, [r7, #32]
 800b36a:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b36e:	edc7 6a04 	vstr	s13, [r7, #16]
 800b372:	ed87 7a05 	vstr	s14, [r7, #20]
 800b376:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x + vectorB.axis.x,
 800b37a:	ed97 7a07 	vldr	s14, [r7, #28]
 800b37e:	edd7 7a04 	vldr	s15, [r7, #16]
 800b382:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b386:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y + vectorB.axis.y,
 800b38a:	ed97 7a08 	vldr	s14, [r7, #32]
 800b38e:	edd7 7a05 	vldr	s15, [r7, #20]
 800b392:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b396:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z + vectorB.axis.z,
 800b39a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b39e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b3a2:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b3a6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b3aa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b3ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b3b2:	ca07      	ldmia	r2, {r0, r1, r2}
 800b3b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b3b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b3ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3be:	ee06 1a90 	vmov	s13, r1
 800b3c2:	ee07 2a10 	vmov	s14, r2
 800b3c6:	ee07 3a90 	vmov	s15, r3
}
 800b3ca:	eeb0 0a66 	vmov.f32	s0, s13
 800b3ce:	eef0 0a47 	vmov.f32	s1, s14
 800b3d2:	eeb0 1a67 	vmov.f32	s2, s15
 800b3d6:	3744      	adds	r7, #68	; 0x44
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr

0800b3e0 <FusionVectorSum>:
/**
 * @brief Returns the sum of the elements.
 * @param vector Vector.
 * @return Sum of the elements.
 */
static inline float FusionVectorSum(const FusionVector vector) {
 800b3e0:	b480      	push	{r7}
 800b3e2:	b085      	sub	sp, #20
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	eef0 6a40 	vmov.f32	s13, s0
 800b3ea:	eeb0 7a60 	vmov.f32	s14, s1
 800b3ee:	eef0 7a41 	vmov.f32	s15, s2
 800b3f2:	edc7 6a01 	vstr	s13, [r7, #4]
 800b3f6:	ed87 7a02 	vstr	s14, [r7, #8]
 800b3fa:	edc7 7a03 	vstr	s15, [r7, #12]
    return vector.axis.x + vector.axis.y + vector.axis.z;
 800b3fe:	ed97 7a01 	vldr	s14, [r7, #4]
 800b402:	edd7 7a02 	vldr	s15, [r7, #8]
 800b406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b40a:	edd7 7a03 	vldr	s15, [r7, #12]
 800b40e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800b412:	eeb0 0a67 	vmov.f32	s0, s15
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <FusionVectorMultiplyScalar>:
 * @brief Returns the multiplication of a vector by a scalar.
 * @param vector Vector.
 * @param scalar Scalar.
 * @return Multiplication of a vector by a scalar.
 */
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 800b420:	b480      	push	{r7}
 800b422:	b08f      	sub	sp, #60	; 0x3c
 800b424:	af00      	add	r7, sp, #0
 800b426:	eef0 6a40 	vmov.f32	s13, s0
 800b42a:	eeb0 7a60 	vmov.f32	s14, s1
 800b42e:	eef0 7a41 	vmov.f32	s15, s2
 800b432:	edc7 1a04 	vstr	s3, [r7, #16]
 800b436:	edc7 6a05 	vstr	s13, [r7, #20]
 800b43a:	ed87 7a06 	vstr	s14, [r7, #24]
 800b43e:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionVector result = {.axis = {
            .x = vector.axis.x * scalar,
 800b442:	ed97 7a05 	vldr	s14, [r7, #20]
 800b446:	edd7 7a04 	vldr	s15, [r7, #16]
 800b44a:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b44e:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 800b452:	ed97 7a06 	vldr	s14, [r7, #24]
 800b456:	edd7 7a04 	vldr	s15, [r7, #16]
 800b45a:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b45e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 800b462:	ed97 7a07 	vldr	s14, [r7, #28]
 800b466:	edd7 7a04 	vldr	s15, [r7, #16]
 800b46a:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b46e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800b472:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b476:	f107 0220 	add.w	r2, r7, #32
 800b47a:	ca07      	ldmia	r2, {r0, r1, r2}
 800b47c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b480:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b482:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b486:	ee06 1a90 	vmov	s13, r1
 800b48a:	ee07 2a10 	vmov	s14, r2
 800b48e:	ee07 3a90 	vmov	s15, r3
}
 800b492:	eeb0 0a66 	vmov.f32	s0, s13
 800b496:	eef0 0a47 	vmov.f32	s1, s14
 800b49a:	eeb0 1a67 	vmov.f32	s2, s15
 800b49e:	373c      	adds	r7, #60	; 0x3c
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr

0800b4a8 <FusionVectorHadamardProduct>:
 * @brief Calculates the Hadamard product (element-wise multiplication).
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Hadamard product.
 */
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b4a8:	b480      	push	{r7}
 800b4aa:	b091      	sub	sp, #68	; 0x44
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	eeb0 5a40 	vmov.f32	s10, s0
 800b4b2:	eef0 5a60 	vmov.f32	s11, s1
 800b4b6:	eeb0 6a41 	vmov.f32	s12, s2
 800b4ba:	eef0 6a61 	vmov.f32	s13, s3
 800b4be:	eeb0 7a42 	vmov.f32	s14, s4
 800b4c2:	eef0 7a62 	vmov.f32	s15, s5
 800b4c6:	ed87 5a07 	vstr	s10, [r7, #28]
 800b4ca:	edc7 5a08 	vstr	s11, [r7, #32]
 800b4ce:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b4d2:	edc7 6a04 	vstr	s13, [r7, #16]
 800b4d6:	ed87 7a05 	vstr	s14, [r7, #20]
 800b4da:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x * vectorB.axis.x,
 800b4de:	ed97 7a07 	vldr	s14, [r7, #28]
 800b4e2:	edd7 7a04 	vldr	s15, [r7, #16]
 800b4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b4ea:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y * vectorB.axis.y,
 800b4ee:	ed97 7a08 	vldr	s14, [r7, #32]
 800b4f2:	edd7 7a05 	vldr	s15, [r7, #20]
 800b4f6:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b4fa:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z * vectorB.axis.z,
 800b4fe:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b502:	edd7 7a06 	vldr	s15, [r7, #24]
 800b506:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b50a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b50e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b512:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b516:	ca07      	ldmia	r2, {r0, r1, r2}
 800b518:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b51c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b51e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b520:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b522:	ee06 1a90 	vmov	s13, r1
 800b526:	ee07 2a10 	vmov	s14, r2
 800b52a:	ee07 3a90 	vmov	s15, r3
}
 800b52e:	eeb0 0a66 	vmov.f32	s0, s13
 800b532:	eef0 0a47 	vmov.f32	s1, s14
 800b536:	eeb0 1a67 	vmov.f32	s2, s15
 800b53a:	3744      	adds	r7, #68	; 0x44
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr

0800b544 <FusionVectorCrossProduct>:
 * @brief Returns the cross product.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Cross product.
 */
static inline FusionVector FusionVectorCrossProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b544:	b480      	push	{r7}
 800b546:	b091      	sub	sp, #68	; 0x44
 800b548:	af00      	add	r7, sp, #0
 800b54a:	eeb0 5a40 	vmov.f32	s10, s0
 800b54e:	eef0 5a60 	vmov.f32	s11, s1
 800b552:	eeb0 6a41 	vmov.f32	s12, s2
 800b556:	eef0 6a61 	vmov.f32	s13, s3
 800b55a:	eeb0 7a42 	vmov.f32	s14, s4
 800b55e:	eef0 7a62 	vmov.f32	s15, s5
 800b562:	ed87 5a07 	vstr	s10, [r7, #28]
 800b566:	edc7 5a08 	vstr	s11, [r7, #32]
 800b56a:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b56e:	edc7 6a04 	vstr	s13, [r7, #16]
 800b572:	ed87 7a05 	vstr	s14, [r7, #20]
 800b576:	edc7 7a06 	vstr	s15, [r7, #24]
#define A vectorA.axis
#define B vectorB.axis
    const FusionVector result = {.axis = {
            .x = A.y * B.z - A.z * B.y,
 800b57a:	ed97 7a08 	vldr	s14, [r7, #32]
 800b57e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b582:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b586:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800b58a:	edd7 7a05 	vldr	s15, [r7, #20]
 800b58e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b592:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b596:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = A.z * B.x - A.x * B.z,
 800b59a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b59e:	edd7 7a04 	vldr	s15, [r7, #16]
 800b5a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b5a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5aa:	edd7 7a06 	vldr	s15, [r7, #24]
 800b5ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b5b2:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b5b6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = A.x * B.y - A.y * B.x,
 800b5ba:	ed97 7a07 	vldr	s14, [r7, #28]
 800b5be:	edd7 7a05 	vldr	s15, [r7, #20]
 800b5c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b5c6:	edd7 6a08 	vldr	s13, [r7, #32]
 800b5ca:	edd7 7a04 	vldr	s15, [r7, #16]
 800b5ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b5d2:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b5d6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b5da:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b5de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b5e2:	ca07      	ldmia	r2, {r0, r1, r2}
 800b5e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b5e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b5ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b5ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5ee:	ee06 1a90 	vmov	s13, r1
 800b5f2:	ee07 2a10 	vmov	s14, r2
 800b5f6:	ee07 3a90 	vmov	s15, r3
#undef A
#undef B
}
 800b5fa:	eeb0 0a66 	vmov.f32	s0, s13
 800b5fe:	eef0 0a47 	vmov.f32	s1, s14
 800b602:	eeb0 1a67 	vmov.f32	s2, s15
 800b606:	3744      	adds	r7, #68	; 0x44
 800b608:	46bd      	mov	sp, r7
 800b60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60e:	4770      	bx	lr

0800b610 <FusionVectorDotProduct>:
 * @brief Returns the dot product.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Dot product.
 */
static inline float FusionVectorDotProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b610:	b580      	push	{r7, lr}
 800b612:	b08a      	sub	sp, #40	; 0x28
 800b614:	af00      	add	r7, sp, #0
 800b616:	eeb0 5a40 	vmov.f32	s10, s0
 800b61a:	eef0 5a60 	vmov.f32	s11, s1
 800b61e:	eeb0 6a41 	vmov.f32	s12, s2
 800b622:	eef0 6a61 	vmov.f32	s13, s3
 800b626:	eeb0 7a42 	vmov.f32	s14, s4
 800b62a:	eef0 7a62 	vmov.f32	s15, s5
 800b62e:	ed87 5a03 	vstr	s10, [r7, #12]
 800b632:	edc7 5a04 	vstr	s11, [r7, #16]
 800b636:	ed87 6a05 	vstr	s12, [r7, #20]
 800b63a:	edc7 6a00 	vstr	s13, [r7]
 800b63e:	ed87 7a01 	vstr	s14, [r7, #4]
 800b642:	edc7 7a02 	vstr	s15, [r7, #8]
    return FusionVectorSum(FusionVectorHadamardProduct(vectorA, vectorB));
 800b646:	ed97 5a00 	vldr	s10, [r7]
 800b64a:	edd7 5a01 	vldr	s11, [r7, #4]
 800b64e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b652:	edd7 6a03 	vldr	s13, [r7, #12]
 800b656:	ed97 7a04 	vldr	s14, [r7, #16]
 800b65a:	edd7 7a05 	vldr	s15, [r7, #20]
 800b65e:	eef0 1a45 	vmov.f32	s3, s10
 800b662:	eeb0 2a65 	vmov.f32	s4, s11
 800b666:	eef0 2a46 	vmov.f32	s5, s12
 800b66a:	eeb0 0a66 	vmov.f32	s0, s13
 800b66e:	eef0 0a47 	vmov.f32	s1, s14
 800b672:	eeb0 1a67 	vmov.f32	s2, s15
 800b676:	f7ff ff17 	bl	800b4a8 <FusionVectorHadamardProduct>
 800b67a:	eef0 6a40 	vmov.f32	s13, s0
 800b67e:	eeb0 7a60 	vmov.f32	s14, s1
 800b682:	eef0 7a41 	vmov.f32	s15, s2
 800b686:	edc7 6a07 	vstr	s13, [r7, #28]
 800b68a:	ed87 7a08 	vstr	s14, [r7, #32]
 800b68e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 800b692:	edd7 6a07 	vldr	s13, [r7, #28]
 800b696:	ed97 7a08 	vldr	s14, [r7, #32]
 800b69a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b69e:	eeb0 0a66 	vmov.f32	s0, s13
 800b6a2:	eef0 0a47 	vmov.f32	s1, s14
 800b6a6:	eeb0 1a67 	vmov.f32	s2, s15
 800b6aa:	f7ff fe99 	bl	800b3e0 <FusionVectorSum>
 800b6ae:	eef0 7a40 	vmov.f32	s15, s0
}
 800b6b2:	eeb0 0a67 	vmov.f32	s0, s15
 800b6b6:	3728      	adds	r7, #40	; 0x28
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}

0800b6bc <FusionVectorMagnitudeSquared>:
/**
 * @brief Returns the vector magnitude squared.
 * @param vector Vector.
 * @return Vector magnitude squared.
 */
static inline float FusionVectorMagnitudeSquared(const FusionVector vector) {
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b088      	sub	sp, #32
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	eef0 6a40 	vmov.f32	s13, s0
 800b6c6:	eeb0 7a60 	vmov.f32	s14, s1
 800b6ca:	eef0 7a41 	vmov.f32	s15, s2
 800b6ce:	edc7 6a01 	vstr	s13, [r7, #4]
 800b6d2:	ed87 7a02 	vstr	s14, [r7, #8]
 800b6d6:	edc7 7a03 	vstr	s15, [r7, #12]
    return FusionVectorSum(FusionVectorHadamardProduct(vector, vector));
 800b6da:	ed97 5a01 	vldr	s10, [r7, #4]
 800b6de:	edd7 5a02 	vldr	s11, [r7, #8]
 800b6e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6e6:	edd7 6a01 	vldr	s13, [r7, #4]
 800b6ea:	ed97 7a02 	vldr	s14, [r7, #8]
 800b6ee:	edd7 7a03 	vldr	s15, [r7, #12]
 800b6f2:	eef0 1a45 	vmov.f32	s3, s10
 800b6f6:	eeb0 2a65 	vmov.f32	s4, s11
 800b6fa:	eef0 2a46 	vmov.f32	s5, s12
 800b6fe:	eeb0 0a66 	vmov.f32	s0, s13
 800b702:	eef0 0a47 	vmov.f32	s1, s14
 800b706:	eeb0 1a67 	vmov.f32	s2, s15
 800b70a:	f7ff fecd 	bl	800b4a8 <FusionVectorHadamardProduct>
 800b70e:	eef0 6a40 	vmov.f32	s13, s0
 800b712:	eeb0 7a60 	vmov.f32	s14, s1
 800b716:	eef0 7a41 	vmov.f32	s15, s2
 800b71a:	edc7 6a05 	vstr	s13, [r7, #20]
 800b71e:	ed87 7a06 	vstr	s14, [r7, #24]
 800b722:	edc7 7a07 	vstr	s15, [r7, #28]
 800b726:	edd7 6a05 	vldr	s13, [r7, #20]
 800b72a:	ed97 7a06 	vldr	s14, [r7, #24]
 800b72e:	edd7 7a07 	vldr	s15, [r7, #28]
 800b732:	eeb0 0a66 	vmov.f32	s0, s13
 800b736:	eef0 0a47 	vmov.f32	s1, s14
 800b73a:	eeb0 1a67 	vmov.f32	s2, s15
 800b73e:	f7ff fe4f 	bl	800b3e0 <FusionVectorSum>
 800b742:	eef0 7a40 	vmov.f32	s15, s0
}
 800b746:	eeb0 0a67 	vmov.f32	s0, s15
 800b74a:	3720      	adds	r7, #32
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <FusionVectorNormalise>:
/**
 * @brief Returns the normalised vector.
 * @param vector Vector.
 * @return Normalised vector.
 */
static inline FusionVector FusionVectorNormalise(const FusionVector vector) {
 800b750:	b580      	push	{r7, lr}
 800b752:	b08c      	sub	sp, #48	; 0x30
 800b754:	af00      	add	r7, sp, #0
 800b756:	eef0 6a40 	vmov.f32	s13, s0
 800b75a:	eeb0 7a60 	vmov.f32	s14, s1
 800b75e:	eef0 7a41 	vmov.f32	s15, s2
 800b762:	edc7 6a05 	vstr	s13, [r7, #20]
 800b766:	ed87 7a06 	vstr	s14, [r7, #24]
 800b76a:	edc7 7a07 	vstr	s15, [r7, #28]
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(FusionVectorMagnitudeSquared(vector));
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800b76e:	edd7 6a05 	vldr	s13, [r7, #20]
 800b772:	ed97 7a06 	vldr	s14, [r7, #24]
 800b776:	edd7 7a07 	vldr	s15, [r7, #28]
 800b77a:	eeb0 0a66 	vmov.f32	s0, s13
 800b77e:	eef0 0a47 	vmov.f32	s1, s14
 800b782:	eeb0 1a67 	vmov.f32	s2, s15
 800b786:	f7ff ff99 	bl	800b6bc <FusionVectorMagnitudeSquared>
 800b78a:	eef0 7a40 	vmov.f32	s15, s0
 800b78e:	eeb0 0a67 	vmov.f32	s0, s15
 800b792:	f7ff fd77 	bl	800b284 <FusionFastInverseSqrt>
 800b796:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
#endif
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 800b79a:	edd7 6a05 	vldr	s13, [r7, #20]
 800b79e:	ed97 7a06 	vldr	s14, [r7, #24]
 800b7a2:	edd7 7a07 	vldr	s15, [r7, #28]
 800b7a6:	edd7 1a0b 	vldr	s3, [r7, #44]	; 0x2c
 800b7aa:	eeb0 0a66 	vmov.f32	s0, s13
 800b7ae:	eef0 0a47 	vmov.f32	s1, s14
 800b7b2:	eeb0 1a67 	vmov.f32	s2, s15
 800b7b6:	f7ff fe33 	bl	800b420 <FusionVectorMultiplyScalar>
 800b7ba:	eef0 6a40 	vmov.f32	s13, s0
 800b7be:	eeb0 7a60 	vmov.f32	s14, s1
 800b7c2:	eef0 7a41 	vmov.f32	s15, s2
 800b7c6:	edc7 6a08 	vstr	s13, [r7, #32]
 800b7ca:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 800b7ce:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 800b7d2:	6a39      	ldr	r1, [r7, #32]
 800b7d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7d8:	ee06 1a90 	vmov	s13, r1
 800b7dc:	ee07 2a10 	vmov	s14, r2
 800b7e0:	ee07 3a90 	vmov	s15, r3
}
 800b7e4:	eeb0 0a66 	vmov.f32	s0, s13
 800b7e8:	eef0 0a47 	vmov.f32	s1, s14
 800b7ec:	eeb0 1a67 	vmov.f32	s2, s15
 800b7f0:	3730      	adds	r7, #48	; 0x30
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <FusionQuaternionAdd>:
 * @brief Returns the sum of two quaternions.
 * @param quaternionA Quaternion A.
 * @param quaternionB Quaternion B.
 * @return Sum of two quaternions.
 */
static inline FusionQuaternion FusionQuaternionAdd(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
 800b7f6:	b490      	push	{r4, r7}
 800b7f8:	b094      	sub	sp, #80	; 0x50
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	eeb0 4a40 	vmov.f32	s8, s0
 800b800:	eef0 4a60 	vmov.f32	s9, s1
 800b804:	eeb0 5a41 	vmov.f32	s10, s2
 800b808:	eef0 5a61 	vmov.f32	s11, s3
 800b80c:	eeb0 6a42 	vmov.f32	s12, s4
 800b810:	eef0 6a62 	vmov.f32	s13, s5
 800b814:	eeb0 7a43 	vmov.f32	s14, s6
 800b818:	eef0 7a63 	vmov.f32	s15, s7
 800b81c:	ed87 4a08 	vstr	s8, [r7, #32]
 800b820:	edc7 4a09 	vstr	s9, [r7, #36]	; 0x24
 800b824:	ed87 5a0a 	vstr	s10, [r7, #40]	; 0x28
 800b828:	edc7 5a0b 	vstr	s11, [r7, #44]	; 0x2c
 800b82c:	ed87 6a04 	vstr	s12, [r7, #16]
 800b830:	edc7 6a05 	vstr	s13, [r7, #20]
 800b834:	ed87 7a06 	vstr	s14, [r7, #24]
 800b838:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionQuaternion result = {.element = {
            .w = quaternionA.element.w + quaternionB.element.w,
 800b83c:	ed97 7a08 	vldr	s14, [r7, #32]
 800b840:	edd7 7a04 	vldr	s15, [r7, #16]
 800b844:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b848:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = quaternionA.element.x + quaternionB.element.x,
 800b84c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b850:	edd7 7a05 	vldr	s15, [r7, #20]
 800b854:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b858:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = quaternionA.element.y + quaternionB.element.y,
 800b85c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800b860:	edd7 7a06 	vldr	s15, [r7, #24]
 800b864:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b868:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = quaternionA.element.z + quaternionB.element.z,
 800b86c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800b870:	edd7 7a07 	vldr	s15, [r7, #28]
 800b874:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b878:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }};
    return result;
 800b87c:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800b880:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b884:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b886:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800b88a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b88c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b88e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b892:	ee06 0a10 	vmov	s12, r0
 800b896:	ee06 1a90 	vmov	s13, r1
 800b89a:	ee07 2a10 	vmov	s14, r2
 800b89e:	ee07 3a90 	vmov	s15, r3
}
 800b8a2:	eeb0 0a46 	vmov.f32	s0, s12
 800b8a6:	eef0 0a66 	vmov.f32	s1, s13
 800b8aa:	eeb0 1a47 	vmov.f32	s2, s14
 800b8ae:	eef0 1a67 	vmov.f32	s3, s15
 800b8b2:	3750      	adds	r7, #80	; 0x50
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bc90      	pop	{r4, r7}
 800b8b8:	4770      	bx	lr

0800b8ba <FusionQuaternionMultiplyVector>:
 * multiplied by the vector.
 * @param quaternion Quaternion.
 * @param vector Vector.
 * @return Multiplication of a quaternion with a vector.
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
 800b8ba:	b490      	push	{r4, r7}
 800b8bc:	b094      	sub	sp, #80	; 0x50
 800b8be:	af00      	add	r7, sp, #0
 800b8c0:	eef0 4a40 	vmov.f32	s9, s0
 800b8c4:	eeb0 5a60 	vmov.f32	s10, s1
 800b8c8:	eef0 5a41 	vmov.f32	s11, s2
 800b8cc:	eeb0 6a61 	vmov.f32	s12, s3
 800b8d0:	eef0 6a42 	vmov.f32	s13, s4
 800b8d4:	eeb0 7a62 	vmov.f32	s14, s5
 800b8d8:	eef0 7a43 	vmov.f32	s15, s6
 800b8dc:	edc7 4a08 	vstr	s9, [r7, #32]
 800b8e0:	ed87 5a09 	vstr	s10, [r7, #36]	; 0x24
 800b8e4:	edc7 5a0a 	vstr	s11, [r7, #40]	; 0x28
 800b8e8:	ed87 6a0b 	vstr	s12, [r7, #44]	; 0x2c
 800b8ec:	edc7 6a05 	vstr	s13, [r7, #20]
 800b8f0:	ed87 7a06 	vstr	s14, [r7, #24]
 800b8f4:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
#define V vector.axis
    const FusionQuaternion result = {.element = {
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
 800b8f8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b8fc:	eeb1 7a67 	vneg.f32	s14, s15
 800b900:	edd7 7a05 	vldr	s15, [r7, #20]
 800b904:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b908:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800b90c:	edd7 7a06 	vldr	s15, [r7, #24]
 800b910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b914:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b918:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800b91c:	edd7 7a07 	vldr	s15, [r7, #28]
 800b920:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b924:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b928:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
 800b92c:	ed97 7a08 	vldr	s14, [r7, #32]
 800b930:	edd7 7a05 	vldr	s15, [r7, #20]
 800b934:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b938:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800b93c:	edd7 7a07 	vldr	s15, [r7, #28]
 800b940:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b944:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b948:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800b94c:	edd7 7a06 	vldr	s15, [r7, #24]
 800b950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b954:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b958:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
 800b95c:	ed97 7a08 	vldr	s14, [r7, #32]
 800b960:	edd7 7a06 	vldr	s15, [r7, #24]
 800b964:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b968:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800b96c:	edd7 7a07 	vldr	s15, [r7, #28]
 800b970:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b974:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b978:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800b97c:	edd7 7a05 	vldr	s15, [r7, #20]
 800b980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b984:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b988:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
 800b98c:	ed97 7a08 	vldr	s14, [r7, #32]
 800b990:	edd7 7a07 	vldr	s15, [r7, #28]
 800b994:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b998:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800b99c:	edd7 7a06 	vldr	s15, [r7, #24]
 800b9a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b9a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b9a8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800b9ac:	edd7 7a05 	vldr	s15, [r7, #20]
 800b9b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b9b4:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800b9b8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }};
    return result;
 800b9bc:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800b9c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b9c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b9c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800b9ca:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b9cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b9ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b9d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d2:	ee06 0a10 	vmov	s12, r0
 800b9d6:	ee06 1a90 	vmov	s13, r1
 800b9da:	ee07 2a10 	vmov	s14, r2
 800b9de:	ee07 3a90 	vmov	s15, r3
#undef Q
#undef V
}
 800b9e2:	eeb0 0a46 	vmov.f32	s0, s12
 800b9e6:	eef0 0a66 	vmov.f32	s1, s13
 800b9ea:	eeb0 1a47 	vmov.f32	s2, s14
 800b9ee:	eef0 1a67 	vmov.f32	s3, s15
 800b9f2:	3750      	adds	r7, #80	; 0x50
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bc90      	pop	{r4, r7}
 800b9f8:	4770      	bx	lr

0800b9fa <FusionQuaternionNormalise>:
/**
 * @brief Returns the normalised quaternion.
 * @param quaternion Quaternion.
 * @return Normalised quaternion.
 */
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
 800b9fa:	b590      	push	{r4, r7, lr}
 800b9fc:	b093      	sub	sp, #76	; 0x4c
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	eeb0 6a40 	vmov.f32	s12, s0
 800ba04:	eef0 6a60 	vmov.f32	s13, s1
 800ba08:	eeb0 7a41 	vmov.f32	s14, s2
 800ba0c:	eef0 7a61 	vmov.f32	s15, s3
 800ba10:	ed87 6a04 	vstr	s12, [r7, #16]
 800ba14:	edc7 6a05 	vstr	s13, [r7, #20]
 800ba18:	ed87 7a06 	vstr	s14, [r7, #24]
 800ba1c:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800ba20:	ed97 7a04 	vldr	s14, [r7, #16]
 800ba24:	edd7 7a04 	vldr	s15, [r7, #16]
 800ba28:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba2c:	edd7 6a05 	vldr	s13, [r7, #20]
 800ba30:	edd7 7a05 	vldr	s15, [r7, #20]
 800ba34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba38:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ba3c:	edd7 6a06 	vldr	s13, [r7, #24]
 800ba40:	edd7 7a06 	vldr	s15, [r7, #24]
 800ba44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba48:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ba4c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba50:	edd7 7a07 	vldr	s15, [r7, #28]
 800ba54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba58:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba5c:	eeb0 0a67 	vmov.f32	s0, s15
 800ba60:	f7ff fc10 	bl	800b284 <FusionFastInverseSqrt>
 800ba64:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
#endif
    const FusionQuaternion result = {.element = {
            .w = Q.w * magnitudeReciprocal,
 800ba68:	ed97 7a04 	vldr	s14, [r7, #16]
 800ba6c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800ba70:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800ba74:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .x = Q.x * magnitudeReciprocal,
 800ba78:	ed97 7a05 	vldr	s14, [r7, #20]
 800ba7c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800ba80:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800ba84:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = Q.y * magnitudeReciprocal,
 800ba88:	ed97 7a06 	vldr	s14, [r7, #24]
 800ba8c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800ba90:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800ba94:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = Q.z * magnitudeReciprocal,
 800ba98:	ed97 7a07 	vldr	s14, [r7, #28]
 800ba9c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800baa0:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800baa4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800baa8:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800baac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bab0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bab2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bab6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bab8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800baba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800babc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800babe:	ee06 0a10 	vmov	s12, r0
 800bac2:	ee06 1a90 	vmov	s13, r1
 800bac6:	ee07 2a10 	vmov	s14, r2
 800baca:	ee07 3a90 	vmov	s15, r3
#undef Q
}
 800bace:	eeb0 0a46 	vmov.f32	s0, s12
 800bad2:	eef0 0a66 	vmov.f32	s1, s13
 800bad6:	eeb0 1a47 	vmov.f32	s2, s14
 800bada:	eef0 1a67 	vmov.f32	s3, s15
 800bade:	374c      	adds	r7, #76	; 0x4c
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd90      	pop	{r4, r7, pc}

0800bae4 <FusionAhrsInitialise>:

/**
 * @brief Initialises the AHRS algorithm structure.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
 800bae4:	b5b0      	push	{r4, r5, r7, lr}
 800bae6:	b088      	sub	sp, #32
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
    const FusionAhrsSettings settings = {
 800baec:	4b0b      	ldr	r3, [pc, #44]	; (800bb1c <FusionAhrsInitialise+0x38>)
 800baee:	f107 0408 	add.w	r4, r7, #8
 800baf2:	461d      	mov	r5, r3
 800baf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800baf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800baf8:	e895 0003 	ldmia.w	r5, {r0, r1}
 800bafc:	e884 0003 	stmia.w	r4, {r0, r1}
            .gyroscopeRange = 0.0f,
            .accelerationRejection = 90.0f,
            .magneticRejection = 90.0f,
            .recoveryTriggerPeriod = 0,
    };
    FusionAhrsSetSettings(ahrs, &settings);
 800bb00:	f107 0308 	add.w	r3, r7, #8
 800bb04:	4619      	mov	r1, r3
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f000 f86e 	bl	800bbe8 <FusionAhrsSetSettings>
    FusionAhrsReset(ahrs);
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f000 f807 	bl	800bb20 <FusionAhrsReset>
}
 800bb12:	bf00      	nop
 800bb14:	3720      	adds	r7, #32
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bdb0      	pop	{r4, r5, r7, pc}
 800bb1a:	bf00      	nop
 800bb1c:	08013f5c 	.word	0x08013f5c

0800bb20 <FusionAhrsReset>:
/**
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
 800bb20:	b480      	push	{r7}
 800bb22:	b091      	sub	sp, #68	; 0x44
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800bb2e:	619a      	str	r2, [r3, #24]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f04f 0200 	mov.w	r2, #0
 800bb36:	61da      	str	r2, [r3, #28]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f04f 0200 	mov.w	r2, #0
 800bb3e:	621a      	str	r2, [r3, #32]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f04f 0200 	mov.w	r2, #0
 800bb46:	625a      	str	r2, [r3, #36]	; 0x24
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f04f 0200 	mov.w	r2, #0
 800bb4e:	629a      	str	r2, [r3, #40]	; 0x28
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f04f 0200 	mov.w	r2, #0
 800bb56:	62da      	str	r2, [r3, #44]	; 0x2c
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f04f 0200 	mov.w	r2, #0
 800bb5e:	631a      	str	r2, [r3, #48]	; 0x30
    ahrs->initialising = true;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2201      	movs	r2, #1
 800bb64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    ahrs->rampedGain = INITIAL_GAIN;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	4a1e      	ldr	r2, [pc, #120]	; (800bbe4 <FusionAhrsReset+0xc4>)
 800bb6c:	639a      	str	r2, [r3, #56]	; 0x38
    ahrs->angularRateRecovery = false;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2200      	movs	r2, #0
 800bb72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f04f 0200 	mov.w	r2, #0
 800bb7c:	645a      	str	r2, [r3, #68]	; 0x44
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f04f 0200 	mov.w	r2, #0
 800bb84:	649a      	str	r2, [r3, #72]	; 0x48
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f04f 0200 	mov.w	r2, #0
 800bb8c:	64da      	str	r2, [r3, #76]	; 0x4c
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f04f 0200 	mov.w	r2, #0
 800bb94:	651a      	str	r2, [r3, #80]	; 0x50
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f04f 0200 	mov.w	r2, #0
 800bb9c:	655a      	str	r2, [r3, #84]	; 0x54
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f04f 0200 	mov.w	r2, #0
 800bba4:	659a      	str	r2, [r3, #88]	; 0x58
    ahrs->accelerometerIgnored = false;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2200      	movs	r2, #0
 800bbaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    ahrs->accelerationRecoveryTrigger = 0;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	661a      	str	r2, [r3, #96]	; 0x60
    ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	695b      	ldr	r3, [r3, #20]
 800bbb8:	461a      	mov	r2, r3
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	665a      	str	r2, [r3, #100]	; 0x64
    ahrs->magnetometerIgnored = false;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    ahrs->magneticRecoveryTrigger = 0;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	66da      	str	r2, [r3, #108]	; 0x6c
    ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	695b      	ldr	r3, [r3, #20]
 800bbd0:	461a      	mov	r2, r3
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	671a      	str	r2, [r3, #112]	; 0x70
}
 800bbd6:	bf00      	nop
 800bbd8:	3744      	adds	r7, #68	; 0x44
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe0:	4770      	bx	lr
 800bbe2:	bf00      	nop
 800bbe4:	41200000 	.word	0x41200000

0800bbe8 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
 800bbf0:	6039      	str	r1, [r7, #0]
    ahrs->settings.convention = settings->convention;
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	781a      	ldrb	r2, [r3, #0]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	701a      	strb	r2, [r3, #0]
    ahrs->settings.gain = settings->gain;
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	685a      	ldr	r2, [r3, #4]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	605a      	str	r2, [r3, #4]
    ahrs->settings.gyroscopeRange = settings->gyroscopeRange == 0.0f ? FLT_MAX : 0.98f * settings->gyroscopeRange;
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	edd3 7a02 	vldr	s15, [r3, #8]
 800bc08:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bc0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc10:	d007      	beq.n	800bc22 <FusionAhrsSetSettings+0x3a>
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	edd3 7a02 	vldr	s15, [r3, #8]
 800bc18:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800bd4c <FusionAhrsSetSettings+0x164>
 800bc1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc20:	e001      	b.n	800bc26 <FusionAhrsSetSettings+0x3e>
 800bc22:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800bd50 <FusionAhrsSetSettings+0x168>
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	edc3 7a02 	vstr	s15, [r3, #8]
    ahrs->settings.accelerationRejection = settings->accelerationRejection == 0.0f ? FLT_MAX : powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	edd3 7a03 	vldr	s15, [r3, #12]
 800bc32:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bc36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc3a:	d01b      	beq.n	800bc74 <FusionAhrsSetSettings+0x8c>
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	edd3 7a03 	vldr	s15, [r3, #12]
 800bc42:	eeb0 0a67 	vmov.f32	s0, s15
 800bc46:	f7ff fb09 	bl	800b25c <FusionDegreesToRadians>
 800bc4a:	eef0 7a40 	vmov.f32	s15, s0
 800bc4e:	eeb0 0a67 	vmov.f32	s0, s15
 800bc52:	f005 fea7 	bl	80119a4 <sinf>
 800bc56:	eef0 7a40 	vmov.f32	s15, s0
 800bc5a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bc5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc62:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800bc66:	eeb0 0a67 	vmov.f32	s0, s15
 800bc6a:	f005 ff7f 	bl	8011b6c <powf>
 800bc6e:	eef0 7a40 	vmov.f32	s15, s0
 800bc72:	e001      	b.n	800bc78 <FusionAhrsSetSettings+0x90>
 800bc74:	eddf 7a36 	vldr	s15, [pc, #216]	; 800bd50 <FusionAhrsSetSettings+0x168>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	edc3 7a03 	vstr	s15, [r3, #12]
    ahrs->settings.magneticRejection = settings->magneticRejection == 0.0f ? FLT_MAX : powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	edd3 7a04 	vldr	s15, [r3, #16]
 800bc84:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bc88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc8c:	d01b      	beq.n	800bcc6 <FusionAhrsSetSettings+0xde>
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	edd3 7a04 	vldr	s15, [r3, #16]
 800bc94:	eeb0 0a67 	vmov.f32	s0, s15
 800bc98:	f7ff fae0 	bl	800b25c <FusionDegreesToRadians>
 800bc9c:	eef0 7a40 	vmov.f32	s15, s0
 800bca0:	eeb0 0a67 	vmov.f32	s0, s15
 800bca4:	f005 fe7e 	bl	80119a4 <sinf>
 800bca8:	eef0 7a40 	vmov.f32	s15, s0
 800bcac:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bcb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bcb4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800bcb8:	eeb0 0a67 	vmov.f32	s0, s15
 800bcbc:	f005 ff56 	bl	8011b6c <powf>
 800bcc0:	eef0 7a40 	vmov.f32	s15, s0
 800bcc4:	e001      	b.n	800bcca <FusionAhrsSetSettings+0xe2>
 800bcc6:	eddf 7a22 	vldr	s15, [pc, #136]	; 800bd50 <FusionAhrsSetSettings+0x168>
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	edc3 7a04 	vstr	s15, [r3, #16]
    ahrs->settings.recoveryTriggerPeriod = settings->recoveryTriggerPeriod;
 800bcd0:	683b      	ldr	r3, [r7, #0]
 800bcd2:	695a      	ldr	r2, [r3, #20]
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	615a      	str	r2, [r3, #20]
    ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	695b      	ldr	r3, [r3, #20]
 800bcdc:	461a      	mov	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	665a      	str	r2, [r3, #100]	; 0x64
    ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	695b      	ldr	r3, [r3, #20]
 800bce6:	461a      	mov	r2, r3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	671a      	str	r2, [r3, #112]	; 0x70
    if ((settings->gain == 0.0f) || (settings->recoveryTriggerPeriod == 0)) { // disable acceleration and magnetic rejection features if gain is zero
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	edd3 7a01 	vldr	s15, [r3, #4]
 800bcf2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bcf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcfa:	d003      	beq.n	800bd04 <FusionAhrsSetSettings+0x11c>
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	695b      	ldr	r3, [r3, #20]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d105      	bne.n	800bd10 <FusionAhrsSetSettings+0x128>
        ahrs->settings.accelerationRejection = FLT_MAX;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	4a13      	ldr	r2, [pc, #76]	; (800bd54 <FusionAhrsSetSettings+0x16c>)
 800bd08:	60da      	str	r2, [r3, #12]
        ahrs->settings.magneticRejection = FLT_MAX;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	4a11      	ldr	r2, [pc, #68]	; (800bd54 <FusionAhrsSetSettings+0x16c>)
 800bd0e:	611a      	str	r2, [r3, #16]
    }
    if (ahrs->initialising == false) {
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bd16:	f083 0301 	eor.w	r3, r3, #1
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d003      	beq.n	800bd28 <FusionAhrsSetSettings+0x140>
        ahrs->rampedGain = ahrs->settings.gain;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	685a      	ldr	r2, [r3, #4]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	639a      	str	r2, [r3, #56]	; 0x38
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	edd3 7a01 	vldr	s15, [r3, #4]
 800bd2e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800bd32:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bd36:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800bd3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 800bd44:	bf00      	nop
 800bd46:	3708      	adds	r7, #8
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	3f7ae148 	.word	0x3f7ae148
 800bd50:	7f7fffff 	.word	0x7f7fffff
 800bd54:	7f7fffff 	.word	0x7f7fffff

0800bd58 <FusionAhrsUpdate>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in arbitrary units.
 * @param deltaTime Delta time in seconds.
 */
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
 800bd58:	b590      	push	{r4, r7, lr}
 800bd5a:	b0bf      	sub	sp, #252	; 0xfc
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800bd60:	eeb0 5a61 	vmov.f32	s10, s3
 800bd64:	eef0 5a42 	vmov.f32	s11, s4
 800bd68:	eeb0 6a62 	vmov.f32	s12, s5
 800bd6c:	eef0 6a43 	vmov.f32	s13, s6
 800bd70:	eeb0 7a63 	vmov.f32	s14, s7
 800bd74:	eef0 7a44 	vmov.f32	s15, s8
 800bd78:	edc7 4a01 	vstr	s9, [r7, #4]
 800bd7c:	ed87 0a08 	vstr	s0, [r7, #32]
 800bd80:	edc7 0a09 	vstr	s1, [r7, #36]	; 0x24
 800bd84:	ed87 1a0a 	vstr	s2, [r7, #40]	; 0x28
 800bd88:	ed87 5a05 	vstr	s10, [r7, #20]
 800bd8c:	edc7 5a06 	vstr	s11, [r7, #24]
 800bd90:	ed87 6a07 	vstr	s12, [r7, #28]
 800bd94:	edc7 6a02 	vstr	s13, [r7, #8]
 800bd98:	ed87 7a03 	vstr	s14, [r7, #12]
 800bd9c:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q ahrs->quaternion.element

    // Store accelerometer
    ahrs->accelerometer = accelerometer;
 800bda0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bda2:	3328      	adds	r3, #40	; 0x28
 800bda4:	f107 0214 	add.w	r2, r7, #20
 800bda8:	ca07      	ldmia	r2, {r0, r1, r2}
 800bdaa:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Reinitialise if gyroscope range exceeded
    if ((fabs(gyroscope.axis.x) > ahrs->settings.gyroscopeRange) || (fabs(gyroscope.axis.y) > ahrs->settings.gyroscopeRange) || (fabs(gyroscope.axis.z) > ahrs->settings.gyroscopeRange)) {
 800bdae:	edd7 7a08 	vldr	s15, [r7, #32]
 800bdb2:	eeb0 7ae7 	vabs.f32	s14, s15
 800bdb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdb8:	edd3 7a02 	vldr	s15, [r3, #8]
 800bdbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bdc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdc4:	dc17      	bgt.n	800bdf6 <FusionAhrsUpdate+0x9e>
 800bdc6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800bdca:	eeb0 7ae7 	vabs.f32	s14, s15
 800bdce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdd0:	edd3 7a02 	vldr	s15, [r3, #8]
 800bdd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bdd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bddc:	dc0b      	bgt.n	800bdf6 <FusionAhrsUpdate+0x9e>
 800bdde:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800bde2:	eeb0 7ae7 	vabs.f32	s14, s15
 800bde6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bde8:	edd3 7a02 	vldr	s15, [r3, #8]
 800bdec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bdf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdf4:	dd15      	ble.n	800be22 <FusionAhrsUpdate+0xca>
        const FusionQuaternion quaternion = ahrs->quaternion;
 800bdf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdf8:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800bdfc:	3318      	adds	r3, #24
 800bdfe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800be00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        FusionAhrsReset(ahrs);
 800be04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800be06:	f7ff fe8b 	bl	800bb20 <FusionAhrsReset>
        ahrs->quaternion = quaternion;
 800be0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be0c:	f103 0418 	add.w	r4, r3, #24
 800be10:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800be14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800be16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        ahrs->angularRateRecovery = true;
 800be1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be1c:	2201      	movs	r2, #1
 800be1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }

    // Ramp down gain during initialisation
    if (ahrs->initialising == true) {
 800be22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be24:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d02d      	beq.n	800be88 <FusionAhrsUpdate+0x130>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
 800be2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be2e:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800be32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be34:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800be38:	edd7 7a01 	vldr	s15, [r7, #4]
 800be3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be40:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be46:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        if ((ahrs->rampedGain < ahrs->settings.gain) || (ahrs->settings.gain == 0.0f)) {
 800be4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be4c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800be50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be52:	edd3 7a01 	vldr	s15, [r3, #4]
 800be56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800be5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be5e:	d407      	bmi.n	800be70 <FusionAhrsUpdate+0x118>
 800be60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be62:	edd3 7a01 	vldr	s15, [r3, #4]
 800be66:	eef5 7a40 	vcmp.f32	s15, #0.0
 800be6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be6e:	d10b      	bne.n	800be88 <FusionAhrsUpdate+0x130>
            ahrs->rampedGain = ahrs->settings.gain;
 800be70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be72:	685a      	ldr	r2, [r3, #4]
 800be74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be76:	639a      	str	r2, [r3, #56]	; 0x38
            ahrs->initialising = false;
 800be78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be7a:	2200      	movs	r2, #0
 800be7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            ahrs->angularRateRecovery = false;
 800be80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be82:	2200      	movs	r2, #0
 800be84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        }
    }

    // Calculate direction of gravity indicated by algorithm
    const FusionVector halfGravity = HalfGravity(ahrs);
 800be88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800be8a:	f000 faf4 	bl	800c476 <HalfGravity>
 800be8e:	eef0 6a40 	vmov.f32	s13, s0
 800be92:	eeb0 7a60 	vmov.f32	s14, s1
 800be96:	eef0 7a41 	vmov.f32	s15, s2
 800be9a:	edc7 6a25 	vstr	s13, [r7, #148]	; 0x94
 800be9e:	ed87 7a26 	vstr	s14, [r7, #152]	; 0x98
 800bea2:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

    // Calculate accelerometer feedback
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 800bea6:	f04f 0300 	mov.w	r3, #0
 800beaa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800beae:	f04f 0300 	mov.w	r3, #0
 800beb2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800beb6:	f04f 0300 	mov.w	r3, #0
 800beba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    ahrs->accelerometerIgnored = true;
 800bebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec0:	2201      	movs	r2, #1
 800bec2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    if (FusionVectorIsZero(accelerometer) == false) {
 800bec6:	edd7 6a05 	vldr	s13, [r7, #20]
 800beca:	ed97 7a06 	vldr	s14, [r7, #24]
 800bece:	edd7 7a07 	vldr	s15, [r7, #28]
 800bed2:	eeb0 0a66 	vmov.f32	s0, s13
 800bed6:	eef0 0a47 	vmov.f32	s1, s14
 800beda:	eeb0 1a67 	vmov.f32	s2, s15
 800bede:	f7ff fa01 	bl	800b2e4 <FusionVectorIsZero>
 800bee2:	4603      	mov	r3, r0
 800bee4:	f083 0301 	eor.w	r3, r3, #1
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	2b00      	cmp	r3, #0
 800beec:	f000 809c 	beq.w	800c028 <FusionAhrsUpdate+0x2d0>

        // Calculate accelerometer feedback scaled by 0.5
        ahrs->halfAccelerometerFeedback = Feedback(FusionVectorNormalise(accelerometer), halfGravity);
 800bef0:	edd7 6a05 	vldr	s13, [r7, #20]
 800bef4:	ed97 7a06 	vldr	s14, [r7, #24]
 800bef8:	edd7 7a07 	vldr	s15, [r7, #28]
 800befc:	eeb0 0a66 	vmov.f32	s0, s13
 800bf00:	eef0 0a47 	vmov.f32	s1, s14
 800bf04:	eeb0 1a67 	vmov.f32	s2, s15
 800bf08:	f7ff fc22 	bl	800b750 <FusionVectorNormalise>
 800bf0c:	eef0 6a40 	vmov.f32	s13, s0
 800bf10:	eeb0 7a60 	vmov.f32	s14, s1
 800bf14:	eef0 7a41 	vmov.f32	s15, s2
 800bf18:	edc7 6a28 	vstr	s13, [r7, #160]	; 0xa0
 800bf1c:	ed87 7a29 	vstr	s14, [r7, #164]	; 0xa4
 800bf20:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
 800bf24:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800bf26:	ed97 5a25 	vldr	s10, [r7, #148]	; 0x94
 800bf2a:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 800bf2e:	ed97 6a27 	vldr	s12, [r7, #156]	; 0x9c
 800bf32:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 800bf36:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800bf3a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800bf3e:	eef0 1a45 	vmov.f32	s3, s10
 800bf42:	eeb0 2a65 	vmov.f32	s4, s11
 800bf46:	eef0 2a46 	vmov.f32	s5, s12
 800bf4a:	eeb0 0a66 	vmov.f32	s0, s13
 800bf4e:	eef0 0a47 	vmov.f32	s1, s14
 800bf52:	eeb0 1a67 	vmov.f32	s2, s15
 800bf56:	f000 fc55 	bl	800c804 <Feedback>
 800bf5a:	eef0 6a40 	vmov.f32	s13, s0
 800bf5e:	eeb0 7a60 	vmov.f32	s14, s1
 800bf62:	eef0 7a41 	vmov.f32	s15, s2
 800bf66:	edc4 6a11 	vstr	s13, [r4, #68]	; 0x44
 800bf6a:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
 800bf6e:	edc4 7a13 	vstr	s15, [r4, #76]	; 0x4c

        // Don't ignore accelerometer if acceleration error below threshold
        if ((ahrs->initialising == true) || ((FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection))) {
 800bf72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf74:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d118      	bne.n	800bfae <FusionAhrsUpdate+0x256>
 800bf7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf7e:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 800bf82:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800bf86:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800bf8a:	eeb0 0a66 	vmov.f32	s0, s13
 800bf8e:	eef0 0a47 	vmov.f32	s1, s14
 800bf92:	eeb0 1a67 	vmov.f32	s2, s15
 800bf96:	f7ff fb91 	bl	800b6bc <FusionVectorMagnitudeSquared>
 800bf9a:	eeb0 7a40 	vmov.f32	s14, s0
 800bf9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa0:	edd3 7a03 	vldr	s15, [r3, #12]
 800bfa4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bfa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfac:	d80a      	bhi.n	800bfc4 <FusionAhrsUpdate+0x26c>
            ahrs->accelerometerIgnored = false;
 800bfae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            ahrs->accelerationRecoveryTrigger -= 9;
 800bfb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfba:	f1a3 0209 	sub.w	r2, r3, #9
 800bfbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfc0:	661a      	str	r2, [r3, #96]	; 0x60
 800bfc2:	e004      	b.n	800bfce <FusionAhrsUpdate+0x276>
        } else {
            ahrs->accelerationRecoveryTrigger += 1;
 800bfc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfc8:	1c5a      	adds	r2, r3, #1
 800bfca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfcc:	661a      	str	r2, [r3, #96]	; 0x60
        }

        // Don't ignore accelerometer during acceleration recovery
        if (ahrs->accelerationRecoveryTrigger > ahrs->accelerationRecoveryTimeout) {
 800bfce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfd0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bfd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	dd07      	ble.n	800bfea <FusionAhrsUpdate+0x292>
            ahrs->accelerationRecoveryTimeout = 0;
 800bfda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfdc:	2200      	movs	r2, #0
 800bfde:	665a      	str	r2, [r3, #100]	; 0x64
            ahrs->accelerometerIgnored = false;
 800bfe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800bfe8:	e004      	b.n	800bff4 <FusionAhrsUpdate+0x29c>
        } else {
            ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800bfea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfec:	695b      	ldr	r3, [r3, #20]
 800bfee:	461a      	mov	r2, r3
 800bff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bff2:	665a      	str	r2, [r3, #100]	; 0x64
        }
        ahrs->accelerationRecoveryTrigger = Clamp(ahrs->accelerationRecoveryTrigger, 0, ahrs->settings.recoveryTriggerPeriod);
 800bff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bff6:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800bff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bffa:	695b      	ldr	r3, [r3, #20]
 800bffc:	461a      	mov	r2, r3
 800bffe:	2100      	movs	r1, #0
 800c000:	f000 fcb5 	bl	800c96e <Clamp>
 800c004:	4602      	mov	r2, r0
 800c006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c008:	661a      	str	r2, [r3, #96]	; 0x60

        // Apply accelerometer feedback
        if (ahrs->accelerometerIgnored == false) {
 800c00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c00c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c010:	f083 0301 	eor.w	r3, r3, #1
 800c014:	b2db      	uxtb	r3, r3
 800c016:	2b00      	cmp	r3, #0
 800c018:	d006      	beq.n	800c028 <FusionAhrsUpdate+0x2d0>
            halfAccelerometerFeedback = ahrs->halfAccelerometerFeedback;
 800c01a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c01c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800c020:	3244      	adds	r2, #68	; 0x44
 800c022:	ca07      	ldmia	r2, {r0, r1, r2}
 800c024:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        }
    }

    // Calculate magnetometer feedback
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 800c028:	f04f 0300 	mov.w	r3, #0
 800c02c:	673b      	str	r3, [r7, #112]	; 0x70
 800c02e:	f04f 0300 	mov.w	r3, #0
 800c032:	677b      	str	r3, [r7, #116]	; 0x74
 800c034:	f04f 0300 	mov.w	r3, #0
 800c038:	67bb      	str	r3, [r7, #120]	; 0x78
    ahrs->magnetometerIgnored = false;
 800c03a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c03c:	2200      	movs	r2, #0
 800c03e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    if (FusionVectorIsZero(magnetometer) == false) {
 800c042:	edd7 6a02 	vldr	s13, [r7, #8]
 800c046:	ed97 7a03 	vldr	s14, [r7, #12]
 800c04a:	edd7 7a04 	vldr	s15, [r7, #16]
 800c04e:	eeb0 0a66 	vmov.f32	s0, s13
 800c052:	eef0 0a47 	vmov.f32	s1, s14
 800c056:	eeb0 1a67 	vmov.f32	s2, s15
 800c05a:	f7ff f943 	bl	800b2e4 <FusionVectorIsZero>
 800c05e:	4603      	mov	r3, r0
 800c060:	f083 0301 	eor.w	r3, r3, #1
 800c064:	b2db      	uxtb	r3, r3
 800c066:	2b00      	cmp	r3, #0
 800c068:	f000 80d1 	beq.w	800c20e <FusionAhrsUpdate+0x4b6>

        // Calculate direction of magnetic field indicated by algorithm
        const FusionVector halfMagnetic = HalfMagnetic(ahrs);
 800c06c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c06e:	f000 fabf 	bl	800c5f0 <HalfMagnetic>
 800c072:	eef0 6a40 	vmov.f32	s13, s0
 800c076:	eeb0 7a60 	vmov.f32	s14, s1
 800c07a:	eef0 7a41 	vmov.f32	s15, s2
 800c07e:	edc7 6a0c 	vstr	s13, [r7, #48]	; 0x30
 800c082:	ed87 7a0d 	vstr	s14, [r7, #52]	; 0x34
 800c086:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        // Calculate magnetometer feedback scaled by 0.5
        ahrs->halfMagnetometerFeedback = Feedback(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
 800c08a:	ed97 5a02 	vldr	s10, [r7, #8]
 800c08e:	edd7 5a03 	vldr	s11, [r7, #12]
 800c092:	ed97 6a04 	vldr	s12, [r7, #16]
 800c096:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 800c09a:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800c09e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800c0a2:	eef0 1a45 	vmov.f32	s3, s10
 800c0a6:	eeb0 2a65 	vmov.f32	s4, s11
 800c0aa:	eef0 2a46 	vmov.f32	s5, s12
 800c0ae:	eeb0 0a66 	vmov.f32	s0, s13
 800c0b2:	eef0 0a47 	vmov.f32	s1, s14
 800c0b6:	eeb0 1a67 	vmov.f32	s2, s15
 800c0ba:	f7ff fa43 	bl	800b544 <FusionVectorCrossProduct>
 800c0be:	eef0 6a40 	vmov.f32	s13, s0
 800c0c2:	eeb0 7a60 	vmov.f32	s14, s1
 800c0c6:	eef0 7a41 	vmov.f32	s15, s2
 800c0ca:	edc7 6a2b 	vstr	s13, [r7, #172]	; 0xac
 800c0ce:	ed87 7a2c 	vstr	s14, [r7, #176]	; 0xb0
 800c0d2:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
 800c0d6:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 800c0da:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800c0de:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800c0e2:	eeb0 0a66 	vmov.f32	s0, s13
 800c0e6:	eef0 0a47 	vmov.f32	s1, s14
 800c0ea:	eeb0 1a67 	vmov.f32	s2, s15
 800c0ee:	f7ff fb2f 	bl	800b750 <FusionVectorNormalise>
 800c0f2:	eef0 6a40 	vmov.f32	s13, s0
 800c0f6:	eeb0 7a60 	vmov.f32	s14, s1
 800c0fa:	eef0 7a41 	vmov.f32	s15, s2
 800c0fe:	edc7 6a2e 	vstr	s13, [r7, #184]	; 0xb8
 800c102:	ed87 7a2f 	vstr	s14, [r7, #188]	; 0xbc
 800c106:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
 800c10a:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c10c:	ed97 5a0c 	vldr	s10, [r7, #48]	; 0x30
 800c110:	edd7 5a0d 	vldr	s11, [r7, #52]	; 0x34
 800c114:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 800c118:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800c11c:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 800c120:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 800c124:	eef0 1a45 	vmov.f32	s3, s10
 800c128:	eeb0 2a65 	vmov.f32	s4, s11
 800c12c:	eef0 2a46 	vmov.f32	s5, s12
 800c130:	eeb0 0a66 	vmov.f32	s0, s13
 800c134:	eef0 0a47 	vmov.f32	s1, s14
 800c138:	eeb0 1a67 	vmov.f32	s2, s15
 800c13c:	f000 fb62 	bl	800c804 <Feedback>
 800c140:	eef0 6a40 	vmov.f32	s13, s0
 800c144:	eeb0 7a60 	vmov.f32	s14, s1
 800c148:	eef0 7a41 	vmov.f32	s15, s2
 800c14c:	edc4 6a14 	vstr	s13, [r4, #80]	; 0x50
 800c150:	ed84 7a15 	vstr	s14, [r4, #84]	; 0x54
 800c154:	edc4 7a16 	vstr	s15, [r4, #88]	; 0x58

        // Don't ignore magnetometer if magnetic error below threshold
        if ((ahrs->initialising == true) || ((FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection))) {
 800c158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c15a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d118      	bne.n	800c194 <FusionAhrsUpdate+0x43c>
 800c162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c164:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800c168:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800c16c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800c170:	eeb0 0a66 	vmov.f32	s0, s13
 800c174:	eef0 0a47 	vmov.f32	s1, s14
 800c178:	eeb0 1a67 	vmov.f32	s2, s15
 800c17c:	f7ff fa9e 	bl	800b6bc <FusionVectorMagnitudeSquared>
 800c180:	eeb0 7a40 	vmov.f32	s14, s0
 800c184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c186:	edd3 7a04 	vldr	s15, [r3, #16]
 800c18a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c192:	d80a      	bhi.n	800c1aa <FusionAhrsUpdate+0x452>
            ahrs->magnetometerIgnored = false;
 800c194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c196:	2200      	movs	r2, #0
 800c198:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            ahrs->magneticRecoveryTrigger -= 9;
 800c19c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c19e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c1a0:	f1a3 0209 	sub.w	r2, r3, #9
 800c1a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1a6:	66da      	str	r2, [r3, #108]	; 0x6c
 800c1a8:	e004      	b.n	800c1b4 <FusionAhrsUpdate+0x45c>
        } else {
            ahrs->magneticRecoveryTrigger += 1;
 800c1aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c1ae:	1c5a      	adds	r2, r3, #1
 800c1b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1b2:	66da      	str	r2, [r3, #108]	; 0x6c
        }

        // Don't ignore magnetometer during magnetic recovery
        if (ahrs->magneticRecoveryTrigger > ahrs->magneticRecoveryTimeout) {
 800c1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1b6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c1b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	dd07      	ble.n	800c1d0 <FusionAhrsUpdate+0x478>
            ahrs->magneticRecoveryTimeout = 0;
 800c1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	671a      	str	r2, [r3, #112]	; 0x70
            ahrs->magnetometerIgnored = false;
 800c1c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800c1ce:	e004      	b.n	800c1da <FusionAhrsUpdate+0x482>
        } else {
            ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c1d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d2:	695b      	ldr	r3, [r3, #20]
 800c1d4:	461a      	mov	r2, r3
 800c1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d8:	671a      	str	r2, [r3, #112]	; 0x70
        }
        ahrs->magneticRecoveryTrigger = Clamp(ahrs->magneticRecoveryTrigger, 0, ahrs->settings.recoveryTriggerPeriod);
 800c1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1dc:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800c1de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1e0:	695b      	ldr	r3, [r3, #20]
 800c1e2:	461a      	mov	r2, r3
 800c1e4:	2100      	movs	r1, #0
 800c1e6:	f000 fbc2 	bl	800c96e <Clamp>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1ee:	66da      	str	r2, [r3, #108]	; 0x6c

        // Apply magnetometer feedback
        if (ahrs->magnetometerIgnored == false) {
 800c1f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1f2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c1f6:	f083 0301 	eor.w	r3, r3, #1
 800c1fa:	b2db      	uxtb	r3, r3
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d006      	beq.n	800c20e <FusionAhrsUpdate+0x4b6>
            halfMagnetometerFeedback = ahrs->halfMagnetometerFeedback;
 800c200:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c202:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800c206:	3250      	adds	r2, #80	; 0x50
 800c208:	ca07      	ldmia	r2, {r0, r1, r2}
 800c20a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        }
    }

    // Convert gyroscope to radians per second scaled by 0.5
    const FusionVector halfGyroscope = FusionVectorMultiplyScalar(gyroscope, FusionDegreesToRadians(0.5f));
 800c20e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c212:	f7ff f823 	bl	800b25c <FusionDegreesToRadians>
 800c216:	eeb0 6a40 	vmov.f32	s12, s0
 800c21a:	edd7 6a08 	vldr	s13, [r7, #32]
 800c21e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800c222:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c226:	eef0 1a46 	vmov.f32	s3, s12
 800c22a:	eeb0 0a66 	vmov.f32	s0, s13
 800c22e:	eef0 0a47 	vmov.f32	s1, s14
 800c232:	eeb0 1a67 	vmov.f32	s2, s15
 800c236:	f7ff f8f3 	bl	800b420 <FusionVectorMultiplyScalar>
 800c23a:	eef0 6a40 	vmov.f32	s13, s0
 800c23e:	eeb0 7a60 	vmov.f32	s14, s1
 800c242:	eef0 7a41 	vmov.f32	s15, s2
 800c246:	edc7 6a16 	vstr	s13, [r7, #88]	; 0x58
 800c24a:	ed87 7a17 	vstr	s14, [r7, #92]	; 0x5c
 800c24e:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

    // Apply feedback to gyroscope
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
 800c252:	ed97 5a1c 	vldr	s10, [r7, #112]	; 0x70
 800c256:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 800c25a:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 800c25e:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800c262:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 800c266:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800c26a:	eef0 1a45 	vmov.f32	s3, s10
 800c26e:	eeb0 2a65 	vmov.f32	s4, s11
 800c272:	eef0 2a46 	vmov.f32	s5, s12
 800c276:	eeb0 0a66 	vmov.f32	s0, s13
 800c27a:	eef0 0a47 	vmov.f32	s1, s14
 800c27e:	eeb0 1a67 	vmov.f32	s2, s15
 800c282:	f7ff f85f 	bl	800b344 <FusionVectorAdd>
 800c286:	eef0 6a40 	vmov.f32	s13, s0
 800c28a:	eeb0 7a60 	vmov.f32	s14, s1
 800c28e:	eef0 7a41 	vmov.f32	s15, s2
 800c292:	edc7 6a31 	vstr	s13, [r7, #196]	; 0xc4
 800c296:	ed87 7a32 	vstr	s14, [r7, #200]	; 0xc8
 800c29a:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
 800c29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2a0:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 800c2a4:	edd7 6a31 	vldr	s13, [r7, #196]	; 0xc4
 800c2a8:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 800c2ac:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800c2b0:	eef0 1a46 	vmov.f32	s3, s12
 800c2b4:	eeb0 0a66 	vmov.f32	s0, s13
 800c2b8:	eef0 0a47 	vmov.f32	s1, s14
 800c2bc:	eeb0 1a67 	vmov.f32	s2, s15
 800c2c0:	f7ff f8ae 	bl	800b420 <FusionVectorMultiplyScalar>
 800c2c4:	eef0 6a40 	vmov.f32	s13, s0
 800c2c8:	eeb0 7a60 	vmov.f32	s14, s1
 800c2cc:	eef0 7a41 	vmov.f32	s15, s2
 800c2d0:	edc7 6a34 	vstr	s13, [r7, #208]	; 0xd0
 800c2d4:	ed87 7a35 	vstr	s14, [r7, #212]	; 0xd4
 800c2d8:	edc7 7a36 	vstr	s15, [r7, #216]	; 0xd8
 800c2dc:	ed97 5a34 	vldr	s10, [r7, #208]	; 0xd0
 800c2e0:	edd7 5a35 	vldr	s11, [r7, #212]	; 0xd4
 800c2e4:	ed97 6a36 	vldr	s12, [r7, #216]	; 0xd8
 800c2e8:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800c2ec:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800c2f0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800c2f4:	eef0 1a45 	vmov.f32	s3, s10
 800c2f8:	eeb0 2a65 	vmov.f32	s4, s11
 800c2fc:	eef0 2a46 	vmov.f32	s5, s12
 800c300:	eeb0 0a66 	vmov.f32	s0, s13
 800c304:	eef0 0a47 	vmov.f32	s1, s14
 800c308:	eeb0 1a67 	vmov.f32	s2, s15
 800c30c:	f7ff f81a 	bl	800b344 <FusionVectorAdd>
 800c310:	eef0 6a40 	vmov.f32	s13, s0
 800c314:	eeb0 7a60 	vmov.f32	s14, s1
 800c318:	eef0 7a41 	vmov.f32	s15, s2
 800c31c:	edc7 6a13 	vstr	s13, [r7, #76]	; 0x4c
 800c320:	ed87 7a14 	vstr	s14, [r7, #80]	; 0x50
 800c324:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // Integrate rate of change of quaternion
    ahrs->quaternion = FusionQuaternionAdd(ahrs->quaternion, FusionQuaternionMultiplyVector(ahrs->quaternion, FusionVectorMultiplyScalar(adjustedHalfGyroscope, deltaTime)));
 800c328:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 800c32c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800c330:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800c334:	edd7 1a01 	vldr	s3, [r7, #4]
 800c338:	eeb0 0a66 	vmov.f32	s0, s13
 800c33c:	eef0 0a47 	vmov.f32	s1, s14
 800c340:	eeb0 1a67 	vmov.f32	s2, s15
 800c344:	f7ff f86c 	bl	800b420 <FusionVectorMultiplyScalar>
 800c348:	eef0 6a40 	vmov.f32	s13, s0
 800c34c:	eeb0 7a60 	vmov.f32	s14, s1
 800c350:	eef0 7a41 	vmov.f32	s15, s2
 800c354:	edc7 6a37 	vstr	s13, [r7, #220]	; 0xdc
 800c358:	ed87 7a38 	vstr	s14, [r7, #224]	; 0xe0
 800c35c:	edc7 7a39 	vstr	s15, [r7, #228]	; 0xe4
 800c360:	edd7 4a37 	vldr	s9, [r7, #220]	; 0xdc
 800c364:	ed97 5a38 	vldr	s10, [r7, #224]	; 0xe0
 800c368:	edd7 5a39 	vldr	s11, [r7, #228]	; 0xe4
 800c36c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c36e:	ed93 6a06 	vldr	s12, [r3, #24]
 800c372:	edd3 6a07 	vldr	s13, [r3, #28]
 800c376:	ed93 7a08 	vldr	s14, [r3, #32]
 800c37a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c37e:	eeb0 2a64 	vmov.f32	s4, s9
 800c382:	eef0 2a45 	vmov.f32	s5, s10
 800c386:	eeb0 3a65 	vmov.f32	s6, s11
 800c38a:	eeb0 0a46 	vmov.f32	s0, s12
 800c38e:	eef0 0a66 	vmov.f32	s1, s13
 800c392:	eeb0 1a47 	vmov.f32	s2, s14
 800c396:	eef0 1a67 	vmov.f32	s3, s15
 800c39a:	f7ff fa8e 	bl	800b8ba <FusionQuaternionMultiplyVector>
 800c39e:	eeb0 6a40 	vmov.f32	s12, s0
 800c3a2:	eef0 6a60 	vmov.f32	s13, s1
 800c3a6:	eeb0 7a41 	vmov.f32	s14, s2
 800c3aa:	eef0 7a61 	vmov.f32	s15, s3
 800c3ae:	ed87 6a3a 	vstr	s12, [r7, #232]	; 0xe8
 800c3b2:	edc7 6a3b 	vstr	s13, [r7, #236]	; 0xec
 800c3b6:	ed87 7a3c 	vstr	s14, [r7, #240]	; 0xf0
 800c3ba:	edc7 7a3d 	vstr	s15, [r7, #244]	; 0xf4
 800c3be:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c3c0:	ed97 4a3a 	vldr	s8, [r7, #232]	; 0xe8
 800c3c4:	edd7 4a3b 	vldr	s9, [r7, #236]	; 0xec
 800c3c8:	ed97 5a3c 	vldr	s10, [r7, #240]	; 0xf0
 800c3cc:	edd7 5a3d 	vldr	s11, [r7, #244]	; 0xf4
 800c3d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3d2:	ed93 6a06 	vldr	s12, [r3, #24]
 800c3d6:	edd3 6a07 	vldr	s13, [r3, #28]
 800c3da:	ed93 7a08 	vldr	s14, [r3, #32]
 800c3de:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c3e2:	eeb0 2a44 	vmov.f32	s4, s8
 800c3e6:	eef0 2a64 	vmov.f32	s5, s9
 800c3ea:	eeb0 3a45 	vmov.f32	s6, s10
 800c3ee:	eef0 3a65 	vmov.f32	s7, s11
 800c3f2:	eeb0 0a46 	vmov.f32	s0, s12
 800c3f6:	eef0 0a66 	vmov.f32	s1, s13
 800c3fa:	eeb0 1a47 	vmov.f32	s2, s14
 800c3fe:	eef0 1a67 	vmov.f32	s3, s15
 800c402:	f7ff f9f8 	bl	800b7f6 <FusionQuaternionAdd>
 800c406:	eeb0 6a40 	vmov.f32	s12, s0
 800c40a:	eef0 6a60 	vmov.f32	s13, s1
 800c40e:	eeb0 7a41 	vmov.f32	s14, s2
 800c412:	eef0 7a61 	vmov.f32	s15, s3
 800c416:	ed84 6a06 	vstr	s12, [r4, #24]
 800c41a:	edc4 6a07 	vstr	s13, [r4, #28]
 800c41e:	ed84 7a08 	vstr	s14, [r4, #32]
 800c422:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24

    // Normalise quaternion
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
 800c426:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c42a:	ed93 6a06 	vldr	s12, [r3, #24]
 800c42e:	edd3 6a07 	vldr	s13, [r3, #28]
 800c432:	ed93 7a08 	vldr	s14, [r3, #32]
 800c436:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c43a:	eeb0 0a46 	vmov.f32	s0, s12
 800c43e:	eef0 0a66 	vmov.f32	s1, s13
 800c442:	eeb0 1a47 	vmov.f32	s2, s14
 800c446:	eef0 1a67 	vmov.f32	s3, s15
 800c44a:	f7ff fad6 	bl	800b9fa <FusionQuaternionNormalise>
 800c44e:	eeb0 6a40 	vmov.f32	s12, s0
 800c452:	eef0 6a60 	vmov.f32	s13, s1
 800c456:	eeb0 7a41 	vmov.f32	s14, s2
 800c45a:	eef0 7a61 	vmov.f32	s15, s3
 800c45e:	ed84 6a06 	vstr	s12, [r4, #24]
 800c462:	edc4 6a07 	vstr	s13, [r4, #28]
 800c466:	ed84 7a08 	vstr	s14, [r4, #32]
 800c46a:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
#undef Q
}
 800c46e:	bf00      	nop
 800c470:	37fc      	adds	r7, #252	; 0xfc
 800c472:	46bd      	mov	sp, r7
 800c474:	bd90      	pop	{r4, r7, pc}

0800c476 <HalfGravity>:
/**
 * @brief Returns the direction of gravity scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of gravity scaled by 0.5.
 */
static inline FusionVector HalfGravity(const FusionAhrs *const ahrs) {
 800c476:	b480      	push	{r7}
 800c478:	b093      	sub	sp, #76	; 0x4c
 800c47a:	af00      	add	r7, sp, #0
 800c47c:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 800c47e:	697b      	ldr	r3, [r7, #20]
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	2b01      	cmp	r3, #1
 800c484:	dc02      	bgt.n	800c48c <HalfGravity+0x16>
 800c486:	2b00      	cmp	r3, #0
 800c488:	da03      	bge.n	800c492 <HalfGravity+0x1c>
 800c48a:	e094      	b.n	800c5b6 <HalfGravity+0x140>
 800c48c:	2b02      	cmp	r3, #2
 800c48e:	d048      	beq.n	800c522 <HalfGravity+0xac>
 800c490:	e091      	b.n	800c5b6 <HalfGravity+0x140>
        case FusionConventionNwu:
        case FusionConventionEnu: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.x * Q.z - Q.w * Q.y,
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	ed93 7a07 	vldr	s14, [r3, #28]
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c49e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4a2:	697b      	ldr	r3, [r7, #20]
 800c4a4:	edd3 6a06 	vldr	s13, [r3, #24]
 800c4a8:	697b      	ldr	r3, [r7, #20]
 800c4aa:	edd3 7a08 	vldr	s15, [r3, #32]
 800c4ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4b2:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c4b6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
                    .y = Q.y * Q.z + Q.w * Q.x,
 800c4ba:	697b      	ldr	r3, [r7, #20]
 800c4bc:	ed93 7a08 	vldr	s14, [r3, #32]
 800c4c0:	697b      	ldr	r3, [r7, #20]
 800c4c2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c4c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4ca:	697b      	ldr	r3, [r7, #20]
 800c4cc:	edd3 6a06 	vldr	s13, [r3, #24]
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	edd3 7a07 	vldr	s15, [r3, #28]
 800c4d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4da:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c4de:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	ed93 7a06 	vldr	s14, [r3, #24]
 800c4e8:	697b      	ldr	r3, [r7, #20]
 800c4ea:	edd3 7a06 	vldr	s15, [r3, #24]
 800c4ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4f2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c4f6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c4fa:	697b      	ldr	r3, [r7, #20]
 800c4fc:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800c500:	697b      	ldr	r3, [r7, #20]
 800c502:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c50a:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c50e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            }}; // third column of transposed rotation matrix scaled by 0.5
            return halfGravity;
 800c512:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c516:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800c51a:	ca07      	ldmia	r2, {r0, r1, r2}
 800c51c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c520:	e052      	b.n	800c5c8 <HalfGravity+0x152>
        }
        case FusionConventionNed: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.w * Q.y - Q.x * Q.z,
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	ed93 7a06 	vldr	s14, [r3, #24]
 800c528:	697b      	ldr	r3, [r7, #20]
 800c52a:	edd3 7a08 	vldr	s15, [r3, #32]
 800c52e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	edd3 6a07 	vldr	s13, [r3, #28]
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c53e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c542:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c546:	edc7 7a06 	vstr	s15, [r7, #24]
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
 800c54a:	697b      	ldr	r3, [r7, #20]
 800c54c:	ed93 7a08 	vldr	s14, [r3, #32]
 800c550:	697b      	ldr	r3, [r7, #20]
 800c552:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c55a:	697b      	ldr	r3, [r7, #20]
 800c55c:	edd3 6a06 	vldr	s13, [r3, #24]
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	edd3 7a07 	vldr	s15, [r3, #28]
 800c566:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c56a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c56e:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfGravity = {.axis = {
 800c572:	edc7 7a07 	vstr	s15, [r7, #28]
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	ed93 7a06 	vldr	s14, [r3, #24]
 800c57c:	697b      	ldr	r3, [r7, #20]
 800c57e:	edd3 7a06 	vldr	s15, [r3, #24]
 800c582:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c586:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c58a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c58e:	697b      	ldr	r3, [r7, #20]
 800c590:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800c594:	697b      	ldr	r3, [r7, #20]
 800c596:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c59a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c59e:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c5a2:	edc7 7a08 	vstr	s15, [r7, #32]
            }}; // third column of transposed rotation matrix scaled by -0.5
            return halfGravity;
 800c5a6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c5aa:	f107 0218 	add.w	r2, r7, #24
 800c5ae:	ca07      	ldmia	r2, {r0, r1, r2}
 800c5b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c5b4:	e008      	b.n	800c5c8 <HalfGravity+0x152>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 800c5b6:	f04f 0300 	mov.w	r3, #0
 800c5ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5bc:	f04f 0300 	mov.w	r3, #0
 800c5c0:	643b      	str	r3, [r7, #64]	; 0x40
 800c5c2:	f04f 0300 	mov.w	r3, #0
 800c5c6:	647b      	str	r3, [r7, #68]	; 0x44
#undef Q
}
 800c5c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c5ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c5cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c5ce:	ee06 1a90 	vmov	s13, r1
 800c5d2:	ee07 2a10 	vmov	s14, r2
 800c5d6:	ee07 3a90 	vmov	s15, r3
 800c5da:	eeb0 0a66 	vmov.f32	s0, s13
 800c5de:	eef0 0a47 	vmov.f32	s1, s14
 800c5e2:	eeb0 1a67 	vmov.f32	s2, s15
 800c5e6:	374c      	adds	r7, #76	; 0x4c
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr

0800c5f0 <HalfMagnetic>:
/**
 * @brief Returns the direction of the magnetic field scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of the magnetic field scaled by 0.5.
 */
static inline FusionVector HalfMagnetic(const FusionAhrs *const ahrs) {
 800c5f0:	b480      	push	{r7}
 800c5f2:	b097      	sub	sp, #92	; 0x5c
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	781b      	ldrb	r3, [r3, #0]
 800c5fc:	2b02      	cmp	r3, #2
 800c5fe:	f000 809a 	beq.w	800c736 <HalfMagnetic+0x146>
 800c602:	2b02      	cmp	r3, #2
 800c604:	f300 80e1 	bgt.w	800c7ca <HalfMagnetic+0x1da>
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d002      	beq.n	800c612 <HalfMagnetic+0x22>
 800c60c:	2b01      	cmp	r3, #1
 800c60e:	d048      	beq.n	800c6a2 <HalfMagnetic+0xb2>
 800c610:	e0db      	b.n	800c7ca <HalfMagnetic+0x1da>
        case FusionConventionNwu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = Q.x * Q.y + Q.w * Q.z,
 800c612:	697b      	ldr	r3, [r7, #20]
 800c614:	ed93 7a07 	vldr	s14, [r3, #28]
 800c618:	697b      	ldr	r3, [r7, #20]
 800c61a:	edd3 7a08 	vldr	s15, [r3, #32]
 800c61e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	edd3 6a06 	vldr	s13, [r3, #24]
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c62e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c632:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c636:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
 800c63a:	697b      	ldr	r3, [r7, #20]
 800c63c:	ed93 7a06 	vldr	s14, [r3, #24]
 800c640:	697b      	ldr	r3, [r7, #20]
 800c642:	edd3 7a06 	vldr	s15, [r3, #24]
 800c646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c64a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c64e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c652:	697b      	ldr	r3, [r7, #20]
 800c654:	edd3 6a08 	vldr	s13, [r3, #32]
 800c658:	697b      	ldr	r3, [r7, #20]
 800c65a:	edd3 7a08 	vldr	s15, [r3, #32]
 800c65e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c662:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c666:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                    .z = Q.y * Q.z - Q.w * Q.x,
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	ed93 7a08 	vldr	s14, [r3, #32]
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c676:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c67a:	697b      	ldr	r3, [r7, #20]
 800c67c:	edd3 6a06 	vldr	s13, [r3, #24]
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	edd3 7a07 	vldr	s15, [r3, #28]
 800c686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c68a:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c68e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            }}; // second column of transposed rotation matrix scaled by 0.5
            return halfMagnetic;
 800c692:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800c696:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800c69a:	ca07      	ldmia	r2, {r0, r1, r2}
 800c69c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c6a0:	e09c      	b.n	800c7dc <HalfMagnetic+0x1ec>
        }
        case FusionConventionEnu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	ed93 7a06 	vldr	s14, [r3, #24]
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	edd3 7a06 	vldr	s15, [r3, #24]
 800c6ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6b2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c6b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	edd3 6a07 	vldr	s13, [r3, #28]
 800c6c0:	697b      	ldr	r3, [r7, #20]
 800c6c2:	edd3 7a07 	vldr	s15, [r3, #28]
 800c6c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c6ca:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c6ce:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .y = Q.w * Q.z - Q.x * Q.y,
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	ed93 7a06 	vldr	s14, [r3, #24]
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c6de:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6e2:	697b      	ldr	r3, [r7, #20]
 800c6e4:	edd3 6a07 	vldr	s13, [r3, #28]
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	edd3 7a08 	vldr	s15, [r3, #32]
 800c6ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c6f2:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c6f6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	ed93 7a07 	vldr	s14, [r3, #28]
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c706:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	edd3 6a06 	vldr	s13, [r3, #24]
 800c710:	697b      	ldr	r3, [r7, #20]
 800c712:	edd3 7a08 	vldr	s15, [r3, #32]
 800c716:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c71a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c71e:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 800c722:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            }}; // first column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 800c726:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800c72a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c72e:	ca07      	ldmia	r2, {r0, r1, r2}
 800c730:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c734:	e052      	b.n	800c7dc <HalfMagnetic+0x1ec>
        }
        case FusionConventionNed: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
 800c736:	697b      	ldr	r3, [r7, #20]
 800c738:	ed93 7a07 	vldr	s14, [r3, #28]
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	edd3 7a08 	vldr	s15, [r3, #32]
 800c742:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c746:	697b      	ldr	r3, [r7, #20]
 800c748:	edd3 6a06 	vldr	s13, [r3, #24]
 800c74c:	697b      	ldr	r3, [r7, #20]
 800c74e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c75a:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 800c75e:	edc7 7a07 	vstr	s15, [r7, #28]
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	ed93 7a06 	vldr	s14, [r3, #24]
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	edd3 7a06 	vldr	s15, [r3, #24]
 800c76e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c772:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c776:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	edd3 6a08 	vldr	s13, [r3, #32]
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	edd3 7a08 	vldr	s15, [r3, #32]
 800c786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c78a:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c78e:	edc7 7a08 	vstr	s15, [r7, #32]
                    .z = Q.w * Q.x - Q.y * Q.z,
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	ed93 7a06 	vldr	s14, [r3, #24]
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	edd3 7a07 	vldr	s15, [r3, #28]
 800c79e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	edd3 6a08 	vldr	s13, [r3, #32]
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c7ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c7b2:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c7b6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            }}; // second column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 800c7ba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800c7be:	f107 021c 	add.w	r2, r7, #28
 800c7c2:	ca07      	ldmia	r2, {r0, r1, r2}
 800c7c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c7c8:	e008      	b.n	800c7dc <HalfMagnetic+0x1ec>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 800c7ca:	f04f 0300 	mov.w	r3, #0
 800c7ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c7d0:	f04f 0300 	mov.w	r3, #0
 800c7d4:	653b      	str	r3, [r7, #80]	; 0x50
 800c7d6:	f04f 0300 	mov.w	r3, #0
 800c7da:	657b      	str	r3, [r7, #84]	; 0x54
#undef Q
}
 800c7dc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c7de:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c7e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7e2:	ee06 1a90 	vmov	s13, r1
 800c7e6:	ee07 2a10 	vmov	s14, r2
 800c7ea:	ee07 3a90 	vmov	s15, r3
 800c7ee:	eeb0 0a66 	vmov.f32	s0, s13
 800c7f2:	eef0 0a47 	vmov.f32	s1, s14
 800c7f6:	eeb0 1a67 	vmov.f32	s2, s15
 800c7fa:	375c      	adds	r7, #92	; 0x5c
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c802:	4770      	bx	lr

0800c804 <Feedback>:
 * @brief Returns the feedback.
 * @param sensor Sensor.
 * @param reference Reference.
 * @return Feedback.
 */
static inline FusionVector Feedback(const FusionVector sensor, const FusionVector reference) {
 800c804:	b580      	push	{r7, lr}
 800c806:	b090      	sub	sp, #64	; 0x40
 800c808:	af00      	add	r7, sp, #0
 800c80a:	eeb0 5a40 	vmov.f32	s10, s0
 800c80e:	eef0 5a60 	vmov.f32	s11, s1
 800c812:	eeb0 6a41 	vmov.f32	s12, s2
 800c816:	eef0 6a61 	vmov.f32	s13, s3
 800c81a:	eeb0 7a42 	vmov.f32	s14, s4
 800c81e:	eef0 7a62 	vmov.f32	s15, s5
 800c822:	ed87 5a07 	vstr	s10, [r7, #28]
 800c826:	edc7 5a08 	vstr	s11, [r7, #32]
 800c82a:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800c82e:	edc7 6a04 	vstr	s13, [r7, #16]
 800c832:	ed87 7a05 	vstr	s14, [r7, #20]
 800c836:	edc7 7a06 	vstr	s15, [r7, #24]
    if (FusionVectorDotProduct(sensor, reference) < 0.0f) { // if error is >90 degrees
 800c83a:	ed97 5a04 	vldr	s10, [r7, #16]
 800c83e:	edd7 5a05 	vldr	s11, [r7, #20]
 800c842:	ed97 6a06 	vldr	s12, [r7, #24]
 800c846:	edd7 6a07 	vldr	s13, [r7, #28]
 800c84a:	ed97 7a08 	vldr	s14, [r7, #32]
 800c84e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c852:	eef0 1a45 	vmov.f32	s3, s10
 800c856:	eeb0 2a65 	vmov.f32	s4, s11
 800c85a:	eef0 2a46 	vmov.f32	s5, s12
 800c85e:	eeb0 0a66 	vmov.f32	s0, s13
 800c862:	eef0 0a47 	vmov.f32	s1, s14
 800c866:	eeb0 1a67 	vmov.f32	s2, s15
 800c86a:	f7fe fed1 	bl	800b610 <FusionVectorDotProduct>
 800c86e:	eef0 7a40 	vmov.f32	s15, s0
 800c872:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c87a:	d540      	bpl.n	800c8fe <Feedback+0xfa>
        return FusionVectorNormalise(FusionVectorCrossProduct(sensor, reference));
 800c87c:	ed97 5a04 	vldr	s10, [r7, #16]
 800c880:	edd7 5a05 	vldr	s11, [r7, #20]
 800c884:	ed97 6a06 	vldr	s12, [r7, #24]
 800c888:	edd7 6a07 	vldr	s13, [r7, #28]
 800c88c:	ed97 7a08 	vldr	s14, [r7, #32]
 800c890:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c894:	eef0 1a45 	vmov.f32	s3, s10
 800c898:	eeb0 2a65 	vmov.f32	s4, s11
 800c89c:	eef0 2a46 	vmov.f32	s5, s12
 800c8a0:	eeb0 0a66 	vmov.f32	s0, s13
 800c8a4:	eef0 0a47 	vmov.f32	s1, s14
 800c8a8:	eeb0 1a67 	vmov.f32	s2, s15
 800c8ac:	f7fe fe4a 	bl	800b544 <FusionVectorCrossProduct>
 800c8b0:	eef0 6a40 	vmov.f32	s13, s0
 800c8b4:	eeb0 7a60 	vmov.f32	s14, s1
 800c8b8:	eef0 7a41 	vmov.f32	s15, s2
 800c8bc:	edc7 6a0d 	vstr	s13, [r7, #52]	; 0x34
 800c8c0:	ed87 7a0e 	vstr	s14, [r7, #56]	; 0x38
 800c8c4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 800c8c8:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800c8cc:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800c8d0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800c8d4:	eeb0 0a66 	vmov.f32	s0, s13
 800c8d8:	eef0 0a47 	vmov.f32	s1, s14
 800c8dc:	eeb0 1a67 	vmov.f32	s2, s15
 800c8e0:	f7fe ff36 	bl	800b750 <FusionVectorNormalise>
 800c8e4:	eef0 6a40 	vmov.f32	s13, s0
 800c8e8:	eeb0 7a60 	vmov.f32	s14, s1
 800c8ec:	eef0 7a41 	vmov.f32	s15, s2
 800c8f0:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 800c8f4:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800c8f8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 800c8fc:	e025      	b.n	800c94a <Feedback+0x146>
    }
    return FusionVectorCrossProduct(sensor, reference);
 800c8fe:	ed97 5a04 	vldr	s10, [r7, #16]
 800c902:	edd7 5a05 	vldr	s11, [r7, #20]
 800c906:	ed97 6a06 	vldr	s12, [r7, #24]
 800c90a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c90e:	ed97 7a08 	vldr	s14, [r7, #32]
 800c912:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c916:	eef0 1a45 	vmov.f32	s3, s10
 800c91a:	eeb0 2a65 	vmov.f32	s4, s11
 800c91e:	eef0 2a46 	vmov.f32	s5, s12
 800c922:	eeb0 0a66 	vmov.f32	s0, s13
 800c926:	eef0 0a47 	vmov.f32	s1, s14
 800c92a:	eeb0 1a67 	vmov.f32	s2, s15
 800c92e:	f7fe fe09 	bl	800b544 <FusionVectorCrossProduct>
 800c932:	eef0 6a40 	vmov.f32	s13, s0
 800c936:	eeb0 7a60 	vmov.f32	s14, s1
 800c93a:	eef0 7a41 	vmov.f32	s15, s2
 800c93e:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 800c942:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800c946:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
}
 800c94a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c94c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c950:	ee06 1a90 	vmov	s13, r1
 800c954:	ee07 2a10 	vmov	s14, r2
 800c958:	ee07 3a90 	vmov	s15, r3
 800c95c:	eeb0 0a66 	vmov.f32	s0, s13
 800c960:	eef0 0a47 	vmov.f32	s1, s14
 800c964:	eeb0 1a67 	vmov.f32	s2, s15
 800c968:	3740      	adds	r7, #64	; 0x40
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}

0800c96e <Clamp>:
 * @param value Value.
 * @param min Minimum value.
 * @param max Maximum value.
 * @return Value limited to maximum and minimum.
 */
static inline int Clamp(const int value, const int min, const int max) {
 800c96e:	b480      	push	{r7}
 800c970:	b085      	sub	sp, #20
 800c972:	af00      	add	r7, sp, #0
 800c974:	60f8      	str	r0, [r7, #12]
 800c976:	60b9      	str	r1, [r7, #8]
 800c978:	607a      	str	r2, [r7, #4]
    if (value < min) {
 800c97a:	68fa      	ldr	r2, [r7, #12]
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	429a      	cmp	r2, r3
 800c980:	da01      	bge.n	800c986 <Clamp+0x18>
        return min;
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	e006      	b.n	800c994 <Clamp+0x26>
    }
    if (value > max) {
 800c986:	68fa      	ldr	r2, [r7, #12]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	429a      	cmp	r2, r3
 800c98c:	dd01      	ble.n	800c992 <Clamp+0x24>
        return max;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	e000      	b.n	800c994 <Clamp+0x26>
    }
    return value;
 800c992:	68fb      	ldr	r3, [r7, #12]
}
 800c994:	4618      	mov	r0, r3
 800c996:	3714      	adds	r7, #20
 800c998:	46bd      	mov	sp, r7
 800c99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99e:	4770      	bx	lr

0800c9a0 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
 800c9a0:	b490      	push	{r4, r7}
 800c9a2:	b08a      	sub	sp, #40	; 0x28
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6178      	str	r0, [r7, #20]
    return ahrs->quaternion;
 800c9a8:	697b      	ldr	r3, [r7, #20]
 800c9aa:	f107 0418 	add.w	r4, r7, #24
 800c9ae:	3318      	adds	r3, #24
 800c9b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c9b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800c9b6:	69b8      	ldr	r0, [r7, #24]
 800c9b8:	69f9      	ldr	r1, [r7, #28]
 800c9ba:	6a3a      	ldr	r2, [r7, #32]
 800c9bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9be:	ee06 0a10 	vmov	s12, r0
 800c9c2:	ee06 1a90 	vmov	s13, r1
 800c9c6:	ee07 2a10 	vmov	s14, r2
 800c9ca:	ee07 3a90 	vmov	s15, r3
}
 800c9ce:	eeb0 0a46 	vmov.f32	s0, s12
 800c9d2:	eef0 0a66 	vmov.f32	s1, s13
 800c9d6:	eeb0 1a47 	vmov.f32	s2, s14
 800c9da:	eef0 1a67 	vmov.f32	s3, s15
 800c9de:	3728      	adds	r7, #40	; 0x28
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bc90      	pop	{r4, r7}
 800c9e4:	4770      	bx	lr

0800c9e6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c9e6:	b480      	push	{r7}
 800c9e8:	b085      	sub	sp, #20
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c9f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c9f8:	2b84      	cmp	r3, #132	; 0x84
 800c9fa:	d005      	beq.n	800ca08 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c9fc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	4413      	add	r3, r2
 800ca04:	3303      	adds	r3, #3
 800ca06:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ca08:	68fb      	ldr	r3, [r7, #12]
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	3714      	adds	r7, #20
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca14:	4770      	bx	lr

0800ca16 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ca16:	b580      	push	{r7, lr}
 800ca18:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ca1a:	f000 ffb1 	bl	800d980 <vTaskStartScheduler>
  
  return osOK;
 800ca1e:	2300      	movs	r3, #0
}
 800ca20:	4618      	mov	r0, r3
 800ca22:	bd80      	pop	{r7, pc}

0800ca24 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ca24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca26:	b089      	sub	sp, #36	; 0x24
 800ca28:	af04      	add	r7, sp, #16
 800ca2a:	6078      	str	r0, [r7, #4]
 800ca2c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	695b      	ldr	r3, [r3, #20]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d020      	beq.n	800ca78 <osThreadCreate+0x54>
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	699b      	ldr	r3, [r3, #24]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d01c      	beq.n	800ca78 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	685c      	ldr	r4, [r3, #4]
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681d      	ldr	r5, [r3, #0]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	691e      	ldr	r6, [r3, #16]
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ca50:	4618      	mov	r0, r3
 800ca52:	f7ff ffc8 	bl	800c9e6 <makeFreeRtosPriority>
 800ca56:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	695b      	ldr	r3, [r3, #20]
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ca60:	9202      	str	r2, [sp, #8]
 800ca62:	9301      	str	r3, [sp, #4]
 800ca64:	9100      	str	r1, [sp, #0]
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	4632      	mov	r2, r6
 800ca6a:	4629      	mov	r1, r5
 800ca6c:	4620      	mov	r0, r4
 800ca6e:	f000 fc9d 	bl	800d3ac <xTaskCreateStatic>
 800ca72:	4603      	mov	r3, r0
 800ca74:	60fb      	str	r3, [r7, #12]
 800ca76:	e01c      	b.n	800cab2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	685c      	ldr	r4, [r3, #4]
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ca84:	b29e      	uxth	r6, r3
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	f7ff ffaa 	bl	800c9e6 <makeFreeRtosPriority>
 800ca92:	4602      	mov	r2, r0
 800ca94:	f107 030c 	add.w	r3, r7, #12
 800ca98:	9301      	str	r3, [sp, #4]
 800ca9a:	9200      	str	r2, [sp, #0]
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	4632      	mov	r2, r6
 800caa0:	4629      	mov	r1, r5
 800caa2:	4620      	mov	r0, r4
 800caa4:	f000 fcdf 	bl	800d466 <xTaskCreate>
 800caa8:	4603      	mov	r3, r0
 800caaa:	2b01      	cmp	r3, #1
 800caac:	d001      	beq.n	800cab2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800caae:	2300      	movs	r3, #0
 800cab0:	e000      	b.n	800cab4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800cab2:	68fb      	ldr	r3, [r7, #12]
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	3714      	adds	r7, #20
 800cab8:	46bd      	mov	sp, r7
 800caba:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cabc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b084      	sub	sp, #16
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d001      	beq.n	800cad2 <osDelay+0x16>
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	e000      	b.n	800cad4 <osDelay+0x18>
 800cad2:	2301      	movs	r3, #1
 800cad4:	4618      	mov	r0, r3
 800cad6:	f000 fdfd 	bl	800d6d4 <vTaskDelay>
  
  return osOK;
 800cada:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3710      	adds	r7, #16
 800cae0:	46bd      	mov	sp, r7
 800cae2:	bd80      	pop	{r7, pc}

0800cae4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cae4:	b480      	push	{r7}
 800cae6:	b083      	sub	sp, #12
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f103 0208 	add.w	r2, r3, #8
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	f04f 32ff 	mov.w	r2, #4294967295
 800cafc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	f103 0208 	add.w	r2, r3, #8
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f103 0208 	add.w	r2, r3, #8
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2200      	movs	r2, #0
 800cb16:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cb18:	bf00      	nop
 800cb1a:	370c      	adds	r7, #12
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr

0800cb24 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cb24:	b480      	push	{r7}
 800cb26:	b083      	sub	sp, #12
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cb32:	bf00      	nop
 800cb34:	370c      	adds	r7, #12
 800cb36:	46bd      	mov	sp, r7
 800cb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3c:	4770      	bx	lr

0800cb3e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cb3e:	b480      	push	{r7}
 800cb40:	b085      	sub	sp, #20
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	6078      	str	r0, [r7, #4]
 800cb46:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	685b      	ldr	r3, [r3, #4]
 800cb4c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	689a      	ldr	r2, [r3, #8]
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	689b      	ldr	r3, [r3, #8]
 800cb60:	683a      	ldr	r2, [r7, #0]
 800cb62:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	683a      	ldr	r2, [r7, #0]
 800cb68:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cb6a:	683b      	ldr	r3, [r7, #0]
 800cb6c:	687a      	ldr	r2, [r7, #4]
 800cb6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	1c5a      	adds	r2, r3, #1
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	601a      	str	r2, [r3, #0]
}
 800cb7a:	bf00      	nop
 800cb7c:	3714      	adds	r7, #20
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb84:	4770      	bx	lr

0800cb86 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cb86:	b480      	push	{r7}
 800cb88:	b085      	sub	sp, #20
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
 800cb8e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb9c:	d103      	bne.n	800cba6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	691b      	ldr	r3, [r3, #16]
 800cba2:	60fb      	str	r3, [r7, #12]
 800cba4:	e00c      	b.n	800cbc0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	3308      	adds	r3, #8
 800cbaa:	60fb      	str	r3, [r7, #12]
 800cbac:	e002      	b.n	800cbb4 <vListInsert+0x2e>
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	685b      	ldr	r3, [r3, #4]
 800cbb2:	60fb      	str	r3, [r7, #12]
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	685b      	ldr	r3, [r3, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	68ba      	ldr	r2, [r7, #8]
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d2f6      	bcs.n	800cbae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	685a      	ldr	r2, [r3, #4]
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	685b      	ldr	r3, [r3, #4]
 800cbcc:	683a      	ldr	r2, [r7, #0]
 800cbce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	683a      	ldr	r2, [r7, #0]
 800cbda:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	687a      	ldr	r2, [r7, #4]
 800cbe0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	1c5a      	adds	r2, r3, #1
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	601a      	str	r2, [r3, #0]
}
 800cbec:	bf00      	nop
 800cbee:	3714      	adds	r7, #20
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf6:	4770      	bx	lr

0800cbf8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b085      	sub	sp, #20
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	691b      	ldr	r3, [r3, #16]
 800cc04:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	685b      	ldr	r3, [r3, #4]
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	6892      	ldr	r2, [r2, #8]
 800cc0e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	6852      	ldr	r2, [r2, #4]
 800cc18:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	685b      	ldr	r3, [r3, #4]
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	429a      	cmp	r2, r3
 800cc22:	d103      	bne.n	800cc2c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	689a      	ldr	r2, [r3, #8]
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2200      	movs	r2, #0
 800cc30:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	1e5a      	subs	r2, r3, #1
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	681b      	ldr	r3, [r3, #0]
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3714      	adds	r7, #20
 800cc44:	46bd      	mov	sp, r7
 800cc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4a:	4770      	bx	lr

0800cc4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d10a      	bne.n	800cc76 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800cc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc64:	f383 8811 	msr	BASEPRI, r3
 800cc68:	f3bf 8f6f 	isb	sy
 800cc6c:	f3bf 8f4f 	dsb	sy
 800cc70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800cc72:	bf00      	nop
 800cc74:	e7fe      	b.n	800cc74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cc76:	f001 fcb5 	bl	800e5e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	681a      	ldr	r2, [r3, #0]
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc82:	68f9      	ldr	r1, [r7, #12]
 800cc84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cc86:	fb01 f303 	mul.w	r3, r1, r3
 800cc8a:	441a      	add	r2, r3
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	2200      	movs	r2, #0
 800cc94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	681a      	ldr	r2, [r3, #0]
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	681a      	ldr	r2, [r3, #0]
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cca6:	3b01      	subs	r3, #1
 800cca8:	68f9      	ldr	r1, [r7, #12]
 800ccaa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ccac:	fb01 f303 	mul.w	r3, r1, r3
 800ccb0:	441a      	add	r2, r3
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	22ff      	movs	r2, #255	; 0xff
 800ccba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	22ff      	movs	r2, #255	; 0xff
 800ccc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d114      	bne.n	800ccf6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	691b      	ldr	r3, [r3, #16]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d01a      	beq.n	800cd0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	3310      	adds	r3, #16
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f001 f893 	bl	800de04 <xTaskRemoveFromEventList>
 800ccde:	4603      	mov	r3, r0
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d012      	beq.n	800cd0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cce4:	4b0c      	ldr	r3, [pc, #48]	; (800cd18 <xQueueGenericReset+0xcc>)
 800cce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ccea:	601a      	str	r2, [r3, #0]
 800ccec:	f3bf 8f4f 	dsb	sy
 800ccf0:	f3bf 8f6f 	isb	sy
 800ccf4:	e009      	b.n	800cd0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	3310      	adds	r3, #16
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f7ff fef2 	bl	800cae4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	3324      	adds	r3, #36	; 0x24
 800cd04:	4618      	mov	r0, r3
 800cd06:	f7ff feed 	bl	800cae4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cd0a:	f001 fc9b 	bl	800e644 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cd0e:	2301      	movs	r3, #1
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3710      	adds	r7, #16
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	e000ed04 	.word	0xe000ed04

0800cd1c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b08a      	sub	sp, #40	; 0x28
 800cd20:	af02      	add	r7, sp, #8
 800cd22:	60f8      	str	r0, [r7, #12]
 800cd24:	60b9      	str	r1, [r7, #8]
 800cd26:	4613      	mov	r3, r2
 800cd28:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d10a      	bne.n	800cd46 <xQueueGenericCreate+0x2a>
	__asm volatile
 800cd30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd34:	f383 8811 	msr	BASEPRI, r3
 800cd38:	f3bf 8f6f 	isb	sy
 800cd3c:	f3bf 8f4f 	dsb	sy
 800cd40:	613b      	str	r3, [r7, #16]
}
 800cd42:	bf00      	nop
 800cd44:	e7fe      	b.n	800cd44 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	68ba      	ldr	r2, [r7, #8]
 800cd4a:	fb02 f303 	mul.w	r3, r2, r3
 800cd4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cd50:	69fb      	ldr	r3, [r7, #28]
 800cd52:	3348      	adds	r3, #72	; 0x48
 800cd54:	4618      	mov	r0, r3
 800cd56:	f001 fd27 	bl	800e7a8 <pvPortMalloc>
 800cd5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d011      	beq.n	800cd86 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cd62:	69bb      	ldr	r3, [r7, #24]
 800cd64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	3348      	adds	r3, #72	; 0x48
 800cd6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cd6c:	69bb      	ldr	r3, [r7, #24]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cd74:	79fa      	ldrb	r2, [r7, #7]
 800cd76:	69bb      	ldr	r3, [r7, #24]
 800cd78:	9300      	str	r3, [sp, #0]
 800cd7a:	4613      	mov	r3, r2
 800cd7c:	697a      	ldr	r2, [r7, #20]
 800cd7e:	68b9      	ldr	r1, [r7, #8]
 800cd80:	68f8      	ldr	r0, [r7, #12]
 800cd82:	f000 f805 	bl	800cd90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cd86:	69bb      	ldr	r3, [r7, #24]
	}
 800cd88:	4618      	mov	r0, r3
 800cd8a:	3720      	adds	r7, #32
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd80      	pop	{r7, pc}

0800cd90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b084      	sub	sp, #16
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	60f8      	str	r0, [r7, #12]
 800cd98:	60b9      	str	r1, [r7, #8]
 800cd9a:	607a      	str	r2, [r7, #4]
 800cd9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cd9e:	68bb      	ldr	r3, [r7, #8]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d103      	bne.n	800cdac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cda4:	69bb      	ldr	r3, [r7, #24]
 800cda6:	69ba      	ldr	r2, [r7, #24]
 800cda8:	601a      	str	r2, [r3, #0]
 800cdaa:	e002      	b.n	800cdb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cdac:	69bb      	ldr	r3, [r7, #24]
 800cdae:	687a      	ldr	r2, [r7, #4]
 800cdb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cdb2:	69bb      	ldr	r3, [r7, #24]
 800cdb4:	68fa      	ldr	r2, [r7, #12]
 800cdb6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cdb8:	69bb      	ldr	r3, [r7, #24]
 800cdba:	68ba      	ldr	r2, [r7, #8]
 800cdbc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cdbe:	2101      	movs	r1, #1
 800cdc0:	69b8      	ldr	r0, [r7, #24]
 800cdc2:	f7ff ff43 	bl	800cc4c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cdc6:	bf00      	nop
 800cdc8:	3710      	adds	r7, #16
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
	...

0800cdd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b08e      	sub	sp, #56	; 0x38
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	60f8      	str	r0, [r7, #12]
 800cdd8:	60b9      	str	r1, [r7, #8]
 800cdda:	607a      	str	r2, [r7, #4]
 800cddc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cdde:	2300      	movs	r3, #0
 800cde0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d10a      	bne.n	800ce02 <xQueueGenericSend+0x32>
	__asm volatile
 800cdec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdf0:	f383 8811 	msr	BASEPRI, r3
 800cdf4:	f3bf 8f6f 	isb	sy
 800cdf8:	f3bf 8f4f 	dsb	sy
 800cdfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cdfe:	bf00      	nop
 800ce00:	e7fe      	b.n	800ce00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ce02:	68bb      	ldr	r3, [r7, #8]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d103      	bne.n	800ce10 <xQueueGenericSend+0x40>
 800ce08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d101      	bne.n	800ce14 <xQueueGenericSend+0x44>
 800ce10:	2301      	movs	r3, #1
 800ce12:	e000      	b.n	800ce16 <xQueueGenericSend+0x46>
 800ce14:	2300      	movs	r3, #0
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d10a      	bne.n	800ce30 <xQueueGenericSend+0x60>
	__asm volatile
 800ce1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce1e:	f383 8811 	msr	BASEPRI, r3
 800ce22:	f3bf 8f6f 	isb	sy
 800ce26:	f3bf 8f4f 	dsb	sy
 800ce2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ce2c:	bf00      	nop
 800ce2e:	e7fe      	b.n	800ce2e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	2b02      	cmp	r3, #2
 800ce34:	d103      	bne.n	800ce3e <xQueueGenericSend+0x6e>
 800ce36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	d101      	bne.n	800ce42 <xQueueGenericSend+0x72>
 800ce3e:	2301      	movs	r3, #1
 800ce40:	e000      	b.n	800ce44 <xQueueGenericSend+0x74>
 800ce42:	2300      	movs	r3, #0
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d10a      	bne.n	800ce5e <xQueueGenericSend+0x8e>
	__asm volatile
 800ce48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4c:	f383 8811 	msr	BASEPRI, r3
 800ce50:	f3bf 8f6f 	isb	sy
 800ce54:	f3bf 8f4f 	dsb	sy
 800ce58:	623b      	str	r3, [r7, #32]
}
 800ce5a:	bf00      	nop
 800ce5c:	e7fe      	b.n	800ce5c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ce5e:	f001 f98d 	bl	800e17c <xTaskGetSchedulerState>
 800ce62:	4603      	mov	r3, r0
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d102      	bne.n	800ce6e <xQueueGenericSend+0x9e>
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d101      	bne.n	800ce72 <xQueueGenericSend+0xa2>
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e000      	b.n	800ce74 <xQueueGenericSend+0xa4>
 800ce72:	2300      	movs	r3, #0
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d10a      	bne.n	800ce8e <xQueueGenericSend+0xbe>
	__asm volatile
 800ce78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce7c:	f383 8811 	msr	BASEPRI, r3
 800ce80:	f3bf 8f6f 	isb	sy
 800ce84:	f3bf 8f4f 	dsb	sy
 800ce88:	61fb      	str	r3, [r7, #28]
}
 800ce8a:	bf00      	nop
 800ce8c:	e7fe      	b.n	800ce8c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ce8e:	f001 fba9 	bl	800e5e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ce92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d302      	bcc.n	800cea4 <xQueueGenericSend+0xd4>
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	2b02      	cmp	r3, #2
 800cea2:	d129      	bne.n	800cef8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cea4:	683a      	ldr	r2, [r7, #0]
 800cea6:	68b9      	ldr	r1, [r7, #8]
 800cea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ceaa:	f000 f96f 	bl	800d18c <prvCopyDataToQueue>
 800ceae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ceb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d010      	beq.n	800ceda <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ceb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceba:	3324      	adds	r3, #36	; 0x24
 800cebc:	4618      	mov	r0, r3
 800cebe:	f000 ffa1 	bl	800de04 <xTaskRemoveFromEventList>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d013      	beq.n	800cef0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cec8:	4b3f      	ldr	r3, [pc, #252]	; (800cfc8 <xQueueGenericSend+0x1f8>)
 800ceca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cece:	601a      	str	r2, [r3, #0]
 800ced0:	f3bf 8f4f 	dsb	sy
 800ced4:	f3bf 8f6f 	isb	sy
 800ced8:	e00a      	b.n	800cef0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ceda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d007      	beq.n	800cef0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cee0:	4b39      	ldr	r3, [pc, #228]	; (800cfc8 <xQueueGenericSend+0x1f8>)
 800cee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cee6:	601a      	str	r2, [r3, #0]
 800cee8:	f3bf 8f4f 	dsb	sy
 800ceec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cef0:	f001 fba8 	bl	800e644 <vPortExitCritical>
				return pdPASS;
 800cef4:	2301      	movs	r3, #1
 800cef6:	e063      	b.n	800cfc0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d103      	bne.n	800cf06 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cefe:	f001 fba1 	bl	800e644 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cf02:	2300      	movs	r3, #0
 800cf04:	e05c      	b.n	800cfc0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cf06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d106      	bne.n	800cf1a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cf0c:	f107 0314 	add.w	r3, r7, #20
 800cf10:	4618      	mov	r0, r3
 800cf12:	f000 ffd9 	bl	800dec8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cf16:	2301      	movs	r3, #1
 800cf18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cf1a:	f001 fb93 	bl	800e644 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cf1e:	f000 fd8f 	bl	800da40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cf22:	f001 fb5f 	bl	800e5e4 <vPortEnterCritical>
 800cf26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cf2c:	b25b      	sxtb	r3, r3
 800cf2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf32:	d103      	bne.n	800cf3c <xQueueGenericSend+0x16c>
 800cf34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf36:	2200      	movs	r2, #0
 800cf38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cf3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cf42:	b25b      	sxtb	r3, r3
 800cf44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf48:	d103      	bne.n	800cf52 <xQueueGenericSend+0x182>
 800cf4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cf52:	f001 fb77 	bl	800e644 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cf56:	1d3a      	adds	r2, r7, #4
 800cf58:	f107 0314 	add.w	r3, r7, #20
 800cf5c:	4611      	mov	r1, r2
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f000 ffc8 	bl	800def4 <xTaskCheckForTimeOut>
 800cf64:	4603      	mov	r3, r0
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d124      	bne.n	800cfb4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cf6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf6c:	f000 fa06 	bl	800d37c <prvIsQueueFull>
 800cf70:	4603      	mov	r3, r0
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d018      	beq.n	800cfa8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cf76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf78:	3310      	adds	r3, #16
 800cf7a:	687a      	ldr	r2, [r7, #4]
 800cf7c:	4611      	mov	r1, r2
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f000 ff1c 	bl	800ddbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cf84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf86:	f000 f991 	bl	800d2ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cf8a:	f000 fd67 	bl	800da5c <xTaskResumeAll>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	f47f af7c 	bne.w	800ce8e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800cf96:	4b0c      	ldr	r3, [pc, #48]	; (800cfc8 <xQueueGenericSend+0x1f8>)
 800cf98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf9c:	601a      	str	r2, [r3, #0]
 800cf9e:	f3bf 8f4f 	dsb	sy
 800cfa2:	f3bf 8f6f 	isb	sy
 800cfa6:	e772      	b.n	800ce8e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cfa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cfaa:	f000 f97f 	bl	800d2ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cfae:	f000 fd55 	bl	800da5c <xTaskResumeAll>
 800cfb2:	e76c      	b.n	800ce8e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cfb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cfb6:	f000 f979 	bl	800d2ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cfba:	f000 fd4f 	bl	800da5c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cfbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3738      	adds	r7, #56	; 0x38
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bd80      	pop	{r7, pc}
 800cfc8:	e000ed04 	.word	0xe000ed04

0800cfcc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cfcc:	b580      	push	{r7, lr}
 800cfce:	b08c      	sub	sp, #48	; 0x30
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	60f8      	str	r0, [r7, #12]
 800cfd4:	60b9      	str	r1, [r7, #8]
 800cfd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cfd8:	2300      	movs	r3, #0
 800cfda:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cfe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d10a      	bne.n	800cffc <xQueueReceive+0x30>
	__asm volatile
 800cfe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfea:	f383 8811 	msr	BASEPRI, r3
 800cfee:	f3bf 8f6f 	isb	sy
 800cff2:	f3bf 8f4f 	dsb	sy
 800cff6:	623b      	str	r3, [r7, #32]
}
 800cff8:	bf00      	nop
 800cffa:	e7fe      	b.n	800cffa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d103      	bne.n	800d00a <xQueueReceive+0x3e>
 800d002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d006:	2b00      	cmp	r3, #0
 800d008:	d101      	bne.n	800d00e <xQueueReceive+0x42>
 800d00a:	2301      	movs	r3, #1
 800d00c:	e000      	b.n	800d010 <xQueueReceive+0x44>
 800d00e:	2300      	movs	r3, #0
 800d010:	2b00      	cmp	r3, #0
 800d012:	d10a      	bne.n	800d02a <xQueueReceive+0x5e>
	__asm volatile
 800d014:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d018:	f383 8811 	msr	BASEPRI, r3
 800d01c:	f3bf 8f6f 	isb	sy
 800d020:	f3bf 8f4f 	dsb	sy
 800d024:	61fb      	str	r3, [r7, #28]
}
 800d026:	bf00      	nop
 800d028:	e7fe      	b.n	800d028 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d02a:	f001 f8a7 	bl	800e17c <xTaskGetSchedulerState>
 800d02e:	4603      	mov	r3, r0
 800d030:	2b00      	cmp	r3, #0
 800d032:	d102      	bne.n	800d03a <xQueueReceive+0x6e>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d101      	bne.n	800d03e <xQueueReceive+0x72>
 800d03a:	2301      	movs	r3, #1
 800d03c:	e000      	b.n	800d040 <xQueueReceive+0x74>
 800d03e:	2300      	movs	r3, #0
 800d040:	2b00      	cmp	r3, #0
 800d042:	d10a      	bne.n	800d05a <xQueueReceive+0x8e>
	__asm volatile
 800d044:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d048:	f383 8811 	msr	BASEPRI, r3
 800d04c:	f3bf 8f6f 	isb	sy
 800d050:	f3bf 8f4f 	dsb	sy
 800d054:	61bb      	str	r3, [r7, #24]
}
 800d056:	bf00      	nop
 800d058:	e7fe      	b.n	800d058 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d05a:	f001 fac3 	bl	800e5e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d05e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d062:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d066:	2b00      	cmp	r3, #0
 800d068:	d01f      	beq.n	800d0aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d06a:	68b9      	ldr	r1, [r7, #8]
 800d06c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d06e:	f000 f8f7 	bl	800d260 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d074:	1e5a      	subs	r2, r3, #1
 800d076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d078:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d07c:	691b      	ldr	r3, [r3, #16]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d00f      	beq.n	800d0a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d084:	3310      	adds	r3, #16
 800d086:	4618      	mov	r0, r3
 800d088:	f000 febc 	bl	800de04 <xTaskRemoveFromEventList>
 800d08c:	4603      	mov	r3, r0
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d007      	beq.n	800d0a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d092:	4b3d      	ldr	r3, [pc, #244]	; (800d188 <xQueueReceive+0x1bc>)
 800d094:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d098:	601a      	str	r2, [r3, #0]
 800d09a:	f3bf 8f4f 	dsb	sy
 800d09e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d0a2:	f001 facf 	bl	800e644 <vPortExitCritical>
				return pdPASS;
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	e069      	b.n	800d17e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d103      	bne.n	800d0b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d0b0:	f001 fac8 	bl	800e644 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	e062      	b.n	800d17e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d0b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d106      	bne.n	800d0cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d0be:	f107 0310 	add.w	r3, r7, #16
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f000 ff00 	bl	800dec8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d0cc:	f001 faba 	bl	800e644 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d0d0:	f000 fcb6 	bl	800da40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d0d4:	f001 fa86 	bl	800e5e4 <vPortEnterCritical>
 800d0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d0de:	b25b      	sxtb	r3, r3
 800d0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0e4:	d103      	bne.n	800d0ee <xQueueReceive+0x122>
 800d0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d0f4:	b25b      	sxtb	r3, r3
 800d0f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0fa:	d103      	bne.n	800d104 <xQueueReceive+0x138>
 800d0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0fe:	2200      	movs	r2, #0
 800d100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d104:	f001 fa9e 	bl	800e644 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d108:	1d3a      	adds	r2, r7, #4
 800d10a:	f107 0310 	add.w	r3, r7, #16
 800d10e:	4611      	mov	r1, r2
 800d110:	4618      	mov	r0, r3
 800d112:	f000 feef 	bl	800def4 <xTaskCheckForTimeOut>
 800d116:	4603      	mov	r3, r0
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d123      	bne.n	800d164 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d11c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d11e:	f000 f917 	bl	800d350 <prvIsQueueEmpty>
 800d122:	4603      	mov	r3, r0
 800d124:	2b00      	cmp	r3, #0
 800d126:	d017      	beq.n	800d158 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d12a:	3324      	adds	r3, #36	; 0x24
 800d12c:	687a      	ldr	r2, [r7, #4]
 800d12e:	4611      	mov	r1, r2
 800d130:	4618      	mov	r0, r3
 800d132:	f000 fe43 	bl	800ddbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d136:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d138:	f000 f8b8 	bl	800d2ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d13c:	f000 fc8e 	bl	800da5c <xTaskResumeAll>
 800d140:	4603      	mov	r3, r0
 800d142:	2b00      	cmp	r3, #0
 800d144:	d189      	bne.n	800d05a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d146:	4b10      	ldr	r3, [pc, #64]	; (800d188 <xQueueReceive+0x1bc>)
 800d148:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d14c:	601a      	str	r2, [r3, #0]
 800d14e:	f3bf 8f4f 	dsb	sy
 800d152:	f3bf 8f6f 	isb	sy
 800d156:	e780      	b.n	800d05a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d158:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d15a:	f000 f8a7 	bl	800d2ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d15e:	f000 fc7d 	bl	800da5c <xTaskResumeAll>
 800d162:	e77a      	b.n	800d05a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d164:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d166:	f000 f8a1 	bl	800d2ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d16a:	f000 fc77 	bl	800da5c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d16e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d170:	f000 f8ee 	bl	800d350 <prvIsQueueEmpty>
 800d174:	4603      	mov	r3, r0
 800d176:	2b00      	cmp	r3, #0
 800d178:	f43f af6f 	beq.w	800d05a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d17c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3730      	adds	r7, #48	; 0x30
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}
 800d186:	bf00      	nop
 800d188:	e000ed04 	.word	0xe000ed04

0800d18c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b086      	sub	sp, #24
 800d190:	af00      	add	r7, sp, #0
 800d192:	60f8      	str	r0, [r7, #12]
 800d194:	60b9      	str	r1, [r7, #8]
 800d196:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d198:	2300      	movs	r3, #0
 800d19a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d10d      	bne.n	800d1c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d14d      	bne.n	800d24e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	689b      	ldr	r3, [r3, #8]
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f000 fffe 	bl	800e1b8 <xTaskPriorityDisinherit>
 800d1bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	609a      	str	r2, [r3, #8]
 800d1c4:	e043      	b.n	800d24e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d119      	bne.n	800d200 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	6858      	ldr	r0, [r3, #4]
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1d4:	461a      	mov	r2, r3
 800d1d6:	68b9      	ldr	r1, [r7, #8]
 800d1d8:	f001 fcfa 	bl	800ebd0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	685a      	ldr	r2, [r3, #4]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1e4:	441a      	add	r2, r3
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	685a      	ldr	r2, [r3, #4]
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	689b      	ldr	r3, [r3, #8]
 800d1f2:	429a      	cmp	r2, r3
 800d1f4:	d32b      	bcc.n	800d24e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	681a      	ldr	r2, [r3, #0]
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	605a      	str	r2, [r3, #4]
 800d1fe:	e026      	b.n	800d24e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	68d8      	ldr	r0, [r3, #12]
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d208:	461a      	mov	r2, r3
 800d20a:	68b9      	ldr	r1, [r7, #8]
 800d20c:	f001 fce0 	bl	800ebd0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	68da      	ldr	r2, [r3, #12]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d218:	425b      	negs	r3, r3
 800d21a:	441a      	add	r2, r3
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	68da      	ldr	r2, [r3, #12]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	429a      	cmp	r2, r3
 800d22a:	d207      	bcs.n	800d23c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	689a      	ldr	r2, [r3, #8]
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d234:	425b      	negs	r3, r3
 800d236:	441a      	add	r2, r3
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	2b02      	cmp	r3, #2
 800d240:	d105      	bne.n	800d24e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d242:	693b      	ldr	r3, [r7, #16]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d002      	beq.n	800d24e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d248:	693b      	ldr	r3, [r7, #16]
 800d24a:	3b01      	subs	r3, #1
 800d24c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d24e:	693b      	ldr	r3, [r7, #16]
 800d250:	1c5a      	adds	r2, r3, #1
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d256:	697b      	ldr	r3, [r7, #20]
}
 800d258:	4618      	mov	r0, r3
 800d25a:	3718      	adds	r7, #24
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}

0800d260 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b082      	sub	sp, #8
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
 800d268:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d018      	beq.n	800d2a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	68da      	ldr	r2, [r3, #12]
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d27a:	441a      	add	r2, r3
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	68da      	ldr	r2, [r3, #12]
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	689b      	ldr	r3, [r3, #8]
 800d288:	429a      	cmp	r2, r3
 800d28a:	d303      	bcc.n	800d294 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681a      	ldr	r2, [r3, #0]
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	68d9      	ldr	r1, [r3, #12]
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d29c:	461a      	mov	r2, r3
 800d29e:	6838      	ldr	r0, [r7, #0]
 800d2a0:	f001 fc96 	bl	800ebd0 <memcpy>
	}
}
 800d2a4:	bf00      	nop
 800d2a6:	3708      	adds	r7, #8
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d2b4:	f001 f996 	bl	800e5e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d2be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d2c0:	e011      	b.n	800d2e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d012      	beq.n	800d2f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	3324      	adds	r3, #36	; 0x24
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f000 fd98 	bl	800de04 <xTaskRemoveFromEventList>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d001      	beq.n	800d2de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d2da:	f000 fe6d 	bl	800dfb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d2de:	7bfb      	ldrb	r3, [r7, #15]
 800d2e0:	3b01      	subs	r3, #1
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d2e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	dce9      	bgt.n	800d2c2 <prvUnlockQueue+0x16>
 800d2ee:	e000      	b.n	800d2f2 <prvUnlockQueue+0x46>
					break;
 800d2f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	22ff      	movs	r2, #255	; 0xff
 800d2f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d2fa:	f001 f9a3 	bl	800e644 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d2fe:	f001 f971 	bl	800e5e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d308:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d30a:	e011      	b.n	800d330 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	691b      	ldr	r3, [r3, #16]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d012      	beq.n	800d33a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	3310      	adds	r3, #16
 800d318:	4618      	mov	r0, r3
 800d31a:	f000 fd73 	bl	800de04 <xTaskRemoveFromEventList>
 800d31e:	4603      	mov	r3, r0
 800d320:	2b00      	cmp	r3, #0
 800d322:	d001      	beq.n	800d328 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d324:	f000 fe48 	bl	800dfb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d328:	7bbb      	ldrb	r3, [r7, #14]
 800d32a:	3b01      	subs	r3, #1
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d330:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d334:	2b00      	cmp	r3, #0
 800d336:	dce9      	bgt.n	800d30c <prvUnlockQueue+0x60>
 800d338:	e000      	b.n	800d33c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d33a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	22ff      	movs	r2, #255	; 0xff
 800d340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d344:	f001 f97e 	bl	800e644 <vPortExitCritical>
}
 800d348:	bf00      	nop
 800d34a:	3710      	adds	r7, #16
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd80      	pop	{r7, pc}

0800d350 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b084      	sub	sp, #16
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d358:	f001 f944 	bl	800e5e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d360:	2b00      	cmp	r3, #0
 800d362:	d102      	bne.n	800d36a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d364:	2301      	movs	r3, #1
 800d366:	60fb      	str	r3, [r7, #12]
 800d368:	e001      	b.n	800d36e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d36a:	2300      	movs	r3, #0
 800d36c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d36e:	f001 f969 	bl	800e644 <vPortExitCritical>

	return xReturn;
 800d372:	68fb      	ldr	r3, [r7, #12]
}
 800d374:	4618      	mov	r0, r3
 800d376:	3710      	adds	r7, #16
 800d378:	46bd      	mov	sp, r7
 800d37a:	bd80      	pop	{r7, pc}

0800d37c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b084      	sub	sp, #16
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d384:	f001 f92e 	bl	800e5e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d390:	429a      	cmp	r2, r3
 800d392:	d102      	bne.n	800d39a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d394:	2301      	movs	r3, #1
 800d396:	60fb      	str	r3, [r7, #12]
 800d398:	e001      	b.n	800d39e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d39a:	2300      	movs	r3, #0
 800d39c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d39e:	f001 f951 	bl	800e644 <vPortExitCritical>

	return xReturn;
 800d3a2:	68fb      	ldr	r3, [r7, #12]
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	3710      	adds	r7, #16
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	bd80      	pop	{r7, pc}

0800d3ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b08e      	sub	sp, #56	; 0x38
 800d3b0:	af04      	add	r7, sp, #16
 800d3b2:	60f8      	str	r0, [r7, #12]
 800d3b4:	60b9      	str	r1, [r7, #8]
 800d3b6:	607a      	str	r2, [r7, #4]
 800d3b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d3ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d10a      	bne.n	800d3d6 <xTaskCreateStatic+0x2a>
	__asm volatile
 800d3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3c4:	f383 8811 	msr	BASEPRI, r3
 800d3c8:	f3bf 8f6f 	isb	sy
 800d3cc:	f3bf 8f4f 	dsb	sy
 800d3d0:	623b      	str	r3, [r7, #32]
}
 800d3d2:	bf00      	nop
 800d3d4:	e7fe      	b.n	800d3d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d10a      	bne.n	800d3f2 <xTaskCreateStatic+0x46>
	__asm volatile
 800d3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3e0:	f383 8811 	msr	BASEPRI, r3
 800d3e4:	f3bf 8f6f 	isb	sy
 800d3e8:	f3bf 8f4f 	dsb	sy
 800d3ec:	61fb      	str	r3, [r7, #28]
}
 800d3ee:	bf00      	nop
 800d3f0:	e7fe      	b.n	800d3f0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d3f2:	2354      	movs	r3, #84	; 0x54
 800d3f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	2b54      	cmp	r3, #84	; 0x54
 800d3fa:	d00a      	beq.n	800d412 <xTaskCreateStatic+0x66>
	__asm volatile
 800d3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d400:	f383 8811 	msr	BASEPRI, r3
 800d404:	f3bf 8f6f 	isb	sy
 800d408:	f3bf 8f4f 	dsb	sy
 800d40c:	61bb      	str	r3, [r7, #24]
}
 800d40e:	bf00      	nop
 800d410:	e7fe      	b.n	800d410 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d412:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d416:	2b00      	cmp	r3, #0
 800d418:	d01e      	beq.n	800d458 <xTaskCreateStatic+0xac>
 800d41a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d01b      	beq.n	800d458 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d422:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d426:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d428:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d42c:	2202      	movs	r2, #2
 800d42e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d432:	2300      	movs	r3, #0
 800d434:	9303      	str	r3, [sp, #12]
 800d436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d438:	9302      	str	r3, [sp, #8]
 800d43a:	f107 0314 	add.w	r3, r7, #20
 800d43e:	9301      	str	r3, [sp, #4]
 800d440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d442:	9300      	str	r3, [sp, #0]
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	687a      	ldr	r2, [r7, #4]
 800d448:	68b9      	ldr	r1, [r7, #8]
 800d44a:	68f8      	ldr	r0, [r7, #12]
 800d44c:	f000 f850 	bl	800d4f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d450:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d452:	f000 f8d5 	bl	800d600 <prvAddNewTaskToReadyList>
 800d456:	e001      	b.n	800d45c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d458:	2300      	movs	r3, #0
 800d45a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d45c:	697b      	ldr	r3, [r7, #20]
	}
 800d45e:	4618      	mov	r0, r3
 800d460:	3728      	adds	r7, #40	; 0x28
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}

0800d466 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d466:	b580      	push	{r7, lr}
 800d468:	b08c      	sub	sp, #48	; 0x30
 800d46a:	af04      	add	r7, sp, #16
 800d46c:	60f8      	str	r0, [r7, #12]
 800d46e:	60b9      	str	r1, [r7, #8]
 800d470:	603b      	str	r3, [r7, #0]
 800d472:	4613      	mov	r3, r2
 800d474:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d476:	88fb      	ldrh	r3, [r7, #6]
 800d478:	009b      	lsls	r3, r3, #2
 800d47a:	4618      	mov	r0, r3
 800d47c:	f001 f994 	bl	800e7a8 <pvPortMalloc>
 800d480:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d482:	697b      	ldr	r3, [r7, #20]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d00e      	beq.n	800d4a6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d488:	2054      	movs	r0, #84	; 0x54
 800d48a:	f001 f98d 	bl	800e7a8 <pvPortMalloc>
 800d48e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d490:	69fb      	ldr	r3, [r7, #28]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d003      	beq.n	800d49e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d496:	69fb      	ldr	r3, [r7, #28]
 800d498:	697a      	ldr	r2, [r7, #20]
 800d49a:	631a      	str	r2, [r3, #48]	; 0x30
 800d49c:	e005      	b.n	800d4aa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d49e:	6978      	ldr	r0, [r7, #20]
 800d4a0:	f001 fa4e 	bl	800e940 <vPortFree>
 800d4a4:	e001      	b.n	800d4aa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d4aa:	69fb      	ldr	r3, [r7, #28]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d017      	beq.n	800d4e0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d4b0:	69fb      	ldr	r3, [r7, #28]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d4b8:	88fa      	ldrh	r2, [r7, #6]
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	9303      	str	r3, [sp, #12]
 800d4be:	69fb      	ldr	r3, [r7, #28]
 800d4c0:	9302      	str	r3, [sp, #8]
 800d4c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4c4:	9301      	str	r3, [sp, #4]
 800d4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4c8:	9300      	str	r3, [sp, #0]
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	68b9      	ldr	r1, [r7, #8]
 800d4ce:	68f8      	ldr	r0, [r7, #12]
 800d4d0:	f000 f80e 	bl	800d4f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d4d4:	69f8      	ldr	r0, [r7, #28]
 800d4d6:	f000 f893 	bl	800d600 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d4da:	2301      	movs	r3, #1
 800d4dc:	61bb      	str	r3, [r7, #24]
 800d4de:	e002      	b.n	800d4e6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d4e0:	f04f 33ff 	mov.w	r3, #4294967295
 800d4e4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d4e6:	69bb      	ldr	r3, [r7, #24]
	}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3720      	adds	r7, #32
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b088      	sub	sp, #32
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	60f8      	str	r0, [r7, #12]
 800d4f8:	60b9      	str	r1, [r7, #8]
 800d4fa:	607a      	str	r2, [r7, #4]
 800d4fc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d508:	3b01      	subs	r3, #1
 800d50a:	009b      	lsls	r3, r3, #2
 800d50c:	4413      	add	r3, r2
 800d50e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	f023 0307 	bic.w	r3, r3, #7
 800d516:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d518:	69bb      	ldr	r3, [r7, #24]
 800d51a:	f003 0307 	and.w	r3, r3, #7
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d00a      	beq.n	800d538 <prvInitialiseNewTask+0x48>
	__asm volatile
 800d522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d526:	f383 8811 	msr	BASEPRI, r3
 800d52a:	f3bf 8f6f 	isb	sy
 800d52e:	f3bf 8f4f 	dsb	sy
 800d532:	617b      	str	r3, [r7, #20]
}
 800d534:	bf00      	nop
 800d536:	e7fe      	b.n	800d536 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d538:	68bb      	ldr	r3, [r7, #8]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d01f      	beq.n	800d57e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d53e:	2300      	movs	r3, #0
 800d540:	61fb      	str	r3, [r7, #28]
 800d542:	e012      	b.n	800d56a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d544:	68ba      	ldr	r2, [r7, #8]
 800d546:	69fb      	ldr	r3, [r7, #28]
 800d548:	4413      	add	r3, r2
 800d54a:	7819      	ldrb	r1, [r3, #0]
 800d54c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d54e:	69fb      	ldr	r3, [r7, #28]
 800d550:	4413      	add	r3, r2
 800d552:	3334      	adds	r3, #52	; 0x34
 800d554:	460a      	mov	r2, r1
 800d556:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d558:	68ba      	ldr	r2, [r7, #8]
 800d55a:	69fb      	ldr	r3, [r7, #28]
 800d55c:	4413      	add	r3, r2
 800d55e:	781b      	ldrb	r3, [r3, #0]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d006      	beq.n	800d572 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d564:	69fb      	ldr	r3, [r7, #28]
 800d566:	3301      	adds	r3, #1
 800d568:	61fb      	str	r3, [r7, #28]
 800d56a:	69fb      	ldr	r3, [r7, #28]
 800d56c:	2b0f      	cmp	r3, #15
 800d56e:	d9e9      	bls.n	800d544 <prvInitialiseNewTask+0x54>
 800d570:	e000      	b.n	800d574 <prvInitialiseNewTask+0x84>
			{
				break;
 800d572:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d576:	2200      	movs	r2, #0
 800d578:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d57c:	e003      	b.n	800d586 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d580:	2200      	movs	r2, #0
 800d582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d588:	2b06      	cmp	r3, #6
 800d58a:	d901      	bls.n	800d590 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d58c:	2306      	movs	r3, #6
 800d58e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d592:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d594:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d598:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d59a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d59e:	2200      	movs	r2, #0
 800d5a0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d5a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5a4:	3304      	adds	r3, #4
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f7ff fabc 	bl	800cb24 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ae:	3318      	adds	r3, #24
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7ff fab7 	bl	800cb24 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d5ba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5be:	f1c3 0207 	rsb	r2, r3, #7
 800d5c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5c4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d5ca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d5da:	683a      	ldr	r2, [r7, #0]
 800d5dc:	68f9      	ldr	r1, [r7, #12]
 800d5de:	69b8      	ldr	r0, [r7, #24]
 800d5e0:	f000 fed6 	bl	800e390 <pxPortInitialiseStack>
 800d5e4:	4602      	mov	r2, r0
 800d5e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d5ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d002      	beq.n	800d5f6 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d5f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d5f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d5f6:	bf00      	nop
 800d5f8:	3720      	adds	r7, #32
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}
	...

0800d600 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b082      	sub	sp, #8
 800d604:	af00      	add	r7, sp, #0
 800d606:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d608:	f000 ffec 	bl	800e5e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d60c:	4b2a      	ldr	r3, [pc, #168]	; (800d6b8 <prvAddNewTaskToReadyList+0xb8>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	3301      	adds	r3, #1
 800d612:	4a29      	ldr	r2, [pc, #164]	; (800d6b8 <prvAddNewTaskToReadyList+0xb8>)
 800d614:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d616:	4b29      	ldr	r3, [pc, #164]	; (800d6bc <prvAddNewTaskToReadyList+0xbc>)
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d109      	bne.n	800d632 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d61e:	4a27      	ldr	r2, [pc, #156]	; (800d6bc <prvAddNewTaskToReadyList+0xbc>)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d624:	4b24      	ldr	r3, [pc, #144]	; (800d6b8 <prvAddNewTaskToReadyList+0xb8>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	2b01      	cmp	r3, #1
 800d62a:	d110      	bne.n	800d64e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d62c:	f000 fce8 	bl	800e000 <prvInitialiseTaskLists>
 800d630:	e00d      	b.n	800d64e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d632:	4b23      	ldr	r3, [pc, #140]	; (800d6c0 <prvAddNewTaskToReadyList+0xc0>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d109      	bne.n	800d64e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d63a:	4b20      	ldr	r3, [pc, #128]	; (800d6bc <prvAddNewTaskToReadyList+0xbc>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d644:	429a      	cmp	r2, r3
 800d646:	d802      	bhi.n	800d64e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d648:	4a1c      	ldr	r2, [pc, #112]	; (800d6bc <prvAddNewTaskToReadyList+0xbc>)
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d64e:	4b1d      	ldr	r3, [pc, #116]	; (800d6c4 <prvAddNewTaskToReadyList+0xc4>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	3301      	adds	r3, #1
 800d654:	4a1b      	ldr	r2, [pc, #108]	; (800d6c4 <prvAddNewTaskToReadyList+0xc4>)
 800d656:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d65c:	2201      	movs	r2, #1
 800d65e:	409a      	lsls	r2, r3
 800d660:	4b19      	ldr	r3, [pc, #100]	; (800d6c8 <prvAddNewTaskToReadyList+0xc8>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4313      	orrs	r3, r2
 800d666:	4a18      	ldr	r2, [pc, #96]	; (800d6c8 <prvAddNewTaskToReadyList+0xc8>)
 800d668:	6013      	str	r3, [r2, #0]
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d66e:	4613      	mov	r3, r2
 800d670:	009b      	lsls	r3, r3, #2
 800d672:	4413      	add	r3, r2
 800d674:	009b      	lsls	r3, r3, #2
 800d676:	4a15      	ldr	r2, [pc, #84]	; (800d6cc <prvAddNewTaskToReadyList+0xcc>)
 800d678:	441a      	add	r2, r3
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	3304      	adds	r3, #4
 800d67e:	4619      	mov	r1, r3
 800d680:	4610      	mov	r0, r2
 800d682:	f7ff fa5c 	bl	800cb3e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d686:	f000 ffdd 	bl	800e644 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d68a:	4b0d      	ldr	r3, [pc, #52]	; (800d6c0 <prvAddNewTaskToReadyList+0xc0>)
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d00e      	beq.n	800d6b0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d692:	4b0a      	ldr	r3, [pc, #40]	; (800d6bc <prvAddNewTaskToReadyList+0xbc>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d69c:	429a      	cmp	r2, r3
 800d69e:	d207      	bcs.n	800d6b0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d6a0:	4b0b      	ldr	r3, [pc, #44]	; (800d6d0 <prvAddNewTaskToReadyList+0xd0>)
 800d6a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6a6:	601a      	str	r2, [r3, #0]
 800d6a8:	f3bf 8f4f 	dsb	sy
 800d6ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d6b0:	bf00      	nop
 800d6b2:	3708      	adds	r7, #8
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}
 800d6b8:	20002c20 	.word	0x20002c20
 800d6bc:	20002b20 	.word	0x20002b20
 800d6c0:	20002c2c 	.word	0x20002c2c
 800d6c4:	20002c3c 	.word	0x20002c3c
 800d6c8:	20002c28 	.word	0x20002c28
 800d6cc:	20002b24 	.word	0x20002b24
 800d6d0:	e000ed04 	.word	0xe000ed04

0800d6d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b084      	sub	sp, #16
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d6dc:	2300      	movs	r3, #0
 800d6de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d017      	beq.n	800d716 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d6e6:	4b13      	ldr	r3, [pc, #76]	; (800d734 <vTaskDelay+0x60>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d00a      	beq.n	800d704 <vTaskDelay+0x30>
	__asm volatile
 800d6ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6f2:	f383 8811 	msr	BASEPRI, r3
 800d6f6:	f3bf 8f6f 	isb	sy
 800d6fa:	f3bf 8f4f 	dsb	sy
 800d6fe:	60bb      	str	r3, [r7, #8]
}
 800d700:	bf00      	nop
 800d702:	e7fe      	b.n	800d702 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d704:	f000 f99c 	bl	800da40 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d708:	2100      	movs	r1, #0
 800d70a:	6878      	ldr	r0, [r7, #4]
 800d70c:	f000 fdda 	bl	800e2c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d710:	f000 f9a4 	bl	800da5c <xTaskResumeAll>
 800d714:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d107      	bne.n	800d72c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d71c:	4b06      	ldr	r3, [pc, #24]	; (800d738 <vTaskDelay+0x64>)
 800d71e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d722:	601a      	str	r2, [r3, #0]
 800d724:	f3bf 8f4f 	dsb	sy
 800d728:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d72c:	bf00      	nop
 800d72e:	3710      	adds	r7, #16
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}
 800d734:	20002c48 	.word	0x20002c48
 800d738:	e000ed04 	.word	0xe000ed04

0800d73c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b084      	sub	sp, #16
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d744:	f000 ff4e 	bl	800e5e4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d102      	bne.n	800d754 <vTaskSuspend+0x18>
 800d74e:	4b3c      	ldr	r3, [pc, #240]	; (800d840 <vTaskSuspend+0x104>)
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	e000      	b.n	800d756 <vTaskSuspend+0x1a>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	3304      	adds	r3, #4
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7ff fa4b 	bl	800cbf8 <uxListRemove>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d115      	bne.n	800d794 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d76c:	4935      	ldr	r1, [pc, #212]	; (800d844 <vTaskSuspend+0x108>)
 800d76e:	4613      	mov	r3, r2
 800d770:	009b      	lsls	r3, r3, #2
 800d772:	4413      	add	r3, r2
 800d774:	009b      	lsls	r3, r3, #2
 800d776:	440b      	add	r3, r1
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d10a      	bne.n	800d794 <vTaskSuspend+0x58>
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d782:	2201      	movs	r2, #1
 800d784:	fa02 f303 	lsl.w	r3, r2, r3
 800d788:	43da      	mvns	r2, r3
 800d78a:	4b2f      	ldr	r3, [pc, #188]	; (800d848 <vTaskSuspend+0x10c>)
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	4013      	ands	r3, r2
 800d790:	4a2d      	ldr	r2, [pc, #180]	; (800d848 <vTaskSuspend+0x10c>)
 800d792:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d004      	beq.n	800d7a6 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	3318      	adds	r3, #24
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	f7ff fa29 	bl	800cbf8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	3304      	adds	r3, #4
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	4827      	ldr	r0, [pc, #156]	; (800d84c <vTaskSuspend+0x110>)
 800d7ae:	f7ff f9c6 	bl	800cb3e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d7b8:	b2db      	uxtb	r3, r3
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d103      	bne.n	800d7c6 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800d7c6:	f000 ff3d 	bl	800e644 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800d7ca:	4b21      	ldr	r3, [pc, #132]	; (800d850 <vTaskSuspend+0x114>)
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d005      	beq.n	800d7de <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800d7d2:	f000 ff07 	bl	800e5e4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800d7d6:	f000 fcb1 	bl	800e13c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800d7da:	f000 ff33 	bl	800e644 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800d7de:	4b18      	ldr	r3, [pc, #96]	; (800d840 <vTaskSuspend+0x104>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	68fa      	ldr	r2, [r7, #12]
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	d127      	bne.n	800d838 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 800d7e8:	4b19      	ldr	r3, [pc, #100]	; (800d850 <vTaskSuspend+0x114>)
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d017      	beq.n	800d820 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800d7f0:	4b18      	ldr	r3, [pc, #96]	; (800d854 <vTaskSuspend+0x118>)
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d00a      	beq.n	800d80e <vTaskSuspend+0xd2>
	__asm volatile
 800d7f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7fc:	f383 8811 	msr	BASEPRI, r3
 800d800:	f3bf 8f6f 	isb	sy
 800d804:	f3bf 8f4f 	dsb	sy
 800d808:	60bb      	str	r3, [r7, #8]
}
 800d80a:	bf00      	nop
 800d80c:	e7fe      	b.n	800d80c <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 800d80e:	4b12      	ldr	r3, [pc, #72]	; (800d858 <vTaskSuspend+0x11c>)
 800d810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d814:	601a      	str	r2, [r3, #0]
 800d816:	f3bf 8f4f 	dsb	sy
 800d81a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d81e:	e00b      	b.n	800d838 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800d820:	4b0a      	ldr	r3, [pc, #40]	; (800d84c <vTaskSuspend+0x110>)
 800d822:	681a      	ldr	r2, [r3, #0]
 800d824:	4b0d      	ldr	r3, [pc, #52]	; (800d85c <vTaskSuspend+0x120>)
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	429a      	cmp	r2, r3
 800d82a:	d103      	bne.n	800d834 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 800d82c:	4b04      	ldr	r3, [pc, #16]	; (800d840 <vTaskSuspend+0x104>)
 800d82e:	2200      	movs	r2, #0
 800d830:	601a      	str	r2, [r3, #0]
	}
 800d832:	e001      	b.n	800d838 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 800d834:	f000 fa66 	bl	800dd04 <vTaskSwitchContext>
	}
 800d838:	bf00      	nop
 800d83a:	3710      	adds	r7, #16
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bd80      	pop	{r7, pc}
 800d840:	20002b20 	.word	0x20002b20
 800d844:	20002b24 	.word	0x20002b24
 800d848:	20002c28 	.word	0x20002c28
 800d84c:	20002c0c 	.word	0x20002c0c
 800d850:	20002c2c 	.word	0x20002c2c
 800d854:	20002c48 	.word	0x20002c48
 800d858:	e000ed04 	.word	0xe000ed04
 800d85c:	20002c20 	.word	0x20002c20

0800d860 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800d860:	b480      	push	{r7}
 800d862:	b087      	sub	sp, #28
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800d868:	2300      	movs	r3, #0
 800d86a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d10a      	bne.n	800d88c <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800d876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d87a:	f383 8811 	msr	BASEPRI, r3
 800d87e:	f3bf 8f6f 	isb	sy
 800d882:	f3bf 8f4f 	dsb	sy
 800d886:	60fb      	str	r3, [r7, #12]
}
 800d888:	bf00      	nop
 800d88a:	e7fe      	b.n	800d88a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d88c:	693b      	ldr	r3, [r7, #16]
 800d88e:	695b      	ldr	r3, [r3, #20]
 800d890:	4a0a      	ldr	r2, [pc, #40]	; (800d8bc <prvTaskIsTaskSuspended+0x5c>)
 800d892:	4293      	cmp	r3, r2
 800d894:	d10a      	bne.n	800d8ac <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d89a:	4a09      	ldr	r2, [pc, #36]	; (800d8c0 <prvTaskIsTaskSuspended+0x60>)
 800d89c:	4293      	cmp	r3, r2
 800d89e:	d005      	beq.n	800d8ac <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800d8a0:	693b      	ldr	r3, [r7, #16]
 800d8a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d101      	bne.n	800d8ac <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d8ac:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	371c      	adds	r7, #28
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b8:	4770      	bx	lr
 800d8ba:	bf00      	nop
 800d8bc:	20002c0c 	.word	0x20002c0c
 800d8c0:	20002be0 	.word	0x20002be0

0800d8c4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b084      	sub	sp, #16
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d10a      	bne.n	800d8ec <vTaskResume+0x28>
	__asm volatile
 800d8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8da:	f383 8811 	msr	BASEPRI, r3
 800d8de:	f3bf 8f6f 	isb	sy
 800d8e2:	f3bf 8f4f 	dsb	sy
 800d8e6:	60bb      	str	r3, [r7, #8]
}
 800d8e8:	bf00      	nop
 800d8ea:	e7fe      	b.n	800d8ea <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800d8ec:	4b20      	ldr	r3, [pc, #128]	; (800d970 <vTaskResume+0xac>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	68fa      	ldr	r2, [r7, #12]
 800d8f2:	429a      	cmp	r2, r3
 800d8f4:	d037      	beq.n	800d966 <vTaskResume+0xa2>
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d034      	beq.n	800d966 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 800d8fc:	f000 fe72 	bl	800e5e4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800d900:	68f8      	ldr	r0, [r7, #12]
 800d902:	f7ff ffad 	bl	800d860 <prvTaskIsTaskSuspended>
 800d906:	4603      	mov	r3, r0
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d02a      	beq.n	800d962 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	3304      	adds	r3, #4
 800d910:	4618      	mov	r0, r3
 800d912:	f7ff f971 	bl	800cbf8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d91a:	2201      	movs	r2, #1
 800d91c:	409a      	lsls	r2, r3
 800d91e:	4b15      	ldr	r3, [pc, #84]	; (800d974 <vTaskResume+0xb0>)
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	4313      	orrs	r3, r2
 800d924:	4a13      	ldr	r2, [pc, #76]	; (800d974 <vTaskResume+0xb0>)
 800d926:	6013      	str	r3, [r2, #0]
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d92c:	4613      	mov	r3, r2
 800d92e:	009b      	lsls	r3, r3, #2
 800d930:	4413      	add	r3, r2
 800d932:	009b      	lsls	r3, r3, #2
 800d934:	4a10      	ldr	r2, [pc, #64]	; (800d978 <vTaskResume+0xb4>)
 800d936:	441a      	add	r2, r3
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	3304      	adds	r3, #4
 800d93c:	4619      	mov	r1, r3
 800d93e:	4610      	mov	r0, r2
 800d940:	f7ff f8fd 	bl	800cb3e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d948:	4b09      	ldr	r3, [pc, #36]	; (800d970 <vTaskResume+0xac>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d94e:	429a      	cmp	r2, r3
 800d950:	d307      	bcc.n	800d962 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800d952:	4b0a      	ldr	r3, [pc, #40]	; (800d97c <vTaskResume+0xb8>)
 800d954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d958:	601a      	str	r2, [r3, #0]
 800d95a:	f3bf 8f4f 	dsb	sy
 800d95e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800d962:	f000 fe6f 	bl	800e644 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d966:	bf00      	nop
 800d968:	3710      	adds	r7, #16
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}
 800d96e:	bf00      	nop
 800d970:	20002b20 	.word	0x20002b20
 800d974:	20002c28 	.word	0x20002c28
 800d978:	20002b24 	.word	0x20002b24
 800d97c:	e000ed04 	.word	0xe000ed04

0800d980 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b08a      	sub	sp, #40	; 0x28
 800d984:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d986:	2300      	movs	r3, #0
 800d988:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d98a:	2300      	movs	r3, #0
 800d98c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d98e:	463a      	mov	r2, r7
 800d990:	1d39      	adds	r1, r7, #4
 800d992:	f107 0308 	add.w	r3, r7, #8
 800d996:	4618      	mov	r0, r3
 800d998:	f7f3 faf8 	bl	8000f8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d99c:	6839      	ldr	r1, [r7, #0]
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	68ba      	ldr	r2, [r7, #8]
 800d9a2:	9202      	str	r2, [sp, #8]
 800d9a4:	9301      	str	r3, [sp, #4]
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	9300      	str	r3, [sp, #0]
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	460a      	mov	r2, r1
 800d9ae:	491e      	ldr	r1, [pc, #120]	; (800da28 <vTaskStartScheduler+0xa8>)
 800d9b0:	481e      	ldr	r0, [pc, #120]	; (800da2c <vTaskStartScheduler+0xac>)
 800d9b2:	f7ff fcfb 	bl	800d3ac <xTaskCreateStatic>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	4a1d      	ldr	r2, [pc, #116]	; (800da30 <vTaskStartScheduler+0xb0>)
 800d9ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d9bc:	4b1c      	ldr	r3, [pc, #112]	; (800da30 <vTaskStartScheduler+0xb0>)
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d002      	beq.n	800d9ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d9c4:	2301      	movs	r3, #1
 800d9c6:	617b      	str	r3, [r7, #20]
 800d9c8:	e001      	b.n	800d9ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	2b01      	cmp	r3, #1
 800d9d2:	d116      	bne.n	800da02 <vTaskStartScheduler+0x82>
	__asm volatile
 800d9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9d8:	f383 8811 	msr	BASEPRI, r3
 800d9dc:	f3bf 8f6f 	isb	sy
 800d9e0:	f3bf 8f4f 	dsb	sy
 800d9e4:	613b      	str	r3, [r7, #16]
}
 800d9e6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d9e8:	4b12      	ldr	r3, [pc, #72]	; (800da34 <vTaskStartScheduler+0xb4>)
 800d9ea:	f04f 32ff 	mov.w	r2, #4294967295
 800d9ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d9f0:	4b11      	ldr	r3, [pc, #68]	; (800da38 <vTaskStartScheduler+0xb8>)
 800d9f2:	2201      	movs	r2, #1
 800d9f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d9f6:	4b11      	ldr	r3, [pc, #68]	; (800da3c <vTaskStartScheduler+0xbc>)
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d9fc:	f000 fd50 	bl	800e4a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800da00:	e00e      	b.n	800da20 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800da02:	697b      	ldr	r3, [r7, #20]
 800da04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da08:	d10a      	bne.n	800da20 <vTaskStartScheduler+0xa0>
	__asm volatile
 800da0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da0e:	f383 8811 	msr	BASEPRI, r3
 800da12:	f3bf 8f6f 	isb	sy
 800da16:	f3bf 8f4f 	dsb	sy
 800da1a:	60fb      	str	r3, [r7, #12]
}
 800da1c:	bf00      	nop
 800da1e:	e7fe      	b.n	800da1e <vTaskStartScheduler+0x9e>
}
 800da20:	bf00      	nop
 800da22:	3718      	adds	r7, #24
 800da24:	46bd      	mov	sp, r7
 800da26:	bd80      	pop	{r7, pc}
 800da28:	08013f74 	.word	0x08013f74
 800da2c:	0800dfd1 	.word	0x0800dfd1
 800da30:	20002c44 	.word	0x20002c44
 800da34:	20002c40 	.word	0x20002c40
 800da38:	20002c2c 	.word	0x20002c2c
 800da3c:	20002c24 	.word	0x20002c24

0800da40 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800da40:	b480      	push	{r7}
 800da42:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800da44:	4b04      	ldr	r3, [pc, #16]	; (800da58 <vTaskSuspendAll+0x18>)
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	3301      	adds	r3, #1
 800da4a:	4a03      	ldr	r2, [pc, #12]	; (800da58 <vTaskSuspendAll+0x18>)
 800da4c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800da4e:	bf00      	nop
 800da50:	46bd      	mov	sp, r7
 800da52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da56:	4770      	bx	lr
 800da58:	20002c48 	.word	0x20002c48

0800da5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b084      	sub	sp, #16
 800da60:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800da62:	2300      	movs	r3, #0
 800da64:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800da66:	2300      	movs	r3, #0
 800da68:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800da6a:	4b41      	ldr	r3, [pc, #260]	; (800db70 <xTaskResumeAll+0x114>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d10a      	bne.n	800da88 <xTaskResumeAll+0x2c>
	__asm volatile
 800da72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da76:	f383 8811 	msr	BASEPRI, r3
 800da7a:	f3bf 8f6f 	isb	sy
 800da7e:	f3bf 8f4f 	dsb	sy
 800da82:	603b      	str	r3, [r7, #0]
}
 800da84:	bf00      	nop
 800da86:	e7fe      	b.n	800da86 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800da88:	f000 fdac 	bl	800e5e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800da8c:	4b38      	ldr	r3, [pc, #224]	; (800db70 <xTaskResumeAll+0x114>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	3b01      	subs	r3, #1
 800da92:	4a37      	ldr	r2, [pc, #220]	; (800db70 <xTaskResumeAll+0x114>)
 800da94:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da96:	4b36      	ldr	r3, [pc, #216]	; (800db70 <xTaskResumeAll+0x114>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d161      	bne.n	800db62 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800da9e:	4b35      	ldr	r3, [pc, #212]	; (800db74 <xTaskResumeAll+0x118>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d05d      	beq.n	800db62 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800daa6:	e02e      	b.n	800db06 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800daa8:	4b33      	ldr	r3, [pc, #204]	; (800db78 <xTaskResumeAll+0x11c>)
 800daaa:	68db      	ldr	r3, [r3, #12]
 800daac:	68db      	ldr	r3, [r3, #12]
 800daae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	3318      	adds	r3, #24
 800dab4:	4618      	mov	r0, r3
 800dab6:	f7ff f89f 	bl	800cbf8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	3304      	adds	r3, #4
 800dabe:	4618      	mov	r0, r3
 800dac0:	f7ff f89a 	bl	800cbf8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dac8:	2201      	movs	r2, #1
 800daca:	409a      	lsls	r2, r3
 800dacc:	4b2b      	ldr	r3, [pc, #172]	; (800db7c <xTaskResumeAll+0x120>)
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	4313      	orrs	r3, r2
 800dad2:	4a2a      	ldr	r2, [pc, #168]	; (800db7c <xTaskResumeAll+0x120>)
 800dad4:	6013      	str	r3, [r2, #0]
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dada:	4613      	mov	r3, r2
 800dadc:	009b      	lsls	r3, r3, #2
 800dade:	4413      	add	r3, r2
 800dae0:	009b      	lsls	r3, r3, #2
 800dae2:	4a27      	ldr	r2, [pc, #156]	; (800db80 <xTaskResumeAll+0x124>)
 800dae4:	441a      	add	r2, r3
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	3304      	adds	r3, #4
 800daea:	4619      	mov	r1, r3
 800daec:	4610      	mov	r0, r2
 800daee:	f7ff f826 	bl	800cb3e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800daf6:	4b23      	ldr	r3, [pc, #140]	; (800db84 <xTaskResumeAll+0x128>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d302      	bcc.n	800db06 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800db00:	4b21      	ldr	r3, [pc, #132]	; (800db88 <xTaskResumeAll+0x12c>)
 800db02:	2201      	movs	r2, #1
 800db04:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800db06:	4b1c      	ldr	r3, [pc, #112]	; (800db78 <xTaskResumeAll+0x11c>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d1cc      	bne.n	800daa8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d001      	beq.n	800db18 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800db14:	f000 fb12 	bl	800e13c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800db18:	4b1c      	ldr	r3, [pc, #112]	; (800db8c <xTaskResumeAll+0x130>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d010      	beq.n	800db46 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800db24:	f000 f836 	bl	800db94 <xTaskIncrementTick>
 800db28:	4603      	mov	r3, r0
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d002      	beq.n	800db34 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800db2e:	4b16      	ldr	r3, [pc, #88]	; (800db88 <xTaskResumeAll+0x12c>)
 800db30:	2201      	movs	r2, #1
 800db32:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	3b01      	subs	r3, #1
 800db38:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d1f1      	bne.n	800db24 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800db40:	4b12      	ldr	r3, [pc, #72]	; (800db8c <xTaskResumeAll+0x130>)
 800db42:	2200      	movs	r2, #0
 800db44:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800db46:	4b10      	ldr	r3, [pc, #64]	; (800db88 <xTaskResumeAll+0x12c>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d009      	beq.n	800db62 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800db4e:	2301      	movs	r3, #1
 800db50:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800db52:	4b0f      	ldr	r3, [pc, #60]	; (800db90 <xTaskResumeAll+0x134>)
 800db54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db58:	601a      	str	r2, [r3, #0]
 800db5a:	f3bf 8f4f 	dsb	sy
 800db5e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800db62:	f000 fd6f 	bl	800e644 <vPortExitCritical>

	return xAlreadyYielded;
 800db66:	68bb      	ldr	r3, [r7, #8]
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3710      	adds	r7, #16
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}
 800db70:	20002c48 	.word	0x20002c48
 800db74:	20002c20 	.word	0x20002c20
 800db78:	20002be0 	.word	0x20002be0
 800db7c:	20002c28 	.word	0x20002c28
 800db80:	20002b24 	.word	0x20002b24
 800db84:	20002b20 	.word	0x20002b20
 800db88:	20002c34 	.word	0x20002c34
 800db8c:	20002c30 	.word	0x20002c30
 800db90:	e000ed04 	.word	0xe000ed04

0800db94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b086      	sub	sp, #24
 800db98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800db9a:	2300      	movs	r3, #0
 800db9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db9e:	4b4e      	ldr	r3, [pc, #312]	; (800dcd8 <xTaskIncrementTick+0x144>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	f040 808e 	bne.w	800dcc4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800dba8:	4b4c      	ldr	r3, [pc, #304]	; (800dcdc <xTaskIncrementTick+0x148>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	3301      	adds	r3, #1
 800dbae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800dbb0:	4a4a      	ldr	r2, [pc, #296]	; (800dcdc <xTaskIncrementTick+0x148>)
 800dbb2:	693b      	ldr	r3, [r7, #16]
 800dbb4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d120      	bne.n	800dbfe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800dbbc:	4b48      	ldr	r3, [pc, #288]	; (800dce0 <xTaskIncrementTick+0x14c>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d00a      	beq.n	800dbdc <xTaskIncrementTick+0x48>
	__asm volatile
 800dbc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbca:	f383 8811 	msr	BASEPRI, r3
 800dbce:	f3bf 8f6f 	isb	sy
 800dbd2:	f3bf 8f4f 	dsb	sy
 800dbd6:	603b      	str	r3, [r7, #0]
}
 800dbd8:	bf00      	nop
 800dbda:	e7fe      	b.n	800dbda <xTaskIncrementTick+0x46>
 800dbdc:	4b40      	ldr	r3, [pc, #256]	; (800dce0 <xTaskIncrementTick+0x14c>)
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	60fb      	str	r3, [r7, #12]
 800dbe2:	4b40      	ldr	r3, [pc, #256]	; (800dce4 <xTaskIncrementTick+0x150>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	4a3e      	ldr	r2, [pc, #248]	; (800dce0 <xTaskIncrementTick+0x14c>)
 800dbe8:	6013      	str	r3, [r2, #0]
 800dbea:	4a3e      	ldr	r2, [pc, #248]	; (800dce4 <xTaskIncrementTick+0x150>)
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	6013      	str	r3, [r2, #0]
 800dbf0:	4b3d      	ldr	r3, [pc, #244]	; (800dce8 <xTaskIncrementTick+0x154>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	3301      	adds	r3, #1
 800dbf6:	4a3c      	ldr	r2, [pc, #240]	; (800dce8 <xTaskIncrementTick+0x154>)
 800dbf8:	6013      	str	r3, [r2, #0]
 800dbfa:	f000 fa9f 	bl	800e13c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dbfe:	4b3b      	ldr	r3, [pc, #236]	; (800dcec <xTaskIncrementTick+0x158>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	693a      	ldr	r2, [r7, #16]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d348      	bcc.n	800dc9a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dc08:	4b35      	ldr	r3, [pc, #212]	; (800dce0 <xTaskIncrementTick+0x14c>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d104      	bne.n	800dc1c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc12:	4b36      	ldr	r3, [pc, #216]	; (800dcec <xTaskIncrementTick+0x158>)
 800dc14:	f04f 32ff 	mov.w	r2, #4294967295
 800dc18:	601a      	str	r2, [r3, #0]
					break;
 800dc1a:	e03e      	b.n	800dc9a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc1c:	4b30      	ldr	r3, [pc, #192]	; (800dce0 <xTaskIncrementTick+0x14c>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	68db      	ldr	r3, [r3, #12]
 800dc22:	68db      	ldr	r3, [r3, #12]
 800dc24:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dc26:	68bb      	ldr	r3, [r7, #8]
 800dc28:	685b      	ldr	r3, [r3, #4]
 800dc2a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800dc2c:	693a      	ldr	r2, [r7, #16]
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	429a      	cmp	r2, r3
 800dc32:	d203      	bcs.n	800dc3c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dc34:	4a2d      	ldr	r2, [pc, #180]	; (800dcec <xTaskIncrementTick+0x158>)
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dc3a:	e02e      	b.n	800dc9a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc3c:	68bb      	ldr	r3, [r7, #8]
 800dc3e:	3304      	adds	r3, #4
 800dc40:	4618      	mov	r0, r3
 800dc42:	f7fe ffd9 	bl	800cbf8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d004      	beq.n	800dc58 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	3318      	adds	r3, #24
 800dc52:	4618      	mov	r0, r3
 800dc54:	f7fe ffd0 	bl	800cbf8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc5c:	2201      	movs	r2, #1
 800dc5e:	409a      	lsls	r2, r3
 800dc60:	4b23      	ldr	r3, [pc, #140]	; (800dcf0 <xTaskIncrementTick+0x15c>)
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	4313      	orrs	r3, r2
 800dc66:	4a22      	ldr	r2, [pc, #136]	; (800dcf0 <xTaskIncrementTick+0x15c>)
 800dc68:	6013      	str	r3, [r2, #0]
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc6e:	4613      	mov	r3, r2
 800dc70:	009b      	lsls	r3, r3, #2
 800dc72:	4413      	add	r3, r2
 800dc74:	009b      	lsls	r3, r3, #2
 800dc76:	4a1f      	ldr	r2, [pc, #124]	; (800dcf4 <xTaskIncrementTick+0x160>)
 800dc78:	441a      	add	r2, r3
 800dc7a:	68bb      	ldr	r3, [r7, #8]
 800dc7c:	3304      	adds	r3, #4
 800dc7e:	4619      	mov	r1, r3
 800dc80:	4610      	mov	r0, r2
 800dc82:	f7fe ff5c 	bl	800cb3e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc8a:	4b1b      	ldr	r3, [pc, #108]	; (800dcf8 <xTaskIncrementTick+0x164>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc90:	429a      	cmp	r2, r3
 800dc92:	d3b9      	bcc.n	800dc08 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800dc94:	2301      	movs	r3, #1
 800dc96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dc98:	e7b6      	b.n	800dc08 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dc9a:	4b17      	ldr	r3, [pc, #92]	; (800dcf8 <xTaskIncrementTick+0x164>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dca0:	4914      	ldr	r1, [pc, #80]	; (800dcf4 <xTaskIncrementTick+0x160>)
 800dca2:	4613      	mov	r3, r2
 800dca4:	009b      	lsls	r3, r3, #2
 800dca6:	4413      	add	r3, r2
 800dca8:	009b      	lsls	r3, r3, #2
 800dcaa:	440b      	add	r3, r1
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	2b01      	cmp	r3, #1
 800dcb0:	d901      	bls.n	800dcb6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800dcb2:	2301      	movs	r3, #1
 800dcb4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dcb6:	4b11      	ldr	r3, [pc, #68]	; (800dcfc <xTaskIncrementTick+0x168>)
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d007      	beq.n	800dcce <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800dcbe:	2301      	movs	r3, #1
 800dcc0:	617b      	str	r3, [r7, #20]
 800dcc2:	e004      	b.n	800dcce <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dcc4:	4b0e      	ldr	r3, [pc, #56]	; (800dd00 <xTaskIncrementTick+0x16c>)
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	3301      	adds	r3, #1
 800dcca:	4a0d      	ldr	r2, [pc, #52]	; (800dd00 <xTaskIncrementTick+0x16c>)
 800dccc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dcce:	697b      	ldr	r3, [r7, #20]
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3718      	adds	r7, #24
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	20002c48 	.word	0x20002c48
 800dcdc:	20002c24 	.word	0x20002c24
 800dce0:	20002bd8 	.word	0x20002bd8
 800dce4:	20002bdc 	.word	0x20002bdc
 800dce8:	20002c38 	.word	0x20002c38
 800dcec:	20002c40 	.word	0x20002c40
 800dcf0:	20002c28 	.word	0x20002c28
 800dcf4:	20002b24 	.word	0x20002b24
 800dcf8:	20002b20 	.word	0x20002b20
 800dcfc:	20002c34 	.word	0x20002c34
 800dd00:	20002c30 	.word	0x20002c30

0800dd04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dd04:	b480      	push	{r7}
 800dd06:	b087      	sub	sp, #28
 800dd08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dd0a:	4b27      	ldr	r3, [pc, #156]	; (800dda8 <vTaskSwitchContext+0xa4>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d003      	beq.n	800dd1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dd12:	4b26      	ldr	r3, [pc, #152]	; (800ddac <vTaskSwitchContext+0xa8>)
 800dd14:	2201      	movs	r2, #1
 800dd16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dd18:	e03f      	b.n	800dd9a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800dd1a:	4b24      	ldr	r3, [pc, #144]	; (800ddac <vTaskSwitchContext+0xa8>)
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd20:	4b23      	ldr	r3, [pc, #140]	; (800ddb0 <vTaskSwitchContext+0xac>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	fab3 f383 	clz	r3, r3
 800dd2c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800dd2e:	7afb      	ldrb	r3, [r7, #11]
 800dd30:	f1c3 031f 	rsb	r3, r3, #31
 800dd34:	617b      	str	r3, [r7, #20]
 800dd36:	491f      	ldr	r1, [pc, #124]	; (800ddb4 <vTaskSwitchContext+0xb0>)
 800dd38:	697a      	ldr	r2, [r7, #20]
 800dd3a:	4613      	mov	r3, r2
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	4413      	add	r3, r2
 800dd40:	009b      	lsls	r3, r3, #2
 800dd42:	440b      	add	r3, r1
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d10a      	bne.n	800dd60 <vTaskSwitchContext+0x5c>
	__asm volatile
 800dd4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd4e:	f383 8811 	msr	BASEPRI, r3
 800dd52:	f3bf 8f6f 	isb	sy
 800dd56:	f3bf 8f4f 	dsb	sy
 800dd5a:	607b      	str	r3, [r7, #4]
}
 800dd5c:	bf00      	nop
 800dd5e:	e7fe      	b.n	800dd5e <vTaskSwitchContext+0x5a>
 800dd60:	697a      	ldr	r2, [r7, #20]
 800dd62:	4613      	mov	r3, r2
 800dd64:	009b      	lsls	r3, r3, #2
 800dd66:	4413      	add	r3, r2
 800dd68:	009b      	lsls	r3, r3, #2
 800dd6a:	4a12      	ldr	r2, [pc, #72]	; (800ddb4 <vTaskSwitchContext+0xb0>)
 800dd6c:	4413      	add	r3, r2
 800dd6e:	613b      	str	r3, [r7, #16]
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	685b      	ldr	r3, [r3, #4]
 800dd74:	685a      	ldr	r2, [r3, #4]
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	605a      	str	r2, [r3, #4]
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	685a      	ldr	r2, [r3, #4]
 800dd7e:	693b      	ldr	r3, [r7, #16]
 800dd80:	3308      	adds	r3, #8
 800dd82:	429a      	cmp	r2, r3
 800dd84:	d104      	bne.n	800dd90 <vTaskSwitchContext+0x8c>
 800dd86:	693b      	ldr	r3, [r7, #16]
 800dd88:	685b      	ldr	r3, [r3, #4]
 800dd8a:	685a      	ldr	r2, [r3, #4]
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	605a      	str	r2, [r3, #4]
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	685b      	ldr	r3, [r3, #4]
 800dd94:	68db      	ldr	r3, [r3, #12]
 800dd96:	4a08      	ldr	r2, [pc, #32]	; (800ddb8 <vTaskSwitchContext+0xb4>)
 800dd98:	6013      	str	r3, [r2, #0]
}
 800dd9a:	bf00      	nop
 800dd9c:	371c      	adds	r7, #28
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda4:	4770      	bx	lr
 800dda6:	bf00      	nop
 800dda8:	20002c48 	.word	0x20002c48
 800ddac:	20002c34 	.word	0x20002c34
 800ddb0:	20002c28 	.word	0x20002c28
 800ddb4:	20002b24 	.word	0x20002b24
 800ddb8:	20002b20 	.word	0x20002b20

0800ddbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b084      	sub	sp, #16
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d10a      	bne.n	800dde2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ddcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddd0:	f383 8811 	msr	BASEPRI, r3
 800ddd4:	f3bf 8f6f 	isb	sy
 800ddd8:	f3bf 8f4f 	dsb	sy
 800dddc:	60fb      	str	r3, [r7, #12]
}
 800ddde:	bf00      	nop
 800dde0:	e7fe      	b.n	800dde0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dde2:	4b07      	ldr	r3, [pc, #28]	; (800de00 <vTaskPlaceOnEventList+0x44>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	3318      	adds	r3, #24
 800dde8:	4619      	mov	r1, r3
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	f7fe fecb 	bl	800cb86 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ddf0:	2101      	movs	r1, #1
 800ddf2:	6838      	ldr	r0, [r7, #0]
 800ddf4:	f000 fa66 	bl	800e2c4 <prvAddCurrentTaskToDelayedList>
}
 800ddf8:	bf00      	nop
 800ddfa:	3710      	adds	r7, #16
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bd80      	pop	{r7, pc}
 800de00:	20002b20 	.word	0x20002b20

0800de04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b086      	sub	sp, #24
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	68db      	ldr	r3, [r3, #12]
 800de10:	68db      	ldr	r3, [r3, #12]
 800de12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d10a      	bne.n	800de30 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800de1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de1e:	f383 8811 	msr	BASEPRI, r3
 800de22:	f3bf 8f6f 	isb	sy
 800de26:	f3bf 8f4f 	dsb	sy
 800de2a:	60fb      	str	r3, [r7, #12]
}
 800de2c:	bf00      	nop
 800de2e:	e7fe      	b.n	800de2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	3318      	adds	r3, #24
 800de34:	4618      	mov	r0, r3
 800de36:	f7fe fedf 	bl	800cbf8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de3a:	4b1d      	ldr	r3, [pc, #116]	; (800deb0 <xTaskRemoveFromEventList+0xac>)
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d11c      	bne.n	800de7c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800de42:	693b      	ldr	r3, [r7, #16]
 800de44:	3304      	adds	r3, #4
 800de46:	4618      	mov	r0, r3
 800de48:	f7fe fed6 	bl	800cbf8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800de4c:	693b      	ldr	r3, [r7, #16]
 800de4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de50:	2201      	movs	r2, #1
 800de52:	409a      	lsls	r2, r3
 800de54:	4b17      	ldr	r3, [pc, #92]	; (800deb4 <xTaskRemoveFromEventList+0xb0>)
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	4313      	orrs	r3, r2
 800de5a:	4a16      	ldr	r2, [pc, #88]	; (800deb4 <xTaskRemoveFromEventList+0xb0>)
 800de5c:	6013      	str	r3, [r2, #0]
 800de5e:	693b      	ldr	r3, [r7, #16]
 800de60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de62:	4613      	mov	r3, r2
 800de64:	009b      	lsls	r3, r3, #2
 800de66:	4413      	add	r3, r2
 800de68:	009b      	lsls	r3, r3, #2
 800de6a:	4a13      	ldr	r2, [pc, #76]	; (800deb8 <xTaskRemoveFromEventList+0xb4>)
 800de6c:	441a      	add	r2, r3
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	3304      	adds	r3, #4
 800de72:	4619      	mov	r1, r3
 800de74:	4610      	mov	r0, r2
 800de76:	f7fe fe62 	bl	800cb3e <vListInsertEnd>
 800de7a:	e005      	b.n	800de88 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	3318      	adds	r3, #24
 800de80:	4619      	mov	r1, r3
 800de82:	480e      	ldr	r0, [pc, #56]	; (800debc <xTaskRemoveFromEventList+0xb8>)
 800de84:	f7fe fe5b 	bl	800cb3e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800de88:	693b      	ldr	r3, [r7, #16]
 800de8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de8c:	4b0c      	ldr	r3, [pc, #48]	; (800dec0 <xTaskRemoveFromEventList+0xbc>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de92:	429a      	cmp	r2, r3
 800de94:	d905      	bls.n	800dea2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800de96:	2301      	movs	r3, #1
 800de98:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800de9a:	4b0a      	ldr	r3, [pc, #40]	; (800dec4 <xTaskRemoveFromEventList+0xc0>)
 800de9c:	2201      	movs	r2, #1
 800de9e:	601a      	str	r2, [r3, #0]
 800dea0:	e001      	b.n	800dea6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800dea2:	2300      	movs	r3, #0
 800dea4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800dea6:	697b      	ldr	r3, [r7, #20]
}
 800dea8:	4618      	mov	r0, r3
 800deaa:	3718      	adds	r7, #24
 800deac:	46bd      	mov	sp, r7
 800deae:	bd80      	pop	{r7, pc}
 800deb0:	20002c48 	.word	0x20002c48
 800deb4:	20002c28 	.word	0x20002c28
 800deb8:	20002b24 	.word	0x20002b24
 800debc:	20002be0 	.word	0x20002be0
 800dec0:	20002b20 	.word	0x20002b20
 800dec4:	20002c34 	.word	0x20002c34

0800dec8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800dec8:	b480      	push	{r7}
 800deca:	b083      	sub	sp, #12
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ded0:	4b06      	ldr	r3, [pc, #24]	; (800deec <vTaskInternalSetTimeOutState+0x24>)
 800ded2:	681a      	ldr	r2, [r3, #0]
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ded8:	4b05      	ldr	r3, [pc, #20]	; (800def0 <vTaskInternalSetTimeOutState+0x28>)
 800deda:	681a      	ldr	r2, [r3, #0]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	605a      	str	r2, [r3, #4]
}
 800dee0:	bf00      	nop
 800dee2:	370c      	adds	r7, #12
 800dee4:	46bd      	mov	sp, r7
 800dee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deea:	4770      	bx	lr
 800deec:	20002c38 	.word	0x20002c38
 800def0:	20002c24 	.word	0x20002c24

0800def4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800def4:	b580      	push	{r7, lr}
 800def6:	b088      	sub	sp, #32
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
 800defc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	2b00      	cmp	r3, #0
 800df02:	d10a      	bne.n	800df1a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800df04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df08:	f383 8811 	msr	BASEPRI, r3
 800df0c:	f3bf 8f6f 	isb	sy
 800df10:	f3bf 8f4f 	dsb	sy
 800df14:	613b      	str	r3, [r7, #16]
}
 800df16:	bf00      	nop
 800df18:	e7fe      	b.n	800df18 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800df1a:	683b      	ldr	r3, [r7, #0]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d10a      	bne.n	800df36 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800df20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df24:	f383 8811 	msr	BASEPRI, r3
 800df28:	f3bf 8f6f 	isb	sy
 800df2c:	f3bf 8f4f 	dsb	sy
 800df30:	60fb      	str	r3, [r7, #12]
}
 800df32:	bf00      	nop
 800df34:	e7fe      	b.n	800df34 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800df36:	f000 fb55 	bl	800e5e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800df3a:	4b1d      	ldr	r3, [pc, #116]	; (800dfb0 <xTaskCheckForTimeOut+0xbc>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	685b      	ldr	r3, [r3, #4]
 800df44:	69ba      	ldr	r2, [r7, #24]
 800df46:	1ad3      	subs	r3, r2, r3
 800df48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800df4a:	683b      	ldr	r3, [r7, #0]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df52:	d102      	bne.n	800df5a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800df54:	2300      	movs	r3, #0
 800df56:	61fb      	str	r3, [r7, #28]
 800df58:	e023      	b.n	800dfa2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681a      	ldr	r2, [r3, #0]
 800df5e:	4b15      	ldr	r3, [pc, #84]	; (800dfb4 <xTaskCheckForTimeOut+0xc0>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	429a      	cmp	r2, r3
 800df64:	d007      	beq.n	800df76 <xTaskCheckForTimeOut+0x82>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	685b      	ldr	r3, [r3, #4]
 800df6a:	69ba      	ldr	r2, [r7, #24]
 800df6c:	429a      	cmp	r2, r3
 800df6e:	d302      	bcc.n	800df76 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800df70:	2301      	movs	r3, #1
 800df72:	61fb      	str	r3, [r7, #28]
 800df74:	e015      	b.n	800dfa2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	697a      	ldr	r2, [r7, #20]
 800df7c:	429a      	cmp	r2, r3
 800df7e:	d20b      	bcs.n	800df98 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	681a      	ldr	r2, [r3, #0]
 800df84:	697b      	ldr	r3, [r7, #20]
 800df86:	1ad2      	subs	r2, r2, r3
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f7ff ff9b 	bl	800dec8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800df92:	2300      	movs	r3, #0
 800df94:	61fb      	str	r3, [r7, #28]
 800df96:	e004      	b.n	800dfa2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	2200      	movs	r2, #0
 800df9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800df9e:	2301      	movs	r3, #1
 800dfa0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800dfa2:	f000 fb4f 	bl	800e644 <vPortExitCritical>

	return xReturn;
 800dfa6:	69fb      	ldr	r3, [r7, #28]
}
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	3720      	adds	r7, #32
 800dfac:	46bd      	mov	sp, r7
 800dfae:	bd80      	pop	{r7, pc}
 800dfb0:	20002c24 	.word	0x20002c24
 800dfb4:	20002c38 	.word	0x20002c38

0800dfb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800dfb8:	b480      	push	{r7}
 800dfba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800dfbc:	4b03      	ldr	r3, [pc, #12]	; (800dfcc <vTaskMissedYield+0x14>)
 800dfbe:	2201      	movs	r2, #1
 800dfc0:	601a      	str	r2, [r3, #0]
}
 800dfc2:	bf00      	nop
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfca:	4770      	bx	lr
 800dfcc:	20002c34 	.word	0x20002c34

0800dfd0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b082      	sub	sp, #8
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dfd8:	f000 f852 	bl	800e080 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dfdc:	4b06      	ldr	r3, [pc, #24]	; (800dff8 <prvIdleTask+0x28>)
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	2b01      	cmp	r3, #1
 800dfe2:	d9f9      	bls.n	800dfd8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800dfe4:	4b05      	ldr	r3, [pc, #20]	; (800dffc <prvIdleTask+0x2c>)
 800dfe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfea:	601a      	str	r2, [r3, #0]
 800dfec:	f3bf 8f4f 	dsb	sy
 800dff0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800dff4:	e7f0      	b.n	800dfd8 <prvIdleTask+0x8>
 800dff6:	bf00      	nop
 800dff8:	20002b24 	.word	0x20002b24
 800dffc:	e000ed04 	.word	0xe000ed04

0800e000 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b082      	sub	sp, #8
 800e004:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e006:	2300      	movs	r3, #0
 800e008:	607b      	str	r3, [r7, #4]
 800e00a:	e00c      	b.n	800e026 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e00c:	687a      	ldr	r2, [r7, #4]
 800e00e:	4613      	mov	r3, r2
 800e010:	009b      	lsls	r3, r3, #2
 800e012:	4413      	add	r3, r2
 800e014:	009b      	lsls	r3, r3, #2
 800e016:	4a12      	ldr	r2, [pc, #72]	; (800e060 <prvInitialiseTaskLists+0x60>)
 800e018:	4413      	add	r3, r2
 800e01a:	4618      	mov	r0, r3
 800e01c:	f7fe fd62 	bl	800cae4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	3301      	adds	r3, #1
 800e024:	607b      	str	r3, [r7, #4]
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2b06      	cmp	r3, #6
 800e02a:	d9ef      	bls.n	800e00c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e02c:	480d      	ldr	r0, [pc, #52]	; (800e064 <prvInitialiseTaskLists+0x64>)
 800e02e:	f7fe fd59 	bl	800cae4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e032:	480d      	ldr	r0, [pc, #52]	; (800e068 <prvInitialiseTaskLists+0x68>)
 800e034:	f7fe fd56 	bl	800cae4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e038:	480c      	ldr	r0, [pc, #48]	; (800e06c <prvInitialiseTaskLists+0x6c>)
 800e03a:	f7fe fd53 	bl	800cae4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e03e:	480c      	ldr	r0, [pc, #48]	; (800e070 <prvInitialiseTaskLists+0x70>)
 800e040:	f7fe fd50 	bl	800cae4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e044:	480b      	ldr	r0, [pc, #44]	; (800e074 <prvInitialiseTaskLists+0x74>)
 800e046:	f7fe fd4d 	bl	800cae4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e04a:	4b0b      	ldr	r3, [pc, #44]	; (800e078 <prvInitialiseTaskLists+0x78>)
 800e04c:	4a05      	ldr	r2, [pc, #20]	; (800e064 <prvInitialiseTaskLists+0x64>)
 800e04e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e050:	4b0a      	ldr	r3, [pc, #40]	; (800e07c <prvInitialiseTaskLists+0x7c>)
 800e052:	4a05      	ldr	r2, [pc, #20]	; (800e068 <prvInitialiseTaskLists+0x68>)
 800e054:	601a      	str	r2, [r3, #0]
}
 800e056:	bf00      	nop
 800e058:	3708      	adds	r7, #8
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}
 800e05e:	bf00      	nop
 800e060:	20002b24 	.word	0x20002b24
 800e064:	20002bb0 	.word	0x20002bb0
 800e068:	20002bc4 	.word	0x20002bc4
 800e06c:	20002be0 	.word	0x20002be0
 800e070:	20002bf4 	.word	0x20002bf4
 800e074:	20002c0c 	.word	0x20002c0c
 800e078:	20002bd8 	.word	0x20002bd8
 800e07c:	20002bdc 	.word	0x20002bdc

0800e080 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b082      	sub	sp, #8
 800e084:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e086:	e019      	b.n	800e0bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e088:	f000 faac 	bl	800e5e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e08c:	4b10      	ldr	r3, [pc, #64]	; (800e0d0 <prvCheckTasksWaitingTermination+0x50>)
 800e08e:	68db      	ldr	r3, [r3, #12]
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	3304      	adds	r3, #4
 800e098:	4618      	mov	r0, r3
 800e09a:	f7fe fdad 	bl	800cbf8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e09e:	4b0d      	ldr	r3, [pc, #52]	; (800e0d4 <prvCheckTasksWaitingTermination+0x54>)
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	3b01      	subs	r3, #1
 800e0a4:	4a0b      	ldr	r2, [pc, #44]	; (800e0d4 <prvCheckTasksWaitingTermination+0x54>)
 800e0a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e0a8:	4b0b      	ldr	r3, [pc, #44]	; (800e0d8 <prvCheckTasksWaitingTermination+0x58>)
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	3b01      	subs	r3, #1
 800e0ae:	4a0a      	ldr	r2, [pc, #40]	; (800e0d8 <prvCheckTasksWaitingTermination+0x58>)
 800e0b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e0b2:	f000 fac7 	bl	800e644 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e0b6:	6878      	ldr	r0, [r7, #4]
 800e0b8:	f000 f810 	bl	800e0dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e0bc:	4b06      	ldr	r3, [pc, #24]	; (800e0d8 <prvCheckTasksWaitingTermination+0x58>)
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d1e1      	bne.n	800e088 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e0c4:	bf00      	nop
 800e0c6:	bf00      	nop
 800e0c8:	3708      	adds	r7, #8
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd80      	pop	{r7, pc}
 800e0ce:	bf00      	nop
 800e0d0:	20002bf4 	.word	0x20002bf4
 800e0d4:	20002c20 	.word	0x20002c20
 800e0d8:	20002c08 	.word	0x20002c08

0800e0dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b084      	sub	sp, #16
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d108      	bne.n	800e100 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f000 fc24 	bl	800e940 <vPortFree>
				vPortFree( pxTCB );
 800e0f8:	6878      	ldr	r0, [r7, #4]
 800e0fa:	f000 fc21 	bl	800e940 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e0fe:	e018      	b.n	800e132 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e106:	2b01      	cmp	r3, #1
 800e108:	d103      	bne.n	800e112 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e10a:	6878      	ldr	r0, [r7, #4]
 800e10c:	f000 fc18 	bl	800e940 <vPortFree>
	}
 800e110:	e00f      	b.n	800e132 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e118:	2b02      	cmp	r3, #2
 800e11a:	d00a      	beq.n	800e132 <prvDeleteTCB+0x56>
	__asm volatile
 800e11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e120:	f383 8811 	msr	BASEPRI, r3
 800e124:	f3bf 8f6f 	isb	sy
 800e128:	f3bf 8f4f 	dsb	sy
 800e12c:	60fb      	str	r3, [r7, #12]
}
 800e12e:	bf00      	nop
 800e130:	e7fe      	b.n	800e130 <prvDeleteTCB+0x54>
	}
 800e132:	bf00      	nop
 800e134:	3710      	adds	r7, #16
 800e136:	46bd      	mov	sp, r7
 800e138:	bd80      	pop	{r7, pc}
	...

0800e13c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e13c:	b480      	push	{r7}
 800e13e:	b083      	sub	sp, #12
 800e140:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e142:	4b0c      	ldr	r3, [pc, #48]	; (800e174 <prvResetNextTaskUnblockTime+0x38>)
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d104      	bne.n	800e156 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e14c:	4b0a      	ldr	r3, [pc, #40]	; (800e178 <prvResetNextTaskUnblockTime+0x3c>)
 800e14e:	f04f 32ff 	mov.w	r2, #4294967295
 800e152:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e154:	e008      	b.n	800e168 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e156:	4b07      	ldr	r3, [pc, #28]	; (800e174 <prvResetNextTaskUnblockTime+0x38>)
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	68db      	ldr	r3, [r3, #12]
 800e15c:	68db      	ldr	r3, [r3, #12]
 800e15e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	685b      	ldr	r3, [r3, #4]
 800e164:	4a04      	ldr	r2, [pc, #16]	; (800e178 <prvResetNextTaskUnblockTime+0x3c>)
 800e166:	6013      	str	r3, [r2, #0]
}
 800e168:	bf00      	nop
 800e16a:	370c      	adds	r7, #12
 800e16c:	46bd      	mov	sp, r7
 800e16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e172:	4770      	bx	lr
 800e174:	20002bd8 	.word	0x20002bd8
 800e178:	20002c40 	.word	0x20002c40

0800e17c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e17c:	b480      	push	{r7}
 800e17e:	b083      	sub	sp, #12
 800e180:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e182:	4b0b      	ldr	r3, [pc, #44]	; (800e1b0 <xTaskGetSchedulerState+0x34>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d102      	bne.n	800e190 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e18a:	2301      	movs	r3, #1
 800e18c:	607b      	str	r3, [r7, #4]
 800e18e:	e008      	b.n	800e1a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e190:	4b08      	ldr	r3, [pc, #32]	; (800e1b4 <xTaskGetSchedulerState+0x38>)
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	2b00      	cmp	r3, #0
 800e196:	d102      	bne.n	800e19e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e198:	2302      	movs	r3, #2
 800e19a:	607b      	str	r3, [r7, #4]
 800e19c:	e001      	b.n	800e1a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e19e:	2300      	movs	r3, #0
 800e1a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e1a2:	687b      	ldr	r3, [r7, #4]
	}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	370c      	adds	r7, #12
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ae:	4770      	bx	lr
 800e1b0:	20002c2c 	.word	0x20002c2c
 800e1b4:	20002c48 	.word	0x20002c48

0800e1b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b086      	sub	sp, #24
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d06e      	beq.n	800e2ac <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e1ce:	4b3a      	ldr	r3, [pc, #232]	; (800e2b8 <xTaskPriorityDisinherit+0x100>)
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	693a      	ldr	r2, [r7, #16]
 800e1d4:	429a      	cmp	r2, r3
 800e1d6:	d00a      	beq.n	800e1ee <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e1d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1dc:	f383 8811 	msr	BASEPRI, r3
 800e1e0:	f3bf 8f6f 	isb	sy
 800e1e4:	f3bf 8f4f 	dsb	sy
 800e1e8:	60fb      	str	r3, [r7, #12]
}
 800e1ea:	bf00      	nop
 800e1ec:	e7fe      	b.n	800e1ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e1ee:	693b      	ldr	r3, [r7, #16]
 800e1f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d10a      	bne.n	800e20c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1fa:	f383 8811 	msr	BASEPRI, r3
 800e1fe:	f3bf 8f6f 	isb	sy
 800e202:	f3bf 8f4f 	dsb	sy
 800e206:	60bb      	str	r3, [r7, #8]
}
 800e208:	bf00      	nop
 800e20a:	e7fe      	b.n	800e20a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e20c:	693b      	ldr	r3, [r7, #16]
 800e20e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e210:	1e5a      	subs	r2, r3, #1
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e21e:	429a      	cmp	r2, r3
 800e220:	d044      	beq.n	800e2ac <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e222:	693b      	ldr	r3, [r7, #16]
 800e224:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e226:	2b00      	cmp	r3, #0
 800e228:	d140      	bne.n	800e2ac <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	3304      	adds	r3, #4
 800e22e:	4618      	mov	r0, r3
 800e230:	f7fe fce2 	bl	800cbf8 <uxListRemove>
 800e234:	4603      	mov	r3, r0
 800e236:	2b00      	cmp	r3, #0
 800e238:	d115      	bne.n	800e266 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e23a:	693b      	ldr	r3, [r7, #16]
 800e23c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e23e:	491f      	ldr	r1, [pc, #124]	; (800e2bc <xTaskPriorityDisinherit+0x104>)
 800e240:	4613      	mov	r3, r2
 800e242:	009b      	lsls	r3, r3, #2
 800e244:	4413      	add	r3, r2
 800e246:	009b      	lsls	r3, r3, #2
 800e248:	440b      	add	r3, r1
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d10a      	bne.n	800e266 <xTaskPriorityDisinherit+0xae>
 800e250:	693b      	ldr	r3, [r7, #16]
 800e252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e254:	2201      	movs	r2, #1
 800e256:	fa02 f303 	lsl.w	r3, r2, r3
 800e25a:	43da      	mvns	r2, r3
 800e25c:	4b18      	ldr	r3, [pc, #96]	; (800e2c0 <xTaskPriorityDisinherit+0x108>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	4013      	ands	r3, r2
 800e262:	4a17      	ldr	r2, [pc, #92]	; (800e2c0 <xTaskPriorityDisinherit+0x108>)
 800e264:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e266:	693b      	ldr	r3, [r7, #16]
 800e268:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e26e:	693b      	ldr	r3, [r7, #16]
 800e270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e272:	f1c3 0207 	rsb	r2, r3, #7
 800e276:	693b      	ldr	r3, [r7, #16]
 800e278:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e27a:	693b      	ldr	r3, [r7, #16]
 800e27c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e27e:	2201      	movs	r2, #1
 800e280:	409a      	lsls	r2, r3
 800e282:	4b0f      	ldr	r3, [pc, #60]	; (800e2c0 <xTaskPriorityDisinherit+0x108>)
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	4313      	orrs	r3, r2
 800e288:	4a0d      	ldr	r2, [pc, #52]	; (800e2c0 <xTaskPriorityDisinherit+0x108>)
 800e28a:	6013      	str	r3, [r2, #0]
 800e28c:	693b      	ldr	r3, [r7, #16]
 800e28e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e290:	4613      	mov	r3, r2
 800e292:	009b      	lsls	r3, r3, #2
 800e294:	4413      	add	r3, r2
 800e296:	009b      	lsls	r3, r3, #2
 800e298:	4a08      	ldr	r2, [pc, #32]	; (800e2bc <xTaskPriorityDisinherit+0x104>)
 800e29a:	441a      	add	r2, r3
 800e29c:	693b      	ldr	r3, [r7, #16]
 800e29e:	3304      	adds	r3, #4
 800e2a0:	4619      	mov	r1, r3
 800e2a2:	4610      	mov	r0, r2
 800e2a4:	f7fe fc4b 	bl	800cb3e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e2ac:	697b      	ldr	r3, [r7, #20]
	}
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	3718      	adds	r7, #24
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}
 800e2b6:	bf00      	nop
 800e2b8:	20002b20 	.word	0x20002b20
 800e2bc:	20002b24 	.word	0x20002b24
 800e2c0:	20002c28 	.word	0x20002c28

0800e2c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b084      	sub	sp, #16
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
 800e2cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e2ce:	4b29      	ldr	r3, [pc, #164]	; (800e374 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e2d4:	4b28      	ldr	r3, [pc, #160]	; (800e378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	3304      	adds	r3, #4
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7fe fc8c 	bl	800cbf8 <uxListRemove>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d10b      	bne.n	800e2fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e2e6:	4b24      	ldr	r3, [pc, #144]	; (800e378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2ec:	2201      	movs	r2, #1
 800e2ee:	fa02 f303 	lsl.w	r3, r2, r3
 800e2f2:	43da      	mvns	r2, r3
 800e2f4:	4b21      	ldr	r3, [pc, #132]	; (800e37c <prvAddCurrentTaskToDelayedList+0xb8>)
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	4013      	ands	r3, r2
 800e2fa:	4a20      	ldr	r2, [pc, #128]	; (800e37c <prvAddCurrentTaskToDelayedList+0xb8>)
 800e2fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e304:	d10a      	bne.n	800e31c <prvAddCurrentTaskToDelayedList+0x58>
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d007      	beq.n	800e31c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e30c:	4b1a      	ldr	r3, [pc, #104]	; (800e378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	3304      	adds	r3, #4
 800e312:	4619      	mov	r1, r3
 800e314:	481a      	ldr	r0, [pc, #104]	; (800e380 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e316:	f7fe fc12 	bl	800cb3e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e31a:	e026      	b.n	800e36a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e31c:	68fa      	ldr	r2, [r7, #12]
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	4413      	add	r3, r2
 800e322:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e324:	4b14      	ldr	r3, [pc, #80]	; (800e378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	68ba      	ldr	r2, [r7, #8]
 800e32a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e32c:	68ba      	ldr	r2, [r7, #8]
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	429a      	cmp	r2, r3
 800e332:	d209      	bcs.n	800e348 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e334:	4b13      	ldr	r3, [pc, #76]	; (800e384 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e336:	681a      	ldr	r2, [r3, #0]
 800e338:	4b0f      	ldr	r3, [pc, #60]	; (800e378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	3304      	adds	r3, #4
 800e33e:	4619      	mov	r1, r3
 800e340:	4610      	mov	r0, r2
 800e342:	f7fe fc20 	bl	800cb86 <vListInsert>
}
 800e346:	e010      	b.n	800e36a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e348:	4b0f      	ldr	r3, [pc, #60]	; (800e388 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e34a:	681a      	ldr	r2, [r3, #0]
 800e34c:	4b0a      	ldr	r3, [pc, #40]	; (800e378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	3304      	adds	r3, #4
 800e352:	4619      	mov	r1, r3
 800e354:	4610      	mov	r0, r2
 800e356:	f7fe fc16 	bl	800cb86 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e35a:	4b0c      	ldr	r3, [pc, #48]	; (800e38c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	68ba      	ldr	r2, [r7, #8]
 800e360:	429a      	cmp	r2, r3
 800e362:	d202      	bcs.n	800e36a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e364:	4a09      	ldr	r2, [pc, #36]	; (800e38c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e366:	68bb      	ldr	r3, [r7, #8]
 800e368:	6013      	str	r3, [r2, #0]
}
 800e36a:	bf00      	nop
 800e36c:	3710      	adds	r7, #16
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}
 800e372:	bf00      	nop
 800e374:	20002c24 	.word	0x20002c24
 800e378:	20002b20 	.word	0x20002b20
 800e37c:	20002c28 	.word	0x20002c28
 800e380:	20002c0c 	.word	0x20002c0c
 800e384:	20002bdc 	.word	0x20002bdc
 800e388:	20002bd8 	.word	0x20002bd8
 800e38c:	20002c40 	.word	0x20002c40

0800e390 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e390:	b480      	push	{r7}
 800e392:	b085      	sub	sp, #20
 800e394:	af00      	add	r7, sp, #0
 800e396:	60f8      	str	r0, [r7, #12]
 800e398:	60b9      	str	r1, [r7, #8]
 800e39a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	3b04      	subs	r3, #4
 800e3a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e3a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	3b04      	subs	r3, #4
 800e3ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	f023 0201 	bic.w	r2, r3, #1
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	3b04      	subs	r3, #4
 800e3be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e3c0:	4a0c      	ldr	r2, [pc, #48]	; (800e3f4 <pxPortInitialiseStack+0x64>)
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	3b14      	subs	r3, #20
 800e3ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e3cc:	687a      	ldr	r2, [r7, #4]
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	3b04      	subs	r3, #4
 800e3d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	f06f 0202 	mvn.w	r2, #2
 800e3de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	3b20      	subs	r3, #32
 800e3e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3714      	adds	r7, #20
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr
 800e3f4:	0800e3f9 	.word	0x0800e3f9

0800e3f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e3f8:	b480      	push	{r7}
 800e3fa:	b085      	sub	sp, #20
 800e3fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e3fe:	2300      	movs	r3, #0
 800e400:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e402:	4b12      	ldr	r3, [pc, #72]	; (800e44c <prvTaskExitError+0x54>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e40a:	d00a      	beq.n	800e422 <prvTaskExitError+0x2a>
	__asm volatile
 800e40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e410:	f383 8811 	msr	BASEPRI, r3
 800e414:	f3bf 8f6f 	isb	sy
 800e418:	f3bf 8f4f 	dsb	sy
 800e41c:	60fb      	str	r3, [r7, #12]
}
 800e41e:	bf00      	nop
 800e420:	e7fe      	b.n	800e420 <prvTaskExitError+0x28>
	__asm volatile
 800e422:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e426:	f383 8811 	msr	BASEPRI, r3
 800e42a:	f3bf 8f6f 	isb	sy
 800e42e:	f3bf 8f4f 	dsb	sy
 800e432:	60bb      	str	r3, [r7, #8]
}
 800e434:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e436:	bf00      	nop
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d0fc      	beq.n	800e438 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e43e:	bf00      	nop
 800e440:	bf00      	nop
 800e442:	3714      	adds	r7, #20
 800e444:	46bd      	mov	sp, r7
 800e446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e44a:	4770      	bx	lr
 800e44c:	20000018 	.word	0x20000018

0800e450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e450:	4b07      	ldr	r3, [pc, #28]	; (800e470 <pxCurrentTCBConst2>)
 800e452:	6819      	ldr	r1, [r3, #0]
 800e454:	6808      	ldr	r0, [r1, #0]
 800e456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e45a:	f380 8809 	msr	PSP, r0
 800e45e:	f3bf 8f6f 	isb	sy
 800e462:	f04f 0000 	mov.w	r0, #0
 800e466:	f380 8811 	msr	BASEPRI, r0
 800e46a:	4770      	bx	lr
 800e46c:	f3af 8000 	nop.w

0800e470 <pxCurrentTCBConst2>:
 800e470:	20002b20 	.word	0x20002b20
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e474:	bf00      	nop
 800e476:	bf00      	nop

0800e478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e478:	4808      	ldr	r0, [pc, #32]	; (800e49c <prvPortStartFirstTask+0x24>)
 800e47a:	6800      	ldr	r0, [r0, #0]
 800e47c:	6800      	ldr	r0, [r0, #0]
 800e47e:	f380 8808 	msr	MSP, r0
 800e482:	f04f 0000 	mov.w	r0, #0
 800e486:	f380 8814 	msr	CONTROL, r0
 800e48a:	b662      	cpsie	i
 800e48c:	b661      	cpsie	f
 800e48e:	f3bf 8f4f 	dsb	sy
 800e492:	f3bf 8f6f 	isb	sy
 800e496:	df00      	svc	0
 800e498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e49a:	bf00      	nop
 800e49c:	e000ed08 	.word	0xe000ed08

0800e4a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b086      	sub	sp, #24
 800e4a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e4a6:	4b46      	ldr	r3, [pc, #280]	; (800e5c0 <xPortStartScheduler+0x120>)
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	4a46      	ldr	r2, [pc, #280]	; (800e5c4 <xPortStartScheduler+0x124>)
 800e4ac:	4293      	cmp	r3, r2
 800e4ae:	d10a      	bne.n	800e4c6 <xPortStartScheduler+0x26>
	__asm volatile
 800e4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b4:	f383 8811 	msr	BASEPRI, r3
 800e4b8:	f3bf 8f6f 	isb	sy
 800e4bc:	f3bf 8f4f 	dsb	sy
 800e4c0:	613b      	str	r3, [r7, #16]
}
 800e4c2:	bf00      	nop
 800e4c4:	e7fe      	b.n	800e4c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e4c6:	4b3e      	ldr	r3, [pc, #248]	; (800e5c0 <xPortStartScheduler+0x120>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	4a3f      	ldr	r2, [pc, #252]	; (800e5c8 <xPortStartScheduler+0x128>)
 800e4cc:	4293      	cmp	r3, r2
 800e4ce:	d10a      	bne.n	800e4e6 <xPortStartScheduler+0x46>
	__asm volatile
 800e4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4d4:	f383 8811 	msr	BASEPRI, r3
 800e4d8:	f3bf 8f6f 	isb	sy
 800e4dc:	f3bf 8f4f 	dsb	sy
 800e4e0:	60fb      	str	r3, [r7, #12]
}
 800e4e2:	bf00      	nop
 800e4e4:	e7fe      	b.n	800e4e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e4e6:	4b39      	ldr	r3, [pc, #228]	; (800e5cc <xPortStartScheduler+0x12c>)
 800e4e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	b2db      	uxtb	r3, r3
 800e4f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e4f2:	697b      	ldr	r3, [r7, #20]
 800e4f4:	22ff      	movs	r2, #255	; 0xff
 800e4f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e500:	78fb      	ldrb	r3, [r7, #3]
 800e502:	b2db      	uxtb	r3, r3
 800e504:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e508:	b2da      	uxtb	r2, r3
 800e50a:	4b31      	ldr	r3, [pc, #196]	; (800e5d0 <xPortStartScheduler+0x130>)
 800e50c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e50e:	4b31      	ldr	r3, [pc, #196]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e510:	2207      	movs	r2, #7
 800e512:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e514:	e009      	b.n	800e52a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e516:	4b2f      	ldr	r3, [pc, #188]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	3b01      	subs	r3, #1
 800e51c:	4a2d      	ldr	r2, [pc, #180]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e51e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e520:	78fb      	ldrb	r3, [r7, #3]
 800e522:	b2db      	uxtb	r3, r3
 800e524:	005b      	lsls	r3, r3, #1
 800e526:	b2db      	uxtb	r3, r3
 800e528:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e52a:	78fb      	ldrb	r3, [r7, #3]
 800e52c:	b2db      	uxtb	r3, r3
 800e52e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e532:	2b80      	cmp	r3, #128	; 0x80
 800e534:	d0ef      	beq.n	800e516 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e536:	4b27      	ldr	r3, [pc, #156]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	f1c3 0307 	rsb	r3, r3, #7
 800e53e:	2b04      	cmp	r3, #4
 800e540:	d00a      	beq.n	800e558 <xPortStartScheduler+0xb8>
	__asm volatile
 800e542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e546:	f383 8811 	msr	BASEPRI, r3
 800e54a:	f3bf 8f6f 	isb	sy
 800e54e:	f3bf 8f4f 	dsb	sy
 800e552:	60bb      	str	r3, [r7, #8]
}
 800e554:	bf00      	nop
 800e556:	e7fe      	b.n	800e556 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e558:	4b1e      	ldr	r3, [pc, #120]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	021b      	lsls	r3, r3, #8
 800e55e:	4a1d      	ldr	r2, [pc, #116]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e560:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e562:	4b1c      	ldr	r3, [pc, #112]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e56a:	4a1a      	ldr	r2, [pc, #104]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e56c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	b2da      	uxtb	r2, r3
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e576:	4b18      	ldr	r3, [pc, #96]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	4a17      	ldr	r2, [pc, #92]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e57c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e580:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e582:	4b15      	ldr	r3, [pc, #84]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	4a14      	ldr	r2, [pc, #80]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e588:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e58c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e58e:	f000 f8dd 	bl	800e74c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e592:	4b12      	ldr	r3, [pc, #72]	; (800e5dc <xPortStartScheduler+0x13c>)
 800e594:	2200      	movs	r2, #0
 800e596:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e598:	f000 f8fc 	bl	800e794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e59c:	4b10      	ldr	r3, [pc, #64]	; (800e5e0 <xPortStartScheduler+0x140>)
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	4a0f      	ldr	r2, [pc, #60]	; (800e5e0 <xPortStartScheduler+0x140>)
 800e5a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e5a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e5a8:	f7ff ff66 	bl	800e478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e5ac:	f7ff fbaa 	bl	800dd04 <vTaskSwitchContext>
	prvTaskExitError();
 800e5b0:	f7ff ff22 	bl	800e3f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e5b4:	2300      	movs	r3, #0
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3718      	adds	r7, #24
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
 800e5be:	bf00      	nop
 800e5c0:	e000ed00 	.word	0xe000ed00
 800e5c4:	410fc271 	.word	0x410fc271
 800e5c8:	410fc270 	.word	0x410fc270
 800e5cc:	e000e400 	.word	0xe000e400
 800e5d0:	20002c4c 	.word	0x20002c4c
 800e5d4:	20002c50 	.word	0x20002c50
 800e5d8:	e000ed20 	.word	0xe000ed20
 800e5dc:	20000018 	.word	0x20000018
 800e5e0:	e000ef34 	.word	0xe000ef34

0800e5e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e5e4:	b480      	push	{r7}
 800e5e6:	b083      	sub	sp, #12
 800e5e8:	af00      	add	r7, sp, #0
	__asm volatile
 800e5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5ee:	f383 8811 	msr	BASEPRI, r3
 800e5f2:	f3bf 8f6f 	isb	sy
 800e5f6:	f3bf 8f4f 	dsb	sy
 800e5fa:	607b      	str	r3, [r7, #4]
}
 800e5fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e5fe:	4b0f      	ldr	r3, [pc, #60]	; (800e63c <vPortEnterCritical+0x58>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	3301      	adds	r3, #1
 800e604:	4a0d      	ldr	r2, [pc, #52]	; (800e63c <vPortEnterCritical+0x58>)
 800e606:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e608:	4b0c      	ldr	r3, [pc, #48]	; (800e63c <vPortEnterCritical+0x58>)
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	2b01      	cmp	r3, #1
 800e60e:	d10f      	bne.n	800e630 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e610:	4b0b      	ldr	r3, [pc, #44]	; (800e640 <vPortEnterCritical+0x5c>)
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	b2db      	uxtb	r3, r3
 800e616:	2b00      	cmp	r3, #0
 800e618:	d00a      	beq.n	800e630 <vPortEnterCritical+0x4c>
	__asm volatile
 800e61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e61e:	f383 8811 	msr	BASEPRI, r3
 800e622:	f3bf 8f6f 	isb	sy
 800e626:	f3bf 8f4f 	dsb	sy
 800e62a:	603b      	str	r3, [r7, #0]
}
 800e62c:	bf00      	nop
 800e62e:	e7fe      	b.n	800e62e <vPortEnterCritical+0x4a>
	}
}
 800e630:	bf00      	nop
 800e632:	370c      	adds	r7, #12
 800e634:	46bd      	mov	sp, r7
 800e636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e63a:	4770      	bx	lr
 800e63c:	20000018 	.word	0x20000018
 800e640:	e000ed04 	.word	0xe000ed04

0800e644 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e644:	b480      	push	{r7}
 800e646:	b083      	sub	sp, #12
 800e648:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e64a:	4b12      	ldr	r3, [pc, #72]	; (800e694 <vPortExitCritical+0x50>)
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d10a      	bne.n	800e668 <vPortExitCritical+0x24>
	__asm volatile
 800e652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e656:	f383 8811 	msr	BASEPRI, r3
 800e65a:	f3bf 8f6f 	isb	sy
 800e65e:	f3bf 8f4f 	dsb	sy
 800e662:	607b      	str	r3, [r7, #4]
}
 800e664:	bf00      	nop
 800e666:	e7fe      	b.n	800e666 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e668:	4b0a      	ldr	r3, [pc, #40]	; (800e694 <vPortExitCritical+0x50>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	3b01      	subs	r3, #1
 800e66e:	4a09      	ldr	r2, [pc, #36]	; (800e694 <vPortExitCritical+0x50>)
 800e670:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e672:	4b08      	ldr	r3, [pc, #32]	; (800e694 <vPortExitCritical+0x50>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d105      	bne.n	800e686 <vPortExitCritical+0x42>
 800e67a:	2300      	movs	r3, #0
 800e67c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e684:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e686:	bf00      	nop
 800e688:	370c      	adds	r7, #12
 800e68a:	46bd      	mov	sp, r7
 800e68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e690:	4770      	bx	lr
 800e692:	bf00      	nop
 800e694:	20000018 	.word	0x20000018
	...

0800e6a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e6a0:	f3ef 8009 	mrs	r0, PSP
 800e6a4:	f3bf 8f6f 	isb	sy
 800e6a8:	4b15      	ldr	r3, [pc, #84]	; (800e700 <pxCurrentTCBConst>)
 800e6aa:	681a      	ldr	r2, [r3, #0]
 800e6ac:	f01e 0f10 	tst.w	lr, #16
 800e6b0:	bf08      	it	eq
 800e6b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e6b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6ba:	6010      	str	r0, [r2, #0]
 800e6bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e6c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e6c4:	f380 8811 	msr	BASEPRI, r0
 800e6c8:	f3bf 8f4f 	dsb	sy
 800e6cc:	f3bf 8f6f 	isb	sy
 800e6d0:	f7ff fb18 	bl	800dd04 <vTaskSwitchContext>
 800e6d4:	f04f 0000 	mov.w	r0, #0
 800e6d8:	f380 8811 	msr	BASEPRI, r0
 800e6dc:	bc09      	pop	{r0, r3}
 800e6de:	6819      	ldr	r1, [r3, #0]
 800e6e0:	6808      	ldr	r0, [r1, #0]
 800e6e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e6:	f01e 0f10 	tst.w	lr, #16
 800e6ea:	bf08      	it	eq
 800e6ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e6f0:	f380 8809 	msr	PSP, r0
 800e6f4:	f3bf 8f6f 	isb	sy
 800e6f8:	4770      	bx	lr
 800e6fa:	bf00      	nop
 800e6fc:	f3af 8000 	nop.w

0800e700 <pxCurrentTCBConst>:
 800e700:	20002b20 	.word	0x20002b20
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e704:	bf00      	nop
 800e706:	bf00      	nop

0800e708 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
	__asm volatile
 800e70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e712:	f383 8811 	msr	BASEPRI, r3
 800e716:	f3bf 8f6f 	isb	sy
 800e71a:	f3bf 8f4f 	dsb	sy
 800e71e:	607b      	str	r3, [r7, #4]
}
 800e720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e722:	f7ff fa37 	bl	800db94 <xTaskIncrementTick>
 800e726:	4603      	mov	r3, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d003      	beq.n	800e734 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e72c:	4b06      	ldr	r3, [pc, #24]	; (800e748 <xPortSysTickHandler+0x40>)
 800e72e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e732:	601a      	str	r2, [r3, #0]
 800e734:	2300      	movs	r3, #0
 800e736:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	f383 8811 	msr	BASEPRI, r3
}
 800e73e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e740:	bf00      	nop
 800e742:	3708      	adds	r7, #8
 800e744:	46bd      	mov	sp, r7
 800e746:	bd80      	pop	{r7, pc}
 800e748:	e000ed04 	.word	0xe000ed04

0800e74c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e74c:	b480      	push	{r7}
 800e74e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e750:	4b0b      	ldr	r3, [pc, #44]	; (800e780 <vPortSetupTimerInterrupt+0x34>)
 800e752:	2200      	movs	r2, #0
 800e754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e756:	4b0b      	ldr	r3, [pc, #44]	; (800e784 <vPortSetupTimerInterrupt+0x38>)
 800e758:	2200      	movs	r2, #0
 800e75a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e75c:	4b0a      	ldr	r3, [pc, #40]	; (800e788 <vPortSetupTimerInterrupt+0x3c>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4a0a      	ldr	r2, [pc, #40]	; (800e78c <vPortSetupTimerInterrupt+0x40>)
 800e762:	fba2 2303 	umull	r2, r3, r2, r3
 800e766:	099b      	lsrs	r3, r3, #6
 800e768:	4a09      	ldr	r2, [pc, #36]	; (800e790 <vPortSetupTimerInterrupt+0x44>)
 800e76a:	3b01      	subs	r3, #1
 800e76c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e76e:	4b04      	ldr	r3, [pc, #16]	; (800e780 <vPortSetupTimerInterrupt+0x34>)
 800e770:	2207      	movs	r2, #7
 800e772:	601a      	str	r2, [r3, #0]
}
 800e774:	bf00      	nop
 800e776:	46bd      	mov	sp, r7
 800e778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77c:	4770      	bx	lr
 800e77e:	bf00      	nop
 800e780:	e000e010 	.word	0xe000e010
 800e784:	e000e018 	.word	0xe000e018
 800e788:	2000000c 	.word	0x2000000c
 800e78c:	10624dd3 	.word	0x10624dd3
 800e790:	e000e014 	.word	0xe000e014

0800e794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e794:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e7a4 <vPortEnableVFP+0x10>
 800e798:	6801      	ldr	r1, [r0, #0]
 800e79a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e79e:	6001      	str	r1, [r0, #0]
 800e7a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e7a2:	bf00      	nop
 800e7a4:	e000ed88 	.word	0xe000ed88

0800e7a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b08a      	sub	sp, #40	; 0x28
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e7b4:	f7ff f944 	bl	800da40 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e7b8:	4b5b      	ldr	r3, [pc, #364]	; (800e928 <pvPortMalloc+0x180>)
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d101      	bne.n	800e7c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e7c0:	f000 f920 	bl	800ea04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e7c4:	4b59      	ldr	r3, [pc, #356]	; (800e92c <pvPortMalloc+0x184>)
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	4013      	ands	r3, r2
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	f040 8093 	bne.w	800e8f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d01d      	beq.n	800e814 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e7d8:	2208      	movs	r2, #8
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	4413      	add	r3, r2
 800e7de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	f003 0307 	and.w	r3, r3, #7
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d014      	beq.n	800e814 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	f023 0307 	bic.w	r3, r3, #7
 800e7f0:	3308      	adds	r3, #8
 800e7f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f003 0307 	and.w	r3, r3, #7
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d00a      	beq.n	800e814 <pvPortMalloc+0x6c>
	__asm volatile
 800e7fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e802:	f383 8811 	msr	BASEPRI, r3
 800e806:	f3bf 8f6f 	isb	sy
 800e80a:	f3bf 8f4f 	dsb	sy
 800e80e:	617b      	str	r3, [r7, #20]
}
 800e810:	bf00      	nop
 800e812:	e7fe      	b.n	800e812 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d06e      	beq.n	800e8f8 <pvPortMalloc+0x150>
 800e81a:	4b45      	ldr	r3, [pc, #276]	; (800e930 <pvPortMalloc+0x188>)
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	687a      	ldr	r2, [r7, #4]
 800e820:	429a      	cmp	r2, r3
 800e822:	d869      	bhi.n	800e8f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e824:	4b43      	ldr	r3, [pc, #268]	; (800e934 <pvPortMalloc+0x18c>)
 800e826:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e828:	4b42      	ldr	r3, [pc, #264]	; (800e934 <pvPortMalloc+0x18c>)
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e82e:	e004      	b.n	800e83a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e832:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e83c:	685b      	ldr	r3, [r3, #4]
 800e83e:	687a      	ldr	r2, [r7, #4]
 800e840:	429a      	cmp	r2, r3
 800e842:	d903      	bls.n	800e84c <pvPortMalloc+0xa4>
 800e844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d1f1      	bne.n	800e830 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e84c:	4b36      	ldr	r3, [pc, #216]	; (800e928 <pvPortMalloc+0x180>)
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e852:	429a      	cmp	r2, r3
 800e854:	d050      	beq.n	800e8f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e856:	6a3b      	ldr	r3, [r7, #32]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	2208      	movs	r2, #8
 800e85c:	4413      	add	r3, r2
 800e85e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e862:	681a      	ldr	r2, [r3, #0]
 800e864:	6a3b      	ldr	r3, [r7, #32]
 800e866:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e86a:	685a      	ldr	r2, [r3, #4]
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	1ad2      	subs	r2, r2, r3
 800e870:	2308      	movs	r3, #8
 800e872:	005b      	lsls	r3, r3, #1
 800e874:	429a      	cmp	r2, r3
 800e876:	d91f      	bls.n	800e8b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	4413      	add	r3, r2
 800e87e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e880:	69bb      	ldr	r3, [r7, #24]
 800e882:	f003 0307 	and.w	r3, r3, #7
 800e886:	2b00      	cmp	r3, #0
 800e888:	d00a      	beq.n	800e8a0 <pvPortMalloc+0xf8>
	__asm volatile
 800e88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e88e:	f383 8811 	msr	BASEPRI, r3
 800e892:	f3bf 8f6f 	isb	sy
 800e896:	f3bf 8f4f 	dsb	sy
 800e89a:	613b      	str	r3, [r7, #16]
}
 800e89c:	bf00      	nop
 800e89e:	e7fe      	b.n	800e89e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e8a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8a2:	685a      	ldr	r2, [r3, #4]
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	1ad2      	subs	r2, r2, r3
 800e8a8:	69bb      	ldr	r3, [r7, #24]
 800e8aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e8ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8ae:	687a      	ldr	r2, [r7, #4]
 800e8b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e8b2:	69b8      	ldr	r0, [r7, #24]
 800e8b4:	f000 f908 	bl	800eac8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e8b8:	4b1d      	ldr	r3, [pc, #116]	; (800e930 <pvPortMalloc+0x188>)
 800e8ba:	681a      	ldr	r2, [r3, #0]
 800e8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8be:	685b      	ldr	r3, [r3, #4]
 800e8c0:	1ad3      	subs	r3, r2, r3
 800e8c2:	4a1b      	ldr	r2, [pc, #108]	; (800e930 <pvPortMalloc+0x188>)
 800e8c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e8c6:	4b1a      	ldr	r3, [pc, #104]	; (800e930 <pvPortMalloc+0x188>)
 800e8c8:	681a      	ldr	r2, [r3, #0]
 800e8ca:	4b1b      	ldr	r3, [pc, #108]	; (800e938 <pvPortMalloc+0x190>)
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	429a      	cmp	r2, r3
 800e8d0:	d203      	bcs.n	800e8da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e8d2:	4b17      	ldr	r3, [pc, #92]	; (800e930 <pvPortMalloc+0x188>)
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	4a18      	ldr	r2, [pc, #96]	; (800e938 <pvPortMalloc+0x190>)
 800e8d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8dc:	685a      	ldr	r2, [r3, #4]
 800e8de:	4b13      	ldr	r3, [pc, #76]	; (800e92c <pvPortMalloc+0x184>)
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	431a      	orrs	r2, r3
 800e8e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e8ee:	4b13      	ldr	r3, [pc, #76]	; (800e93c <pvPortMalloc+0x194>)
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	3301      	adds	r3, #1
 800e8f4:	4a11      	ldr	r2, [pc, #68]	; (800e93c <pvPortMalloc+0x194>)
 800e8f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e8f8:	f7ff f8b0 	bl	800da5c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e8fc:	69fb      	ldr	r3, [r7, #28]
 800e8fe:	f003 0307 	and.w	r3, r3, #7
 800e902:	2b00      	cmp	r3, #0
 800e904:	d00a      	beq.n	800e91c <pvPortMalloc+0x174>
	__asm volatile
 800e906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e90a:	f383 8811 	msr	BASEPRI, r3
 800e90e:	f3bf 8f6f 	isb	sy
 800e912:	f3bf 8f4f 	dsb	sy
 800e916:	60fb      	str	r3, [r7, #12]
}
 800e918:	bf00      	nop
 800e91a:	e7fe      	b.n	800e91a <pvPortMalloc+0x172>
	return pvReturn;
 800e91c:	69fb      	ldr	r3, [r7, #28]
}
 800e91e:	4618      	mov	r0, r3
 800e920:	3728      	adds	r7, #40	; 0x28
 800e922:	46bd      	mov	sp, r7
 800e924:	bd80      	pop	{r7, pc}
 800e926:	bf00      	nop
 800e928:	2000685c 	.word	0x2000685c
 800e92c:	20006870 	.word	0x20006870
 800e930:	20006860 	.word	0x20006860
 800e934:	20006854 	.word	0x20006854
 800e938:	20006864 	.word	0x20006864
 800e93c:	20006868 	.word	0x20006868

0800e940 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e940:	b580      	push	{r7, lr}
 800e942:	b086      	sub	sp, #24
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d04d      	beq.n	800e9ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e952:	2308      	movs	r3, #8
 800e954:	425b      	negs	r3, r3
 800e956:	697a      	ldr	r2, [r7, #20]
 800e958:	4413      	add	r3, r2
 800e95a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e95c:	697b      	ldr	r3, [r7, #20]
 800e95e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e960:	693b      	ldr	r3, [r7, #16]
 800e962:	685a      	ldr	r2, [r3, #4]
 800e964:	4b24      	ldr	r3, [pc, #144]	; (800e9f8 <vPortFree+0xb8>)
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	4013      	ands	r3, r2
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d10a      	bne.n	800e984 <vPortFree+0x44>
	__asm volatile
 800e96e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e972:	f383 8811 	msr	BASEPRI, r3
 800e976:	f3bf 8f6f 	isb	sy
 800e97a:	f3bf 8f4f 	dsb	sy
 800e97e:	60fb      	str	r3, [r7, #12]
}
 800e980:	bf00      	nop
 800e982:	e7fe      	b.n	800e982 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d00a      	beq.n	800e9a2 <vPortFree+0x62>
	__asm volatile
 800e98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e990:	f383 8811 	msr	BASEPRI, r3
 800e994:	f3bf 8f6f 	isb	sy
 800e998:	f3bf 8f4f 	dsb	sy
 800e99c:	60bb      	str	r3, [r7, #8]
}
 800e99e:	bf00      	nop
 800e9a0:	e7fe      	b.n	800e9a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e9a2:	693b      	ldr	r3, [r7, #16]
 800e9a4:	685a      	ldr	r2, [r3, #4]
 800e9a6:	4b14      	ldr	r3, [pc, #80]	; (800e9f8 <vPortFree+0xb8>)
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	4013      	ands	r3, r2
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d01e      	beq.n	800e9ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d11a      	bne.n	800e9ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e9b8:	693b      	ldr	r3, [r7, #16]
 800e9ba:	685a      	ldr	r2, [r3, #4]
 800e9bc:	4b0e      	ldr	r3, [pc, #56]	; (800e9f8 <vPortFree+0xb8>)
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	43db      	mvns	r3, r3
 800e9c2:	401a      	ands	r2, r3
 800e9c4:	693b      	ldr	r3, [r7, #16]
 800e9c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e9c8:	f7ff f83a 	bl	800da40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	685a      	ldr	r2, [r3, #4]
 800e9d0:	4b0a      	ldr	r3, [pc, #40]	; (800e9fc <vPortFree+0xbc>)
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	4413      	add	r3, r2
 800e9d6:	4a09      	ldr	r2, [pc, #36]	; (800e9fc <vPortFree+0xbc>)
 800e9d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e9da:	6938      	ldr	r0, [r7, #16]
 800e9dc:	f000 f874 	bl	800eac8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e9e0:	4b07      	ldr	r3, [pc, #28]	; (800ea00 <vPortFree+0xc0>)
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	3301      	adds	r3, #1
 800e9e6:	4a06      	ldr	r2, [pc, #24]	; (800ea00 <vPortFree+0xc0>)
 800e9e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e9ea:	f7ff f837 	bl	800da5c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e9ee:	bf00      	nop
 800e9f0:	3718      	adds	r7, #24
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd80      	pop	{r7, pc}
 800e9f6:	bf00      	nop
 800e9f8:	20006870 	.word	0x20006870
 800e9fc:	20006860 	.word	0x20006860
 800ea00:	2000686c 	.word	0x2000686c

0800ea04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ea04:	b480      	push	{r7}
 800ea06:	b085      	sub	sp, #20
 800ea08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ea0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ea0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ea10:	4b27      	ldr	r3, [pc, #156]	; (800eab0 <prvHeapInit+0xac>)
 800ea12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	f003 0307 	and.w	r3, r3, #7
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d00c      	beq.n	800ea38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	3307      	adds	r3, #7
 800ea22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	f023 0307 	bic.w	r3, r3, #7
 800ea2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ea2c:	68ba      	ldr	r2, [r7, #8]
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	1ad3      	subs	r3, r2, r3
 800ea32:	4a1f      	ldr	r2, [pc, #124]	; (800eab0 <prvHeapInit+0xac>)
 800ea34:	4413      	add	r3, r2
 800ea36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ea3c:	4a1d      	ldr	r2, [pc, #116]	; (800eab4 <prvHeapInit+0xb0>)
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ea42:	4b1c      	ldr	r3, [pc, #112]	; (800eab4 <prvHeapInit+0xb0>)
 800ea44:	2200      	movs	r2, #0
 800ea46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	68ba      	ldr	r2, [r7, #8]
 800ea4c:	4413      	add	r3, r2
 800ea4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ea50:	2208      	movs	r2, #8
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	1a9b      	subs	r3, r3, r2
 800ea56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	f023 0307 	bic.w	r3, r3, #7
 800ea5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	4a15      	ldr	r2, [pc, #84]	; (800eab8 <prvHeapInit+0xb4>)
 800ea64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ea66:	4b14      	ldr	r3, [pc, #80]	; (800eab8 <prvHeapInit+0xb4>)
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ea6e:	4b12      	ldr	r3, [pc, #72]	; (800eab8 <prvHeapInit+0xb4>)
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	2200      	movs	r2, #0
 800ea74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	68fa      	ldr	r2, [r7, #12]
 800ea7e:	1ad2      	subs	r2, r2, r3
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ea84:	4b0c      	ldr	r3, [pc, #48]	; (800eab8 <prvHeapInit+0xb4>)
 800ea86:	681a      	ldr	r2, [r3, #0]
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	685b      	ldr	r3, [r3, #4]
 800ea90:	4a0a      	ldr	r2, [pc, #40]	; (800eabc <prvHeapInit+0xb8>)
 800ea92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ea94:	683b      	ldr	r3, [r7, #0]
 800ea96:	685b      	ldr	r3, [r3, #4]
 800ea98:	4a09      	ldr	r2, [pc, #36]	; (800eac0 <prvHeapInit+0xbc>)
 800ea9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ea9c:	4b09      	ldr	r3, [pc, #36]	; (800eac4 <prvHeapInit+0xc0>)
 800ea9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800eaa2:	601a      	str	r2, [r3, #0]
}
 800eaa4:	bf00      	nop
 800eaa6:	3714      	adds	r7, #20
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaae:	4770      	bx	lr
 800eab0:	20002c54 	.word	0x20002c54
 800eab4:	20006854 	.word	0x20006854
 800eab8:	2000685c 	.word	0x2000685c
 800eabc:	20006864 	.word	0x20006864
 800eac0:	20006860 	.word	0x20006860
 800eac4:	20006870 	.word	0x20006870

0800eac8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800eac8:	b480      	push	{r7}
 800eaca:	b085      	sub	sp, #20
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ead0:	4b28      	ldr	r3, [pc, #160]	; (800eb74 <prvInsertBlockIntoFreeList+0xac>)
 800ead2:	60fb      	str	r3, [r7, #12]
 800ead4:	e002      	b.n	800eadc <prvInsertBlockIntoFreeList+0x14>
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	60fb      	str	r3, [r7, #12]
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	687a      	ldr	r2, [r7, #4]
 800eae2:	429a      	cmp	r2, r3
 800eae4:	d8f7      	bhi.n	800ead6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	685b      	ldr	r3, [r3, #4]
 800eaee:	68ba      	ldr	r2, [r7, #8]
 800eaf0:	4413      	add	r3, r2
 800eaf2:	687a      	ldr	r2, [r7, #4]
 800eaf4:	429a      	cmp	r2, r3
 800eaf6:	d108      	bne.n	800eb0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	685a      	ldr	r2, [r3, #4]
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	685b      	ldr	r3, [r3, #4]
 800eb00:	441a      	add	r2, r3
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	685b      	ldr	r3, [r3, #4]
 800eb12:	68ba      	ldr	r2, [r7, #8]
 800eb14:	441a      	add	r2, r3
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d118      	bne.n	800eb50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	681a      	ldr	r2, [r3, #0]
 800eb22:	4b15      	ldr	r3, [pc, #84]	; (800eb78 <prvInsertBlockIntoFreeList+0xb0>)
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	429a      	cmp	r2, r3
 800eb28:	d00d      	beq.n	800eb46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	685a      	ldr	r2, [r3, #4]
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	685b      	ldr	r3, [r3, #4]
 800eb34:	441a      	add	r2, r3
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	681a      	ldr	r2, [r3, #0]
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	601a      	str	r2, [r3, #0]
 800eb44:	e008      	b.n	800eb58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800eb46:	4b0c      	ldr	r3, [pc, #48]	; (800eb78 <prvInsertBlockIntoFreeList+0xb0>)
 800eb48:	681a      	ldr	r2, [r3, #0]
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	601a      	str	r2, [r3, #0]
 800eb4e:	e003      	b.n	800eb58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	681a      	ldr	r2, [r3, #0]
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800eb58:	68fa      	ldr	r2, [r7, #12]
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	429a      	cmp	r2, r3
 800eb5e:	d002      	beq.n	800eb66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	687a      	ldr	r2, [r7, #4]
 800eb64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eb66:	bf00      	nop
 800eb68:	3714      	adds	r7, #20
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb70:	4770      	bx	lr
 800eb72:	bf00      	nop
 800eb74:	20006854 	.word	0x20006854
 800eb78:	2000685c 	.word	0x2000685c

0800eb7c <__errno>:
 800eb7c:	4b01      	ldr	r3, [pc, #4]	; (800eb84 <__errno+0x8>)
 800eb7e:	6818      	ldr	r0, [r3, #0]
 800eb80:	4770      	bx	lr
 800eb82:	bf00      	nop
 800eb84:	2000001c 	.word	0x2000001c

0800eb88 <__libc_init_array>:
 800eb88:	b570      	push	{r4, r5, r6, lr}
 800eb8a:	4d0d      	ldr	r5, [pc, #52]	; (800ebc0 <__libc_init_array+0x38>)
 800eb8c:	4c0d      	ldr	r4, [pc, #52]	; (800ebc4 <__libc_init_array+0x3c>)
 800eb8e:	1b64      	subs	r4, r4, r5
 800eb90:	10a4      	asrs	r4, r4, #2
 800eb92:	2600      	movs	r6, #0
 800eb94:	42a6      	cmp	r6, r4
 800eb96:	d109      	bne.n	800ebac <__libc_init_array+0x24>
 800eb98:	4d0b      	ldr	r5, [pc, #44]	; (800ebc8 <__libc_init_array+0x40>)
 800eb9a:	4c0c      	ldr	r4, [pc, #48]	; (800ebcc <__libc_init_array+0x44>)
 800eb9c:	f005 f960 	bl	8013e60 <_init>
 800eba0:	1b64      	subs	r4, r4, r5
 800eba2:	10a4      	asrs	r4, r4, #2
 800eba4:	2600      	movs	r6, #0
 800eba6:	42a6      	cmp	r6, r4
 800eba8:	d105      	bne.n	800ebb6 <__libc_init_array+0x2e>
 800ebaa:	bd70      	pop	{r4, r5, r6, pc}
 800ebac:	f855 3b04 	ldr.w	r3, [r5], #4
 800ebb0:	4798      	blx	r3
 800ebb2:	3601      	adds	r6, #1
 800ebb4:	e7ee      	b.n	800eb94 <__libc_init_array+0xc>
 800ebb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800ebba:	4798      	blx	r3
 800ebbc:	3601      	adds	r6, #1
 800ebbe:	e7f2      	b.n	800eba6 <__libc_init_array+0x1e>
 800ebc0:	080147d0 	.word	0x080147d0
 800ebc4:	080147d0 	.word	0x080147d0
 800ebc8:	080147d0 	.word	0x080147d0
 800ebcc:	080147d4 	.word	0x080147d4

0800ebd0 <memcpy>:
 800ebd0:	440a      	add	r2, r1
 800ebd2:	4291      	cmp	r1, r2
 800ebd4:	f100 33ff 	add.w	r3, r0, #4294967295
 800ebd8:	d100      	bne.n	800ebdc <memcpy+0xc>
 800ebda:	4770      	bx	lr
 800ebdc:	b510      	push	{r4, lr}
 800ebde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebe2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ebe6:	4291      	cmp	r1, r2
 800ebe8:	d1f9      	bne.n	800ebde <memcpy+0xe>
 800ebea:	bd10      	pop	{r4, pc}

0800ebec <memset>:
 800ebec:	4402      	add	r2, r0
 800ebee:	4603      	mov	r3, r0
 800ebf0:	4293      	cmp	r3, r2
 800ebf2:	d100      	bne.n	800ebf6 <memset+0xa>
 800ebf4:	4770      	bx	lr
 800ebf6:	f803 1b01 	strb.w	r1, [r3], #1
 800ebfa:	e7f9      	b.n	800ebf0 <memset+0x4>

0800ebfc <__cvt>:
 800ebfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec00:	ec55 4b10 	vmov	r4, r5, d0
 800ec04:	2d00      	cmp	r5, #0
 800ec06:	460e      	mov	r6, r1
 800ec08:	4619      	mov	r1, r3
 800ec0a:	462b      	mov	r3, r5
 800ec0c:	bfbb      	ittet	lt
 800ec0e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ec12:	461d      	movlt	r5, r3
 800ec14:	2300      	movge	r3, #0
 800ec16:	232d      	movlt	r3, #45	; 0x2d
 800ec18:	700b      	strb	r3, [r1, #0]
 800ec1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ec20:	4691      	mov	r9, r2
 800ec22:	f023 0820 	bic.w	r8, r3, #32
 800ec26:	bfbc      	itt	lt
 800ec28:	4622      	movlt	r2, r4
 800ec2a:	4614      	movlt	r4, r2
 800ec2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ec30:	d005      	beq.n	800ec3e <__cvt+0x42>
 800ec32:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ec36:	d100      	bne.n	800ec3a <__cvt+0x3e>
 800ec38:	3601      	adds	r6, #1
 800ec3a:	2102      	movs	r1, #2
 800ec3c:	e000      	b.n	800ec40 <__cvt+0x44>
 800ec3e:	2103      	movs	r1, #3
 800ec40:	ab03      	add	r3, sp, #12
 800ec42:	9301      	str	r3, [sp, #4]
 800ec44:	ab02      	add	r3, sp, #8
 800ec46:	9300      	str	r3, [sp, #0]
 800ec48:	ec45 4b10 	vmov	d0, r4, r5
 800ec4c:	4653      	mov	r3, sl
 800ec4e:	4632      	mov	r2, r6
 800ec50:	f000 fcea 	bl	800f628 <_dtoa_r>
 800ec54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ec58:	4607      	mov	r7, r0
 800ec5a:	d102      	bne.n	800ec62 <__cvt+0x66>
 800ec5c:	f019 0f01 	tst.w	r9, #1
 800ec60:	d022      	beq.n	800eca8 <__cvt+0xac>
 800ec62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ec66:	eb07 0906 	add.w	r9, r7, r6
 800ec6a:	d110      	bne.n	800ec8e <__cvt+0x92>
 800ec6c:	783b      	ldrb	r3, [r7, #0]
 800ec6e:	2b30      	cmp	r3, #48	; 0x30
 800ec70:	d10a      	bne.n	800ec88 <__cvt+0x8c>
 800ec72:	2200      	movs	r2, #0
 800ec74:	2300      	movs	r3, #0
 800ec76:	4620      	mov	r0, r4
 800ec78:	4629      	mov	r1, r5
 800ec7a:	f7f1 ff25 	bl	8000ac8 <__aeabi_dcmpeq>
 800ec7e:	b918      	cbnz	r0, 800ec88 <__cvt+0x8c>
 800ec80:	f1c6 0601 	rsb	r6, r6, #1
 800ec84:	f8ca 6000 	str.w	r6, [sl]
 800ec88:	f8da 3000 	ldr.w	r3, [sl]
 800ec8c:	4499      	add	r9, r3
 800ec8e:	2200      	movs	r2, #0
 800ec90:	2300      	movs	r3, #0
 800ec92:	4620      	mov	r0, r4
 800ec94:	4629      	mov	r1, r5
 800ec96:	f7f1 ff17 	bl	8000ac8 <__aeabi_dcmpeq>
 800ec9a:	b108      	cbz	r0, 800eca0 <__cvt+0xa4>
 800ec9c:	f8cd 900c 	str.w	r9, [sp, #12]
 800eca0:	2230      	movs	r2, #48	; 0x30
 800eca2:	9b03      	ldr	r3, [sp, #12]
 800eca4:	454b      	cmp	r3, r9
 800eca6:	d307      	bcc.n	800ecb8 <__cvt+0xbc>
 800eca8:	9b03      	ldr	r3, [sp, #12]
 800ecaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ecac:	1bdb      	subs	r3, r3, r7
 800ecae:	4638      	mov	r0, r7
 800ecb0:	6013      	str	r3, [r2, #0]
 800ecb2:	b004      	add	sp, #16
 800ecb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecb8:	1c59      	adds	r1, r3, #1
 800ecba:	9103      	str	r1, [sp, #12]
 800ecbc:	701a      	strb	r2, [r3, #0]
 800ecbe:	e7f0      	b.n	800eca2 <__cvt+0xa6>

0800ecc0 <__exponent>:
 800ecc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	2900      	cmp	r1, #0
 800ecc6:	bfb8      	it	lt
 800ecc8:	4249      	neglt	r1, r1
 800ecca:	f803 2b02 	strb.w	r2, [r3], #2
 800ecce:	bfb4      	ite	lt
 800ecd0:	222d      	movlt	r2, #45	; 0x2d
 800ecd2:	222b      	movge	r2, #43	; 0x2b
 800ecd4:	2909      	cmp	r1, #9
 800ecd6:	7042      	strb	r2, [r0, #1]
 800ecd8:	dd2a      	ble.n	800ed30 <__exponent+0x70>
 800ecda:	f10d 0407 	add.w	r4, sp, #7
 800ecde:	46a4      	mov	ip, r4
 800ece0:	270a      	movs	r7, #10
 800ece2:	46a6      	mov	lr, r4
 800ece4:	460a      	mov	r2, r1
 800ece6:	fb91 f6f7 	sdiv	r6, r1, r7
 800ecea:	fb07 1516 	mls	r5, r7, r6, r1
 800ecee:	3530      	adds	r5, #48	; 0x30
 800ecf0:	2a63      	cmp	r2, #99	; 0x63
 800ecf2:	f104 34ff 	add.w	r4, r4, #4294967295
 800ecf6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ecfa:	4631      	mov	r1, r6
 800ecfc:	dcf1      	bgt.n	800ece2 <__exponent+0x22>
 800ecfe:	3130      	adds	r1, #48	; 0x30
 800ed00:	f1ae 0502 	sub.w	r5, lr, #2
 800ed04:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ed08:	1c44      	adds	r4, r0, #1
 800ed0a:	4629      	mov	r1, r5
 800ed0c:	4561      	cmp	r1, ip
 800ed0e:	d30a      	bcc.n	800ed26 <__exponent+0x66>
 800ed10:	f10d 0209 	add.w	r2, sp, #9
 800ed14:	eba2 020e 	sub.w	r2, r2, lr
 800ed18:	4565      	cmp	r5, ip
 800ed1a:	bf88      	it	hi
 800ed1c:	2200      	movhi	r2, #0
 800ed1e:	4413      	add	r3, r2
 800ed20:	1a18      	subs	r0, r3, r0
 800ed22:	b003      	add	sp, #12
 800ed24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed2a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ed2e:	e7ed      	b.n	800ed0c <__exponent+0x4c>
 800ed30:	2330      	movs	r3, #48	; 0x30
 800ed32:	3130      	adds	r1, #48	; 0x30
 800ed34:	7083      	strb	r3, [r0, #2]
 800ed36:	70c1      	strb	r1, [r0, #3]
 800ed38:	1d03      	adds	r3, r0, #4
 800ed3a:	e7f1      	b.n	800ed20 <__exponent+0x60>

0800ed3c <_printf_float>:
 800ed3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed40:	ed2d 8b02 	vpush	{d8}
 800ed44:	b08d      	sub	sp, #52	; 0x34
 800ed46:	460c      	mov	r4, r1
 800ed48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ed4c:	4616      	mov	r6, r2
 800ed4e:	461f      	mov	r7, r3
 800ed50:	4605      	mov	r5, r0
 800ed52:	f001 fa57 	bl	8010204 <_localeconv_r>
 800ed56:	f8d0 a000 	ldr.w	sl, [r0]
 800ed5a:	4650      	mov	r0, sl
 800ed5c:	f7f1 fa38 	bl	80001d0 <strlen>
 800ed60:	2300      	movs	r3, #0
 800ed62:	930a      	str	r3, [sp, #40]	; 0x28
 800ed64:	6823      	ldr	r3, [r4, #0]
 800ed66:	9305      	str	r3, [sp, #20]
 800ed68:	f8d8 3000 	ldr.w	r3, [r8]
 800ed6c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ed70:	3307      	adds	r3, #7
 800ed72:	f023 0307 	bic.w	r3, r3, #7
 800ed76:	f103 0208 	add.w	r2, r3, #8
 800ed7a:	f8c8 2000 	str.w	r2, [r8]
 800ed7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed82:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ed86:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ed8a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ed8e:	9307      	str	r3, [sp, #28]
 800ed90:	f8cd 8018 	str.w	r8, [sp, #24]
 800ed94:	ee08 0a10 	vmov	s16, r0
 800ed98:	4b9f      	ldr	r3, [pc, #636]	; (800f018 <_printf_float+0x2dc>)
 800ed9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed9e:	f04f 32ff 	mov.w	r2, #4294967295
 800eda2:	f7f1 fec3 	bl	8000b2c <__aeabi_dcmpun>
 800eda6:	bb88      	cbnz	r0, 800ee0c <_printf_float+0xd0>
 800eda8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800edac:	4b9a      	ldr	r3, [pc, #616]	; (800f018 <_printf_float+0x2dc>)
 800edae:	f04f 32ff 	mov.w	r2, #4294967295
 800edb2:	f7f1 fe9d 	bl	8000af0 <__aeabi_dcmple>
 800edb6:	bb48      	cbnz	r0, 800ee0c <_printf_float+0xd0>
 800edb8:	2200      	movs	r2, #0
 800edba:	2300      	movs	r3, #0
 800edbc:	4640      	mov	r0, r8
 800edbe:	4649      	mov	r1, r9
 800edc0:	f7f1 fe8c 	bl	8000adc <__aeabi_dcmplt>
 800edc4:	b110      	cbz	r0, 800edcc <_printf_float+0x90>
 800edc6:	232d      	movs	r3, #45	; 0x2d
 800edc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800edcc:	4b93      	ldr	r3, [pc, #588]	; (800f01c <_printf_float+0x2e0>)
 800edce:	4894      	ldr	r0, [pc, #592]	; (800f020 <_printf_float+0x2e4>)
 800edd0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800edd4:	bf94      	ite	ls
 800edd6:	4698      	movls	r8, r3
 800edd8:	4680      	movhi	r8, r0
 800edda:	2303      	movs	r3, #3
 800eddc:	6123      	str	r3, [r4, #16]
 800edde:	9b05      	ldr	r3, [sp, #20]
 800ede0:	f023 0204 	bic.w	r2, r3, #4
 800ede4:	6022      	str	r2, [r4, #0]
 800ede6:	f04f 0900 	mov.w	r9, #0
 800edea:	9700      	str	r7, [sp, #0]
 800edec:	4633      	mov	r3, r6
 800edee:	aa0b      	add	r2, sp, #44	; 0x2c
 800edf0:	4621      	mov	r1, r4
 800edf2:	4628      	mov	r0, r5
 800edf4:	f000 f9d8 	bl	800f1a8 <_printf_common>
 800edf8:	3001      	adds	r0, #1
 800edfa:	f040 8090 	bne.w	800ef1e <_printf_float+0x1e2>
 800edfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ee02:	b00d      	add	sp, #52	; 0x34
 800ee04:	ecbd 8b02 	vpop	{d8}
 800ee08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee0c:	4642      	mov	r2, r8
 800ee0e:	464b      	mov	r3, r9
 800ee10:	4640      	mov	r0, r8
 800ee12:	4649      	mov	r1, r9
 800ee14:	f7f1 fe8a 	bl	8000b2c <__aeabi_dcmpun>
 800ee18:	b140      	cbz	r0, 800ee2c <_printf_float+0xf0>
 800ee1a:	464b      	mov	r3, r9
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	bfbc      	itt	lt
 800ee20:	232d      	movlt	r3, #45	; 0x2d
 800ee22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ee26:	487f      	ldr	r0, [pc, #508]	; (800f024 <_printf_float+0x2e8>)
 800ee28:	4b7f      	ldr	r3, [pc, #508]	; (800f028 <_printf_float+0x2ec>)
 800ee2a:	e7d1      	b.n	800edd0 <_printf_float+0x94>
 800ee2c:	6863      	ldr	r3, [r4, #4]
 800ee2e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ee32:	9206      	str	r2, [sp, #24]
 800ee34:	1c5a      	adds	r2, r3, #1
 800ee36:	d13f      	bne.n	800eeb8 <_printf_float+0x17c>
 800ee38:	2306      	movs	r3, #6
 800ee3a:	6063      	str	r3, [r4, #4]
 800ee3c:	9b05      	ldr	r3, [sp, #20]
 800ee3e:	6861      	ldr	r1, [r4, #4]
 800ee40:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ee44:	2300      	movs	r3, #0
 800ee46:	9303      	str	r3, [sp, #12]
 800ee48:	ab0a      	add	r3, sp, #40	; 0x28
 800ee4a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ee4e:	ab09      	add	r3, sp, #36	; 0x24
 800ee50:	ec49 8b10 	vmov	d0, r8, r9
 800ee54:	9300      	str	r3, [sp, #0]
 800ee56:	6022      	str	r2, [r4, #0]
 800ee58:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ee5c:	4628      	mov	r0, r5
 800ee5e:	f7ff fecd 	bl	800ebfc <__cvt>
 800ee62:	9b06      	ldr	r3, [sp, #24]
 800ee64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee66:	2b47      	cmp	r3, #71	; 0x47
 800ee68:	4680      	mov	r8, r0
 800ee6a:	d108      	bne.n	800ee7e <_printf_float+0x142>
 800ee6c:	1cc8      	adds	r0, r1, #3
 800ee6e:	db02      	blt.n	800ee76 <_printf_float+0x13a>
 800ee70:	6863      	ldr	r3, [r4, #4]
 800ee72:	4299      	cmp	r1, r3
 800ee74:	dd41      	ble.n	800eefa <_printf_float+0x1be>
 800ee76:	f1ab 0b02 	sub.w	fp, fp, #2
 800ee7a:	fa5f fb8b 	uxtb.w	fp, fp
 800ee7e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ee82:	d820      	bhi.n	800eec6 <_printf_float+0x18a>
 800ee84:	3901      	subs	r1, #1
 800ee86:	465a      	mov	r2, fp
 800ee88:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ee8c:	9109      	str	r1, [sp, #36]	; 0x24
 800ee8e:	f7ff ff17 	bl	800ecc0 <__exponent>
 800ee92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee94:	1813      	adds	r3, r2, r0
 800ee96:	2a01      	cmp	r2, #1
 800ee98:	4681      	mov	r9, r0
 800ee9a:	6123      	str	r3, [r4, #16]
 800ee9c:	dc02      	bgt.n	800eea4 <_printf_float+0x168>
 800ee9e:	6822      	ldr	r2, [r4, #0]
 800eea0:	07d2      	lsls	r2, r2, #31
 800eea2:	d501      	bpl.n	800eea8 <_printf_float+0x16c>
 800eea4:	3301      	adds	r3, #1
 800eea6:	6123      	str	r3, [r4, #16]
 800eea8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d09c      	beq.n	800edea <_printf_float+0xae>
 800eeb0:	232d      	movs	r3, #45	; 0x2d
 800eeb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eeb6:	e798      	b.n	800edea <_printf_float+0xae>
 800eeb8:	9a06      	ldr	r2, [sp, #24]
 800eeba:	2a47      	cmp	r2, #71	; 0x47
 800eebc:	d1be      	bne.n	800ee3c <_printf_float+0x100>
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d1bc      	bne.n	800ee3c <_printf_float+0x100>
 800eec2:	2301      	movs	r3, #1
 800eec4:	e7b9      	b.n	800ee3a <_printf_float+0xfe>
 800eec6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800eeca:	d118      	bne.n	800eefe <_printf_float+0x1c2>
 800eecc:	2900      	cmp	r1, #0
 800eece:	6863      	ldr	r3, [r4, #4]
 800eed0:	dd0b      	ble.n	800eeea <_printf_float+0x1ae>
 800eed2:	6121      	str	r1, [r4, #16]
 800eed4:	b913      	cbnz	r3, 800eedc <_printf_float+0x1a0>
 800eed6:	6822      	ldr	r2, [r4, #0]
 800eed8:	07d0      	lsls	r0, r2, #31
 800eeda:	d502      	bpl.n	800eee2 <_printf_float+0x1a6>
 800eedc:	3301      	adds	r3, #1
 800eede:	440b      	add	r3, r1
 800eee0:	6123      	str	r3, [r4, #16]
 800eee2:	65a1      	str	r1, [r4, #88]	; 0x58
 800eee4:	f04f 0900 	mov.w	r9, #0
 800eee8:	e7de      	b.n	800eea8 <_printf_float+0x16c>
 800eeea:	b913      	cbnz	r3, 800eef2 <_printf_float+0x1b6>
 800eeec:	6822      	ldr	r2, [r4, #0]
 800eeee:	07d2      	lsls	r2, r2, #31
 800eef0:	d501      	bpl.n	800eef6 <_printf_float+0x1ba>
 800eef2:	3302      	adds	r3, #2
 800eef4:	e7f4      	b.n	800eee0 <_printf_float+0x1a4>
 800eef6:	2301      	movs	r3, #1
 800eef8:	e7f2      	b.n	800eee0 <_printf_float+0x1a4>
 800eefa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800eefe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef00:	4299      	cmp	r1, r3
 800ef02:	db05      	blt.n	800ef10 <_printf_float+0x1d4>
 800ef04:	6823      	ldr	r3, [r4, #0]
 800ef06:	6121      	str	r1, [r4, #16]
 800ef08:	07d8      	lsls	r0, r3, #31
 800ef0a:	d5ea      	bpl.n	800eee2 <_printf_float+0x1a6>
 800ef0c:	1c4b      	adds	r3, r1, #1
 800ef0e:	e7e7      	b.n	800eee0 <_printf_float+0x1a4>
 800ef10:	2900      	cmp	r1, #0
 800ef12:	bfd4      	ite	le
 800ef14:	f1c1 0202 	rsble	r2, r1, #2
 800ef18:	2201      	movgt	r2, #1
 800ef1a:	4413      	add	r3, r2
 800ef1c:	e7e0      	b.n	800eee0 <_printf_float+0x1a4>
 800ef1e:	6823      	ldr	r3, [r4, #0]
 800ef20:	055a      	lsls	r2, r3, #21
 800ef22:	d407      	bmi.n	800ef34 <_printf_float+0x1f8>
 800ef24:	6923      	ldr	r3, [r4, #16]
 800ef26:	4642      	mov	r2, r8
 800ef28:	4631      	mov	r1, r6
 800ef2a:	4628      	mov	r0, r5
 800ef2c:	47b8      	blx	r7
 800ef2e:	3001      	adds	r0, #1
 800ef30:	d12c      	bne.n	800ef8c <_printf_float+0x250>
 800ef32:	e764      	b.n	800edfe <_printf_float+0xc2>
 800ef34:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ef38:	f240 80e0 	bls.w	800f0fc <_printf_float+0x3c0>
 800ef3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ef40:	2200      	movs	r2, #0
 800ef42:	2300      	movs	r3, #0
 800ef44:	f7f1 fdc0 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef48:	2800      	cmp	r0, #0
 800ef4a:	d034      	beq.n	800efb6 <_printf_float+0x27a>
 800ef4c:	4a37      	ldr	r2, [pc, #220]	; (800f02c <_printf_float+0x2f0>)
 800ef4e:	2301      	movs	r3, #1
 800ef50:	4631      	mov	r1, r6
 800ef52:	4628      	mov	r0, r5
 800ef54:	47b8      	blx	r7
 800ef56:	3001      	adds	r0, #1
 800ef58:	f43f af51 	beq.w	800edfe <_printf_float+0xc2>
 800ef5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef60:	429a      	cmp	r2, r3
 800ef62:	db02      	blt.n	800ef6a <_printf_float+0x22e>
 800ef64:	6823      	ldr	r3, [r4, #0]
 800ef66:	07d8      	lsls	r0, r3, #31
 800ef68:	d510      	bpl.n	800ef8c <_printf_float+0x250>
 800ef6a:	ee18 3a10 	vmov	r3, s16
 800ef6e:	4652      	mov	r2, sl
 800ef70:	4631      	mov	r1, r6
 800ef72:	4628      	mov	r0, r5
 800ef74:	47b8      	blx	r7
 800ef76:	3001      	adds	r0, #1
 800ef78:	f43f af41 	beq.w	800edfe <_printf_float+0xc2>
 800ef7c:	f04f 0800 	mov.w	r8, #0
 800ef80:	f104 091a 	add.w	r9, r4, #26
 800ef84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef86:	3b01      	subs	r3, #1
 800ef88:	4543      	cmp	r3, r8
 800ef8a:	dc09      	bgt.n	800efa0 <_printf_float+0x264>
 800ef8c:	6823      	ldr	r3, [r4, #0]
 800ef8e:	079b      	lsls	r3, r3, #30
 800ef90:	f100 8105 	bmi.w	800f19e <_printf_float+0x462>
 800ef94:	68e0      	ldr	r0, [r4, #12]
 800ef96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef98:	4298      	cmp	r0, r3
 800ef9a:	bfb8      	it	lt
 800ef9c:	4618      	movlt	r0, r3
 800ef9e:	e730      	b.n	800ee02 <_printf_float+0xc6>
 800efa0:	2301      	movs	r3, #1
 800efa2:	464a      	mov	r2, r9
 800efa4:	4631      	mov	r1, r6
 800efa6:	4628      	mov	r0, r5
 800efa8:	47b8      	blx	r7
 800efaa:	3001      	adds	r0, #1
 800efac:	f43f af27 	beq.w	800edfe <_printf_float+0xc2>
 800efb0:	f108 0801 	add.w	r8, r8, #1
 800efb4:	e7e6      	b.n	800ef84 <_printf_float+0x248>
 800efb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efb8:	2b00      	cmp	r3, #0
 800efba:	dc39      	bgt.n	800f030 <_printf_float+0x2f4>
 800efbc:	4a1b      	ldr	r2, [pc, #108]	; (800f02c <_printf_float+0x2f0>)
 800efbe:	2301      	movs	r3, #1
 800efc0:	4631      	mov	r1, r6
 800efc2:	4628      	mov	r0, r5
 800efc4:	47b8      	blx	r7
 800efc6:	3001      	adds	r0, #1
 800efc8:	f43f af19 	beq.w	800edfe <_printf_float+0xc2>
 800efcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800efd0:	4313      	orrs	r3, r2
 800efd2:	d102      	bne.n	800efda <_printf_float+0x29e>
 800efd4:	6823      	ldr	r3, [r4, #0]
 800efd6:	07d9      	lsls	r1, r3, #31
 800efd8:	d5d8      	bpl.n	800ef8c <_printf_float+0x250>
 800efda:	ee18 3a10 	vmov	r3, s16
 800efde:	4652      	mov	r2, sl
 800efe0:	4631      	mov	r1, r6
 800efe2:	4628      	mov	r0, r5
 800efe4:	47b8      	blx	r7
 800efe6:	3001      	adds	r0, #1
 800efe8:	f43f af09 	beq.w	800edfe <_printf_float+0xc2>
 800efec:	f04f 0900 	mov.w	r9, #0
 800eff0:	f104 0a1a 	add.w	sl, r4, #26
 800eff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eff6:	425b      	negs	r3, r3
 800eff8:	454b      	cmp	r3, r9
 800effa:	dc01      	bgt.n	800f000 <_printf_float+0x2c4>
 800effc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800effe:	e792      	b.n	800ef26 <_printf_float+0x1ea>
 800f000:	2301      	movs	r3, #1
 800f002:	4652      	mov	r2, sl
 800f004:	4631      	mov	r1, r6
 800f006:	4628      	mov	r0, r5
 800f008:	47b8      	blx	r7
 800f00a:	3001      	adds	r0, #1
 800f00c:	f43f aef7 	beq.w	800edfe <_printf_float+0xc2>
 800f010:	f109 0901 	add.w	r9, r9, #1
 800f014:	e7ee      	b.n	800eff4 <_printf_float+0x2b8>
 800f016:	bf00      	nop
 800f018:	7fefffff 	.word	0x7fefffff
 800f01c:	08013fa0 	.word	0x08013fa0
 800f020:	08013fa4 	.word	0x08013fa4
 800f024:	08013fac 	.word	0x08013fac
 800f028:	08013fa8 	.word	0x08013fa8
 800f02c:	08013fb0 	.word	0x08013fb0
 800f030:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f032:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f034:	429a      	cmp	r2, r3
 800f036:	bfa8      	it	ge
 800f038:	461a      	movge	r2, r3
 800f03a:	2a00      	cmp	r2, #0
 800f03c:	4691      	mov	r9, r2
 800f03e:	dc37      	bgt.n	800f0b0 <_printf_float+0x374>
 800f040:	f04f 0b00 	mov.w	fp, #0
 800f044:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f048:	f104 021a 	add.w	r2, r4, #26
 800f04c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f04e:	9305      	str	r3, [sp, #20]
 800f050:	eba3 0309 	sub.w	r3, r3, r9
 800f054:	455b      	cmp	r3, fp
 800f056:	dc33      	bgt.n	800f0c0 <_printf_float+0x384>
 800f058:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f05c:	429a      	cmp	r2, r3
 800f05e:	db3b      	blt.n	800f0d8 <_printf_float+0x39c>
 800f060:	6823      	ldr	r3, [r4, #0]
 800f062:	07da      	lsls	r2, r3, #31
 800f064:	d438      	bmi.n	800f0d8 <_printf_float+0x39c>
 800f066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f068:	9a05      	ldr	r2, [sp, #20]
 800f06a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f06c:	1a9a      	subs	r2, r3, r2
 800f06e:	eba3 0901 	sub.w	r9, r3, r1
 800f072:	4591      	cmp	r9, r2
 800f074:	bfa8      	it	ge
 800f076:	4691      	movge	r9, r2
 800f078:	f1b9 0f00 	cmp.w	r9, #0
 800f07c:	dc35      	bgt.n	800f0ea <_printf_float+0x3ae>
 800f07e:	f04f 0800 	mov.w	r8, #0
 800f082:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f086:	f104 0a1a 	add.w	sl, r4, #26
 800f08a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f08e:	1a9b      	subs	r3, r3, r2
 800f090:	eba3 0309 	sub.w	r3, r3, r9
 800f094:	4543      	cmp	r3, r8
 800f096:	f77f af79 	ble.w	800ef8c <_printf_float+0x250>
 800f09a:	2301      	movs	r3, #1
 800f09c:	4652      	mov	r2, sl
 800f09e:	4631      	mov	r1, r6
 800f0a0:	4628      	mov	r0, r5
 800f0a2:	47b8      	blx	r7
 800f0a4:	3001      	adds	r0, #1
 800f0a6:	f43f aeaa 	beq.w	800edfe <_printf_float+0xc2>
 800f0aa:	f108 0801 	add.w	r8, r8, #1
 800f0ae:	e7ec      	b.n	800f08a <_printf_float+0x34e>
 800f0b0:	4613      	mov	r3, r2
 800f0b2:	4631      	mov	r1, r6
 800f0b4:	4642      	mov	r2, r8
 800f0b6:	4628      	mov	r0, r5
 800f0b8:	47b8      	blx	r7
 800f0ba:	3001      	adds	r0, #1
 800f0bc:	d1c0      	bne.n	800f040 <_printf_float+0x304>
 800f0be:	e69e      	b.n	800edfe <_printf_float+0xc2>
 800f0c0:	2301      	movs	r3, #1
 800f0c2:	4631      	mov	r1, r6
 800f0c4:	4628      	mov	r0, r5
 800f0c6:	9205      	str	r2, [sp, #20]
 800f0c8:	47b8      	blx	r7
 800f0ca:	3001      	adds	r0, #1
 800f0cc:	f43f ae97 	beq.w	800edfe <_printf_float+0xc2>
 800f0d0:	9a05      	ldr	r2, [sp, #20]
 800f0d2:	f10b 0b01 	add.w	fp, fp, #1
 800f0d6:	e7b9      	b.n	800f04c <_printf_float+0x310>
 800f0d8:	ee18 3a10 	vmov	r3, s16
 800f0dc:	4652      	mov	r2, sl
 800f0de:	4631      	mov	r1, r6
 800f0e0:	4628      	mov	r0, r5
 800f0e2:	47b8      	blx	r7
 800f0e4:	3001      	adds	r0, #1
 800f0e6:	d1be      	bne.n	800f066 <_printf_float+0x32a>
 800f0e8:	e689      	b.n	800edfe <_printf_float+0xc2>
 800f0ea:	9a05      	ldr	r2, [sp, #20]
 800f0ec:	464b      	mov	r3, r9
 800f0ee:	4442      	add	r2, r8
 800f0f0:	4631      	mov	r1, r6
 800f0f2:	4628      	mov	r0, r5
 800f0f4:	47b8      	blx	r7
 800f0f6:	3001      	adds	r0, #1
 800f0f8:	d1c1      	bne.n	800f07e <_printf_float+0x342>
 800f0fa:	e680      	b.n	800edfe <_printf_float+0xc2>
 800f0fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0fe:	2a01      	cmp	r2, #1
 800f100:	dc01      	bgt.n	800f106 <_printf_float+0x3ca>
 800f102:	07db      	lsls	r3, r3, #31
 800f104:	d538      	bpl.n	800f178 <_printf_float+0x43c>
 800f106:	2301      	movs	r3, #1
 800f108:	4642      	mov	r2, r8
 800f10a:	4631      	mov	r1, r6
 800f10c:	4628      	mov	r0, r5
 800f10e:	47b8      	blx	r7
 800f110:	3001      	adds	r0, #1
 800f112:	f43f ae74 	beq.w	800edfe <_printf_float+0xc2>
 800f116:	ee18 3a10 	vmov	r3, s16
 800f11a:	4652      	mov	r2, sl
 800f11c:	4631      	mov	r1, r6
 800f11e:	4628      	mov	r0, r5
 800f120:	47b8      	blx	r7
 800f122:	3001      	adds	r0, #1
 800f124:	f43f ae6b 	beq.w	800edfe <_printf_float+0xc2>
 800f128:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f12c:	2200      	movs	r2, #0
 800f12e:	2300      	movs	r3, #0
 800f130:	f7f1 fcca 	bl	8000ac8 <__aeabi_dcmpeq>
 800f134:	b9d8      	cbnz	r0, 800f16e <_printf_float+0x432>
 800f136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f138:	f108 0201 	add.w	r2, r8, #1
 800f13c:	3b01      	subs	r3, #1
 800f13e:	4631      	mov	r1, r6
 800f140:	4628      	mov	r0, r5
 800f142:	47b8      	blx	r7
 800f144:	3001      	adds	r0, #1
 800f146:	d10e      	bne.n	800f166 <_printf_float+0x42a>
 800f148:	e659      	b.n	800edfe <_printf_float+0xc2>
 800f14a:	2301      	movs	r3, #1
 800f14c:	4652      	mov	r2, sl
 800f14e:	4631      	mov	r1, r6
 800f150:	4628      	mov	r0, r5
 800f152:	47b8      	blx	r7
 800f154:	3001      	adds	r0, #1
 800f156:	f43f ae52 	beq.w	800edfe <_printf_float+0xc2>
 800f15a:	f108 0801 	add.w	r8, r8, #1
 800f15e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f160:	3b01      	subs	r3, #1
 800f162:	4543      	cmp	r3, r8
 800f164:	dcf1      	bgt.n	800f14a <_printf_float+0x40e>
 800f166:	464b      	mov	r3, r9
 800f168:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f16c:	e6dc      	b.n	800ef28 <_printf_float+0x1ec>
 800f16e:	f04f 0800 	mov.w	r8, #0
 800f172:	f104 0a1a 	add.w	sl, r4, #26
 800f176:	e7f2      	b.n	800f15e <_printf_float+0x422>
 800f178:	2301      	movs	r3, #1
 800f17a:	4642      	mov	r2, r8
 800f17c:	e7df      	b.n	800f13e <_printf_float+0x402>
 800f17e:	2301      	movs	r3, #1
 800f180:	464a      	mov	r2, r9
 800f182:	4631      	mov	r1, r6
 800f184:	4628      	mov	r0, r5
 800f186:	47b8      	blx	r7
 800f188:	3001      	adds	r0, #1
 800f18a:	f43f ae38 	beq.w	800edfe <_printf_float+0xc2>
 800f18e:	f108 0801 	add.w	r8, r8, #1
 800f192:	68e3      	ldr	r3, [r4, #12]
 800f194:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f196:	1a5b      	subs	r3, r3, r1
 800f198:	4543      	cmp	r3, r8
 800f19a:	dcf0      	bgt.n	800f17e <_printf_float+0x442>
 800f19c:	e6fa      	b.n	800ef94 <_printf_float+0x258>
 800f19e:	f04f 0800 	mov.w	r8, #0
 800f1a2:	f104 0919 	add.w	r9, r4, #25
 800f1a6:	e7f4      	b.n	800f192 <_printf_float+0x456>

0800f1a8 <_printf_common>:
 800f1a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1ac:	4616      	mov	r6, r2
 800f1ae:	4699      	mov	r9, r3
 800f1b0:	688a      	ldr	r2, [r1, #8]
 800f1b2:	690b      	ldr	r3, [r1, #16]
 800f1b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	bfb8      	it	lt
 800f1bc:	4613      	movlt	r3, r2
 800f1be:	6033      	str	r3, [r6, #0]
 800f1c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f1c4:	4607      	mov	r7, r0
 800f1c6:	460c      	mov	r4, r1
 800f1c8:	b10a      	cbz	r2, 800f1ce <_printf_common+0x26>
 800f1ca:	3301      	adds	r3, #1
 800f1cc:	6033      	str	r3, [r6, #0]
 800f1ce:	6823      	ldr	r3, [r4, #0]
 800f1d0:	0699      	lsls	r1, r3, #26
 800f1d2:	bf42      	ittt	mi
 800f1d4:	6833      	ldrmi	r3, [r6, #0]
 800f1d6:	3302      	addmi	r3, #2
 800f1d8:	6033      	strmi	r3, [r6, #0]
 800f1da:	6825      	ldr	r5, [r4, #0]
 800f1dc:	f015 0506 	ands.w	r5, r5, #6
 800f1e0:	d106      	bne.n	800f1f0 <_printf_common+0x48>
 800f1e2:	f104 0a19 	add.w	sl, r4, #25
 800f1e6:	68e3      	ldr	r3, [r4, #12]
 800f1e8:	6832      	ldr	r2, [r6, #0]
 800f1ea:	1a9b      	subs	r3, r3, r2
 800f1ec:	42ab      	cmp	r3, r5
 800f1ee:	dc26      	bgt.n	800f23e <_printf_common+0x96>
 800f1f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f1f4:	1e13      	subs	r3, r2, #0
 800f1f6:	6822      	ldr	r2, [r4, #0]
 800f1f8:	bf18      	it	ne
 800f1fa:	2301      	movne	r3, #1
 800f1fc:	0692      	lsls	r2, r2, #26
 800f1fe:	d42b      	bmi.n	800f258 <_printf_common+0xb0>
 800f200:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f204:	4649      	mov	r1, r9
 800f206:	4638      	mov	r0, r7
 800f208:	47c0      	blx	r8
 800f20a:	3001      	adds	r0, #1
 800f20c:	d01e      	beq.n	800f24c <_printf_common+0xa4>
 800f20e:	6823      	ldr	r3, [r4, #0]
 800f210:	68e5      	ldr	r5, [r4, #12]
 800f212:	6832      	ldr	r2, [r6, #0]
 800f214:	f003 0306 	and.w	r3, r3, #6
 800f218:	2b04      	cmp	r3, #4
 800f21a:	bf08      	it	eq
 800f21c:	1aad      	subeq	r5, r5, r2
 800f21e:	68a3      	ldr	r3, [r4, #8]
 800f220:	6922      	ldr	r2, [r4, #16]
 800f222:	bf0c      	ite	eq
 800f224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f228:	2500      	movne	r5, #0
 800f22a:	4293      	cmp	r3, r2
 800f22c:	bfc4      	itt	gt
 800f22e:	1a9b      	subgt	r3, r3, r2
 800f230:	18ed      	addgt	r5, r5, r3
 800f232:	2600      	movs	r6, #0
 800f234:	341a      	adds	r4, #26
 800f236:	42b5      	cmp	r5, r6
 800f238:	d11a      	bne.n	800f270 <_printf_common+0xc8>
 800f23a:	2000      	movs	r0, #0
 800f23c:	e008      	b.n	800f250 <_printf_common+0xa8>
 800f23e:	2301      	movs	r3, #1
 800f240:	4652      	mov	r2, sl
 800f242:	4649      	mov	r1, r9
 800f244:	4638      	mov	r0, r7
 800f246:	47c0      	blx	r8
 800f248:	3001      	adds	r0, #1
 800f24a:	d103      	bne.n	800f254 <_printf_common+0xac>
 800f24c:	f04f 30ff 	mov.w	r0, #4294967295
 800f250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f254:	3501      	adds	r5, #1
 800f256:	e7c6      	b.n	800f1e6 <_printf_common+0x3e>
 800f258:	18e1      	adds	r1, r4, r3
 800f25a:	1c5a      	adds	r2, r3, #1
 800f25c:	2030      	movs	r0, #48	; 0x30
 800f25e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f262:	4422      	add	r2, r4
 800f264:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f268:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f26c:	3302      	adds	r3, #2
 800f26e:	e7c7      	b.n	800f200 <_printf_common+0x58>
 800f270:	2301      	movs	r3, #1
 800f272:	4622      	mov	r2, r4
 800f274:	4649      	mov	r1, r9
 800f276:	4638      	mov	r0, r7
 800f278:	47c0      	blx	r8
 800f27a:	3001      	adds	r0, #1
 800f27c:	d0e6      	beq.n	800f24c <_printf_common+0xa4>
 800f27e:	3601      	adds	r6, #1
 800f280:	e7d9      	b.n	800f236 <_printf_common+0x8e>
	...

0800f284 <_printf_i>:
 800f284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f288:	7e0f      	ldrb	r7, [r1, #24]
 800f28a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f28c:	2f78      	cmp	r7, #120	; 0x78
 800f28e:	4691      	mov	r9, r2
 800f290:	4680      	mov	r8, r0
 800f292:	460c      	mov	r4, r1
 800f294:	469a      	mov	sl, r3
 800f296:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f29a:	d807      	bhi.n	800f2ac <_printf_i+0x28>
 800f29c:	2f62      	cmp	r7, #98	; 0x62
 800f29e:	d80a      	bhi.n	800f2b6 <_printf_i+0x32>
 800f2a0:	2f00      	cmp	r7, #0
 800f2a2:	f000 80d8 	beq.w	800f456 <_printf_i+0x1d2>
 800f2a6:	2f58      	cmp	r7, #88	; 0x58
 800f2a8:	f000 80a3 	beq.w	800f3f2 <_printf_i+0x16e>
 800f2ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f2b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f2b4:	e03a      	b.n	800f32c <_printf_i+0xa8>
 800f2b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f2ba:	2b15      	cmp	r3, #21
 800f2bc:	d8f6      	bhi.n	800f2ac <_printf_i+0x28>
 800f2be:	a101      	add	r1, pc, #4	; (adr r1, 800f2c4 <_printf_i+0x40>)
 800f2c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f2c4:	0800f31d 	.word	0x0800f31d
 800f2c8:	0800f331 	.word	0x0800f331
 800f2cc:	0800f2ad 	.word	0x0800f2ad
 800f2d0:	0800f2ad 	.word	0x0800f2ad
 800f2d4:	0800f2ad 	.word	0x0800f2ad
 800f2d8:	0800f2ad 	.word	0x0800f2ad
 800f2dc:	0800f331 	.word	0x0800f331
 800f2e0:	0800f2ad 	.word	0x0800f2ad
 800f2e4:	0800f2ad 	.word	0x0800f2ad
 800f2e8:	0800f2ad 	.word	0x0800f2ad
 800f2ec:	0800f2ad 	.word	0x0800f2ad
 800f2f0:	0800f43d 	.word	0x0800f43d
 800f2f4:	0800f361 	.word	0x0800f361
 800f2f8:	0800f41f 	.word	0x0800f41f
 800f2fc:	0800f2ad 	.word	0x0800f2ad
 800f300:	0800f2ad 	.word	0x0800f2ad
 800f304:	0800f45f 	.word	0x0800f45f
 800f308:	0800f2ad 	.word	0x0800f2ad
 800f30c:	0800f361 	.word	0x0800f361
 800f310:	0800f2ad 	.word	0x0800f2ad
 800f314:	0800f2ad 	.word	0x0800f2ad
 800f318:	0800f427 	.word	0x0800f427
 800f31c:	682b      	ldr	r3, [r5, #0]
 800f31e:	1d1a      	adds	r2, r3, #4
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	602a      	str	r2, [r5, #0]
 800f324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f328:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f32c:	2301      	movs	r3, #1
 800f32e:	e0a3      	b.n	800f478 <_printf_i+0x1f4>
 800f330:	6820      	ldr	r0, [r4, #0]
 800f332:	6829      	ldr	r1, [r5, #0]
 800f334:	0606      	lsls	r6, r0, #24
 800f336:	f101 0304 	add.w	r3, r1, #4
 800f33a:	d50a      	bpl.n	800f352 <_printf_i+0xce>
 800f33c:	680e      	ldr	r6, [r1, #0]
 800f33e:	602b      	str	r3, [r5, #0]
 800f340:	2e00      	cmp	r6, #0
 800f342:	da03      	bge.n	800f34c <_printf_i+0xc8>
 800f344:	232d      	movs	r3, #45	; 0x2d
 800f346:	4276      	negs	r6, r6
 800f348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f34c:	485e      	ldr	r0, [pc, #376]	; (800f4c8 <_printf_i+0x244>)
 800f34e:	230a      	movs	r3, #10
 800f350:	e019      	b.n	800f386 <_printf_i+0x102>
 800f352:	680e      	ldr	r6, [r1, #0]
 800f354:	602b      	str	r3, [r5, #0]
 800f356:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f35a:	bf18      	it	ne
 800f35c:	b236      	sxthne	r6, r6
 800f35e:	e7ef      	b.n	800f340 <_printf_i+0xbc>
 800f360:	682b      	ldr	r3, [r5, #0]
 800f362:	6820      	ldr	r0, [r4, #0]
 800f364:	1d19      	adds	r1, r3, #4
 800f366:	6029      	str	r1, [r5, #0]
 800f368:	0601      	lsls	r1, r0, #24
 800f36a:	d501      	bpl.n	800f370 <_printf_i+0xec>
 800f36c:	681e      	ldr	r6, [r3, #0]
 800f36e:	e002      	b.n	800f376 <_printf_i+0xf2>
 800f370:	0646      	lsls	r6, r0, #25
 800f372:	d5fb      	bpl.n	800f36c <_printf_i+0xe8>
 800f374:	881e      	ldrh	r6, [r3, #0]
 800f376:	4854      	ldr	r0, [pc, #336]	; (800f4c8 <_printf_i+0x244>)
 800f378:	2f6f      	cmp	r7, #111	; 0x6f
 800f37a:	bf0c      	ite	eq
 800f37c:	2308      	moveq	r3, #8
 800f37e:	230a      	movne	r3, #10
 800f380:	2100      	movs	r1, #0
 800f382:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f386:	6865      	ldr	r5, [r4, #4]
 800f388:	60a5      	str	r5, [r4, #8]
 800f38a:	2d00      	cmp	r5, #0
 800f38c:	bfa2      	ittt	ge
 800f38e:	6821      	ldrge	r1, [r4, #0]
 800f390:	f021 0104 	bicge.w	r1, r1, #4
 800f394:	6021      	strge	r1, [r4, #0]
 800f396:	b90e      	cbnz	r6, 800f39c <_printf_i+0x118>
 800f398:	2d00      	cmp	r5, #0
 800f39a:	d04d      	beq.n	800f438 <_printf_i+0x1b4>
 800f39c:	4615      	mov	r5, r2
 800f39e:	fbb6 f1f3 	udiv	r1, r6, r3
 800f3a2:	fb03 6711 	mls	r7, r3, r1, r6
 800f3a6:	5dc7      	ldrb	r7, [r0, r7]
 800f3a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f3ac:	4637      	mov	r7, r6
 800f3ae:	42bb      	cmp	r3, r7
 800f3b0:	460e      	mov	r6, r1
 800f3b2:	d9f4      	bls.n	800f39e <_printf_i+0x11a>
 800f3b4:	2b08      	cmp	r3, #8
 800f3b6:	d10b      	bne.n	800f3d0 <_printf_i+0x14c>
 800f3b8:	6823      	ldr	r3, [r4, #0]
 800f3ba:	07de      	lsls	r6, r3, #31
 800f3bc:	d508      	bpl.n	800f3d0 <_printf_i+0x14c>
 800f3be:	6923      	ldr	r3, [r4, #16]
 800f3c0:	6861      	ldr	r1, [r4, #4]
 800f3c2:	4299      	cmp	r1, r3
 800f3c4:	bfde      	ittt	le
 800f3c6:	2330      	movle	r3, #48	; 0x30
 800f3c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f3cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f3d0:	1b52      	subs	r2, r2, r5
 800f3d2:	6122      	str	r2, [r4, #16]
 800f3d4:	f8cd a000 	str.w	sl, [sp]
 800f3d8:	464b      	mov	r3, r9
 800f3da:	aa03      	add	r2, sp, #12
 800f3dc:	4621      	mov	r1, r4
 800f3de:	4640      	mov	r0, r8
 800f3e0:	f7ff fee2 	bl	800f1a8 <_printf_common>
 800f3e4:	3001      	adds	r0, #1
 800f3e6:	d14c      	bne.n	800f482 <_printf_i+0x1fe>
 800f3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f3ec:	b004      	add	sp, #16
 800f3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3f2:	4835      	ldr	r0, [pc, #212]	; (800f4c8 <_printf_i+0x244>)
 800f3f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f3f8:	6829      	ldr	r1, [r5, #0]
 800f3fa:	6823      	ldr	r3, [r4, #0]
 800f3fc:	f851 6b04 	ldr.w	r6, [r1], #4
 800f400:	6029      	str	r1, [r5, #0]
 800f402:	061d      	lsls	r5, r3, #24
 800f404:	d514      	bpl.n	800f430 <_printf_i+0x1ac>
 800f406:	07df      	lsls	r7, r3, #31
 800f408:	bf44      	itt	mi
 800f40a:	f043 0320 	orrmi.w	r3, r3, #32
 800f40e:	6023      	strmi	r3, [r4, #0]
 800f410:	b91e      	cbnz	r6, 800f41a <_printf_i+0x196>
 800f412:	6823      	ldr	r3, [r4, #0]
 800f414:	f023 0320 	bic.w	r3, r3, #32
 800f418:	6023      	str	r3, [r4, #0]
 800f41a:	2310      	movs	r3, #16
 800f41c:	e7b0      	b.n	800f380 <_printf_i+0xfc>
 800f41e:	6823      	ldr	r3, [r4, #0]
 800f420:	f043 0320 	orr.w	r3, r3, #32
 800f424:	6023      	str	r3, [r4, #0]
 800f426:	2378      	movs	r3, #120	; 0x78
 800f428:	4828      	ldr	r0, [pc, #160]	; (800f4cc <_printf_i+0x248>)
 800f42a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f42e:	e7e3      	b.n	800f3f8 <_printf_i+0x174>
 800f430:	0659      	lsls	r1, r3, #25
 800f432:	bf48      	it	mi
 800f434:	b2b6      	uxthmi	r6, r6
 800f436:	e7e6      	b.n	800f406 <_printf_i+0x182>
 800f438:	4615      	mov	r5, r2
 800f43a:	e7bb      	b.n	800f3b4 <_printf_i+0x130>
 800f43c:	682b      	ldr	r3, [r5, #0]
 800f43e:	6826      	ldr	r6, [r4, #0]
 800f440:	6961      	ldr	r1, [r4, #20]
 800f442:	1d18      	adds	r0, r3, #4
 800f444:	6028      	str	r0, [r5, #0]
 800f446:	0635      	lsls	r5, r6, #24
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	d501      	bpl.n	800f450 <_printf_i+0x1cc>
 800f44c:	6019      	str	r1, [r3, #0]
 800f44e:	e002      	b.n	800f456 <_printf_i+0x1d2>
 800f450:	0670      	lsls	r0, r6, #25
 800f452:	d5fb      	bpl.n	800f44c <_printf_i+0x1c8>
 800f454:	8019      	strh	r1, [r3, #0]
 800f456:	2300      	movs	r3, #0
 800f458:	6123      	str	r3, [r4, #16]
 800f45a:	4615      	mov	r5, r2
 800f45c:	e7ba      	b.n	800f3d4 <_printf_i+0x150>
 800f45e:	682b      	ldr	r3, [r5, #0]
 800f460:	1d1a      	adds	r2, r3, #4
 800f462:	602a      	str	r2, [r5, #0]
 800f464:	681d      	ldr	r5, [r3, #0]
 800f466:	6862      	ldr	r2, [r4, #4]
 800f468:	2100      	movs	r1, #0
 800f46a:	4628      	mov	r0, r5
 800f46c:	f7f0 feb8 	bl	80001e0 <memchr>
 800f470:	b108      	cbz	r0, 800f476 <_printf_i+0x1f2>
 800f472:	1b40      	subs	r0, r0, r5
 800f474:	6060      	str	r0, [r4, #4]
 800f476:	6863      	ldr	r3, [r4, #4]
 800f478:	6123      	str	r3, [r4, #16]
 800f47a:	2300      	movs	r3, #0
 800f47c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f480:	e7a8      	b.n	800f3d4 <_printf_i+0x150>
 800f482:	6923      	ldr	r3, [r4, #16]
 800f484:	462a      	mov	r2, r5
 800f486:	4649      	mov	r1, r9
 800f488:	4640      	mov	r0, r8
 800f48a:	47d0      	blx	sl
 800f48c:	3001      	adds	r0, #1
 800f48e:	d0ab      	beq.n	800f3e8 <_printf_i+0x164>
 800f490:	6823      	ldr	r3, [r4, #0]
 800f492:	079b      	lsls	r3, r3, #30
 800f494:	d413      	bmi.n	800f4be <_printf_i+0x23a>
 800f496:	68e0      	ldr	r0, [r4, #12]
 800f498:	9b03      	ldr	r3, [sp, #12]
 800f49a:	4298      	cmp	r0, r3
 800f49c:	bfb8      	it	lt
 800f49e:	4618      	movlt	r0, r3
 800f4a0:	e7a4      	b.n	800f3ec <_printf_i+0x168>
 800f4a2:	2301      	movs	r3, #1
 800f4a4:	4632      	mov	r2, r6
 800f4a6:	4649      	mov	r1, r9
 800f4a8:	4640      	mov	r0, r8
 800f4aa:	47d0      	blx	sl
 800f4ac:	3001      	adds	r0, #1
 800f4ae:	d09b      	beq.n	800f3e8 <_printf_i+0x164>
 800f4b0:	3501      	adds	r5, #1
 800f4b2:	68e3      	ldr	r3, [r4, #12]
 800f4b4:	9903      	ldr	r1, [sp, #12]
 800f4b6:	1a5b      	subs	r3, r3, r1
 800f4b8:	42ab      	cmp	r3, r5
 800f4ba:	dcf2      	bgt.n	800f4a2 <_printf_i+0x21e>
 800f4bc:	e7eb      	b.n	800f496 <_printf_i+0x212>
 800f4be:	2500      	movs	r5, #0
 800f4c0:	f104 0619 	add.w	r6, r4, #25
 800f4c4:	e7f5      	b.n	800f4b2 <_printf_i+0x22e>
 800f4c6:	bf00      	nop
 800f4c8:	08013fb2 	.word	0x08013fb2
 800f4cc:	08013fc3 	.word	0x08013fc3

0800f4d0 <siprintf>:
 800f4d0:	b40e      	push	{r1, r2, r3}
 800f4d2:	b500      	push	{lr}
 800f4d4:	b09c      	sub	sp, #112	; 0x70
 800f4d6:	ab1d      	add	r3, sp, #116	; 0x74
 800f4d8:	9002      	str	r0, [sp, #8]
 800f4da:	9006      	str	r0, [sp, #24]
 800f4dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f4e0:	4809      	ldr	r0, [pc, #36]	; (800f508 <siprintf+0x38>)
 800f4e2:	9107      	str	r1, [sp, #28]
 800f4e4:	9104      	str	r1, [sp, #16]
 800f4e6:	4909      	ldr	r1, [pc, #36]	; (800f50c <siprintf+0x3c>)
 800f4e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4ec:	9105      	str	r1, [sp, #20]
 800f4ee:	6800      	ldr	r0, [r0, #0]
 800f4f0:	9301      	str	r3, [sp, #4]
 800f4f2:	a902      	add	r1, sp, #8
 800f4f4:	f001 fb68 	bl	8010bc8 <_svfiprintf_r>
 800f4f8:	9b02      	ldr	r3, [sp, #8]
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	701a      	strb	r2, [r3, #0]
 800f4fe:	b01c      	add	sp, #112	; 0x70
 800f500:	f85d eb04 	ldr.w	lr, [sp], #4
 800f504:	b003      	add	sp, #12
 800f506:	4770      	bx	lr
 800f508:	2000001c 	.word	0x2000001c
 800f50c:	ffff0208 	.word	0xffff0208

0800f510 <quorem>:
 800f510:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f514:	6903      	ldr	r3, [r0, #16]
 800f516:	690c      	ldr	r4, [r1, #16]
 800f518:	42a3      	cmp	r3, r4
 800f51a:	4607      	mov	r7, r0
 800f51c:	f2c0 8081 	blt.w	800f622 <quorem+0x112>
 800f520:	3c01      	subs	r4, #1
 800f522:	f101 0814 	add.w	r8, r1, #20
 800f526:	f100 0514 	add.w	r5, r0, #20
 800f52a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f52e:	9301      	str	r3, [sp, #4]
 800f530:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f534:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f538:	3301      	adds	r3, #1
 800f53a:	429a      	cmp	r2, r3
 800f53c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f540:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f544:	fbb2 f6f3 	udiv	r6, r2, r3
 800f548:	d331      	bcc.n	800f5ae <quorem+0x9e>
 800f54a:	f04f 0e00 	mov.w	lr, #0
 800f54e:	4640      	mov	r0, r8
 800f550:	46ac      	mov	ip, r5
 800f552:	46f2      	mov	sl, lr
 800f554:	f850 2b04 	ldr.w	r2, [r0], #4
 800f558:	b293      	uxth	r3, r2
 800f55a:	fb06 e303 	mla	r3, r6, r3, lr
 800f55e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f562:	b29b      	uxth	r3, r3
 800f564:	ebaa 0303 	sub.w	r3, sl, r3
 800f568:	f8dc a000 	ldr.w	sl, [ip]
 800f56c:	0c12      	lsrs	r2, r2, #16
 800f56e:	fa13 f38a 	uxtah	r3, r3, sl
 800f572:	fb06 e202 	mla	r2, r6, r2, lr
 800f576:	9300      	str	r3, [sp, #0]
 800f578:	9b00      	ldr	r3, [sp, #0]
 800f57a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f57e:	b292      	uxth	r2, r2
 800f580:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f584:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f588:	f8bd 3000 	ldrh.w	r3, [sp]
 800f58c:	4581      	cmp	r9, r0
 800f58e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f592:	f84c 3b04 	str.w	r3, [ip], #4
 800f596:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f59a:	d2db      	bcs.n	800f554 <quorem+0x44>
 800f59c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f5a0:	b92b      	cbnz	r3, 800f5ae <quorem+0x9e>
 800f5a2:	9b01      	ldr	r3, [sp, #4]
 800f5a4:	3b04      	subs	r3, #4
 800f5a6:	429d      	cmp	r5, r3
 800f5a8:	461a      	mov	r2, r3
 800f5aa:	d32e      	bcc.n	800f60a <quorem+0xfa>
 800f5ac:	613c      	str	r4, [r7, #16]
 800f5ae:	4638      	mov	r0, r7
 800f5b0:	f001 f8b6 	bl	8010720 <__mcmp>
 800f5b4:	2800      	cmp	r0, #0
 800f5b6:	db24      	blt.n	800f602 <quorem+0xf2>
 800f5b8:	3601      	adds	r6, #1
 800f5ba:	4628      	mov	r0, r5
 800f5bc:	f04f 0c00 	mov.w	ip, #0
 800f5c0:	f858 2b04 	ldr.w	r2, [r8], #4
 800f5c4:	f8d0 e000 	ldr.w	lr, [r0]
 800f5c8:	b293      	uxth	r3, r2
 800f5ca:	ebac 0303 	sub.w	r3, ip, r3
 800f5ce:	0c12      	lsrs	r2, r2, #16
 800f5d0:	fa13 f38e 	uxtah	r3, r3, lr
 800f5d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f5d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f5dc:	b29b      	uxth	r3, r3
 800f5de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f5e2:	45c1      	cmp	r9, r8
 800f5e4:	f840 3b04 	str.w	r3, [r0], #4
 800f5e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f5ec:	d2e8      	bcs.n	800f5c0 <quorem+0xb0>
 800f5ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5f6:	b922      	cbnz	r2, 800f602 <quorem+0xf2>
 800f5f8:	3b04      	subs	r3, #4
 800f5fa:	429d      	cmp	r5, r3
 800f5fc:	461a      	mov	r2, r3
 800f5fe:	d30a      	bcc.n	800f616 <quorem+0x106>
 800f600:	613c      	str	r4, [r7, #16]
 800f602:	4630      	mov	r0, r6
 800f604:	b003      	add	sp, #12
 800f606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f60a:	6812      	ldr	r2, [r2, #0]
 800f60c:	3b04      	subs	r3, #4
 800f60e:	2a00      	cmp	r2, #0
 800f610:	d1cc      	bne.n	800f5ac <quorem+0x9c>
 800f612:	3c01      	subs	r4, #1
 800f614:	e7c7      	b.n	800f5a6 <quorem+0x96>
 800f616:	6812      	ldr	r2, [r2, #0]
 800f618:	3b04      	subs	r3, #4
 800f61a:	2a00      	cmp	r2, #0
 800f61c:	d1f0      	bne.n	800f600 <quorem+0xf0>
 800f61e:	3c01      	subs	r4, #1
 800f620:	e7eb      	b.n	800f5fa <quorem+0xea>
 800f622:	2000      	movs	r0, #0
 800f624:	e7ee      	b.n	800f604 <quorem+0xf4>
	...

0800f628 <_dtoa_r>:
 800f628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f62c:	ed2d 8b04 	vpush	{d8-d9}
 800f630:	ec57 6b10 	vmov	r6, r7, d0
 800f634:	b093      	sub	sp, #76	; 0x4c
 800f636:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f638:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f63c:	9106      	str	r1, [sp, #24]
 800f63e:	ee10 aa10 	vmov	sl, s0
 800f642:	4604      	mov	r4, r0
 800f644:	9209      	str	r2, [sp, #36]	; 0x24
 800f646:	930c      	str	r3, [sp, #48]	; 0x30
 800f648:	46bb      	mov	fp, r7
 800f64a:	b975      	cbnz	r5, 800f66a <_dtoa_r+0x42>
 800f64c:	2010      	movs	r0, #16
 800f64e:	f000 fddd 	bl	801020c <malloc>
 800f652:	4602      	mov	r2, r0
 800f654:	6260      	str	r0, [r4, #36]	; 0x24
 800f656:	b920      	cbnz	r0, 800f662 <_dtoa_r+0x3a>
 800f658:	4ba7      	ldr	r3, [pc, #668]	; (800f8f8 <_dtoa_r+0x2d0>)
 800f65a:	21ea      	movs	r1, #234	; 0xea
 800f65c:	48a7      	ldr	r0, [pc, #668]	; (800f8fc <_dtoa_r+0x2d4>)
 800f65e:	f001 fbc3 	bl	8010de8 <__assert_func>
 800f662:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f666:	6005      	str	r5, [r0, #0]
 800f668:	60c5      	str	r5, [r0, #12]
 800f66a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f66c:	6819      	ldr	r1, [r3, #0]
 800f66e:	b151      	cbz	r1, 800f686 <_dtoa_r+0x5e>
 800f670:	685a      	ldr	r2, [r3, #4]
 800f672:	604a      	str	r2, [r1, #4]
 800f674:	2301      	movs	r3, #1
 800f676:	4093      	lsls	r3, r2
 800f678:	608b      	str	r3, [r1, #8]
 800f67a:	4620      	mov	r0, r4
 800f67c:	f000 fe0e 	bl	801029c <_Bfree>
 800f680:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f682:	2200      	movs	r2, #0
 800f684:	601a      	str	r2, [r3, #0]
 800f686:	1e3b      	subs	r3, r7, #0
 800f688:	bfaa      	itet	ge
 800f68a:	2300      	movge	r3, #0
 800f68c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f690:	f8c8 3000 	strge.w	r3, [r8]
 800f694:	4b9a      	ldr	r3, [pc, #616]	; (800f900 <_dtoa_r+0x2d8>)
 800f696:	bfbc      	itt	lt
 800f698:	2201      	movlt	r2, #1
 800f69a:	f8c8 2000 	strlt.w	r2, [r8]
 800f69e:	ea33 030b 	bics.w	r3, r3, fp
 800f6a2:	d11b      	bne.n	800f6dc <_dtoa_r+0xb4>
 800f6a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f6a6:	f242 730f 	movw	r3, #9999	; 0x270f
 800f6aa:	6013      	str	r3, [r2, #0]
 800f6ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6b0:	4333      	orrs	r3, r6
 800f6b2:	f000 8592 	beq.w	80101da <_dtoa_r+0xbb2>
 800f6b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f6b8:	b963      	cbnz	r3, 800f6d4 <_dtoa_r+0xac>
 800f6ba:	4b92      	ldr	r3, [pc, #584]	; (800f904 <_dtoa_r+0x2dc>)
 800f6bc:	e022      	b.n	800f704 <_dtoa_r+0xdc>
 800f6be:	4b92      	ldr	r3, [pc, #584]	; (800f908 <_dtoa_r+0x2e0>)
 800f6c0:	9301      	str	r3, [sp, #4]
 800f6c2:	3308      	adds	r3, #8
 800f6c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f6c6:	6013      	str	r3, [r2, #0]
 800f6c8:	9801      	ldr	r0, [sp, #4]
 800f6ca:	b013      	add	sp, #76	; 0x4c
 800f6cc:	ecbd 8b04 	vpop	{d8-d9}
 800f6d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6d4:	4b8b      	ldr	r3, [pc, #556]	; (800f904 <_dtoa_r+0x2dc>)
 800f6d6:	9301      	str	r3, [sp, #4]
 800f6d8:	3303      	adds	r3, #3
 800f6da:	e7f3      	b.n	800f6c4 <_dtoa_r+0x9c>
 800f6dc:	2200      	movs	r2, #0
 800f6de:	2300      	movs	r3, #0
 800f6e0:	4650      	mov	r0, sl
 800f6e2:	4659      	mov	r1, fp
 800f6e4:	f7f1 f9f0 	bl	8000ac8 <__aeabi_dcmpeq>
 800f6e8:	ec4b ab19 	vmov	d9, sl, fp
 800f6ec:	4680      	mov	r8, r0
 800f6ee:	b158      	cbz	r0, 800f708 <_dtoa_r+0xe0>
 800f6f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	6013      	str	r3, [r2, #0]
 800f6f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	f000 856b 	beq.w	80101d4 <_dtoa_r+0xbac>
 800f6fe:	4883      	ldr	r0, [pc, #524]	; (800f90c <_dtoa_r+0x2e4>)
 800f700:	6018      	str	r0, [r3, #0]
 800f702:	1e43      	subs	r3, r0, #1
 800f704:	9301      	str	r3, [sp, #4]
 800f706:	e7df      	b.n	800f6c8 <_dtoa_r+0xa0>
 800f708:	ec4b ab10 	vmov	d0, sl, fp
 800f70c:	aa10      	add	r2, sp, #64	; 0x40
 800f70e:	a911      	add	r1, sp, #68	; 0x44
 800f710:	4620      	mov	r0, r4
 800f712:	f001 f8ab 	bl	801086c <__d2b>
 800f716:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f71a:	ee08 0a10 	vmov	s16, r0
 800f71e:	2d00      	cmp	r5, #0
 800f720:	f000 8084 	beq.w	800f82c <_dtoa_r+0x204>
 800f724:	ee19 3a90 	vmov	r3, s19
 800f728:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f72c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f730:	4656      	mov	r6, sl
 800f732:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f736:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f73a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f73e:	4b74      	ldr	r3, [pc, #464]	; (800f910 <_dtoa_r+0x2e8>)
 800f740:	2200      	movs	r2, #0
 800f742:	4630      	mov	r0, r6
 800f744:	4639      	mov	r1, r7
 800f746:	f7f0 fd9f 	bl	8000288 <__aeabi_dsub>
 800f74a:	a365      	add	r3, pc, #404	; (adr r3, 800f8e0 <_dtoa_r+0x2b8>)
 800f74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f750:	f7f0 ff52 	bl	80005f8 <__aeabi_dmul>
 800f754:	a364      	add	r3, pc, #400	; (adr r3, 800f8e8 <_dtoa_r+0x2c0>)
 800f756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f75a:	f7f0 fd97 	bl	800028c <__adddf3>
 800f75e:	4606      	mov	r6, r0
 800f760:	4628      	mov	r0, r5
 800f762:	460f      	mov	r7, r1
 800f764:	f7f0 fede 	bl	8000524 <__aeabi_i2d>
 800f768:	a361      	add	r3, pc, #388	; (adr r3, 800f8f0 <_dtoa_r+0x2c8>)
 800f76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76e:	f7f0 ff43 	bl	80005f8 <__aeabi_dmul>
 800f772:	4602      	mov	r2, r0
 800f774:	460b      	mov	r3, r1
 800f776:	4630      	mov	r0, r6
 800f778:	4639      	mov	r1, r7
 800f77a:	f7f0 fd87 	bl	800028c <__adddf3>
 800f77e:	4606      	mov	r6, r0
 800f780:	460f      	mov	r7, r1
 800f782:	f7f1 f9e9 	bl	8000b58 <__aeabi_d2iz>
 800f786:	2200      	movs	r2, #0
 800f788:	9000      	str	r0, [sp, #0]
 800f78a:	2300      	movs	r3, #0
 800f78c:	4630      	mov	r0, r6
 800f78e:	4639      	mov	r1, r7
 800f790:	f7f1 f9a4 	bl	8000adc <__aeabi_dcmplt>
 800f794:	b150      	cbz	r0, 800f7ac <_dtoa_r+0x184>
 800f796:	9800      	ldr	r0, [sp, #0]
 800f798:	f7f0 fec4 	bl	8000524 <__aeabi_i2d>
 800f79c:	4632      	mov	r2, r6
 800f79e:	463b      	mov	r3, r7
 800f7a0:	f7f1 f992 	bl	8000ac8 <__aeabi_dcmpeq>
 800f7a4:	b910      	cbnz	r0, 800f7ac <_dtoa_r+0x184>
 800f7a6:	9b00      	ldr	r3, [sp, #0]
 800f7a8:	3b01      	subs	r3, #1
 800f7aa:	9300      	str	r3, [sp, #0]
 800f7ac:	9b00      	ldr	r3, [sp, #0]
 800f7ae:	2b16      	cmp	r3, #22
 800f7b0:	d85a      	bhi.n	800f868 <_dtoa_r+0x240>
 800f7b2:	9a00      	ldr	r2, [sp, #0]
 800f7b4:	4b57      	ldr	r3, [pc, #348]	; (800f914 <_dtoa_r+0x2ec>)
 800f7b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7be:	ec51 0b19 	vmov	r0, r1, d9
 800f7c2:	f7f1 f98b 	bl	8000adc <__aeabi_dcmplt>
 800f7c6:	2800      	cmp	r0, #0
 800f7c8:	d050      	beq.n	800f86c <_dtoa_r+0x244>
 800f7ca:	9b00      	ldr	r3, [sp, #0]
 800f7cc:	3b01      	subs	r3, #1
 800f7ce:	9300      	str	r3, [sp, #0]
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800f7d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f7d6:	1b5d      	subs	r5, r3, r5
 800f7d8:	1e6b      	subs	r3, r5, #1
 800f7da:	9305      	str	r3, [sp, #20]
 800f7dc:	bf45      	ittet	mi
 800f7de:	f1c5 0301 	rsbmi	r3, r5, #1
 800f7e2:	9304      	strmi	r3, [sp, #16]
 800f7e4:	2300      	movpl	r3, #0
 800f7e6:	2300      	movmi	r3, #0
 800f7e8:	bf4c      	ite	mi
 800f7ea:	9305      	strmi	r3, [sp, #20]
 800f7ec:	9304      	strpl	r3, [sp, #16]
 800f7ee:	9b00      	ldr	r3, [sp, #0]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	db3d      	blt.n	800f870 <_dtoa_r+0x248>
 800f7f4:	9b05      	ldr	r3, [sp, #20]
 800f7f6:	9a00      	ldr	r2, [sp, #0]
 800f7f8:	920a      	str	r2, [sp, #40]	; 0x28
 800f7fa:	4413      	add	r3, r2
 800f7fc:	9305      	str	r3, [sp, #20]
 800f7fe:	2300      	movs	r3, #0
 800f800:	9307      	str	r3, [sp, #28]
 800f802:	9b06      	ldr	r3, [sp, #24]
 800f804:	2b09      	cmp	r3, #9
 800f806:	f200 8089 	bhi.w	800f91c <_dtoa_r+0x2f4>
 800f80a:	2b05      	cmp	r3, #5
 800f80c:	bfc4      	itt	gt
 800f80e:	3b04      	subgt	r3, #4
 800f810:	9306      	strgt	r3, [sp, #24]
 800f812:	9b06      	ldr	r3, [sp, #24]
 800f814:	f1a3 0302 	sub.w	r3, r3, #2
 800f818:	bfcc      	ite	gt
 800f81a:	2500      	movgt	r5, #0
 800f81c:	2501      	movle	r5, #1
 800f81e:	2b03      	cmp	r3, #3
 800f820:	f200 8087 	bhi.w	800f932 <_dtoa_r+0x30a>
 800f824:	e8df f003 	tbb	[pc, r3]
 800f828:	59383a2d 	.word	0x59383a2d
 800f82c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f830:	441d      	add	r5, r3
 800f832:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f836:	2b20      	cmp	r3, #32
 800f838:	bfc1      	itttt	gt
 800f83a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f83e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f842:	fa0b f303 	lslgt.w	r3, fp, r3
 800f846:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f84a:	bfda      	itte	le
 800f84c:	f1c3 0320 	rsble	r3, r3, #32
 800f850:	fa06 f003 	lslle.w	r0, r6, r3
 800f854:	4318      	orrgt	r0, r3
 800f856:	f7f0 fe55 	bl	8000504 <__aeabi_ui2d>
 800f85a:	2301      	movs	r3, #1
 800f85c:	4606      	mov	r6, r0
 800f85e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f862:	3d01      	subs	r5, #1
 800f864:	930e      	str	r3, [sp, #56]	; 0x38
 800f866:	e76a      	b.n	800f73e <_dtoa_r+0x116>
 800f868:	2301      	movs	r3, #1
 800f86a:	e7b2      	b.n	800f7d2 <_dtoa_r+0x1aa>
 800f86c:	900b      	str	r0, [sp, #44]	; 0x2c
 800f86e:	e7b1      	b.n	800f7d4 <_dtoa_r+0x1ac>
 800f870:	9b04      	ldr	r3, [sp, #16]
 800f872:	9a00      	ldr	r2, [sp, #0]
 800f874:	1a9b      	subs	r3, r3, r2
 800f876:	9304      	str	r3, [sp, #16]
 800f878:	4253      	negs	r3, r2
 800f87a:	9307      	str	r3, [sp, #28]
 800f87c:	2300      	movs	r3, #0
 800f87e:	930a      	str	r3, [sp, #40]	; 0x28
 800f880:	e7bf      	b.n	800f802 <_dtoa_r+0x1da>
 800f882:	2300      	movs	r3, #0
 800f884:	9308      	str	r3, [sp, #32]
 800f886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f888:	2b00      	cmp	r3, #0
 800f88a:	dc55      	bgt.n	800f938 <_dtoa_r+0x310>
 800f88c:	2301      	movs	r3, #1
 800f88e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f892:	461a      	mov	r2, r3
 800f894:	9209      	str	r2, [sp, #36]	; 0x24
 800f896:	e00c      	b.n	800f8b2 <_dtoa_r+0x28a>
 800f898:	2301      	movs	r3, #1
 800f89a:	e7f3      	b.n	800f884 <_dtoa_r+0x25c>
 800f89c:	2300      	movs	r3, #0
 800f89e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f8a0:	9308      	str	r3, [sp, #32]
 800f8a2:	9b00      	ldr	r3, [sp, #0]
 800f8a4:	4413      	add	r3, r2
 800f8a6:	9302      	str	r3, [sp, #8]
 800f8a8:	3301      	adds	r3, #1
 800f8aa:	2b01      	cmp	r3, #1
 800f8ac:	9303      	str	r3, [sp, #12]
 800f8ae:	bfb8      	it	lt
 800f8b0:	2301      	movlt	r3, #1
 800f8b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	6042      	str	r2, [r0, #4]
 800f8b8:	2204      	movs	r2, #4
 800f8ba:	f102 0614 	add.w	r6, r2, #20
 800f8be:	429e      	cmp	r6, r3
 800f8c0:	6841      	ldr	r1, [r0, #4]
 800f8c2:	d93d      	bls.n	800f940 <_dtoa_r+0x318>
 800f8c4:	4620      	mov	r0, r4
 800f8c6:	f000 fca9 	bl	801021c <_Balloc>
 800f8ca:	9001      	str	r0, [sp, #4]
 800f8cc:	2800      	cmp	r0, #0
 800f8ce:	d13b      	bne.n	800f948 <_dtoa_r+0x320>
 800f8d0:	4b11      	ldr	r3, [pc, #68]	; (800f918 <_dtoa_r+0x2f0>)
 800f8d2:	4602      	mov	r2, r0
 800f8d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f8d8:	e6c0      	b.n	800f65c <_dtoa_r+0x34>
 800f8da:	2301      	movs	r3, #1
 800f8dc:	e7df      	b.n	800f89e <_dtoa_r+0x276>
 800f8de:	bf00      	nop
 800f8e0:	636f4361 	.word	0x636f4361
 800f8e4:	3fd287a7 	.word	0x3fd287a7
 800f8e8:	8b60c8b3 	.word	0x8b60c8b3
 800f8ec:	3fc68a28 	.word	0x3fc68a28
 800f8f0:	509f79fb 	.word	0x509f79fb
 800f8f4:	3fd34413 	.word	0x3fd34413
 800f8f8:	08013fe1 	.word	0x08013fe1
 800f8fc:	08013ff8 	.word	0x08013ff8
 800f900:	7ff00000 	.word	0x7ff00000
 800f904:	08013fdd 	.word	0x08013fdd
 800f908:	08013fd4 	.word	0x08013fd4
 800f90c:	08013fb1 	.word	0x08013fb1
 800f910:	3ff80000 	.word	0x3ff80000
 800f914:	080140e8 	.word	0x080140e8
 800f918:	08014053 	.word	0x08014053
 800f91c:	2501      	movs	r5, #1
 800f91e:	2300      	movs	r3, #0
 800f920:	9306      	str	r3, [sp, #24]
 800f922:	9508      	str	r5, [sp, #32]
 800f924:	f04f 33ff 	mov.w	r3, #4294967295
 800f928:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f92c:	2200      	movs	r2, #0
 800f92e:	2312      	movs	r3, #18
 800f930:	e7b0      	b.n	800f894 <_dtoa_r+0x26c>
 800f932:	2301      	movs	r3, #1
 800f934:	9308      	str	r3, [sp, #32]
 800f936:	e7f5      	b.n	800f924 <_dtoa_r+0x2fc>
 800f938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f93a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f93e:	e7b8      	b.n	800f8b2 <_dtoa_r+0x28a>
 800f940:	3101      	adds	r1, #1
 800f942:	6041      	str	r1, [r0, #4]
 800f944:	0052      	lsls	r2, r2, #1
 800f946:	e7b8      	b.n	800f8ba <_dtoa_r+0x292>
 800f948:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f94a:	9a01      	ldr	r2, [sp, #4]
 800f94c:	601a      	str	r2, [r3, #0]
 800f94e:	9b03      	ldr	r3, [sp, #12]
 800f950:	2b0e      	cmp	r3, #14
 800f952:	f200 809d 	bhi.w	800fa90 <_dtoa_r+0x468>
 800f956:	2d00      	cmp	r5, #0
 800f958:	f000 809a 	beq.w	800fa90 <_dtoa_r+0x468>
 800f95c:	9b00      	ldr	r3, [sp, #0]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	dd32      	ble.n	800f9c8 <_dtoa_r+0x3a0>
 800f962:	4ab7      	ldr	r2, [pc, #732]	; (800fc40 <_dtoa_r+0x618>)
 800f964:	f003 030f 	and.w	r3, r3, #15
 800f968:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f96c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f970:	9b00      	ldr	r3, [sp, #0]
 800f972:	05d8      	lsls	r0, r3, #23
 800f974:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f978:	d516      	bpl.n	800f9a8 <_dtoa_r+0x380>
 800f97a:	4bb2      	ldr	r3, [pc, #712]	; (800fc44 <_dtoa_r+0x61c>)
 800f97c:	ec51 0b19 	vmov	r0, r1, d9
 800f980:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f984:	f7f0 ff62 	bl	800084c <__aeabi_ddiv>
 800f988:	f007 070f 	and.w	r7, r7, #15
 800f98c:	4682      	mov	sl, r0
 800f98e:	468b      	mov	fp, r1
 800f990:	2503      	movs	r5, #3
 800f992:	4eac      	ldr	r6, [pc, #688]	; (800fc44 <_dtoa_r+0x61c>)
 800f994:	b957      	cbnz	r7, 800f9ac <_dtoa_r+0x384>
 800f996:	4642      	mov	r2, r8
 800f998:	464b      	mov	r3, r9
 800f99a:	4650      	mov	r0, sl
 800f99c:	4659      	mov	r1, fp
 800f99e:	f7f0 ff55 	bl	800084c <__aeabi_ddiv>
 800f9a2:	4682      	mov	sl, r0
 800f9a4:	468b      	mov	fp, r1
 800f9a6:	e028      	b.n	800f9fa <_dtoa_r+0x3d2>
 800f9a8:	2502      	movs	r5, #2
 800f9aa:	e7f2      	b.n	800f992 <_dtoa_r+0x36a>
 800f9ac:	07f9      	lsls	r1, r7, #31
 800f9ae:	d508      	bpl.n	800f9c2 <_dtoa_r+0x39a>
 800f9b0:	4640      	mov	r0, r8
 800f9b2:	4649      	mov	r1, r9
 800f9b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f9b8:	f7f0 fe1e 	bl	80005f8 <__aeabi_dmul>
 800f9bc:	3501      	adds	r5, #1
 800f9be:	4680      	mov	r8, r0
 800f9c0:	4689      	mov	r9, r1
 800f9c2:	107f      	asrs	r7, r7, #1
 800f9c4:	3608      	adds	r6, #8
 800f9c6:	e7e5      	b.n	800f994 <_dtoa_r+0x36c>
 800f9c8:	f000 809b 	beq.w	800fb02 <_dtoa_r+0x4da>
 800f9cc:	9b00      	ldr	r3, [sp, #0]
 800f9ce:	4f9d      	ldr	r7, [pc, #628]	; (800fc44 <_dtoa_r+0x61c>)
 800f9d0:	425e      	negs	r6, r3
 800f9d2:	4b9b      	ldr	r3, [pc, #620]	; (800fc40 <_dtoa_r+0x618>)
 800f9d4:	f006 020f 	and.w	r2, r6, #15
 800f9d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e0:	ec51 0b19 	vmov	r0, r1, d9
 800f9e4:	f7f0 fe08 	bl	80005f8 <__aeabi_dmul>
 800f9e8:	1136      	asrs	r6, r6, #4
 800f9ea:	4682      	mov	sl, r0
 800f9ec:	468b      	mov	fp, r1
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	2502      	movs	r5, #2
 800f9f2:	2e00      	cmp	r6, #0
 800f9f4:	d17a      	bne.n	800faec <_dtoa_r+0x4c4>
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d1d3      	bne.n	800f9a2 <_dtoa_r+0x37a>
 800f9fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	f000 8082 	beq.w	800fb06 <_dtoa_r+0x4de>
 800fa02:	4b91      	ldr	r3, [pc, #580]	; (800fc48 <_dtoa_r+0x620>)
 800fa04:	2200      	movs	r2, #0
 800fa06:	4650      	mov	r0, sl
 800fa08:	4659      	mov	r1, fp
 800fa0a:	f7f1 f867 	bl	8000adc <__aeabi_dcmplt>
 800fa0e:	2800      	cmp	r0, #0
 800fa10:	d079      	beq.n	800fb06 <_dtoa_r+0x4de>
 800fa12:	9b03      	ldr	r3, [sp, #12]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d076      	beq.n	800fb06 <_dtoa_r+0x4de>
 800fa18:	9b02      	ldr	r3, [sp, #8]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	dd36      	ble.n	800fa8c <_dtoa_r+0x464>
 800fa1e:	9b00      	ldr	r3, [sp, #0]
 800fa20:	4650      	mov	r0, sl
 800fa22:	4659      	mov	r1, fp
 800fa24:	1e5f      	subs	r7, r3, #1
 800fa26:	2200      	movs	r2, #0
 800fa28:	4b88      	ldr	r3, [pc, #544]	; (800fc4c <_dtoa_r+0x624>)
 800fa2a:	f7f0 fde5 	bl	80005f8 <__aeabi_dmul>
 800fa2e:	9e02      	ldr	r6, [sp, #8]
 800fa30:	4682      	mov	sl, r0
 800fa32:	468b      	mov	fp, r1
 800fa34:	3501      	adds	r5, #1
 800fa36:	4628      	mov	r0, r5
 800fa38:	f7f0 fd74 	bl	8000524 <__aeabi_i2d>
 800fa3c:	4652      	mov	r2, sl
 800fa3e:	465b      	mov	r3, fp
 800fa40:	f7f0 fdda 	bl	80005f8 <__aeabi_dmul>
 800fa44:	4b82      	ldr	r3, [pc, #520]	; (800fc50 <_dtoa_r+0x628>)
 800fa46:	2200      	movs	r2, #0
 800fa48:	f7f0 fc20 	bl	800028c <__adddf3>
 800fa4c:	46d0      	mov	r8, sl
 800fa4e:	46d9      	mov	r9, fp
 800fa50:	4682      	mov	sl, r0
 800fa52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800fa56:	2e00      	cmp	r6, #0
 800fa58:	d158      	bne.n	800fb0c <_dtoa_r+0x4e4>
 800fa5a:	4b7e      	ldr	r3, [pc, #504]	; (800fc54 <_dtoa_r+0x62c>)
 800fa5c:	2200      	movs	r2, #0
 800fa5e:	4640      	mov	r0, r8
 800fa60:	4649      	mov	r1, r9
 800fa62:	f7f0 fc11 	bl	8000288 <__aeabi_dsub>
 800fa66:	4652      	mov	r2, sl
 800fa68:	465b      	mov	r3, fp
 800fa6a:	4680      	mov	r8, r0
 800fa6c:	4689      	mov	r9, r1
 800fa6e:	f7f1 f853 	bl	8000b18 <__aeabi_dcmpgt>
 800fa72:	2800      	cmp	r0, #0
 800fa74:	f040 8295 	bne.w	800ffa2 <_dtoa_r+0x97a>
 800fa78:	4652      	mov	r2, sl
 800fa7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fa7e:	4640      	mov	r0, r8
 800fa80:	4649      	mov	r1, r9
 800fa82:	f7f1 f82b 	bl	8000adc <__aeabi_dcmplt>
 800fa86:	2800      	cmp	r0, #0
 800fa88:	f040 8289 	bne.w	800ff9e <_dtoa_r+0x976>
 800fa8c:	ec5b ab19 	vmov	sl, fp, d9
 800fa90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	f2c0 8148 	blt.w	800fd28 <_dtoa_r+0x700>
 800fa98:	9a00      	ldr	r2, [sp, #0]
 800fa9a:	2a0e      	cmp	r2, #14
 800fa9c:	f300 8144 	bgt.w	800fd28 <_dtoa_r+0x700>
 800faa0:	4b67      	ldr	r3, [pc, #412]	; (800fc40 <_dtoa_r+0x618>)
 800faa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800faa6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800faaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faac:	2b00      	cmp	r3, #0
 800faae:	f280 80d5 	bge.w	800fc5c <_dtoa_r+0x634>
 800fab2:	9b03      	ldr	r3, [sp, #12]
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	f300 80d1 	bgt.w	800fc5c <_dtoa_r+0x634>
 800faba:	f040 826f 	bne.w	800ff9c <_dtoa_r+0x974>
 800fabe:	4b65      	ldr	r3, [pc, #404]	; (800fc54 <_dtoa_r+0x62c>)
 800fac0:	2200      	movs	r2, #0
 800fac2:	4640      	mov	r0, r8
 800fac4:	4649      	mov	r1, r9
 800fac6:	f7f0 fd97 	bl	80005f8 <__aeabi_dmul>
 800faca:	4652      	mov	r2, sl
 800facc:	465b      	mov	r3, fp
 800face:	f7f1 f819 	bl	8000b04 <__aeabi_dcmpge>
 800fad2:	9e03      	ldr	r6, [sp, #12]
 800fad4:	4637      	mov	r7, r6
 800fad6:	2800      	cmp	r0, #0
 800fad8:	f040 8245 	bne.w	800ff66 <_dtoa_r+0x93e>
 800fadc:	9d01      	ldr	r5, [sp, #4]
 800fade:	2331      	movs	r3, #49	; 0x31
 800fae0:	f805 3b01 	strb.w	r3, [r5], #1
 800fae4:	9b00      	ldr	r3, [sp, #0]
 800fae6:	3301      	adds	r3, #1
 800fae8:	9300      	str	r3, [sp, #0]
 800faea:	e240      	b.n	800ff6e <_dtoa_r+0x946>
 800faec:	07f2      	lsls	r2, r6, #31
 800faee:	d505      	bpl.n	800fafc <_dtoa_r+0x4d4>
 800faf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800faf4:	f7f0 fd80 	bl	80005f8 <__aeabi_dmul>
 800faf8:	3501      	adds	r5, #1
 800fafa:	2301      	movs	r3, #1
 800fafc:	1076      	asrs	r6, r6, #1
 800fafe:	3708      	adds	r7, #8
 800fb00:	e777      	b.n	800f9f2 <_dtoa_r+0x3ca>
 800fb02:	2502      	movs	r5, #2
 800fb04:	e779      	b.n	800f9fa <_dtoa_r+0x3d2>
 800fb06:	9f00      	ldr	r7, [sp, #0]
 800fb08:	9e03      	ldr	r6, [sp, #12]
 800fb0a:	e794      	b.n	800fa36 <_dtoa_r+0x40e>
 800fb0c:	9901      	ldr	r1, [sp, #4]
 800fb0e:	4b4c      	ldr	r3, [pc, #304]	; (800fc40 <_dtoa_r+0x618>)
 800fb10:	4431      	add	r1, r6
 800fb12:	910d      	str	r1, [sp, #52]	; 0x34
 800fb14:	9908      	ldr	r1, [sp, #32]
 800fb16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fb1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fb1e:	2900      	cmp	r1, #0
 800fb20:	d043      	beq.n	800fbaa <_dtoa_r+0x582>
 800fb22:	494d      	ldr	r1, [pc, #308]	; (800fc58 <_dtoa_r+0x630>)
 800fb24:	2000      	movs	r0, #0
 800fb26:	f7f0 fe91 	bl	800084c <__aeabi_ddiv>
 800fb2a:	4652      	mov	r2, sl
 800fb2c:	465b      	mov	r3, fp
 800fb2e:	f7f0 fbab 	bl	8000288 <__aeabi_dsub>
 800fb32:	9d01      	ldr	r5, [sp, #4]
 800fb34:	4682      	mov	sl, r0
 800fb36:	468b      	mov	fp, r1
 800fb38:	4649      	mov	r1, r9
 800fb3a:	4640      	mov	r0, r8
 800fb3c:	f7f1 f80c 	bl	8000b58 <__aeabi_d2iz>
 800fb40:	4606      	mov	r6, r0
 800fb42:	f7f0 fcef 	bl	8000524 <__aeabi_i2d>
 800fb46:	4602      	mov	r2, r0
 800fb48:	460b      	mov	r3, r1
 800fb4a:	4640      	mov	r0, r8
 800fb4c:	4649      	mov	r1, r9
 800fb4e:	f7f0 fb9b 	bl	8000288 <__aeabi_dsub>
 800fb52:	3630      	adds	r6, #48	; 0x30
 800fb54:	f805 6b01 	strb.w	r6, [r5], #1
 800fb58:	4652      	mov	r2, sl
 800fb5a:	465b      	mov	r3, fp
 800fb5c:	4680      	mov	r8, r0
 800fb5e:	4689      	mov	r9, r1
 800fb60:	f7f0 ffbc 	bl	8000adc <__aeabi_dcmplt>
 800fb64:	2800      	cmp	r0, #0
 800fb66:	d163      	bne.n	800fc30 <_dtoa_r+0x608>
 800fb68:	4642      	mov	r2, r8
 800fb6a:	464b      	mov	r3, r9
 800fb6c:	4936      	ldr	r1, [pc, #216]	; (800fc48 <_dtoa_r+0x620>)
 800fb6e:	2000      	movs	r0, #0
 800fb70:	f7f0 fb8a 	bl	8000288 <__aeabi_dsub>
 800fb74:	4652      	mov	r2, sl
 800fb76:	465b      	mov	r3, fp
 800fb78:	f7f0 ffb0 	bl	8000adc <__aeabi_dcmplt>
 800fb7c:	2800      	cmp	r0, #0
 800fb7e:	f040 80b5 	bne.w	800fcec <_dtoa_r+0x6c4>
 800fb82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fb84:	429d      	cmp	r5, r3
 800fb86:	d081      	beq.n	800fa8c <_dtoa_r+0x464>
 800fb88:	4b30      	ldr	r3, [pc, #192]	; (800fc4c <_dtoa_r+0x624>)
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	4650      	mov	r0, sl
 800fb8e:	4659      	mov	r1, fp
 800fb90:	f7f0 fd32 	bl	80005f8 <__aeabi_dmul>
 800fb94:	4b2d      	ldr	r3, [pc, #180]	; (800fc4c <_dtoa_r+0x624>)
 800fb96:	4682      	mov	sl, r0
 800fb98:	468b      	mov	fp, r1
 800fb9a:	4640      	mov	r0, r8
 800fb9c:	4649      	mov	r1, r9
 800fb9e:	2200      	movs	r2, #0
 800fba0:	f7f0 fd2a 	bl	80005f8 <__aeabi_dmul>
 800fba4:	4680      	mov	r8, r0
 800fba6:	4689      	mov	r9, r1
 800fba8:	e7c6      	b.n	800fb38 <_dtoa_r+0x510>
 800fbaa:	4650      	mov	r0, sl
 800fbac:	4659      	mov	r1, fp
 800fbae:	f7f0 fd23 	bl	80005f8 <__aeabi_dmul>
 800fbb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fbb4:	9d01      	ldr	r5, [sp, #4]
 800fbb6:	930f      	str	r3, [sp, #60]	; 0x3c
 800fbb8:	4682      	mov	sl, r0
 800fbba:	468b      	mov	fp, r1
 800fbbc:	4649      	mov	r1, r9
 800fbbe:	4640      	mov	r0, r8
 800fbc0:	f7f0 ffca 	bl	8000b58 <__aeabi_d2iz>
 800fbc4:	4606      	mov	r6, r0
 800fbc6:	f7f0 fcad 	bl	8000524 <__aeabi_i2d>
 800fbca:	3630      	adds	r6, #48	; 0x30
 800fbcc:	4602      	mov	r2, r0
 800fbce:	460b      	mov	r3, r1
 800fbd0:	4640      	mov	r0, r8
 800fbd2:	4649      	mov	r1, r9
 800fbd4:	f7f0 fb58 	bl	8000288 <__aeabi_dsub>
 800fbd8:	f805 6b01 	strb.w	r6, [r5], #1
 800fbdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fbde:	429d      	cmp	r5, r3
 800fbe0:	4680      	mov	r8, r0
 800fbe2:	4689      	mov	r9, r1
 800fbe4:	f04f 0200 	mov.w	r2, #0
 800fbe8:	d124      	bne.n	800fc34 <_dtoa_r+0x60c>
 800fbea:	4b1b      	ldr	r3, [pc, #108]	; (800fc58 <_dtoa_r+0x630>)
 800fbec:	4650      	mov	r0, sl
 800fbee:	4659      	mov	r1, fp
 800fbf0:	f7f0 fb4c 	bl	800028c <__adddf3>
 800fbf4:	4602      	mov	r2, r0
 800fbf6:	460b      	mov	r3, r1
 800fbf8:	4640      	mov	r0, r8
 800fbfa:	4649      	mov	r1, r9
 800fbfc:	f7f0 ff8c 	bl	8000b18 <__aeabi_dcmpgt>
 800fc00:	2800      	cmp	r0, #0
 800fc02:	d173      	bne.n	800fcec <_dtoa_r+0x6c4>
 800fc04:	4652      	mov	r2, sl
 800fc06:	465b      	mov	r3, fp
 800fc08:	4913      	ldr	r1, [pc, #76]	; (800fc58 <_dtoa_r+0x630>)
 800fc0a:	2000      	movs	r0, #0
 800fc0c:	f7f0 fb3c 	bl	8000288 <__aeabi_dsub>
 800fc10:	4602      	mov	r2, r0
 800fc12:	460b      	mov	r3, r1
 800fc14:	4640      	mov	r0, r8
 800fc16:	4649      	mov	r1, r9
 800fc18:	f7f0 ff60 	bl	8000adc <__aeabi_dcmplt>
 800fc1c:	2800      	cmp	r0, #0
 800fc1e:	f43f af35 	beq.w	800fa8c <_dtoa_r+0x464>
 800fc22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fc24:	1e6b      	subs	r3, r5, #1
 800fc26:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc28:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fc2c:	2b30      	cmp	r3, #48	; 0x30
 800fc2e:	d0f8      	beq.n	800fc22 <_dtoa_r+0x5fa>
 800fc30:	9700      	str	r7, [sp, #0]
 800fc32:	e049      	b.n	800fcc8 <_dtoa_r+0x6a0>
 800fc34:	4b05      	ldr	r3, [pc, #20]	; (800fc4c <_dtoa_r+0x624>)
 800fc36:	f7f0 fcdf 	bl	80005f8 <__aeabi_dmul>
 800fc3a:	4680      	mov	r8, r0
 800fc3c:	4689      	mov	r9, r1
 800fc3e:	e7bd      	b.n	800fbbc <_dtoa_r+0x594>
 800fc40:	080140e8 	.word	0x080140e8
 800fc44:	080140c0 	.word	0x080140c0
 800fc48:	3ff00000 	.word	0x3ff00000
 800fc4c:	40240000 	.word	0x40240000
 800fc50:	401c0000 	.word	0x401c0000
 800fc54:	40140000 	.word	0x40140000
 800fc58:	3fe00000 	.word	0x3fe00000
 800fc5c:	9d01      	ldr	r5, [sp, #4]
 800fc5e:	4656      	mov	r6, sl
 800fc60:	465f      	mov	r7, fp
 800fc62:	4642      	mov	r2, r8
 800fc64:	464b      	mov	r3, r9
 800fc66:	4630      	mov	r0, r6
 800fc68:	4639      	mov	r1, r7
 800fc6a:	f7f0 fdef 	bl	800084c <__aeabi_ddiv>
 800fc6e:	f7f0 ff73 	bl	8000b58 <__aeabi_d2iz>
 800fc72:	4682      	mov	sl, r0
 800fc74:	f7f0 fc56 	bl	8000524 <__aeabi_i2d>
 800fc78:	4642      	mov	r2, r8
 800fc7a:	464b      	mov	r3, r9
 800fc7c:	f7f0 fcbc 	bl	80005f8 <__aeabi_dmul>
 800fc80:	4602      	mov	r2, r0
 800fc82:	460b      	mov	r3, r1
 800fc84:	4630      	mov	r0, r6
 800fc86:	4639      	mov	r1, r7
 800fc88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800fc8c:	f7f0 fafc 	bl	8000288 <__aeabi_dsub>
 800fc90:	f805 6b01 	strb.w	r6, [r5], #1
 800fc94:	9e01      	ldr	r6, [sp, #4]
 800fc96:	9f03      	ldr	r7, [sp, #12]
 800fc98:	1bae      	subs	r6, r5, r6
 800fc9a:	42b7      	cmp	r7, r6
 800fc9c:	4602      	mov	r2, r0
 800fc9e:	460b      	mov	r3, r1
 800fca0:	d135      	bne.n	800fd0e <_dtoa_r+0x6e6>
 800fca2:	f7f0 faf3 	bl	800028c <__adddf3>
 800fca6:	4642      	mov	r2, r8
 800fca8:	464b      	mov	r3, r9
 800fcaa:	4606      	mov	r6, r0
 800fcac:	460f      	mov	r7, r1
 800fcae:	f7f0 ff33 	bl	8000b18 <__aeabi_dcmpgt>
 800fcb2:	b9d0      	cbnz	r0, 800fcea <_dtoa_r+0x6c2>
 800fcb4:	4642      	mov	r2, r8
 800fcb6:	464b      	mov	r3, r9
 800fcb8:	4630      	mov	r0, r6
 800fcba:	4639      	mov	r1, r7
 800fcbc:	f7f0 ff04 	bl	8000ac8 <__aeabi_dcmpeq>
 800fcc0:	b110      	cbz	r0, 800fcc8 <_dtoa_r+0x6a0>
 800fcc2:	f01a 0f01 	tst.w	sl, #1
 800fcc6:	d110      	bne.n	800fcea <_dtoa_r+0x6c2>
 800fcc8:	4620      	mov	r0, r4
 800fcca:	ee18 1a10 	vmov	r1, s16
 800fcce:	f000 fae5 	bl	801029c <_Bfree>
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	9800      	ldr	r0, [sp, #0]
 800fcd6:	702b      	strb	r3, [r5, #0]
 800fcd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fcda:	3001      	adds	r0, #1
 800fcdc:	6018      	str	r0, [r3, #0]
 800fcde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	f43f acf1 	beq.w	800f6c8 <_dtoa_r+0xa0>
 800fce6:	601d      	str	r5, [r3, #0]
 800fce8:	e4ee      	b.n	800f6c8 <_dtoa_r+0xa0>
 800fcea:	9f00      	ldr	r7, [sp, #0]
 800fcec:	462b      	mov	r3, r5
 800fcee:	461d      	mov	r5, r3
 800fcf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fcf4:	2a39      	cmp	r2, #57	; 0x39
 800fcf6:	d106      	bne.n	800fd06 <_dtoa_r+0x6de>
 800fcf8:	9a01      	ldr	r2, [sp, #4]
 800fcfa:	429a      	cmp	r2, r3
 800fcfc:	d1f7      	bne.n	800fcee <_dtoa_r+0x6c6>
 800fcfe:	9901      	ldr	r1, [sp, #4]
 800fd00:	2230      	movs	r2, #48	; 0x30
 800fd02:	3701      	adds	r7, #1
 800fd04:	700a      	strb	r2, [r1, #0]
 800fd06:	781a      	ldrb	r2, [r3, #0]
 800fd08:	3201      	adds	r2, #1
 800fd0a:	701a      	strb	r2, [r3, #0]
 800fd0c:	e790      	b.n	800fc30 <_dtoa_r+0x608>
 800fd0e:	4ba6      	ldr	r3, [pc, #664]	; (800ffa8 <_dtoa_r+0x980>)
 800fd10:	2200      	movs	r2, #0
 800fd12:	f7f0 fc71 	bl	80005f8 <__aeabi_dmul>
 800fd16:	2200      	movs	r2, #0
 800fd18:	2300      	movs	r3, #0
 800fd1a:	4606      	mov	r6, r0
 800fd1c:	460f      	mov	r7, r1
 800fd1e:	f7f0 fed3 	bl	8000ac8 <__aeabi_dcmpeq>
 800fd22:	2800      	cmp	r0, #0
 800fd24:	d09d      	beq.n	800fc62 <_dtoa_r+0x63a>
 800fd26:	e7cf      	b.n	800fcc8 <_dtoa_r+0x6a0>
 800fd28:	9a08      	ldr	r2, [sp, #32]
 800fd2a:	2a00      	cmp	r2, #0
 800fd2c:	f000 80d7 	beq.w	800fede <_dtoa_r+0x8b6>
 800fd30:	9a06      	ldr	r2, [sp, #24]
 800fd32:	2a01      	cmp	r2, #1
 800fd34:	f300 80ba 	bgt.w	800feac <_dtoa_r+0x884>
 800fd38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fd3a:	2a00      	cmp	r2, #0
 800fd3c:	f000 80b2 	beq.w	800fea4 <_dtoa_r+0x87c>
 800fd40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fd44:	9e07      	ldr	r6, [sp, #28]
 800fd46:	9d04      	ldr	r5, [sp, #16]
 800fd48:	9a04      	ldr	r2, [sp, #16]
 800fd4a:	441a      	add	r2, r3
 800fd4c:	9204      	str	r2, [sp, #16]
 800fd4e:	9a05      	ldr	r2, [sp, #20]
 800fd50:	2101      	movs	r1, #1
 800fd52:	441a      	add	r2, r3
 800fd54:	4620      	mov	r0, r4
 800fd56:	9205      	str	r2, [sp, #20]
 800fd58:	f000 fb58 	bl	801040c <__i2b>
 800fd5c:	4607      	mov	r7, r0
 800fd5e:	2d00      	cmp	r5, #0
 800fd60:	dd0c      	ble.n	800fd7c <_dtoa_r+0x754>
 800fd62:	9b05      	ldr	r3, [sp, #20]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	dd09      	ble.n	800fd7c <_dtoa_r+0x754>
 800fd68:	42ab      	cmp	r3, r5
 800fd6a:	9a04      	ldr	r2, [sp, #16]
 800fd6c:	bfa8      	it	ge
 800fd6e:	462b      	movge	r3, r5
 800fd70:	1ad2      	subs	r2, r2, r3
 800fd72:	9204      	str	r2, [sp, #16]
 800fd74:	9a05      	ldr	r2, [sp, #20]
 800fd76:	1aed      	subs	r5, r5, r3
 800fd78:	1ad3      	subs	r3, r2, r3
 800fd7a:	9305      	str	r3, [sp, #20]
 800fd7c:	9b07      	ldr	r3, [sp, #28]
 800fd7e:	b31b      	cbz	r3, 800fdc8 <_dtoa_r+0x7a0>
 800fd80:	9b08      	ldr	r3, [sp, #32]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	f000 80af 	beq.w	800fee6 <_dtoa_r+0x8be>
 800fd88:	2e00      	cmp	r6, #0
 800fd8a:	dd13      	ble.n	800fdb4 <_dtoa_r+0x78c>
 800fd8c:	4639      	mov	r1, r7
 800fd8e:	4632      	mov	r2, r6
 800fd90:	4620      	mov	r0, r4
 800fd92:	f000 fbfb 	bl	801058c <__pow5mult>
 800fd96:	ee18 2a10 	vmov	r2, s16
 800fd9a:	4601      	mov	r1, r0
 800fd9c:	4607      	mov	r7, r0
 800fd9e:	4620      	mov	r0, r4
 800fda0:	f000 fb4a 	bl	8010438 <__multiply>
 800fda4:	ee18 1a10 	vmov	r1, s16
 800fda8:	4680      	mov	r8, r0
 800fdaa:	4620      	mov	r0, r4
 800fdac:	f000 fa76 	bl	801029c <_Bfree>
 800fdb0:	ee08 8a10 	vmov	s16, r8
 800fdb4:	9b07      	ldr	r3, [sp, #28]
 800fdb6:	1b9a      	subs	r2, r3, r6
 800fdb8:	d006      	beq.n	800fdc8 <_dtoa_r+0x7a0>
 800fdba:	ee18 1a10 	vmov	r1, s16
 800fdbe:	4620      	mov	r0, r4
 800fdc0:	f000 fbe4 	bl	801058c <__pow5mult>
 800fdc4:	ee08 0a10 	vmov	s16, r0
 800fdc8:	2101      	movs	r1, #1
 800fdca:	4620      	mov	r0, r4
 800fdcc:	f000 fb1e 	bl	801040c <__i2b>
 800fdd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	4606      	mov	r6, r0
 800fdd6:	f340 8088 	ble.w	800feea <_dtoa_r+0x8c2>
 800fdda:	461a      	mov	r2, r3
 800fddc:	4601      	mov	r1, r0
 800fdde:	4620      	mov	r0, r4
 800fde0:	f000 fbd4 	bl	801058c <__pow5mult>
 800fde4:	9b06      	ldr	r3, [sp, #24]
 800fde6:	2b01      	cmp	r3, #1
 800fde8:	4606      	mov	r6, r0
 800fdea:	f340 8081 	ble.w	800fef0 <_dtoa_r+0x8c8>
 800fdee:	f04f 0800 	mov.w	r8, #0
 800fdf2:	6933      	ldr	r3, [r6, #16]
 800fdf4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fdf8:	6918      	ldr	r0, [r3, #16]
 800fdfa:	f000 fab7 	bl	801036c <__hi0bits>
 800fdfe:	f1c0 0020 	rsb	r0, r0, #32
 800fe02:	9b05      	ldr	r3, [sp, #20]
 800fe04:	4418      	add	r0, r3
 800fe06:	f010 001f 	ands.w	r0, r0, #31
 800fe0a:	f000 8092 	beq.w	800ff32 <_dtoa_r+0x90a>
 800fe0e:	f1c0 0320 	rsb	r3, r0, #32
 800fe12:	2b04      	cmp	r3, #4
 800fe14:	f340 808a 	ble.w	800ff2c <_dtoa_r+0x904>
 800fe18:	f1c0 001c 	rsb	r0, r0, #28
 800fe1c:	9b04      	ldr	r3, [sp, #16]
 800fe1e:	4403      	add	r3, r0
 800fe20:	9304      	str	r3, [sp, #16]
 800fe22:	9b05      	ldr	r3, [sp, #20]
 800fe24:	4403      	add	r3, r0
 800fe26:	4405      	add	r5, r0
 800fe28:	9305      	str	r3, [sp, #20]
 800fe2a:	9b04      	ldr	r3, [sp, #16]
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	dd07      	ble.n	800fe40 <_dtoa_r+0x818>
 800fe30:	ee18 1a10 	vmov	r1, s16
 800fe34:	461a      	mov	r2, r3
 800fe36:	4620      	mov	r0, r4
 800fe38:	f000 fc02 	bl	8010640 <__lshift>
 800fe3c:	ee08 0a10 	vmov	s16, r0
 800fe40:	9b05      	ldr	r3, [sp, #20]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	dd05      	ble.n	800fe52 <_dtoa_r+0x82a>
 800fe46:	4631      	mov	r1, r6
 800fe48:	461a      	mov	r2, r3
 800fe4a:	4620      	mov	r0, r4
 800fe4c:	f000 fbf8 	bl	8010640 <__lshift>
 800fe50:	4606      	mov	r6, r0
 800fe52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d06e      	beq.n	800ff36 <_dtoa_r+0x90e>
 800fe58:	ee18 0a10 	vmov	r0, s16
 800fe5c:	4631      	mov	r1, r6
 800fe5e:	f000 fc5f 	bl	8010720 <__mcmp>
 800fe62:	2800      	cmp	r0, #0
 800fe64:	da67      	bge.n	800ff36 <_dtoa_r+0x90e>
 800fe66:	9b00      	ldr	r3, [sp, #0]
 800fe68:	3b01      	subs	r3, #1
 800fe6a:	ee18 1a10 	vmov	r1, s16
 800fe6e:	9300      	str	r3, [sp, #0]
 800fe70:	220a      	movs	r2, #10
 800fe72:	2300      	movs	r3, #0
 800fe74:	4620      	mov	r0, r4
 800fe76:	f000 fa33 	bl	80102e0 <__multadd>
 800fe7a:	9b08      	ldr	r3, [sp, #32]
 800fe7c:	ee08 0a10 	vmov	s16, r0
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	f000 81b1 	beq.w	80101e8 <_dtoa_r+0xbc0>
 800fe86:	2300      	movs	r3, #0
 800fe88:	4639      	mov	r1, r7
 800fe8a:	220a      	movs	r2, #10
 800fe8c:	4620      	mov	r0, r4
 800fe8e:	f000 fa27 	bl	80102e0 <__multadd>
 800fe92:	9b02      	ldr	r3, [sp, #8]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	4607      	mov	r7, r0
 800fe98:	f300 808e 	bgt.w	800ffb8 <_dtoa_r+0x990>
 800fe9c:	9b06      	ldr	r3, [sp, #24]
 800fe9e:	2b02      	cmp	r3, #2
 800fea0:	dc51      	bgt.n	800ff46 <_dtoa_r+0x91e>
 800fea2:	e089      	b.n	800ffb8 <_dtoa_r+0x990>
 800fea4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fea6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800feaa:	e74b      	b.n	800fd44 <_dtoa_r+0x71c>
 800feac:	9b03      	ldr	r3, [sp, #12]
 800feae:	1e5e      	subs	r6, r3, #1
 800feb0:	9b07      	ldr	r3, [sp, #28]
 800feb2:	42b3      	cmp	r3, r6
 800feb4:	bfbf      	itttt	lt
 800feb6:	9b07      	ldrlt	r3, [sp, #28]
 800feb8:	9607      	strlt	r6, [sp, #28]
 800feba:	1af2      	sublt	r2, r6, r3
 800febc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800febe:	bfb6      	itet	lt
 800fec0:	189b      	addlt	r3, r3, r2
 800fec2:	1b9e      	subge	r6, r3, r6
 800fec4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800fec6:	9b03      	ldr	r3, [sp, #12]
 800fec8:	bfb8      	it	lt
 800feca:	2600      	movlt	r6, #0
 800fecc:	2b00      	cmp	r3, #0
 800fece:	bfb7      	itett	lt
 800fed0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800fed4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800fed8:	1a9d      	sublt	r5, r3, r2
 800feda:	2300      	movlt	r3, #0
 800fedc:	e734      	b.n	800fd48 <_dtoa_r+0x720>
 800fede:	9e07      	ldr	r6, [sp, #28]
 800fee0:	9d04      	ldr	r5, [sp, #16]
 800fee2:	9f08      	ldr	r7, [sp, #32]
 800fee4:	e73b      	b.n	800fd5e <_dtoa_r+0x736>
 800fee6:	9a07      	ldr	r2, [sp, #28]
 800fee8:	e767      	b.n	800fdba <_dtoa_r+0x792>
 800feea:	9b06      	ldr	r3, [sp, #24]
 800feec:	2b01      	cmp	r3, #1
 800feee:	dc18      	bgt.n	800ff22 <_dtoa_r+0x8fa>
 800fef0:	f1ba 0f00 	cmp.w	sl, #0
 800fef4:	d115      	bne.n	800ff22 <_dtoa_r+0x8fa>
 800fef6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fefa:	b993      	cbnz	r3, 800ff22 <_dtoa_r+0x8fa>
 800fefc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ff00:	0d1b      	lsrs	r3, r3, #20
 800ff02:	051b      	lsls	r3, r3, #20
 800ff04:	b183      	cbz	r3, 800ff28 <_dtoa_r+0x900>
 800ff06:	9b04      	ldr	r3, [sp, #16]
 800ff08:	3301      	adds	r3, #1
 800ff0a:	9304      	str	r3, [sp, #16]
 800ff0c:	9b05      	ldr	r3, [sp, #20]
 800ff0e:	3301      	adds	r3, #1
 800ff10:	9305      	str	r3, [sp, #20]
 800ff12:	f04f 0801 	mov.w	r8, #1
 800ff16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	f47f af6a 	bne.w	800fdf2 <_dtoa_r+0x7ca>
 800ff1e:	2001      	movs	r0, #1
 800ff20:	e76f      	b.n	800fe02 <_dtoa_r+0x7da>
 800ff22:	f04f 0800 	mov.w	r8, #0
 800ff26:	e7f6      	b.n	800ff16 <_dtoa_r+0x8ee>
 800ff28:	4698      	mov	r8, r3
 800ff2a:	e7f4      	b.n	800ff16 <_dtoa_r+0x8ee>
 800ff2c:	f43f af7d 	beq.w	800fe2a <_dtoa_r+0x802>
 800ff30:	4618      	mov	r0, r3
 800ff32:	301c      	adds	r0, #28
 800ff34:	e772      	b.n	800fe1c <_dtoa_r+0x7f4>
 800ff36:	9b03      	ldr	r3, [sp, #12]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	dc37      	bgt.n	800ffac <_dtoa_r+0x984>
 800ff3c:	9b06      	ldr	r3, [sp, #24]
 800ff3e:	2b02      	cmp	r3, #2
 800ff40:	dd34      	ble.n	800ffac <_dtoa_r+0x984>
 800ff42:	9b03      	ldr	r3, [sp, #12]
 800ff44:	9302      	str	r3, [sp, #8]
 800ff46:	9b02      	ldr	r3, [sp, #8]
 800ff48:	b96b      	cbnz	r3, 800ff66 <_dtoa_r+0x93e>
 800ff4a:	4631      	mov	r1, r6
 800ff4c:	2205      	movs	r2, #5
 800ff4e:	4620      	mov	r0, r4
 800ff50:	f000 f9c6 	bl	80102e0 <__multadd>
 800ff54:	4601      	mov	r1, r0
 800ff56:	4606      	mov	r6, r0
 800ff58:	ee18 0a10 	vmov	r0, s16
 800ff5c:	f000 fbe0 	bl	8010720 <__mcmp>
 800ff60:	2800      	cmp	r0, #0
 800ff62:	f73f adbb 	bgt.w	800fadc <_dtoa_r+0x4b4>
 800ff66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff68:	9d01      	ldr	r5, [sp, #4]
 800ff6a:	43db      	mvns	r3, r3
 800ff6c:	9300      	str	r3, [sp, #0]
 800ff6e:	f04f 0800 	mov.w	r8, #0
 800ff72:	4631      	mov	r1, r6
 800ff74:	4620      	mov	r0, r4
 800ff76:	f000 f991 	bl	801029c <_Bfree>
 800ff7a:	2f00      	cmp	r7, #0
 800ff7c:	f43f aea4 	beq.w	800fcc8 <_dtoa_r+0x6a0>
 800ff80:	f1b8 0f00 	cmp.w	r8, #0
 800ff84:	d005      	beq.n	800ff92 <_dtoa_r+0x96a>
 800ff86:	45b8      	cmp	r8, r7
 800ff88:	d003      	beq.n	800ff92 <_dtoa_r+0x96a>
 800ff8a:	4641      	mov	r1, r8
 800ff8c:	4620      	mov	r0, r4
 800ff8e:	f000 f985 	bl	801029c <_Bfree>
 800ff92:	4639      	mov	r1, r7
 800ff94:	4620      	mov	r0, r4
 800ff96:	f000 f981 	bl	801029c <_Bfree>
 800ff9a:	e695      	b.n	800fcc8 <_dtoa_r+0x6a0>
 800ff9c:	2600      	movs	r6, #0
 800ff9e:	4637      	mov	r7, r6
 800ffa0:	e7e1      	b.n	800ff66 <_dtoa_r+0x93e>
 800ffa2:	9700      	str	r7, [sp, #0]
 800ffa4:	4637      	mov	r7, r6
 800ffa6:	e599      	b.n	800fadc <_dtoa_r+0x4b4>
 800ffa8:	40240000 	.word	0x40240000
 800ffac:	9b08      	ldr	r3, [sp, #32]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	f000 80ca 	beq.w	8010148 <_dtoa_r+0xb20>
 800ffb4:	9b03      	ldr	r3, [sp, #12]
 800ffb6:	9302      	str	r3, [sp, #8]
 800ffb8:	2d00      	cmp	r5, #0
 800ffba:	dd05      	ble.n	800ffc8 <_dtoa_r+0x9a0>
 800ffbc:	4639      	mov	r1, r7
 800ffbe:	462a      	mov	r2, r5
 800ffc0:	4620      	mov	r0, r4
 800ffc2:	f000 fb3d 	bl	8010640 <__lshift>
 800ffc6:	4607      	mov	r7, r0
 800ffc8:	f1b8 0f00 	cmp.w	r8, #0
 800ffcc:	d05b      	beq.n	8010086 <_dtoa_r+0xa5e>
 800ffce:	6879      	ldr	r1, [r7, #4]
 800ffd0:	4620      	mov	r0, r4
 800ffd2:	f000 f923 	bl	801021c <_Balloc>
 800ffd6:	4605      	mov	r5, r0
 800ffd8:	b928      	cbnz	r0, 800ffe6 <_dtoa_r+0x9be>
 800ffda:	4b87      	ldr	r3, [pc, #540]	; (80101f8 <_dtoa_r+0xbd0>)
 800ffdc:	4602      	mov	r2, r0
 800ffde:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ffe2:	f7ff bb3b 	b.w	800f65c <_dtoa_r+0x34>
 800ffe6:	693a      	ldr	r2, [r7, #16]
 800ffe8:	3202      	adds	r2, #2
 800ffea:	0092      	lsls	r2, r2, #2
 800ffec:	f107 010c 	add.w	r1, r7, #12
 800fff0:	300c      	adds	r0, #12
 800fff2:	f7fe fded 	bl	800ebd0 <memcpy>
 800fff6:	2201      	movs	r2, #1
 800fff8:	4629      	mov	r1, r5
 800fffa:	4620      	mov	r0, r4
 800fffc:	f000 fb20 	bl	8010640 <__lshift>
 8010000:	9b01      	ldr	r3, [sp, #4]
 8010002:	f103 0901 	add.w	r9, r3, #1
 8010006:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801000a:	4413      	add	r3, r2
 801000c:	9305      	str	r3, [sp, #20]
 801000e:	f00a 0301 	and.w	r3, sl, #1
 8010012:	46b8      	mov	r8, r7
 8010014:	9304      	str	r3, [sp, #16]
 8010016:	4607      	mov	r7, r0
 8010018:	4631      	mov	r1, r6
 801001a:	ee18 0a10 	vmov	r0, s16
 801001e:	f7ff fa77 	bl	800f510 <quorem>
 8010022:	4641      	mov	r1, r8
 8010024:	9002      	str	r0, [sp, #8]
 8010026:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801002a:	ee18 0a10 	vmov	r0, s16
 801002e:	f000 fb77 	bl	8010720 <__mcmp>
 8010032:	463a      	mov	r2, r7
 8010034:	9003      	str	r0, [sp, #12]
 8010036:	4631      	mov	r1, r6
 8010038:	4620      	mov	r0, r4
 801003a:	f000 fb8d 	bl	8010758 <__mdiff>
 801003e:	68c2      	ldr	r2, [r0, #12]
 8010040:	f109 3bff 	add.w	fp, r9, #4294967295
 8010044:	4605      	mov	r5, r0
 8010046:	bb02      	cbnz	r2, 801008a <_dtoa_r+0xa62>
 8010048:	4601      	mov	r1, r0
 801004a:	ee18 0a10 	vmov	r0, s16
 801004e:	f000 fb67 	bl	8010720 <__mcmp>
 8010052:	4602      	mov	r2, r0
 8010054:	4629      	mov	r1, r5
 8010056:	4620      	mov	r0, r4
 8010058:	9207      	str	r2, [sp, #28]
 801005a:	f000 f91f 	bl	801029c <_Bfree>
 801005e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8010062:	ea43 0102 	orr.w	r1, r3, r2
 8010066:	9b04      	ldr	r3, [sp, #16]
 8010068:	430b      	orrs	r3, r1
 801006a:	464d      	mov	r5, r9
 801006c:	d10f      	bne.n	801008e <_dtoa_r+0xa66>
 801006e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010072:	d02a      	beq.n	80100ca <_dtoa_r+0xaa2>
 8010074:	9b03      	ldr	r3, [sp, #12]
 8010076:	2b00      	cmp	r3, #0
 8010078:	dd02      	ble.n	8010080 <_dtoa_r+0xa58>
 801007a:	9b02      	ldr	r3, [sp, #8]
 801007c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010080:	f88b a000 	strb.w	sl, [fp]
 8010084:	e775      	b.n	800ff72 <_dtoa_r+0x94a>
 8010086:	4638      	mov	r0, r7
 8010088:	e7ba      	b.n	8010000 <_dtoa_r+0x9d8>
 801008a:	2201      	movs	r2, #1
 801008c:	e7e2      	b.n	8010054 <_dtoa_r+0xa2c>
 801008e:	9b03      	ldr	r3, [sp, #12]
 8010090:	2b00      	cmp	r3, #0
 8010092:	db04      	blt.n	801009e <_dtoa_r+0xa76>
 8010094:	9906      	ldr	r1, [sp, #24]
 8010096:	430b      	orrs	r3, r1
 8010098:	9904      	ldr	r1, [sp, #16]
 801009a:	430b      	orrs	r3, r1
 801009c:	d122      	bne.n	80100e4 <_dtoa_r+0xabc>
 801009e:	2a00      	cmp	r2, #0
 80100a0:	ddee      	ble.n	8010080 <_dtoa_r+0xa58>
 80100a2:	ee18 1a10 	vmov	r1, s16
 80100a6:	2201      	movs	r2, #1
 80100a8:	4620      	mov	r0, r4
 80100aa:	f000 fac9 	bl	8010640 <__lshift>
 80100ae:	4631      	mov	r1, r6
 80100b0:	ee08 0a10 	vmov	s16, r0
 80100b4:	f000 fb34 	bl	8010720 <__mcmp>
 80100b8:	2800      	cmp	r0, #0
 80100ba:	dc03      	bgt.n	80100c4 <_dtoa_r+0xa9c>
 80100bc:	d1e0      	bne.n	8010080 <_dtoa_r+0xa58>
 80100be:	f01a 0f01 	tst.w	sl, #1
 80100c2:	d0dd      	beq.n	8010080 <_dtoa_r+0xa58>
 80100c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80100c8:	d1d7      	bne.n	801007a <_dtoa_r+0xa52>
 80100ca:	2339      	movs	r3, #57	; 0x39
 80100cc:	f88b 3000 	strb.w	r3, [fp]
 80100d0:	462b      	mov	r3, r5
 80100d2:	461d      	mov	r5, r3
 80100d4:	3b01      	subs	r3, #1
 80100d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80100da:	2a39      	cmp	r2, #57	; 0x39
 80100dc:	d071      	beq.n	80101c2 <_dtoa_r+0xb9a>
 80100de:	3201      	adds	r2, #1
 80100e0:	701a      	strb	r2, [r3, #0]
 80100e2:	e746      	b.n	800ff72 <_dtoa_r+0x94a>
 80100e4:	2a00      	cmp	r2, #0
 80100e6:	dd07      	ble.n	80100f8 <_dtoa_r+0xad0>
 80100e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80100ec:	d0ed      	beq.n	80100ca <_dtoa_r+0xaa2>
 80100ee:	f10a 0301 	add.w	r3, sl, #1
 80100f2:	f88b 3000 	strb.w	r3, [fp]
 80100f6:	e73c      	b.n	800ff72 <_dtoa_r+0x94a>
 80100f8:	9b05      	ldr	r3, [sp, #20]
 80100fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80100fe:	4599      	cmp	r9, r3
 8010100:	d047      	beq.n	8010192 <_dtoa_r+0xb6a>
 8010102:	ee18 1a10 	vmov	r1, s16
 8010106:	2300      	movs	r3, #0
 8010108:	220a      	movs	r2, #10
 801010a:	4620      	mov	r0, r4
 801010c:	f000 f8e8 	bl	80102e0 <__multadd>
 8010110:	45b8      	cmp	r8, r7
 8010112:	ee08 0a10 	vmov	s16, r0
 8010116:	f04f 0300 	mov.w	r3, #0
 801011a:	f04f 020a 	mov.w	r2, #10
 801011e:	4641      	mov	r1, r8
 8010120:	4620      	mov	r0, r4
 8010122:	d106      	bne.n	8010132 <_dtoa_r+0xb0a>
 8010124:	f000 f8dc 	bl	80102e0 <__multadd>
 8010128:	4680      	mov	r8, r0
 801012a:	4607      	mov	r7, r0
 801012c:	f109 0901 	add.w	r9, r9, #1
 8010130:	e772      	b.n	8010018 <_dtoa_r+0x9f0>
 8010132:	f000 f8d5 	bl	80102e0 <__multadd>
 8010136:	4639      	mov	r1, r7
 8010138:	4680      	mov	r8, r0
 801013a:	2300      	movs	r3, #0
 801013c:	220a      	movs	r2, #10
 801013e:	4620      	mov	r0, r4
 8010140:	f000 f8ce 	bl	80102e0 <__multadd>
 8010144:	4607      	mov	r7, r0
 8010146:	e7f1      	b.n	801012c <_dtoa_r+0xb04>
 8010148:	9b03      	ldr	r3, [sp, #12]
 801014a:	9302      	str	r3, [sp, #8]
 801014c:	9d01      	ldr	r5, [sp, #4]
 801014e:	ee18 0a10 	vmov	r0, s16
 8010152:	4631      	mov	r1, r6
 8010154:	f7ff f9dc 	bl	800f510 <quorem>
 8010158:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801015c:	9b01      	ldr	r3, [sp, #4]
 801015e:	f805 ab01 	strb.w	sl, [r5], #1
 8010162:	1aea      	subs	r2, r5, r3
 8010164:	9b02      	ldr	r3, [sp, #8]
 8010166:	4293      	cmp	r3, r2
 8010168:	dd09      	ble.n	801017e <_dtoa_r+0xb56>
 801016a:	ee18 1a10 	vmov	r1, s16
 801016e:	2300      	movs	r3, #0
 8010170:	220a      	movs	r2, #10
 8010172:	4620      	mov	r0, r4
 8010174:	f000 f8b4 	bl	80102e0 <__multadd>
 8010178:	ee08 0a10 	vmov	s16, r0
 801017c:	e7e7      	b.n	801014e <_dtoa_r+0xb26>
 801017e:	9b02      	ldr	r3, [sp, #8]
 8010180:	2b00      	cmp	r3, #0
 8010182:	bfc8      	it	gt
 8010184:	461d      	movgt	r5, r3
 8010186:	9b01      	ldr	r3, [sp, #4]
 8010188:	bfd8      	it	le
 801018a:	2501      	movle	r5, #1
 801018c:	441d      	add	r5, r3
 801018e:	f04f 0800 	mov.w	r8, #0
 8010192:	ee18 1a10 	vmov	r1, s16
 8010196:	2201      	movs	r2, #1
 8010198:	4620      	mov	r0, r4
 801019a:	f000 fa51 	bl	8010640 <__lshift>
 801019e:	4631      	mov	r1, r6
 80101a0:	ee08 0a10 	vmov	s16, r0
 80101a4:	f000 fabc 	bl	8010720 <__mcmp>
 80101a8:	2800      	cmp	r0, #0
 80101aa:	dc91      	bgt.n	80100d0 <_dtoa_r+0xaa8>
 80101ac:	d102      	bne.n	80101b4 <_dtoa_r+0xb8c>
 80101ae:	f01a 0f01 	tst.w	sl, #1
 80101b2:	d18d      	bne.n	80100d0 <_dtoa_r+0xaa8>
 80101b4:	462b      	mov	r3, r5
 80101b6:	461d      	mov	r5, r3
 80101b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80101bc:	2a30      	cmp	r2, #48	; 0x30
 80101be:	d0fa      	beq.n	80101b6 <_dtoa_r+0xb8e>
 80101c0:	e6d7      	b.n	800ff72 <_dtoa_r+0x94a>
 80101c2:	9a01      	ldr	r2, [sp, #4]
 80101c4:	429a      	cmp	r2, r3
 80101c6:	d184      	bne.n	80100d2 <_dtoa_r+0xaaa>
 80101c8:	9b00      	ldr	r3, [sp, #0]
 80101ca:	3301      	adds	r3, #1
 80101cc:	9300      	str	r3, [sp, #0]
 80101ce:	2331      	movs	r3, #49	; 0x31
 80101d0:	7013      	strb	r3, [r2, #0]
 80101d2:	e6ce      	b.n	800ff72 <_dtoa_r+0x94a>
 80101d4:	4b09      	ldr	r3, [pc, #36]	; (80101fc <_dtoa_r+0xbd4>)
 80101d6:	f7ff ba95 	b.w	800f704 <_dtoa_r+0xdc>
 80101da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80101dc:	2b00      	cmp	r3, #0
 80101de:	f47f aa6e 	bne.w	800f6be <_dtoa_r+0x96>
 80101e2:	4b07      	ldr	r3, [pc, #28]	; (8010200 <_dtoa_r+0xbd8>)
 80101e4:	f7ff ba8e 	b.w	800f704 <_dtoa_r+0xdc>
 80101e8:	9b02      	ldr	r3, [sp, #8]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	dcae      	bgt.n	801014c <_dtoa_r+0xb24>
 80101ee:	9b06      	ldr	r3, [sp, #24]
 80101f0:	2b02      	cmp	r3, #2
 80101f2:	f73f aea8 	bgt.w	800ff46 <_dtoa_r+0x91e>
 80101f6:	e7a9      	b.n	801014c <_dtoa_r+0xb24>
 80101f8:	08014053 	.word	0x08014053
 80101fc:	08013fb0 	.word	0x08013fb0
 8010200:	08013fd4 	.word	0x08013fd4

08010204 <_localeconv_r>:
 8010204:	4800      	ldr	r0, [pc, #0]	; (8010208 <_localeconv_r+0x4>)
 8010206:	4770      	bx	lr
 8010208:	20000170 	.word	0x20000170

0801020c <malloc>:
 801020c:	4b02      	ldr	r3, [pc, #8]	; (8010218 <malloc+0xc>)
 801020e:	4601      	mov	r1, r0
 8010210:	6818      	ldr	r0, [r3, #0]
 8010212:	f000 bc09 	b.w	8010a28 <_malloc_r>
 8010216:	bf00      	nop
 8010218:	2000001c 	.word	0x2000001c

0801021c <_Balloc>:
 801021c:	b570      	push	{r4, r5, r6, lr}
 801021e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010220:	4604      	mov	r4, r0
 8010222:	460d      	mov	r5, r1
 8010224:	b976      	cbnz	r6, 8010244 <_Balloc+0x28>
 8010226:	2010      	movs	r0, #16
 8010228:	f7ff fff0 	bl	801020c <malloc>
 801022c:	4602      	mov	r2, r0
 801022e:	6260      	str	r0, [r4, #36]	; 0x24
 8010230:	b920      	cbnz	r0, 801023c <_Balloc+0x20>
 8010232:	4b18      	ldr	r3, [pc, #96]	; (8010294 <_Balloc+0x78>)
 8010234:	4818      	ldr	r0, [pc, #96]	; (8010298 <_Balloc+0x7c>)
 8010236:	2166      	movs	r1, #102	; 0x66
 8010238:	f000 fdd6 	bl	8010de8 <__assert_func>
 801023c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010240:	6006      	str	r6, [r0, #0]
 8010242:	60c6      	str	r6, [r0, #12]
 8010244:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010246:	68f3      	ldr	r3, [r6, #12]
 8010248:	b183      	cbz	r3, 801026c <_Balloc+0x50>
 801024a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801024c:	68db      	ldr	r3, [r3, #12]
 801024e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010252:	b9b8      	cbnz	r0, 8010284 <_Balloc+0x68>
 8010254:	2101      	movs	r1, #1
 8010256:	fa01 f605 	lsl.w	r6, r1, r5
 801025a:	1d72      	adds	r2, r6, #5
 801025c:	0092      	lsls	r2, r2, #2
 801025e:	4620      	mov	r0, r4
 8010260:	f000 fb60 	bl	8010924 <_calloc_r>
 8010264:	b160      	cbz	r0, 8010280 <_Balloc+0x64>
 8010266:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801026a:	e00e      	b.n	801028a <_Balloc+0x6e>
 801026c:	2221      	movs	r2, #33	; 0x21
 801026e:	2104      	movs	r1, #4
 8010270:	4620      	mov	r0, r4
 8010272:	f000 fb57 	bl	8010924 <_calloc_r>
 8010276:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010278:	60f0      	str	r0, [r6, #12]
 801027a:	68db      	ldr	r3, [r3, #12]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d1e4      	bne.n	801024a <_Balloc+0x2e>
 8010280:	2000      	movs	r0, #0
 8010282:	bd70      	pop	{r4, r5, r6, pc}
 8010284:	6802      	ldr	r2, [r0, #0]
 8010286:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801028a:	2300      	movs	r3, #0
 801028c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010290:	e7f7      	b.n	8010282 <_Balloc+0x66>
 8010292:	bf00      	nop
 8010294:	08013fe1 	.word	0x08013fe1
 8010298:	08014064 	.word	0x08014064

0801029c <_Bfree>:
 801029c:	b570      	push	{r4, r5, r6, lr}
 801029e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80102a0:	4605      	mov	r5, r0
 80102a2:	460c      	mov	r4, r1
 80102a4:	b976      	cbnz	r6, 80102c4 <_Bfree+0x28>
 80102a6:	2010      	movs	r0, #16
 80102a8:	f7ff ffb0 	bl	801020c <malloc>
 80102ac:	4602      	mov	r2, r0
 80102ae:	6268      	str	r0, [r5, #36]	; 0x24
 80102b0:	b920      	cbnz	r0, 80102bc <_Bfree+0x20>
 80102b2:	4b09      	ldr	r3, [pc, #36]	; (80102d8 <_Bfree+0x3c>)
 80102b4:	4809      	ldr	r0, [pc, #36]	; (80102dc <_Bfree+0x40>)
 80102b6:	218a      	movs	r1, #138	; 0x8a
 80102b8:	f000 fd96 	bl	8010de8 <__assert_func>
 80102bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80102c0:	6006      	str	r6, [r0, #0]
 80102c2:	60c6      	str	r6, [r0, #12]
 80102c4:	b13c      	cbz	r4, 80102d6 <_Bfree+0x3a>
 80102c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80102c8:	6862      	ldr	r2, [r4, #4]
 80102ca:	68db      	ldr	r3, [r3, #12]
 80102cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80102d0:	6021      	str	r1, [r4, #0]
 80102d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80102d6:	bd70      	pop	{r4, r5, r6, pc}
 80102d8:	08013fe1 	.word	0x08013fe1
 80102dc:	08014064 	.word	0x08014064

080102e0 <__multadd>:
 80102e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102e4:	690d      	ldr	r5, [r1, #16]
 80102e6:	4607      	mov	r7, r0
 80102e8:	460c      	mov	r4, r1
 80102ea:	461e      	mov	r6, r3
 80102ec:	f101 0c14 	add.w	ip, r1, #20
 80102f0:	2000      	movs	r0, #0
 80102f2:	f8dc 3000 	ldr.w	r3, [ip]
 80102f6:	b299      	uxth	r1, r3
 80102f8:	fb02 6101 	mla	r1, r2, r1, r6
 80102fc:	0c1e      	lsrs	r6, r3, #16
 80102fe:	0c0b      	lsrs	r3, r1, #16
 8010300:	fb02 3306 	mla	r3, r2, r6, r3
 8010304:	b289      	uxth	r1, r1
 8010306:	3001      	adds	r0, #1
 8010308:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801030c:	4285      	cmp	r5, r0
 801030e:	f84c 1b04 	str.w	r1, [ip], #4
 8010312:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010316:	dcec      	bgt.n	80102f2 <__multadd+0x12>
 8010318:	b30e      	cbz	r6, 801035e <__multadd+0x7e>
 801031a:	68a3      	ldr	r3, [r4, #8]
 801031c:	42ab      	cmp	r3, r5
 801031e:	dc19      	bgt.n	8010354 <__multadd+0x74>
 8010320:	6861      	ldr	r1, [r4, #4]
 8010322:	4638      	mov	r0, r7
 8010324:	3101      	adds	r1, #1
 8010326:	f7ff ff79 	bl	801021c <_Balloc>
 801032a:	4680      	mov	r8, r0
 801032c:	b928      	cbnz	r0, 801033a <__multadd+0x5a>
 801032e:	4602      	mov	r2, r0
 8010330:	4b0c      	ldr	r3, [pc, #48]	; (8010364 <__multadd+0x84>)
 8010332:	480d      	ldr	r0, [pc, #52]	; (8010368 <__multadd+0x88>)
 8010334:	21b5      	movs	r1, #181	; 0xb5
 8010336:	f000 fd57 	bl	8010de8 <__assert_func>
 801033a:	6922      	ldr	r2, [r4, #16]
 801033c:	3202      	adds	r2, #2
 801033e:	f104 010c 	add.w	r1, r4, #12
 8010342:	0092      	lsls	r2, r2, #2
 8010344:	300c      	adds	r0, #12
 8010346:	f7fe fc43 	bl	800ebd0 <memcpy>
 801034a:	4621      	mov	r1, r4
 801034c:	4638      	mov	r0, r7
 801034e:	f7ff ffa5 	bl	801029c <_Bfree>
 8010352:	4644      	mov	r4, r8
 8010354:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010358:	3501      	adds	r5, #1
 801035a:	615e      	str	r6, [r3, #20]
 801035c:	6125      	str	r5, [r4, #16]
 801035e:	4620      	mov	r0, r4
 8010360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010364:	08014053 	.word	0x08014053
 8010368:	08014064 	.word	0x08014064

0801036c <__hi0bits>:
 801036c:	0c03      	lsrs	r3, r0, #16
 801036e:	041b      	lsls	r3, r3, #16
 8010370:	b9d3      	cbnz	r3, 80103a8 <__hi0bits+0x3c>
 8010372:	0400      	lsls	r0, r0, #16
 8010374:	2310      	movs	r3, #16
 8010376:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801037a:	bf04      	itt	eq
 801037c:	0200      	lsleq	r0, r0, #8
 801037e:	3308      	addeq	r3, #8
 8010380:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010384:	bf04      	itt	eq
 8010386:	0100      	lsleq	r0, r0, #4
 8010388:	3304      	addeq	r3, #4
 801038a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801038e:	bf04      	itt	eq
 8010390:	0080      	lsleq	r0, r0, #2
 8010392:	3302      	addeq	r3, #2
 8010394:	2800      	cmp	r0, #0
 8010396:	db05      	blt.n	80103a4 <__hi0bits+0x38>
 8010398:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801039c:	f103 0301 	add.w	r3, r3, #1
 80103a0:	bf08      	it	eq
 80103a2:	2320      	moveq	r3, #32
 80103a4:	4618      	mov	r0, r3
 80103a6:	4770      	bx	lr
 80103a8:	2300      	movs	r3, #0
 80103aa:	e7e4      	b.n	8010376 <__hi0bits+0xa>

080103ac <__lo0bits>:
 80103ac:	6803      	ldr	r3, [r0, #0]
 80103ae:	f013 0207 	ands.w	r2, r3, #7
 80103b2:	4601      	mov	r1, r0
 80103b4:	d00b      	beq.n	80103ce <__lo0bits+0x22>
 80103b6:	07da      	lsls	r2, r3, #31
 80103b8:	d423      	bmi.n	8010402 <__lo0bits+0x56>
 80103ba:	0798      	lsls	r0, r3, #30
 80103bc:	bf49      	itett	mi
 80103be:	085b      	lsrmi	r3, r3, #1
 80103c0:	089b      	lsrpl	r3, r3, #2
 80103c2:	2001      	movmi	r0, #1
 80103c4:	600b      	strmi	r3, [r1, #0]
 80103c6:	bf5c      	itt	pl
 80103c8:	600b      	strpl	r3, [r1, #0]
 80103ca:	2002      	movpl	r0, #2
 80103cc:	4770      	bx	lr
 80103ce:	b298      	uxth	r0, r3
 80103d0:	b9a8      	cbnz	r0, 80103fe <__lo0bits+0x52>
 80103d2:	0c1b      	lsrs	r3, r3, #16
 80103d4:	2010      	movs	r0, #16
 80103d6:	b2da      	uxtb	r2, r3
 80103d8:	b90a      	cbnz	r2, 80103de <__lo0bits+0x32>
 80103da:	3008      	adds	r0, #8
 80103dc:	0a1b      	lsrs	r3, r3, #8
 80103de:	071a      	lsls	r2, r3, #28
 80103e0:	bf04      	itt	eq
 80103e2:	091b      	lsreq	r3, r3, #4
 80103e4:	3004      	addeq	r0, #4
 80103e6:	079a      	lsls	r2, r3, #30
 80103e8:	bf04      	itt	eq
 80103ea:	089b      	lsreq	r3, r3, #2
 80103ec:	3002      	addeq	r0, #2
 80103ee:	07da      	lsls	r2, r3, #31
 80103f0:	d403      	bmi.n	80103fa <__lo0bits+0x4e>
 80103f2:	085b      	lsrs	r3, r3, #1
 80103f4:	f100 0001 	add.w	r0, r0, #1
 80103f8:	d005      	beq.n	8010406 <__lo0bits+0x5a>
 80103fa:	600b      	str	r3, [r1, #0]
 80103fc:	4770      	bx	lr
 80103fe:	4610      	mov	r0, r2
 8010400:	e7e9      	b.n	80103d6 <__lo0bits+0x2a>
 8010402:	2000      	movs	r0, #0
 8010404:	4770      	bx	lr
 8010406:	2020      	movs	r0, #32
 8010408:	4770      	bx	lr
	...

0801040c <__i2b>:
 801040c:	b510      	push	{r4, lr}
 801040e:	460c      	mov	r4, r1
 8010410:	2101      	movs	r1, #1
 8010412:	f7ff ff03 	bl	801021c <_Balloc>
 8010416:	4602      	mov	r2, r0
 8010418:	b928      	cbnz	r0, 8010426 <__i2b+0x1a>
 801041a:	4b05      	ldr	r3, [pc, #20]	; (8010430 <__i2b+0x24>)
 801041c:	4805      	ldr	r0, [pc, #20]	; (8010434 <__i2b+0x28>)
 801041e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010422:	f000 fce1 	bl	8010de8 <__assert_func>
 8010426:	2301      	movs	r3, #1
 8010428:	6144      	str	r4, [r0, #20]
 801042a:	6103      	str	r3, [r0, #16]
 801042c:	bd10      	pop	{r4, pc}
 801042e:	bf00      	nop
 8010430:	08014053 	.word	0x08014053
 8010434:	08014064 	.word	0x08014064

08010438 <__multiply>:
 8010438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801043c:	4691      	mov	r9, r2
 801043e:	690a      	ldr	r2, [r1, #16]
 8010440:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010444:	429a      	cmp	r2, r3
 8010446:	bfb8      	it	lt
 8010448:	460b      	movlt	r3, r1
 801044a:	460c      	mov	r4, r1
 801044c:	bfbc      	itt	lt
 801044e:	464c      	movlt	r4, r9
 8010450:	4699      	movlt	r9, r3
 8010452:	6927      	ldr	r7, [r4, #16]
 8010454:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010458:	68a3      	ldr	r3, [r4, #8]
 801045a:	6861      	ldr	r1, [r4, #4]
 801045c:	eb07 060a 	add.w	r6, r7, sl
 8010460:	42b3      	cmp	r3, r6
 8010462:	b085      	sub	sp, #20
 8010464:	bfb8      	it	lt
 8010466:	3101      	addlt	r1, #1
 8010468:	f7ff fed8 	bl	801021c <_Balloc>
 801046c:	b930      	cbnz	r0, 801047c <__multiply+0x44>
 801046e:	4602      	mov	r2, r0
 8010470:	4b44      	ldr	r3, [pc, #272]	; (8010584 <__multiply+0x14c>)
 8010472:	4845      	ldr	r0, [pc, #276]	; (8010588 <__multiply+0x150>)
 8010474:	f240 115d 	movw	r1, #349	; 0x15d
 8010478:	f000 fcb6 	bl	8010de8 <__assert_func>
 801047c:	f100 0514 	add.w	r5, r0, #20
 8010480:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010484:	462b      	mov	r3, r5
 8010486:	2200      	movs	r2, #0
 8010488:	4543      	cmp	r3, r8
 801048a:	d321      	bcc.n	80104d0 <__multiply+0x98>
 801048c:	f104 0314 	add.w	r3, r4, #20
 8010490:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010494:	f109 0314 	add.w	r3, r9, #20
 8010498:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801049c:	9202      	str	r2, [sp, #8]
 801049e:	1b3a      	subs	r2, r7, r4
 80104a0:	3a15      	subs	r2, #21
 80104a2:	f022 0203 	bic.w	r2, r2, #3
 80104a6:	3204      	adds	r2, #4
 80104a8:	f104 0115 	add.w	r1, r4, #21
 80104ac:	428f      	cmp	r7, r1
 80104ae:	bf38      	it	cc
 80104b0:	2204      	movcc	r2, #4
 80104b2:	9201      	str	r2, [sp, #4]
 80104b4:	9a02      	ldr	r2, [sp, #8]
 80104b6:	9303      	str	r3, [sp, #12]
 80104b8:	429a      	cmp	r2, r3
 80104ba:	d80c      	bhi.n	80104d6 <__multiply+0x9e>
 80104bc:	2e00      	cmp	r6, #0
 80104be:	dd03      	ble.n	80104c8 <__multiply+0x90>
 80104c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d05a      	beq.n	801057e <__multiply+0x146>
 80104c8:	6106      	str	r6, [r0, #16]
 80104ca:	b005      	add	sp, #20
 80104cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104d0:	f843 2b04 	str.w	r2, [r3], #4
 80104d4:	e7d8      	b.n	8010488 <__multiply+0x50>
 80104d6:	f8b3 a000 	ldrh.w	sl, [r3]
 80104da:	f1ba 0f00 	cmp.w	sl, #0
 80104de:	d024      	beq.n	801052a <__multiply+0xf2>
 80104e0:	f104 0e14 	add.w	lr, r4, #20
 80104e4:	46a9      	mov	r9, r5
 80104e6:	f04f 0c00 	mov.w	ip, #0
 80104ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 80104ee:	f8d9 1000 	ldr.w	r1, [r9]
 80104f2:	fa1f fb82 	uxth.w	fp, r2
 80104f6:	b289      	uxth	r1, r1
 80104f8:	fb0a 110b 	mla	r1, sl, fp, r1
 80104fc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010500:	f8d9 2000 	ldr.w	r2, [r9]
 8010504:	4461      	add	r1, ip
 8010506:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801050a:	fb0a c20b 	mla	r2, sl, fp, ip
 801050e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010512:	b289      	uxth	r1, r1
 8010514:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010518:	4577      	cmp	r7, lr
 801051a:	f849 1b04 	str.w	r1, [r9], #4
 801051e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010522:	d8e2      	bhi.n	80104ea <__multiply+0xb2>
 8010524:	9a01      	ldr	r2, [sp, #4]
 8010526:	f845 c002 	str.w	ip, [r5, r2]
 801052a:	9a03      	ldr	r2, [sp, #12]
 801052c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010530:	3304      	adds	r3, #4
 8010532:	f1b9 0f00 	cmp.w	r9, #0
 8010536:	d020      	beq.n	801057a <__multiply+0x142>
 8010538:	6829      	ldr	r1, [r5, #0]
 801053a:	f104 0c14 	add.w	ip, r4, #20
 801053e:	46ae      	mov	lr, r5
 8010540:	f04f 0a00 	mov.w	sl, #0
 8010544:	f8bc b000 	ldrh.w	fp, [ip]
 8010548:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801054c:	fb09 220b 	mla	r2, r9, fp, r2
 8010550:	4492      	add	sl, r2
 8010552:	b289      	uxth	r1, r1
 8010554:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010558:	f84e 1b04 	str.w	r1, [lr], #4
 801055c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010560:	f8be 1000 	ldrh.w	r1, [lr]
 8010564:	0c12      	lsrs	r2, r2, #16
 8010566:	fb09 1102 	mla	r1, r9, r2, r1
 801056a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801056e:	4567      	cmp	r7, ip
 8010570:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010574:	d8e6      	bhi.n	8010544 <__multiply+0x10c>
 8010576:	9a01      	ldr	r2, [sp, #4]
 8010578:	50a9      	str	r1, [r5, r2]
 801057a:	3504      	adds	r5, #4
 801057c:	e79a      	b.n	80104b4 <__multiply+0x7c>
 801057e:	3e01      	subs	r6, #1
 8010580:	e79c      	b.n	80104bc <__multiply+0x84>
 8010582:	bf00      	nop
 8010584:	08014053 	.word	0x08014053
 8010588:	08014064 	.word	0x08014064

0801058c <__pow5mult>:
 801058c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010590:	4615      	mov	r5, r2
 8010592:	f012 0203 	ands.w	r2, r2, #3
 8010596:	4606      	mov	r6, r0
 8010598:	460f      	mov	r7, r1
 801059a:	d007      	beq.n	80105ac <__pow5mult+0x20>
 801059c:	4c25      	ldr	r4, [pc, #148]	; (8010634 <__pow5mult+0xa8>)
 801059e:	3a01      	subs	r2, #1
 80105a0:	2300      	movs	r3, #0
 80105a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80105a6:	f7ff fe9b 	bl	80102e0 <__multadd>
 80105aa:	4607      	mov	r7, r0
 80105ac:	10ad      	asrs	r5, r5, #2
 80105ae:	d03d      	beq.n	801062c <__pow5mult+0xa0>
 80105b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80105b2:	b97c      	cbnz	r4, 80105d4 <__pow5mult+0x48>
 80105b4:	2010      	movs	r0, #16
 80105b6:	f7ff fe29 	bl	801020c <malloc>
 80105ba:	4602      	mov	r2, r0
 80105bc:	6270      	str	r0, [r6, #36]	; 0x24
 80105be:	b928      	cbnz	r0, 80105cc <__pow5mult+0x40>
 80105c0:	4b1d      	ldr	r3, [pc, #116]	; (8010638 <__pow5mult+0xac>)
 80105c2:	481e      	ldr	r0, [pc, #120]	; (801063c <__pow5mult+0xb0>)
 80105c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80105c8:	f000 fc0e 	bl	8010de8 <__assert_func>
 80105cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80105d0:	6004      	str	r4, [r0, #0]
 80105d2:	60c4      	str	r4, [r0, #12]
 80105d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80105d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80105dc:	b94c      	cbnz	r4, 80105f2 <__pow5mult+0x66>
 80105de:	f240 2171 	movw	r1, #625	; 0x271
 80105e2:	4630      	mov	r0, r6
 80105e4:	f7ff ff12 	bl	801040c <__i2b>
 80105e8:	2300      	movs	r3, #0
 80105ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80105ee:	4604      	mov	r4, r0
 80105f0:	6003      	str	r3, [r0, #0]
 80105f2:	f04f 0900 	mov.w	r9, #0
 80105f6:	07eb      	lsls	r3, r5, #31
 80105f8:	d50a      	bpl.n	8010610 <__pow5mult+0x84>
 80105fa:	4639      	mov	r1, r7
 80105fc:	4622      	mov	r2, r4
 80105fe:	4630      	mov	r0, r6
 8010600:	f7ff ff1a 	bl	8010438 <__multiply>
 8010604:	4639      	mov	r1, r7
 8010606:	4680      	mov	r8, r0
 8010608:	4630      	mov	r0, r6
 801060a:	f7ff fe47 	bl	801029c <_Bfree>
 801060e:	4647      	mov	r7, r8
 8010610:	106d      	asrs	r5, r5, #1
 8010612:	d00b      	beq.n	801062c <__pow5mult+0xa0>
 8010614:	6820      	ldr	r0, [r4, #0]
 8010616:	b938      	cbnz	r0, 8010628 <__pow5mult+0x9c>
 8010618:	4622      	mov	r2, r4
 801061a:	4621      	mov	r1, r4
 801061c:	4630      	mov	r0, r6
 801061e:	f7ff ff0b 	bl	8010438 <__multiply>
 8010622:	6020      	str	r0, [r4, #0]
 8010624:	f8c0 9000 	str.w	r9, [r0]
 8010628:	4604      	mov	r4, r0
 801062a:	e7e4      	b.n	80105f6 <__pow5mult+0x6a>
 801062c:	4638      	mov	r0, r7
 801062e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010632:	bf00      	nop
 8010634:	080141b0 	.word	0x080141b0
 8010638:	08013fe1 	.word	0x08013fe1
 801063c:	08014064 	.word	0x08014064

08010640 <__lshift>:
 8010640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010644:	460c      	mov	r4, r1
 8010646:	6849      	ldr	r1, [r1, #4]
 8010648:	6923      	ldr	r3, [r4, #16]
 801064a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801064e:	68a3      	ldr	r3, [r4, #8]
 8010650:	4607      	mov	r7, r0
 8010652:	4691      	mov	r9, r2
 8010654:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010658:	f108 0601 	add.w	r6, r8, #1
 801065c:	42b3      	cmp	r3, r6
 801065e:	db0b      	blt.n	8010678 <__lshift+0x38>
 8010660:	4638      	mov	r0, r7
 8010662:	f7ff fddb 	bl	801021c <_Balloc>
 8010666:	4605      	mov	r5, r0
 8010668:	b948      	cbnz	r0, 801067e <__lshift+0x3e>
 801066a:	4602      	mov	r2, r0
 801066c:	4b2a      	ldr	r3, [pc, #168]	; (8010718 <__lshift+0xd8>)
 801066e:	482b      	ldr	r0, [pc, #172]	; (801071c <__lshift+0xdc>)
 8010670:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010674:	f000 fbb8 	bl	8010de8 <__assert_func>
 8010678:	3101      	adds	r1, #1
 801067a:	005b      	lsls	r3, r3, #1
 801067c:	e7ee      	b.n	801065c <__lshift+0x1c>
 801067e:	2300      	movs	r3, #0
 8010680:	f100 0114 	add.w	r1, r0, #20
 8010684:	f100 0210 	add.w	r2, r0, #16
 8010688:	4618      	mov	r0, r3
 801068a:	4553      	cmp	r3, sl
 801068c:	db37      	blt.n	80106fe <__lshift+0xbe>
 801068e:	6920      	ldr	r0, [r4, #16]
 8010690:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010694:	f104 0314 	add.w	r3, r4, #20
 8010698:	f019 091f 	ands.w	r9, r9, #31
 801069c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80106a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80106a4:	d02f      	beq.n	8010706 <__lshift+0xc6>
 80106a6:	f1c9 0e20 	rsb	lr, r9, #32
 80106aa:	468a      	mov	sl, r1
 80106ac:	f04f 0c00 	mov.w	ip, #0
 80106b0:	681a      	ldr	r2, [r3, #0]
 80106b2:	fa02 f209 	lsl.w	r2, r2, r9
 80106b6:	ea42 020c 	orr.w	r2, r2, ip
 80106ba:	f84a 2b04 	str.w	r2, [sl], #4
 80106be:	f853 2b04 	ldr.w	r2, [r3], #4
 80106c2:	4298      	cmp	r0, r3
 80106c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80106c8:	d8f2      	bhi.n	80106b0 <__lshift+0x70>
 80106ca:	1b03      	subs	r3, r0, r4
 80106cc:	3b15      	subs	r3, #21
 80106ce:	f023 0303 	bic.w	r3, r3, #3
 80106d2:	3304      	adds	r3, #4
 80106d4:	f104 0215 	add.w	r2, r4, #21
 80106d8:	4290      	cmp	r0, r2
 80106da:	bf38      	it	cc
 80106dc:	2304      	movcc	r3, #4
 80106de:	f841 c003 	str.w	ip, [r1, r3]
 80106e2:	f1bc 0f00 	cmp.w	ip, #0
 80106e6:	d001      	beq.n	80106ec <__lshift+0xac>
 80106e8:	f108 0602 	add.w	r6, r8, #2
 80106ec:	3e01      	subs	r6, #1
 80106ee:	4638      	mov	r0, r7
 80106f0:	612e      	str	r6, [r5, #16]
 80106f2:	4621      	mov	r1, r4
 80106f4:	f7ff fdd2 	bl	801029c <_Bfree>
 80106f8:	4628      	mov	r0, r5
 80106fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8010702:	3301      	adds	r3, #1
 8010704:	e7c1      	b.n	801068a <__lshift+0x4a>
 8010706:	3904      	subs	r1, #4
 8010708:	f853 2b04 	ldr.w	r2, [r3], #4
 801070c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010710:	4298      	cmp	r0, r3
 8010712:	d8f9      	bhi.n	8010708 <__lshift+0xc8>
 8010714:	e7ea      	b.n	80106ec <__lshift+0xac>
 8010716:	bf00      	nop
 8010718:	08014053 	.word	0x08014053
 801071c:	08014064 	.word	0x08014064

08010720 <__mcmp>:
 8010720:	b530      	push	{r4, r5, lr}
 8010722:	6902      	ldr	r2, [r0, #16]
 8010724:	690c      	ldr	r4, [r1, #16]
 8010726:	1b12      	subs	r2, r2, r4
 8010728:	d10e      	bne.n	8010748 <__mcmp+0x28>
 801072a:	f100 0314 	add.w	r3, r0, #20
 801072e:	3114      	adds	r1, #20
 8010730:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010734:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010738:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801073c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010740:	42a5      	cmp	r5, r4
 8010742:	d003      	beq.n	801074c <__mcmp+0x2c>
 8010744:	d305      	bcc.n	8010752 <__mcmp+0x32>
 8010746:	2201      	movs	r2, #1
 8010748:	4610      	mov	r0, r2
 801074a:	bd30      	pop	{r4, r5, pc}
 801074c:	4283      	cmp	r3, r0
 801074e:	d3f3      	bcc.n	8010738 <__mcmp+0x18>
 8010750:	e7fa      	b.n	8010748 <__mcmp+0x28>
 8010752:	f04f 32ff 	mov.w	r2, #4294967295
 8010756:	e7f7      	b.n	8010748 <__mcmp+0x28>

08010758 <__mdiff>:
 8010758:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801075c:	460c      	mov	r4, r1
 801075e:	4606      	mov	r6, r0
 8010760:	4611      	mov	r1, r2
 8010762:	4620      	mov	r0, r4
 8010764:	4690      	mov	r8, r2
 8010766:	f7ff ffdb 	bl	8010720 <__mcmp>
 801076a:	1e05      	subs	r5, r0, #0
 801076c:	d110      	bne.n	8010790 <__mdiff+0x38>
 801076e:	4629      	mov	r1, r5
 8010770:	4630      	mov	r0, r6
 8010772:	f7ff fd53 	bl	801021c <_Balloc>
 8010776:	b930      	cbnz	r0, 8010786 <__mdiff+0x2e>
 8010778:	4b3a      	ldr	r3, [pc, #232]	; (8010864 <__mdiff+0x10c>)
 801077a:	4602      	mov	r2, r0
 801077c:	f240 2132 	movw	r1, #562	; 0x232
 8010780:	4839      	ldr	r0, [pc, #228]	; (8010868 <__mdiff+0x110>)
 8010782:	f000 fb31 	bl	8010de8 <__assert_func>
 8010786:	2301      	movs	r3, #1
 8010788:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801078c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010790:	bfa4      	itt	ge
 8010792:	4643      	movge	r3, r8
 8010794:	46a0      	movge	r8, r4
 8010796:	4630      	mov	r0, r6
 8010798:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801079c:	bfa6      	itte	ge
 801079e:	461c      	movge	r4, r3
 80107a0:	2500      	movge	r5, #0
 80107a2:	2501      	movlt	r5, #1
 80107a4:	f7ff fd3a 	bl	801021c <_Balloc>
 80107a8:	b920      	cbnz	r0, 80107b4 <__mdiff+0x5c>
 80107aa:	4b2e      	ldr	r3, [pc, #184]	; (8010864 <__mdiff+0x10c>)
 80107ac:	4602      	mov	r2, r0
 80107ae:	f44f 7110 	mov.w	r1, #576	; 0x240
 80107b2:	e7e5      	b.n	8010780 <__mdiff+0x28>
 80107b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80107b8:	6926      	ldr	r6, [r4, #16]
 80107ba:	60c5      	str	r5, [r0, #12]
 80107bc:	f104 0914 	add.w	r9, r4, #20
 80107c0:	f108 0514 	add.w	r5, r8, #20
 80107c4:	f100 0e14 	add.w	lr, r0, #20
 80107c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80107cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80107d0:	f108 0210 	add.w	r2, r8, #16
 80107d4:	46f2      	mov	sl, lr
 80107d6:	2100      	movs	r1, #0
 80107d8:	f859 3b04 	ldr.w	r3, [r9], #4
 80107dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80107e0:	fa1f f883 	uxth.w	r8, r3
 80107e4:	fa11 f18b 	uxtah	r1, r1, fp
 80107e8:	0c1b      	lsrs	r3, r3, #16
 80107ea:	eba1 0808 	sub.w	r8, r1, r8
 80107ee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80107f2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80107f6:	fa1f f888 	uxth.w	r8, r8
 80107fa:	1419      	asrs	r1, r3, #16
 80107fc:	454e      	cmp	r6, r9
 80107fe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010802:	f84a 3b04 	str.w	r3, [sl], #4
 8010806:	d8e7      	bhi.n	80107d8 <__mdiff+0x80>
 8010808:	1b33      	subs	r3, r6, r4
 801080a:	3b15      	subs	r3, #21
 801080c:	f023 0303 	bic.w	r3, r3, #3
 8010810:	3304      	adds	r3, #4
 8010812:	3415      	adds	r4, #21
 8010814:	42a6      	cmp	r6, r4
 8010816:	bf38      	it	cc
 8010818:	2304      	movcc	r3, #4
 801081a:	441d      	add	r5, r3
 801081c:	4473      	add	r3, lr
 801081e:	469e      	mov	lr, r3
 8010820:	462e      	mov	r6, r5
 8010822:	4566      	cmp	r6, ip
 8010824:	d30e      	bcc.n	8010844 <__mdiff+0xec>
 8010826:	f10c 0203 	add.w	r2, ip, #3
 801082a:	1b52      	subs	r2, r2, r5
 801082c:	f022 0203 	bic.w	r2, r2, #3
 8010830:	3d03      	subs	r5, #3
 8010832:	45ac      	cmp	ip, r5
 8010834:	bf38      	it	cc
 8010836:	2200      	movcc	r2, #0
 8010838:	441a      	add	r2, r3
 801083a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801083e:	b17b      	cbz	r3, 8010860 <__mdiff+0x108>
 8010840:	6107      	str	r7, [r0, #16]
 8010842:	e7a3      	b.n	801078c <__mdiff+0x34>
 8010844:	f856 8b04 	ldr.w	r8, [r6], #4
 8010848:	fa11 f288 	uxtah	r2, r1, r8
 801084c:	1414      	asrs	r4, r2, #16
 801084e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010852:	b292      	uxth	r2, r2
 8010854:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010858:	f84e 2b04 	str.w	r2, [lr], #4
 801085c:	1421      	asrs	r1, r4, #16
 801085e:	e7e0      	b.n	8010822 <__mdiff+0xca>
 8010860:	3f01      	subs	r7, #1
 8010862:	e7ea      	b.n	801083a <__mdiff+0xe2>
 8010864:	08014053 	.word	0x08014053
 8010868:	08014064 	.word	0x08014064

0801086c <__d2b>:
 801086c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010870:	4689      	mov	r9, r1
 8010872:	2101      	movs	r1, #1
 8010874:	ec57 6b10 	vmov	r6, r7, d0
 8010878:	4690      	mov	r8, r2
 801087a:	f7ff fccf 	bl	801021c <_Balloc>
 801087e:	4604      	mov	r4, r0
 8010880:	b930      	cbnz	r0, 8010890 <__d2b+0x24>
 8010882:	4602      	mov	r2, r0
 8010884:	4b25      	ldr	r3, [pc, #148]	; (801091c <__d2b+0xb0>)
 8010886:	4826      	ldr	r0, [pc, #152]	; (8010920 <__d2b+0xb4>)
 8010888:	f240 310a 	movw	r1, #778	; 0x30a
 801088c:	f000 faac 	bl	8010de8 <__assert_func>
 8010890:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010894:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010898:	bb35      	cbnz	r5, 80108e8 <__d2b+0x7c>
 801089a:	2e00      	cmp	r6, #0
 801089c:	9301      	str	r3, [sp, #4]
 801089e:	d028      	beq.n	80108f2 <__d2b+0x86>
 80108a0:	4668      	mov	r0, sp
 80108a2:	9600      	str	r6, [sp, #0]
 80108a4:	f7ff fd82 	bl	80103ac <__lo0bits>
 80108a8:	9900      	ldr	r1, [sp, #0]
 80108aa:	b300      	cbz	r0, 80108ee <__d2b+0x82>
 80108ac:	9a01      	ldr	r2, [sp, #4]
 80108ae:	f1c0 0320 	rsb	r3, r0, #32
 80108b2:	fa02 f303 	lsl.w	r3, r2, r3
 80108b6:	430b      	orrs	r3, r1
 80108b8:	40c2      	lsrs	r2, r0
 80108ba:	6163      	str	r3, [r4, #20]
 80108bc:	9201      	str	r2, [sp, #4]
 80108be:	9b01      	ldr	r3, [sp, #4]
 80108c0:	61a3      	str	r3, [r4, #24]
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	bf14      	ite	ne
 80108c6:	2202      	movne	r2, #2
 80108c8:	2201      	moveq	r2, #1
 80108ca:	6122      	str	r2, [r4, #16]
 80108cc:	b1d5      	cbz	r5, 8010904 <__d2b+0x98>
 80108ce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80108d2:	4405      	add	r5, r0
 80108d4:	f8c9 5000 	str.w	r5, [r9]
 80108d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80108dc:	f8c8 0000 	str.w	r0, [r8]
 80108e0:	4620      	mov	r0, r4
 80108e2:	b003      	add	sp, #12
 80108e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80108ec:	e7d5      	b.n	801089a <__d2b+0x2e>
 80108ee:	6161      	str	r1, [r4, #20]
 80108f0:	e7e5      	b.n	80108be <__d2b+0x52>
 80108f2:	a801      	add	r0, sp, #4
 80108f4:	f7ff fd5a 	bl	80103ac <__lo0bits>
 80108f8:	9b01      	ldr	r3, [sp, #4]
 80108fa:	6163      	str	r3, [r4, #20]
 80108fc:	2201      	movs	r2, #1
 80108fe:	6122      	str	r2, [r4, #16]
 8010900:	3020      	adds	r0, #32
 8010902:	e7e3      	b.n	80108cc <__d2b+0x60>
 8010904:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010908:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801090c:	f8c9 0000 	str.w	r0, [r9]
 8010910:	6918      	ldr	r0, [r3, #16]
 8010912:	f7ff fd2b 	bl	801036c <__hi0bits>
 8010916:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801091a:	e7df      	b.n	80108dc <__d2b+0x70>
 801091c:	08014053 	.word	0x08014053
 8010920:	08014064 	.word	0x08014064

08010924 <_calloc_r>:
 8010924:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010926:	fba1 2402 	umull	r2, r4, r1, r2
 801092a:	b94c      	cbnz	r4, 8010940 <_calloc_r+0x1c>
 801092c:	4611      	mov	r1, r2
 801092e:	9201      	str	r2, [sp, #4]
 8010930:	f000 f87a 	bl	8010a28 <_malloc_r>
 8010934:	9a01      	ldr	r2, [sp, #4]
 8010936:	4605      	mov	r5, r0
 8010938:	b930      	cbnz	r0, 8010948 <_calloc_r+0x24>
 801093a:	4628      	mov	r0, r5
 801093c:	b003      	add	sp, #12
 801093e:	bd30      	pop	{r4, r5, pc}
 8010940:	220c      	movs	r2, #12
 8010942:	6002      	str	r2, [r0, #0]
 8010944:	2500      	movs	r5, #0
 8010946:	e7f8      	b.n	801093a <_calloc_r+0x16>
 8010948:	4621      	mov	r1, r4
 801094a:	f7fe f94f 	bl	800ebec <memset>
 801094e:	e7f4      	b.n	801093a <_calloc_r+0x16>

08010950 <_free_r>:
 8010950:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010952:	2900      	cmp	r1, #0
 8010954:	d044      	beq.n	80109e0 <_free_r+0x90>
 8010956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801095a:	9001      	str	r0, [sp, #4]
 801095c:	2b00      	cmp	r3, #0
 801095e:	f1a1 0404 	sub.w	r4, r1, #4
 8010962:	bfb8      	it	lt
 8010964:	18e4      	addlt	r4, r4, r3
 8010966:	f000 fa9b 	bl	8010ea0 <__malloc_lock>
 801096a:	4a1e      	ldr	r2, [pc, #120]	; (80109e4 <_free_r+0x94>)
 801096c:	9801      	ldr	r0, [sp, #4]
 801096e:	6813      	ldr	r3, [r2, #0]
 8010970:	b933      	cbnz	r3, 8010980 <_free_r+0x30>
 8010972:	6063      	str	r3, [r4, #4]
 8010974:	6014      	str	r4, [r2, #0]
 8010976:	b003      	add	sp, #12
 8010978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801097c:	f000 ba96 	b.w	8010eac <__malloc_unlock>
 8010980:	42a3      	cmp	r3, r4
 8010982:	d908      	bls.n	8010996 <_free_r+0x46>
 8010984:	6825      	ldr	r5, [r4, #0]
 8010986:	1961      	adds	r1, r4, r5
 8010988:	428b      	cmp	r3, r1
 801098a:	bf01      	itttt	eq
 801098c:	6819      	ldreq	r1, [r3, #0]
 801098e:	685b      	ldreq	r3, [r3, #4]
 8010990:	1949      	addeq	r1, r1, r5
 8010992:	6021      	streq	r1, [r4, #0]
 8010994:	e7ed      	b.n	8010972 <_free_r+0x22>
 8010996:	461a      	mov	r2, r3
 8010998:	685b      	ldr	r3, [r3, #4]
 801099a:	b10b      	cbz	r3, 80109a0 <_free_r+0x50>
 801099c:	42a3      	cmp	r3, r4
 801099e:	d9fa      	bls.n	8010996 <_free_r+0x46>
 80109a0:	6811      	ldr	r1, [r2, #0]
 80109a2:	1855      	adds	r5, r2, r1
 80109a4:	42a5      	cmp	r5, r4
 80109a6:	d10b      	bne.n	80109c0 <_free_r+0x70>
 80109a8:	6824      	ldr	r4, [r4, #0]
 80109aa:	4421      	add	r1, r4
 80109ac:	1854      	adds	r4, r2, r1
 80109ae:	42a3      	cmp	r3, r4
 80109b0:	6011      	str	r1, [r2, #0]
 80109b2:	d1e0      	bne.n	8010976 <_free_r+0x26>
 80109b4:	681c      	ldr	r4, [r3, #0]
 80109b6:	685b      	ldr	r3, [r3, #4]
 80109b8:	6053      	str	r3, [r2, #4]
 80109ba:	4421      	add	r1, r4
 80109bc:	6011      	str	r1, [r2, #0]
 80109be:	e7da      	b.n	8010976 <_free_r+0x26>
 80109c0:	d902      	bls.n	80109c8 <_free_r+0x78>
 80109c2:	230c      	movs	r3, #12
 80109c4:	6003      	str	r3, [r0, #0]
 80109c6:	e7d6      	b.n	8010976 <_free_r+0x26>
 80109c8:	6825      	ldr	r5, [r4, #0]
 80109ca:	1961      	adds	r1, r4, r5
 80109cc:	428b      	cmp	r3, r1
 80109ce:	bf04      	itt	eq
 80109d0:	6819      	ldreq	r1, [r3, #0]
 80109d2:	685b      	ldreq	r3, [r3, #4]
 80109d4:	6063      	str	r3, [r4, #4]
 80109d6:	bf04      	itt	eq
 80109d8:	1949      	addeq	r1, r1, r5
 80109da:	6021      	streq	r1, [r4, #0]
 80109dc:	6054      	str	r4, [r2, #4]
 80109de:	e7ca      	b.n	8010976 <_free_r+0x26>
 80109e0:	b003      	add	sp, #12
 80109e2:	bd30      	pop	{r4, r5, pc}
 80109e4:	20006874 	.word	0x20006874

080109e8 <sbrk_aligned>:
 80109e8:	b570      	push	{r4, r5, r6, lr}
 80109ea:	4e0e      	ldr	r6, [pc, #56]	; (8010a24 <sbrk_aligned+0x3c>)
 80109ec:	460c      	mov	r4, r1
 80109ee:	6831      	ldr	r1, [r6, #0]
 80109f0:	4605      	mov	r5, r0
 80109f2:	b911      	cbnz	r1, 80109fa <sbrk_aligned+0x12>
 80109f4:	f000 f9e8 	bl	8010dc8 <_sbrk_r>
 80109f8:	6030      	str	r0, [r6, #0]
 80109fa:	4621      	mov	r1, r4
 80109fc:	4628      	mov	r0, r5
 80109fe:	f000 f9e3 	bl	8010dc8 <_sbrk_r>
 8010a02:	1c43      	adds	r3, r0, #1
 8010a04:	d00a      	beq.n	8010a1c <sbrk_aligned+0x34>
 8010a06:	1cc4      	adds	r4, r0, #3
 8010a08:	f024 0403 	bic.w	r4, r4, #3
 8010a0c:	42a0      	cmp	r0, r4
 8010a0e:	d007      	beq.n	8010a20 <sbrk_aligned+0x38>
 8010a10:	1a21      	subs	r1, r4, r0
 8010a12:	4628      	mov	r0, r5
 8010a14:	f000 f9d8 	bl	8010dc8 <_sbrk_r>
 8010a18:	3001      	adds	r0, #1
 8010a1a:	d101      	bne.n	8010a20 <sbrk_aligned+0x38>
 8010a1c:	f04f 34ff 	mov.w	r4, #4294967295
 8010a20:	4620      	mov	r0, r4
 8010a22:	bd70      	pop	{r4, r5, r6, pc}
 8010a24:	20006878 	.word	0x20006878

08010a28 <_malloc_r>:
 8010a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a2c:	1ccd      	adds	r5, r1, #3
 8010a2e:	f025 0503 	bic.w	r5, r5, #3
 8010a32:	3508      	adds	r5, #8
 8010a34:	2d0c      	cmp	r5, #12
 8010a36:	bf38      	it	cc
 8010a38:	250c      	movcc	r5, #12
 8010a3a:	2d00      	cmp	r5, #0
 8010a3c:	4607      	mov	r7, r0
 8010a3e:	db01      	blt.n	8010a44 <_malloc_r+0x1c>
 8010a40:	42a9      	cmp	r1, r5
 8010a42:	d905      	bls.n	8010a50 <_malloc_r+0x28>
 8010a44:	230c      	movs	r3, #12
 8010a46:	603b      	str	r3, [r7, #0]
 8010a48:	2600      	movs	r6, #0
 8010a4a:	4630      	mov	r0, r6
 8010a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a50:	4e2e      	ldr	r6, [pc, #184]	; (8010b0c <_malloc_r+0xe4>)
 8010a52:	f000 fa25 	bl	8010ea0 <__malloc_lock>
 8010a56:	6833      	ldr	r3, [r6, #0]
 8010a58:	461c      	mov	r4, r3
 8010a5a:	bb34      	cbnz	r4, 8010aaa <_malloc_r+0x82>
 8010a5c:	4629      	mov	r1, r5
 8010a5e:	4638      	mov	r0, r7
 8010a60:	f7ff ffc2 	bl	80109e8 <sbrk_aligned>
 8010a64:	1c43      	adds	r3, r0, #1
 8010a66:	4604      	mov	r4, r0
 8010a68:	d14d      	bne.n	8010b06 <_malloc_r+0xde>
 8010a6a:	6834      	ldr	r4, [r6, #0]
 8010a6c:	4626      	mov	r6, r4
 8010a6e:	2e00      	cmp	r6, #0
 8010a70:	d140      	bne.n	8010af4 <_malloc_r+0xcc>
 8010a72:	6823      	ldr	r3, [r4, #0]
 8010a74:	4631      	mov	r1, r6
 8010a76:	4638      	mov	r0, r7
 8010a78:	eb04 0803 	add.w	r8, r4, r3
 8010a7c:	f000 f9a4 	bl	8010dc8 <_sbrk_r>
 8010a80:	4580      	cmp	r8, r0
 8010a82:	d13a      	bne.n	8010afa <_malloc_r+0xd2>
 8010a84:	6821      	ldr	r1, [r4, #0]
 8010a86:	3503      	adds	r5, #3
 8010a88:	1a6d      	subs	r5, r5, r1
 8010a8a:	f025 0503 	bic.w	r5, r5, #3
 8010a8e:	3508      	adds	r5, #8
 8010a90:	2d0c      	cmp	r5, #12
 8010a92:	bf38      	it	cc
 8010a94:	250c      	movcc	r5, #12
 8010a96:	4629      	mov	r1, r5
 8010a98:	4638      	mov	r0, r7
 8010a9a:	f7ff ffa5 	bl	80109e8 <sbrk_aligned>
 8010a9e:	3001      	adds	r0, #1
 8010aa0:	d02b      	beq.n	8010afa <_malloc_r+0xd2>
 8010aa2:	6823      	ldr	r3, [r4, #0]
 8010aa4:	442b      	add	r3, r5
 8010aa6:	6023      	str	r3, [r4, #0]
 8010aa8:	e00e      	b.n	8010ac8 <_malloc_r+0xa0>
 8010aaa:	6822      	ldr	r2, [r4, #0]
 8010aac:	1b52      	subs	r2, r2, r5
 8010aae:	d41e      	bmi.n	8010aee <_malloc_r+0xc6>
 8010ab0:	2a0b      	cmp	r2, #11
 8010ab2:	d916      	bls.n	8010ae2 <_malloc_r+0xba>
 8010ab4:	1961      	adds	r1, r4, r5
 8010ab6:	42a3      	cmp	r3, r4
 8010ab8:	6025      	str	r5, [r4, #0]
 8010aba:	bf18      	it	ne
 8010abc:	6059      	strne	r1, [r3, #4]
 8010abe:	6863      	ldr	r3, [r4, #4]
 8010ac0:	bf08      	it	eq
 8010ac2:	6031      	streq	r1, [r6, #0]
 8010ac4:	5162      	str	r2, [r4, r5]
 8010ac6:	604b      	str	r3, [r1, #4]
 8010ac8:	4638      	mov	r0, r7
 8010aca:	f104 060b 	add.w	r6, r4, #11
 8010ace:	f000 f9ed 	bl	8010eac <__malloc_unlock>
 8010ad2:	f026 0607 	bic.w	r6, r6, #7
 8010ad6:	1d23      	adds	r3, r4, #4
 8010ad8:	1af2      	subs	r2, r6, r3
 8010ada:	d0b6      	beq.n	8010a4a <_malloc_r+0x22>
 8010adc:	1b9b      	subs	r3, r3, r6
 8010ade:	50a3      	str	r3, [r4, r2]
 8010ae0:	e7b3      	b.n	8010a4a <_malloc_r+0x22>
 8010ae2:	6862      	ldr	r2, [r4, #4]
 8010ae4:	42a3      	cmp	r3, r4
 8010ae6:	bf0c      	ite	eq
 8010ae8:	6032      	streq	r2, [r6, #0]
 8010aea:	605a      	strne	r2, [r3, #4]
 8010aec:	e7ec      	b.n	8010ac8 <_malloc_r+0xa0>
 8010aee:	4623      	mov	r3, r4
 8010af0:	6864      	ldr	r4, [r4, #4]
 8010af2:	e7b2      	b.n	8010a5a <_malloc_r+0x32>
 8010af4:	4634      	mov	r4, r6
 8010af6:	6876      	ldr	r6, [r6, #4]
 8010af8:	e7b9      	b.n	8010a6e <_malloc_r+0x46>
 8010afa:	230c      	movs	r3, #12
 8010afc:	603b      	str	r3, [r7, #0]
 8010afe:	4638      	mov	r0, r7
 8010b00:	f000 f9d4 	bl	8010eac <__malloc_unlock>
 8010b04:	e7a1      	b.n	8010a4a <_malloc_r+0x22>
 8010b06:	6025      	str	r5, [r4, #0]
 8010b08:	e7de      	b.n	8010ac8 <_malloc_r+0xa0>
 8010b0a:	bf00      	nop
 8010b0c:	20006874 	.word	0x20006874

08010b10 <__ssputs_r>:
 8010b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b14:	688e      	ldr	r6, [r1, #8]
 8010b16:	429e      	cmp	r6, r3
 8010b18:	4682      	mov	sl, r0
 8010b1a:	460c      	mov	r4, r1
 8010b1c:	4690      	mov	r8, r2
 8010b1e:	461f      	mov	r7, r3
 8010b20:	d838      	bhi.n	8010b94 <__ssputs_r+0x84>
 8010b22:	898a      	ldrh	r2, [r1, #12]
 8010b24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010b28:	d032      	beq.n	8010b90 <__ssputs_r+0x80>
 8010b2a:	6825      	ldr	r5, [r4, #0]
 8010b2c:	6909      	ldr	r1, [r1, #16]
 8010b2e:	eba5 0901 	sub.w	r9, r5, r1
 8010b32:	6965      	ldr	r5, [r4, #20]
 8010b34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010b38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010b3c:	3301      	adds	r3, #1
 8010b3e:	444b      	add	r3, r9
 8010b40:	106d      	asrs	r5, r5, #1
 8010b42:	429d      	cmp	r5, r3
 8010b44:	bf38      	it	cc
 8010b46:	461d      	movcc	r5, r3
 8010b48:	0553      	lsls	r3, r2, #21
 8010b4a:	d531      	bpl.n	8010bb0 <__ssputs_r+0xa0>
 8010b4c:	4629      	mov	r1, r5
 8010b4e:	f7ff ff6b 	bl	8010a28 <_malloc_r>
 8010b52:	4606      	mov	r6, r0
 8010b54:	b950      	cbnz	r0, 8010b6c <__ssputs_r+0x5c>
 8010b56:	230c      	movs	r3, #12
 8010b58:	f8ca 3000 	str.w	r3, [sl]
 8010b5c:	89a3      	ldrh	r3, [r4, #12]
 8010b5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b62:	81a3      	strh	r3, [r4, #12]
 8010b64:	f04f 30ff 	mov.w	r0, #4294967295
 8010b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b6c:	6921      	ldr	r1, [r4, #16]
 8010b6e:	464a      	mov	r2, r9
 8010b70:	f7fe f82e 	bl	800ebd0 <memcpy>
 8010b74:	89a3      	ldrh	r3, [r4, #12]
 8010b76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010b7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b7e:	81a3      	strh	r3, [r4, #12]
 8010b80:	6126      	str	r6, [r4, #16]
 8010b82:	6165      	str	r5, [r4, #20]
 8010b84:	444e      	add	r6, r9
 8010b86:	eba5 0509 	sub.w	r5, r5, r9
 8010b8a:	6026      	str	r6, [r4, #0]
 8010b8c:	60a5      	str	r5, [r4, #8]
 8010b8e:	463e      	mov	r6, r7
 8010b90:	42be      	cmp	r6, r7
 8010b92:	d900      	bls.n	8010b96 <__ssputs_r+0x86>
 8010b94:	463e      	mov	r6, r7
 8010b96:	6820      	ldr	r0, [r4, #0]
 8010b98:	4632      	mov	r2, r6
 8010b9a:	4641      	mov	r1, r8
 8010b9c:	f000 f966 	bl	8010e6c <memmove>
 8010ba0:	68a3      	ldr	r3, [r4, #8]
 8010ba2:	1b9b      	subs	r3, r3, r6
 8010ba4:	60a3      	str	r3, [r4, #8]
 8010ba6:	6823      	ldr	r3, [r4, #0]
 8010ba8:	4433      	add	r3, r6
 8010baa:	6023      	str	r3, [r4, #0]
 8010bac:	2000      	movs	r0, #0
 8010bae:	e7db      	b.n	8010b68 <__ssputs_r+0x58>
 8010bb0:	462a      	mov	r2, r5
 8010bb2:	f000 f981 	bl	8010eb8 <_realloc_r>
 8010bb6:	4606      	mov	r6, r0
 8010bb8:	2800      	cmp	r0, #0
 8010bba:	d1e1      	bne.n	8010b80 <__ssputs_r+0x70>
 8010bbc:	6921      	ldr	r1, [r4, #16]
 8010bbe:	4650      	mov	r0, sl
 8010bc0:	f7ff fec6 	bl	8010950 <_free_r>
 8010bc4:	e7c7      	b.n	8010b56 <__ssputs_r+0x46>
	...

08010bc8 <_svfiprintf_r>:
 8010bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bcc:	4698      	mov	r8, r3
 8010bce:	898b      	ldrh	r3, [r1, #12]
 8010bd0:	061b      	lsls	r3, r3, #24
 8010bd2:	b09d      	sub	sp, #116	; 0x74
 8010bd4:	4607      	mov	r7, r0
 8010bd6:	460d      	mov	r5, r1
 8010bd8:	4614      	mov	r4, r2
 8010bda:	d50e      	bpl.n	8010bfa <_svfiprintf_r+0x32>
 8010bdc:	690b      	ldr	r3, [r1, #16]
 8010bde:	b963      	cbnz	r3, 8010bfa <_svfiprintf_r+0x32>
 8010be0:	2140      	movs	r1, #64	; 0x40
 8010be2:	f7ff ff21 	bl	8010a28 <_malloc_r>
 8010be6:	6028      	str	r0, [r5, #0]
 8010be8:	6128      	str	r0, [r5, #16]
 8010bea:	b920      	cbnz	r0, 8010bf6 <_svfiprintf_r+0x2e>
 8010bec:	230c      	movs	r3, #12
 8010bee:	603b      	str	r3, [r7, #0]
 8010bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8010bf4:	e0d1      	b.n	8010d9a <_svfiprintf_r+0x1d2>
 8010bf6:	2340      	movs	r3, #64	; 0x40
 8010bf8:	616b      	str	r3, [r5, #20]
 8010bfa:	2300      	movs	r3, #0
 8010bfc:	9309      	str	r3, [sp, #36]	; 0x24
 8010bfe:	2320      	movs	r3, #32
 8010c00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010c04:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c08:	2330      	movs	r3, #48	; 0x30
 8010c0a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010db4 <_svfiprintf_r+0x1ec>
 8010c0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010c12:	f04f 0901 	mov.w	r9, #1
 8010c16:	4623      	mov	r3, r4
 8010c18:	469a      	mov	sl, r3
 8010c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c1e:	b10a      	cbz	r2, 8010c24 <_svfiprintf_r+0x5c>
 8010c20:	2a25      	cmp	r2, #37	; 0x25
 8010c22:	d1f9      	bne.n	8010c18 <_svfiprintf_r+0x50>
 8010c24:	ebba 0b04 	subs.w	fp, sl, r4
 8010c28:	d00b      	beq.n	8010c42 <_svfiprintf_r+0x7a>
 8010c2a:	465b      	mov	r3, fp
 8010c2c:	4622      	mov	r2, r4
 8010c2e:	4629      	mov	r1, r5
 8010c30:	4638      	mov	r0, r7
 8010c32:	f7ff ff6d 	bl	8010b10 <__ssputs_r>
 8010c36:	3001      	adds	r0, #1
 8010c38:	f000 80aa 	beq.w	8010d90 <_svfiprintf_r+0x1c8>
 8010c3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010c3e:	445a      	add	r2, fp
 8010c40:	9209      	str	r2, [sp, #36]	; 0x24
 8010c42:	f89a 3000 	ldrb.w	r3, [sl]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	f000 80a2 	beq.w	8010d90 <_svfiprintf_r+0x1c8>
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8010c52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c56:	f10a 0a01 	add.w	sl, sl, #1
 8010c5a:	9304      	str	r3, [sp, #16]
 8010c5c:	9307      	str	r3, [sp, #28]
 8010c5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010c62:	931a      	str	r3, [sp, #104]	; 0x68
 8010c64:	4654      	mov	r4, sl
 8010c66:	2205      	movs	r2, #5
 8010c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c6c:	4851      	ldr	r0, [pc, #324]	; (8010db4 <_svfiprintf_r+0x1ec>)
 8010c6e:	f7ef fab7 	bl	80001e0 <memchr>
 8010c72:	9a04      	ldr	r2, [sp, #16]
 8010c74:	b9d8      	cbnz	r0, 8010cae <_svfiprintf_r+0xe6>
 8010c76:	06d0      	lsls	r0, r2, #27
 8010c78:	bf44      	itt	mi
 8010c7a:	2320      	movmi	r3, #32
 8010c7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c80:	0711      	lsls	r1, r2, #28
 8010c82:	bf44      	itt	mi
 8010c84:	232b      	movmi	r3, #43	; 0x2b
 8010c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8010c8e:	2b2a      	cmp	r3, #42	; 0x2a
 8010c90:	d015      	beq.n	8010cbe <_svfiprintf_r+0xf6>
 8010c92:	9a07      	ldr	r2, [sp, #28]
 8010c94:	4654      	mov	r4, sl
 8010c96:	2000      	movs	r0, #0
 8010c98:	f04f 0c0a 	mov.w	ip, #10
 8010c9c:	4621      	mov	r1, r4
 8010c9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ca2:	3b30      	subs	r3, #48	; 0x30
 8010ca4:	2b09      	cmp	r3, #9
 8010ca6:	d94e      	bls.n	8010d46 <_svfiprintf_r+0x17e>
 8010ca8:	b1b0      	cbz	r0, 8010cd8 <_svfiprintf_r+0x110>
 8010caa:	9207      	str	r2, [sp, #28]
 8010cac:	e014      	b.n	8010cd8 <_svfiprintf_r+0x110>
 8010cae:	eba0 0308 	sub.w	r3, r0, r8
 8010cb2:	fa09 f303 	lsl.w	r3, r9, r3
 8010cb6:	4313      	orrs	r3, r2
 8010cb8:	9304      	str	r3, [sp, #16]
 8010cba:	46a2      	mov	sl, r4
 8010cbc:	e7d2      	b.n	8010c64 <_svfiprintf_r+0x9c>
 8010cbe:	9b03      	ldr	r3, [sp, #12]
 8010cc0:	1d19      	adds	r1, r3, #4
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	9103      	str	r1, [sp, #12]
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	bfbb      	ittet	lt
 8010cca:	425b      	neglt	r3, r3
 8010ccc:	f042 0202 	orrlt.w	r2, r2, #2
 8010cd0:	9307      	strge	r3, [sp, #28]
 8010cd2:	9307      	strlt	r3, [sp, #28]
 8010cd4:	bfb8      	it	lt
 8010cd6:	9204      	strlt	r2, [sp, #16]
 8010cd8:	7823      	ldrb	r3, [r4, #0]
 8010cda:	2b2e      	cmp	r3, #46	; 0x2e
 8010cdc:	d10c      	bne.n	8010cf8 <_svfiprintf_r+0x130>
 8010cde:	7863      	ldrb	r3, [r4, #1]
 8010ce0:	2b2a      	cmp	r3, #42	; 0x2a
 8010ce2:	d135      	bne.n	8010d50 <_svfiprintf_r+0x188>
 8010ce4:	9b03      	ldr	r3, [sp, #12]
 8010ce6:	1d1a      	adds	r2, r3, #4
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	9203      	str	r2, [sp, #12]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	bfb8      	it	lt
 8010cf0:	f04f 33ff 	movlt.w	r3, #4294967295
 8010cf4:	3402      	adds	r4, #2
 8010cf6:	9305      	str	r3, [sp, #20]
 8010cf8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010dc4 <_svfiprintf_r+0x1fc>
 8010cfc:	7821      	ldrb	r1, [r4, #0]
 8010cfe:	2203      	movs	r2, #3
 8010d00:	4650      	mov	r0, sl
 8010d02:	f7ef fa6d 	bl	80001e0 <memchr>
 8010d06:	b140      	cbz	r0, 8010d1a <_svfiprintf_r+0x152>
 8010d08:	2340      	movs	r3, #64	; 0x40
 8010d0a:	eba0 000a 	sub.w	r0, r0, sl
 8010d0e:	fa03 f000 	lsl.w	r0, r3, r0
 8010d12:	9b04      	ldr	r3, [sp, #16]
 8010d14:	4303      	orrs	r3, r0
 8010d16:	3401      	adds	r4, #1
 8010d18:	9304      	str	r3, [sp, #16]
 8010d1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d1e:	4826      	ldr	r0, [pc, #152]	; (8010db8 <_svfiprintf_r+0x1f0>)
 8010d20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010d24:	2206      	movs	r2, #6
 8010d26:	f7ef fa5b 	bl	80001e0 <memchr>
 8010d2a:	2800      	cmp	r0, #0
 8010d2c:	d038      	beq.n	8010da0 <_svfiprintf_r+0x1d8>
 8010d2e:	4b23      	ldr	r3, [pc, #140]	; (8010dbc <_svfiprintf_r+0x1f4>)
 8010d30:	bb1b      	cbnz	r3, 8010d7a <_svfiprintf_r+0x1b2>
 8010d32:	9b03      	ldr	r3, [sp, #12]
 8010d34:	3307      	adds	r3, #7
 8010d36:	f023 0307 	bic.w	r3, r3, #7
 8010d3a:	3308      	adds	r3, #8
 8010d3c:	9303      	str	r3, [sp, #12]
 8010d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d40:	4433      	add	r3, r6
 8010d42:	9309      	str	r3, [sp, #36]	; 0x24
 8010d44:	e767      	b.n	8010c16 <_svfiprintf_r+0x4e>
 8010d46:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d4a:	460c      	mov	r4, r1
 8010d4c:	2001      	movs	r0, #1
 8010d4e:	e7a5      	b.n	8010c9c <_svfiprintf_r+0xd4>
 8010d50:	2300      	movs	r3, #0
 8010d52:	3401      	adds	r4, #1
 8010d54:	9305      	str	r3, [sp, #20]
 8010d56:	4619      	mov	r1, r3
 8010d58:	f04f 0c0a 	mov.w	ip, #10
 8010d5c:	4620      	mov	r0, r4
 8010d5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010d62:	3a30      	subs	r2, #48	; 0x30
 8010d64:	2a09      	cmp	r2, #9
 8010d66:	d903      	bls.n	8010d70 <_svfiprintf_r+0x1a8>
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d0c5      	beq.n	8010cf8 <_svfiprintf_r+0x130>
 8010d6c:	9105      	str	r1, [sp, #20]
 8010d6e:	e7c3      	b.n	8010cf8 <_svfiprintf_r+0x130>
 8010d70:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d74:	4604      	mov	r4, r0
 8010d76:	2301      	movs	r3, #1
 8010d78:	e7f0      	b.n	8010d5c <_svfiprintf_r+0x194>
 8010d7a:	ab03      	add	r3, sp, #12
 8010d7c:	9300      	str	r3, [sp, #0]
 8010d7e:	462a      	mov	r2, r5
 8010d80:	4b0f      	ldr	r3, [pc, #60]	; (8010dc0 <_svfiprintf_r+0x1f8>)
 8010d82:	a904      	add	r1, sp, #16
 8010d84:	4638      	mov	r0, r7
 8010d86:	f7fd ffd9 	bl	800ed3c <_printf_float>
 8010d8a:	1c42      	adds	r2, r0, #1
 8010d8c:	4606      	mov	r6, r0
 8010d8e:	d1d6      	bne.n	8010d3e <_svfiprintf_r+0x176>
 8010d90:	89ab      	ldrh	r3, [r5, #12]
 8010d92:	065b      	lsls	r3, r3, #25
 8010d94:	f53f af2c 	bmi.w	8010bf0 <_svfiprintf_r+0x28>
 8010d98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010d9a:	b01d      	add	sp, #116	; 0x74
 8010d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010da0:	ab03      	add	r3, sp, #12
 8010da2:	9300      	str	r3, [sp, #0]
 8010da4:	462a      	mov	r2, r5
 8010da6:	4b06      	ldr	r3, [pc, #24]	; (8010dc0 <_svfiprintf_r+0x1f8>)
 8010da8:	a904      	add	r1, sp, #16
 8010daa:	4638      	mov	r0, r7
 8010dac:	f7fe fa6a 	bl	800f284 <_printf_i>
 8010db0:	e7eb      	b.n	8010d8a <_svfiprintf_r+0x1c2>
 8010db2:	bf00      	nop
 8010db4:	080141bc 	.word	0x080141bc
 8010db8:	080141c6 	.word	0x080141c6
 8010dbc:	0800ed3d 	.word	0x0800ed3d
 8010dc0:	08010b11 	.word	0x08010b11
 8010dc4:	080141c2 	.word	0x080141c2

08010dc8 <_sbrk_r>:
 8010dc8:	b538      	push	{r3, r4, r5, lr}
 8010dca:	4d06      	ldr	r5, [pc, #24]	; (8010de4 <_sbrk_r+0x1c>)
 8010dcc:	2300      	movs	r3, #0
 8010dce:	4604      	mov	r4, r0
 8010dd0:	4608      	mov	r0, r1
 8010dd2:	602b      	str	r3, [r5, #0]
 8010dd4:	f7f3 f964 	bl	80040a0 <_sbrk>
 8010dd8:	1c43      	adds	r3, r0, #1
 8010dda:	d102      	bne.n	8010de2 <_sbrk_r+0x1a>
 8010ddc:	682b      	ldr	r3, [r5, #0]
 8010dde:	b103      	cbz	r3, 8010de2 <_sbrk_r+0x1a>
 8010de0:	6023      	str	r3, [r4, #0]
 8010de2:	bd38      	pop	{r3, r4, r5, pc}
 8010de4:	2000687c 	.word	0x2000687c

08010de8 <__assert_func>:
 8010de8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010dea:	4614      	mov	r4, r2
 8010dec:	461a      	mov	r2, r3
 8010dee:	4b09      	ldr	r3, [pc, #36]	; (8010e14 <__assert_func+0x2c>)
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	4605      	mov	r5, r0
 8010df4:	68d8      	ldr	r0, [r3, #12]
 8010df6:	b14c      	cbz	r4, 8010e0c <__assert_func+0x24>
 8010df8:	4b07      	ldr	r3, [pc, #28]	; (8010e18 <__assert_func+0x30>)
 8010dfa:	9100      	str	r1, [sp, #0]
 8010dfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010e00:	4906      	ldr	r1, [pc, #24]	; (8010e1c <__assert_func+0x34>)
 8010e02:	462b      	mov	r3, r5
 8010e04:	f000 f80e 	bl	8010e24 <fiprintf>
 8010e08:	f000 faac 	bl	8011364 <abort>
 8010e0c:	4b04      	ldr	r3, [pc, #16]	; (8010e20 <__assert_func+0x38>)
 8010e0e:	461c      	mov	r4, r3
 8010e10:	e7f3      	b.n	8010dfa <__assert_func+0x12>
 8010e12:	bf00      	nop
 8010e14:	2000001c 	.word	0x2000001c
 8010e18:	080141cd 	.word	0x080141cd
 8010e1c:	080141da 	.word	0x080141da
 8010e20:	08014208 	.word	0x08014208

08010e24 <fiprintf>:
 8010e24:	b40e      	push	{r1, r2, r3}
 8010e26:	b503      	push	{r0, r1, lr}
 8010e28:	4601      	mov	r1, r0
 8010e2a:	ab03      	add	r3, sp, #12
 8010e2c:	4805      	ldr	r0, [pc, #20]	; (8010e44 <fiprintf+0x20>)
 8010e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e32:	6800      	ldr	r0, [r0, #0]
 8010e34:	9301      	str	r3, [sp, #4]
 8010e36:	f000 f897 	bl	8010f68 <_vfiprintf_r>
 8010e3a:	b002      	add	sp, #8
 8010e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010e40:	b003      	add	sp, #12
 8010e42:	4770      	bx	lr
 8010e44:	2000001c 	.word	0x2000001c

08010e48 <__ascii_mbtowc>:
 8010e48:	b082      	sub	sp, #8
 8010e4a:	b901      	cbnz	r1, 8010e4e <__ascii_mbtowc+0x6>
 8010e4c:	a901      	add	r1, sp, #4
 8010e4e:	b142      	cbz	r2, 8010e62 <__ascii_mbtowc+0x1a>
 8010e50:	b14b      	cbz	r3, 8010e66 <__ascii_mbtowc+0x1e>
 8010e52:	7813      	ldrb	r3, [r2, #0]
 8010e54:	600b      	str	r3, [r1, #0]
 8010e56:	7812      	ldrb	r2, [r2, #0]
 8010e58:	1e10      	subs	r0, r2, #0
 8010e5a:	bf18      	it	ne
 8010e5c:	2001      	movne	r0, #1
 8010e5e:	b002      	add	sp, #8
 8010e60:	4770      	bx	lr
 8010e62:	4610      	mov	r0, r2
 8010e64:	e7fb      	b.n	8010e5e <__ascii_mbtowc+0x16>
 8010e66:	f06f 0001 	mvn.w	r0, #1
 8010e6a:	e7f8      	b.n	8010e5e <__ascii_mbtowc+0x16>

08010e6c <memmove>:
 8010e6c:	4288      	cmp	r0, r1
 8010e6e:	b510      	push	{r4, lr}
 8010e70:	eb01 0402 	add.w	r4, r1, r2
 8010e74:	d902      	bls.n	8010e7c <memmove+0x10>
 8010e76:	4284      	cmp	r4, r0
 8010e78:	4623      	mov	r3, r4
 8010e7a:	d807      	bhi.n	8010e8c <memmove+0x20>
 8010e7c:	1e43      	subs	r3, r0, #1
 8010e7e:	42a1      	cmp	r1, r4
 8010e80:	d008      	beq.n	8010e94 <memmove+0x28>
 8010e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010e8a:	e7f8      	b.n	8010e7e <memmove+0x12>
 8010e8c:	4402      	add	r2, r0
 8010e8e:	4601      	mov	r1, r0
 8010e90:	428a      	cmp	r2, r1
 8010e92:	d100      	bne.n	8010e96 <memmove+0x2a>
 8010e94:	bd10      	pop	{r4, pc}
 8010e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010e9e:	e7f7      	b.n	8010e90 <memmove+0x24>

08010ea0 <__malloc_lock>:
 8010ea0:	4801      	ldr	r0, [pc, #4]	; (8010ea8 <__malloc_lock+0x8>)
 8010ea2:	f000 bc1f 	b.w	80116e4 <__retarget_lock_acquire_recursive>
 8010ea6:	bf00      	nop
 8010ea8:	20006880 	.word	0x20006880

08010eac <__malloc_unlock>:
 8010eac:	4801      	ldr	r0, [pc, #4]	; (8010eb4 <__malloc_unlock+0x8>)
 8010eae:	f000 bc1a 	b.w	80116e6 <__retarget_lock_release_recursive>
 8010eb2:	bf00      	nop
 8010eb4:	20006880 	.word	0x20006880

08010eb8 <_realloc_r>:
 8010eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ebc:	4680      	mov	r8, r0
 8010ebe:	4614      	mov	r4, r2
 8010ec0:	460e      	mov	r6, r1
 8010ec2:	b921      	cbnz	r1, 8010ece <_realloc_r+0x16>
 8010ec4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010ec8:	4611      	mov	r1, r2
 8010eca:	f7ff bdad 	b.w	8010a28 <_malloc_r>
 8010ece:	b92a      	cbnz	r2, 8010edc <_realloc_r+0x24>
 8010ed0:	f7ff fd3e 	bl	8010950 <_free_r>
 8010ed4:	4625      	mov	r5, r4
 8010ed6:	4628      	mov	r0, r5
 8010ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010edc:	f000 fc6a 	bl	80117b4 <_malloc_usable_size_r>
 8010ee0:	4284      	cmp	r4, r0
 8010ee2:	4607      	mov	r7, r0
 8010ee4:	d802      	bhi.n	8010eec <_realloc_r+0x34>
 8010ee6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010eea:	d812      	bhi.n	8010f12 <_realloc_r+0x5a>
 8010eec:	4621      	mov	r1, r4
 8010eee:	4640      	mov	r0, r8
 8010ef0:	f7ff fd9a 	bl	8010a28 <_malloc_r>
 8010ef4:	4605      	mov	r5, r0
 8010ef6:	2800      	cmp	r0, #0
 8010ef8:	d0ed      	beq.n	8010ed6 <_realloc_r+0x1e>
 8010efa:	42bc      	cmp	r4, r7
 8010efc:	4622      	mov	r2, r4
 8010efe:	4631      	mov	r1, r6
 8010f00:	bf28      	it	cs
 8010f02:	463a      	movcs	r2, r7
 8010f04:	f7fd fe64 	bl	800ebd0 <memcpy>
 8010f08:	4631      	mov	r1, r6
 8010f0a:	4640      	mov	r0, r8
 8010f0c:	f7ff fd20 	bl	8010950 <_free_r>
 8010f10:	e7e1      	b.n	8010ed6 <_realloc_r+0x1e>
 8010f12:	4635      	mov	r5, r6
 8010f14:	e7df      	b.n	8010ed6 <_realloc_r+0x1e>

08010f16 <__sfputc_r>:
 8010f16:	6893      	ldr	r3, [r2, #8]
 8010f18:	3b01      	subs	r3, #1
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	b410      	push	{r4}
 8010f1e:	6093      	str	r3, [r2, #8]
 8010f20:	da08      	bge.n	8010f34 <__sfputc_r+0x1e>
 8010f22:	6994      	ldr	r4, [r2, #24]
 8010f24:	42a3      	cmp	r3, r4
 8010f26:	db01      	blt.n	8010f2c <__sfputc_r+0x16>
 8010f28:	290a      	cmp	r1, #10
 8010f2a:	d103      	bne.n	8010f34 <__sfputc_r+0x1e>
 8010f2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f30:	f000 b94a 	b.w	80111c8 <__swbuf_r>
 8010f34:	6813      	ldr	r3, [r2, #0]
 8010f36:	1c58      	adds	r0, r3, #1
 8010f38:	6010      	str	r0, [r2, #0]
 8010f3a:	7019      	strb	r1, [r3, #0]
 8010f3c:	4608      	mov	r0, r1
 8010f3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f42:	4770      	bx	lr

08010f44 <__sfputs_r>:
 8010f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f46:	4606      	mov	r6, r0
 8010f48:	460f      	mov	r7, r1
 8010f4a:	4614      	mov	r4, r2
 8010f4c:	18d5      	adds	r5, r2, r3
 8010f4e:	42ac      	cmp	r4, r5
 8010f50:	d101      	bne.n	8010f56 <__sfputs_r+0x12>
 8010f52:	2000      	movs	r0, #0
 8010f54:	e007      	b.n	8010f66 <__sfputs_r+0x22>
 8010f56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f5a:	463a      	mov	r2, r7
 8010f5c:	4630      	mov	r0, r6
 8010f5e:	f7ff ffda 	bl	8010f16 <__sfputc_r>
 8010f62:	1c43      	adds	r3, r0, #1
 8010f64:	d1f3      	bne.n	8010f4e <__sfputs_r+0xa>
 8010f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010f68 <_vfiprintf_r>:
 8010f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f6c:	460d      	mov	r5, r1
 8010f6e:	b09d      	sub	sp, #116	; 0x74
 8010f70:	4614      	mov	r4, r2
 8010f72:	4698      	mov	r8, r3
 8010f74:	4606      	mov	r6, r0
 8010f76:	b118      	cbz	r0, 8010f80 <_vfiprintf_r+0x18>
 8010f78:	6983      	ldr	r3, [r0, #24]
 8010f7a:	b90b      	cbnz	r3, 8010f80 <_vfiprintf_r+0x18>
 8010f7c:	f000 fb14 	bl	80115a8 <__sinit>
 8010f80:	4b89      	ldr	r3, [pc, #548]	; (80111a8 <_vfiprintf_r+0x240>)
 8010f82:	429d      	cmp	r5, r3
 8010f84:	d11b      	bne.n	8010fbe <_vfiprintf_r+0x56>
 8010f86:	6875      	ldr	r5, [r6, #4]
 8010f88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f8a:	07d9      	lsls	r1, r3, #31
 8010f8c:	d405      	bmi.n	8010f9a <_vfiprintf_r+0x32>
 8010f8e:	89ab      	ldrh	r3, [r5, #12]
 8010f90:	059a      	lsls	r2, r3, #22
 8010f92:	d402      	bmi.n	8010f9a <_vfiprintf_r+0x32>
 8010f94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010f96:	f000 fba5 	bl	80116e4 <__retarget_lock_acquire_recursive>
 8010f9a:	89ab      	ldrh	r3, [r5, #12]
 8010f9c:	071b      	lsls	r3, r3, #28
 8010f9e:	d501      	bpl.n	8010fa4 <_vfiprintf_r+0x3c>
 8010fa0:	692b      	ldr	r3, [r5, #16]
 8010fa2:	b9eb      	cbnz	r3, 8010fe0 <_vfiprintf_r+0x78>
 8010fa4:	4629      	mov	r1, r5
 8010fa6:	4630      	mov	r0, r6
 8010fa8:	f000 f96e 	bl	8011288 <__swsetup_r>
 8010fac:	b1c0      	cbz	r0, 8010fe0 <_vfiprintf_r+0x78>
 8010fae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010fb0:	07dc      	lsls	r4, r3, #31
 8010fb2:	d50e      	bpl.n	8010fd2 <_vfiprintf_r+0x6a>
 8010fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fb8:	b01d      	add	sp, #116	; 0x74
 8010fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fbe:	4b7b      	ldr	r3, [pc, #492]	; (80111ac <_vfiprintf_r+0x244>)
 8010fc0:	429d      	cmp	r5, r3
 8010fc2:	d101      	bne.n	8010fc8 <_vfiprintf_r+0x60>
 8010fc4:	68b5      	ldr	r5, [r6, #8]
 8010fc6:	e7df      	b.n	8010f88 <_vfiprintf_r+0x20>
 8010fc8:	4b79      	ldr	r3, [pc, #484]	; (80111b0 <_vfiprintf_r+0x248>)
 8010fca:	429d      	cmp	r5, r3
 8010fcc:	bf08      	it	eq
 8010fce:	68f5      	ldreq	r5, [r6, #12]
 8010fd0:	e7da      	b.n	8010f88 <_vfiprintf_r+0x20>
 8010fd2:	89ab      	ldrh	r3, [r5, #12]
 8010fd4:	0598      	lsls	r0, r3, #22
 8010fd6:	d4ed      	bmi.n	8010fb4 <_vfiprintf_r+0x4c>
 8010fd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010fda:	f000 fb84 	bl	80116e6 <__retarget_lock_release_recursive>
 8010fde:	e7e9      	b.n	8010fb4 <_vfiprintf_r+0x4c>
 8010fe0:	2300      	movs	r3, #0
 8010fe2:	9309      	str	r3, [sp, #36]	; 0x24
 8010fe4:	2320      	movs	r3, #32
 8010fe6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010fea:	f8cd 800c 	str.w	r8, [sp, #12]
 8010fee:	2330      	movs	r3, #48	; 0x30
 8010ff0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80111b4 <_vfiprintf_r+0x24c>
 8010ff4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010ff8:	f04f 0901 	mov.w	r9, #1
 8010ffc:	4623      	mov	r3, r4
 8010ffe:	469a      	mov	sl, r3
 8011000:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011004:	b10a      	cbz	r2, 801100a <_vfiprintf_r+0xa2>
 8011006:	2a25      	cmp	r2, #37	; 0x25
 8011008:	d1f9      	bne.n	8010ffe <_vfiprintf_r+0x96>
 801100a:	ebba 0b04 	subs.w	fp, sl, r4
 801100e:	d00b      	beq.n	8011028 <_vfiprintf_r+0xc0>
 8011010:	465b      	mov	r3, fp
 8011012:	4622      	mov	r2, r4
 8011014:	4629      	mov	r1, r5
 8011016:	4630      	mov	r0, r6
 8011018:	f7ff ff94 	bl	8010f44 <__sfputs_r>
 801101c:	3001      	adds	r0, #1
 801101e:	f000 80aa 	beq.w	8011176 <_vfiprintf_r+0x20e>
 8011022:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011024:	445a      	add	r2, fp
 8011026:	9209      	str	r2, [sp, #36]	; 0x24
 8011028:	f89a 3000 	ldrb.w	r3, [sl]
 801102c:	2b00      	cmp	r3, #0
 801102e:	f000 80a2 	beq.w	8011176 <_vfiprintf_r+0x20e>
 8011032:	2300      	movs	r3, #0
 8011034:	f04f 32ff 	mov.w	r2, #4294967295
 8011038:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801103c:	f10a 0a01 	add.w	sl, sl, #1
 8011040:	9304      	str	r3, [sp, #16]
 8011042:	9307      	str	r3, [sp, #28]
 8011044:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011048:	931a      	str	r3, [sp, #104]	; 0x68
 801104a:	4654      	mov	r4, sl
 801104c:	2205      	movs	r2, #5
 801104e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011052:	4858      	ldr	r0, [pc, #352]	; (80111b4 <_vfiprintf_r+0x24c>)
 8011054:	f7ef f8c4 	bl	80001e0 <memchr>
 8011058:	9a04      	ldr	r2, [sp, #16]
 801105a:	b9d8      	cbnz	r0, 8011094 <_vfiprintf_r+0x12c>
 801105c:	06d1      	lsls	r1, r2, #27
 801105e:	bf44      	itt	mi
 8011060:	2320      	movmi	r3, #32
 8011062:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011066:	0713      	lsls	r3, r2, #28
 8011068:	bf44      	itt	mi
 801106a:	232b      	movmi	r3, #43	; 0x2b
 801106c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011070:	f89a 3000 	ldrb.w	r3, [sl]
 8011074:	2b2a      	cmp	r3, #42	; 0x2a
 8011076:	d015      	beq.n	80110a4 <_vfiprintf_r+0x13c>
 8011078:	9a07      	ldr	r2, [sp, #28]
 801107a:	4654      	mov	r4, sl
 801107c:	2000      	movs	r0, #0
 801107e:	f04f 0c0a 	mov.w	ip, #10
 8011082:	4621      	mov	r1, r4
 8011084:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011088:	3b30      	subs	r3, #48	; 0x30
 801108a:	2b09      	cmp	r3, #9
 801108c:	d94e      	bls.n	801112c <_vfiprintf_r+0x1c4>
 801108e:	b1b0      	cbz	r0, 80110be <_vfiprintf_r+0x156>
 8011090:	9207      	str	r2, [sp, #28]
 8011092:	e014      	b.n	80110be <_vfiprintf_r+0x156>
 8011094:	eba0 0308 	sub.w	r3, r0, r8
 8011098:	fa09 f303 	lsl.w	r3, r9, r3
 801109c:	4313      	orrs	r3, r2
 801109e:	9304      	str	r3, [sp, #16]
 80110a0:	46a2      	mov	sl, r4
 80110a2:	e7d2      	b.n	801104a <_vfiprintf_r+0xe2>
 80110a4:	9b03      	ldr	r3, [sp, #12]
 80110a6:	1d19      	adds	r1, r3, #4
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	9103      	str	r1, [sp, #12]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	bfbb      	ittet	lt
 80110b0:	425b      	neglt	r3, r3
 80110b2:	f042 0202 	orrlt.w	r2, r2, #2
 80110b6:	9307      	strge	r3, [sp, #28]
 80110b8:	9307      	strlt	r3, [sp, #28]
 80110ba:	bfb8      	it	lt
 80110bc:	9204      	strlt	r2, [sp, #16]
 80110be:	7823      	ldrb	r3, [r4, #0]
 80110c0:	2b2e      	cmp	r3, #46	; 0x2e
 80110c2:	d10c      	bne.n	80110de <_vfiprintf_r+0x176>
 80110c4:	7863      	ldrb	r3, [r4, #1]
 80110c6:	2b2a      	cmp	r3, #42	; 0x2a
 80110c8:	d135      	bne.n	8011136 <_vfiprintf_r+0x1ce>
 80110ca:	9b03      	ldr	r3, [sp, #12]
 80110cc:	1d1a      	adds	r2, r3, #4
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	9203      	str	r2, [sp, #12]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	bfb8      	it	lt
 80110d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80110da:	3402      	adds	r4, #2
 80110dc:	9305      	str	r3, [sp, #20]
 80110de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80111c4 <_vfiprintf_r+0x25c>
 80110e2:	7821      	ldrb	r1, [r4, #0]
 80110e4:	2203      	movs	r2, #3
 80110e6:	4650      	mov	r0, sl
 80110e8:	f7ef f87a 	bl	80001e0 <memchr>
 80110ec:	b140      	cbz	r0, 8011100 <_vfiprintf_r+0x198>
 80110ee:	2340      	movs	r3, #64	; 0x40
 80110f0:	eba0 000a 	sub.w	r0, r0, sl
 80110f4:	fa03 f000 	lsl.w	r0, r3, r0
 80110f8:	9b04      	ldr	r3, [sp, #16]
 80110fa:	4303      	orrs	r3, r0
 80110fc:	3401      	adds	r4, #1
 80110fe:	9304      	str	r3, [sp, #16]
 8011100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011104:	482c      	ldr	r0, [pc, #176]	; (80111b8 <_vfiprintf_r+0x250>)
 8011106:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801110a:	2206      	movs	r2, #6
 801110c:	f7ef f868 	bl	80001e0 <memchr>
 8011110:	2800      	cmp	r0, #0
 8011112:	d03f      	beq.n	8011194 <_vfiprintf_r+0x22c>
 8011114:	4b29      	ldr	r3, [pc, #164]	; (80111bc <_vfiprintf_r+0x254>)
 8011116:	bb1b      	cbnz	r3, 8011160 <_vfiprintf_r+0x1f8>
 8011118:	9b03      	ldr	r3, [sp, #12]
 801111a:	3307      	adds	r3, #7
 801111c:	f023 0307 	bic.w	r3, r3, #7
 8011120:	3308      	adds	r3, #8
 8011122:	9303      	str	r3, [sp, #12]
 8011124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011126:	443b      	add	r3, r7
 8011128:	9309      	str	r3, [sp, #36]	; 0x24
 801112a:	e767      	b.n	8010ffc <_vfiprintf_r+0x94>
 801112c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011130:	460c      	mov	r4, r1
 8011132:	2001      	movs	r0, #1
 8011134:	e7a5      	b.n	8011082 <_vfiprintf_r+0x11a>
 8011136:	2300      	movs	r3, #0
 8011138:	3401      	adds	r4, #1
 801113a:	9305      	str	r3, [sp, #20]
 801113c:	4619      	mov	r1, r3
 801113e:	f04f 0c0a 	mov.w	ip, #10
 8011142:	4620      	mov	r0, r4
 8011144:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011148:	3a30      	subs	r2, #48	; 0x30
 801114a:	2a09      	cmp	r2, #9
 801114c:	d903      	bls.n	8011156 <_vfiprintf_r+0x1ee>
 801114e:	2b00      	cmp	r3, #0
 8011150:	d0c5      	beq.n	80110de <_vfiprintf_r+0x176>
 8011152:	9105      	str	r1, [sp, #20]
 8011154:	e7c3      	b.n	80110de <_vfiprintf_r+0x176>
 8011156:	fb0c 2101 	mla	r1, ip, r1, r2
 801115a:	4604      	mov	r4, r0
 801115c:	2301      	movs	r3, #1
 801115e:	e7f0      	b.n	8011142 <_vfiprintf_r+0x1da>
 8011160:	ab03      	add	r3, sp, #12
 8011162:	9300      	str	r3, [sp, #0]
 8011164:	462a      	mov	r2, r5
 8011166:	4b16      	ldr	r3, [pc, #88]	; (80111c0 <_vfiprintf_r+0x258>)
 8011168:	a904      	add	r1, sp, #16
 801116a:	4630      	mov	r0, r6
 801116c:	f7fd fde6 	bl	800ed3c <_printf_float>
 8011170:	4607      	mov	r7, r0
 8011172:	1c78      	adds	r0, r7, #1
 8011174:	d1d6      	bne.n	8011124 <_vfiprintf_r+0x1bc>
 8011176:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011178:	07d9      	lsls	r1, r3, #31
 801117a:	d405      	bmi.n	8011188 <_vfiprintf_r+0x220>
 801117c:	89ab      	ldrh	r3, [r5, #12]
 801117e:	059a      	lsls	r2, r3, #22
 8011180:	d402      	bmi.n	8011188 <_vfiprintf_r+0x220>
 8011182:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011184:	f000 faaf 	bl	80116e6 <__retarget_lock_release_recursive>
 8011188:	89ab      	ldrh	r3, [r5, #12]
 801118a:	065b      	lsls	r3, r3, #25
 801118c:	f53f af12 	bmi.w	8010fb4 <_vfiprintf_r+0x4c>
 8011190:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011192:	e711      	b.n	8010fb8 <_vfiprintf_r+0x50>
 8011194:	ab03      	add	r3, sp, #12
 8011196:	9300      	str	r3, [sp, #0]
 8011198:	462a      	mov	r2, r5
 801119a:	4b09      	ldr	r3, [pc, #36]	; (80111c0 <_vfiprintf_r+0x258>)
 801119c:	a904      	add	r1, sp, #16
 801119e:	4630      	mov	r0, r6
 80111a0:	f7fe f870 	bl	800f284 <_printf_i>
 80111a4:	e7e4      	b.n	8011170 <_vfiprintf_r+0x208>
 80111a6:	bf00      	nop
 80111a8:	08014334 	.word	0x08014334
 80111ac:	08014354 	.word	0x08014354
 80111b0:	08014314 	.word	0x08014314
 80111b4:	080141bc 	.word	0x080141bc
 80111b8:	080141c6 	.word	0x080141c6
 80111bc:	0800ed3d 	.word	0x0800ed3d
 80111c0:	08010f45 	.word	0x08010f45
 80111c4:	080141c2 	.word	0x080141c2

080111c8 <__swbuf_r>:
 80111c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ca:	460e      	mov	r6, r1
 80111cc:	4614      	mov	r4, r2
 80111ce:	4605      	mov	r5, r0
 80111d0:	b118      	cbz	r0, 80111da <__swbuf_r+0x12>
 80111d2:	6983      	ldr	r3, [r0, #24]
 80111d4:	b90b      	cbnz	r3, 80111da <__swbuf_r+0x12>
 80111d6:	f000 f9e7 	bl	80115a8 <__sinit>
 80111da:	4b21      	ldr	r3, [pc, #132]	; (8011260 <__swbuf_r+0x98>)
 80111dc:	429c      	cmp	r4, r3
 80111de:	d12b      	bne.n	8011238 <__swbuf_r+0x70>
 80111e0:	686c      	ldr	r4, [r5, #4]
 80111e2:	69a3      	ldr	r3, [r4, #24]
 80111e4:	60a3      	str	r3, [r4, #8]
 80111e6:	89a3      	ldrh	r3, [r4, #12]
 80111e8:	071a      	lsls	r2, r3, #28
 80111ea:	d52f      	bpl.n	801124c <__swbuf_r+0x84>
 80111ec:	6923      	ldr	r3, [r4, #16]
 80111ee:	b36b      	cbz	r3, 801124c <__swbuf_r+0x84>
 80111f0:	6923      	ldr	r3, [r4, #16]
 80111f2:	6820      	ldr	r0, [r4, #0]
 80111f4:	1ac0      	subs	r0, r0, r3
 80111f6:	6963      	ldr	r3, [r4, #20]
 80111f8:	b2f6      	uxtb	r6, r6
 80111fa:	4283      	cmp	r3, r0
 80111fc:	4637      	mov	r7, r6
 80111fe:	dc04      	bgt.n	801120a <__swbuf_r+0x42>
 8011200:	4621      	mov	r1, r4
 8011202:	4628      	mov	r0, r5
 8011204:	f000 f93c 	bl	8011480 <_fflush_r>
 8011208:	bb30      	cbnz	r0, 8011258 <__swbuf_r+0x90>
 801120a:	68a3      	ldr	r3, [r4, #8]
 801120c:	3b01      	subs	r3, #1
 801120e:	60a3      	str	r3, [r4, #8]
 8011210:	6823      	ldr	r3, [r4, #0]
 8011212:	1c5a      	adds	r2, r3, #1
 8011214:	6022      	str	r2, [r4, #0]
 8011216:	701e      	strb	r6, [r3, #0]
 8011218:	6963      	ldr	r3, [r4, #20]
 801121a:	3001      	adds	r0, #1
 801121c:	4283      	cmp	r3, r0
 801121e:	d004      	beq.n	801122a <__swbuf_r+0x62>
 8011220:	89a3      	ldrh	r3, [r4, #12]
 8011222:	07db      	lsls	r3, r3, #31
 8011224:	d506      	bpl.n	8011234 <__swbuf_r+0x6c>
 8011226:	2e0a      	cmp	r6, #10
 8011228:	d104      	bne.n	8011234 <__swbuf_r+0x6c>
 801122a:	4621      	mov	r1, r4
 801122c:	4628      	mov	r0, r5
 801122e:	f000 f927 	bl	8011480 <_fflush_r>
 8011232:	b988      	cbnz	r0, 8011258 <__swbuf_r+0x90>
 8011234:	4638      	mov	r0, r7
 8011236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011238:	4b0a      	ldr	r3, [pc, #40]	; (8011264 <__swbuf_r+0x9c>)
 801123a:	429c      	cmp	r4, r3
 801123c:	d101      	bne.n	8011242 <__swbuf_r+0x7a>
 801123e:	68ac      	ldr	r4, [r5, #8]
 8011240:	e7cf      	b.n	80111e2 <__swbuf_r+0x1a>
 8011242:	4b09      	ldr	r3, [pc, #36]	; (8011268 <__swbuf_r+0xa0>)
 8011244:	429c      	cmp	r4, r3
 8011246:	bf08      	it	eq
 8011248:	68ec      	ldreq	r4, [r5, #12]
 801124a:	e7ca      	b.n	80111e2 <__swbuf_r+0x1a>
 801124c:	4621      	mov	r1, r4
 801124e:	4628      	mov	r0, r5
 8011250:	f000 f81a 	bl	8011288 <__swsetup_r>
 8011254:	2800      	cmp	r0, #0
 8011256:	d0cb      	beq.n	80111f0 <__swbuf_r+0x28>
 8011258:	f04f 37ff 	mov.w	r7, #4294967295
 801125c:	e7ea      	b.n	8011234 <__swbuf_r+0x6c>
 801125e:	bf00      	nop
 8011260:	08014334 	.word	0x08014334
 8011264:	08014354 	.word	0x08014354
 8011268:	08014314 	.word	0x08014314

0801126c <__ascii_wctomb>:
 801126c:	b149      	cbz	r1, 8011282 <__ascii_wctomb+0x16>
 801126e:	2aff      	cmp	r2, #255	; 0xff
 8011270:	bf85      	ittet	hi
 8011272:	238a      	movhi	r3, #138	; 0x8a
 8011274:	6003      	strhi	r3, [r0, #0]
 8011276:	700a      	strbls	r2, [r1, #0]
 8011278:	f04f 30ff 	movhi.w	r0, #4294967295
 801127c:	bf98      	it	ls
 801127e:	2001      	movls	r0, #1
 8011280:	4770      	bx	lr
 8011282:	4608      	mov	r0, r1
 8011284:	4770      	bx	lr
	...

08011288 <__swsetup_r>:
 8011288:	4b32      	ldr	r3, [pc, #200]	; (8011354 <__swsetup_r+0xcc>)
 801128a:	b570      	push	{r4, r5, r6, lr}
 801128c:	681d      	ldr	r5, [r3, #0]
 801128e:	4606      	mov	r6, r0
 8011290:	460c      	mov	r4, r1
 8011292:	b125      	cbz	r5, 801129e <__swsetup_r+0x16>
 8011294:	69ab      	ldr	r3, [r5, #24]
 8011296:	b913      	cbnz	r3, 801129e <__swsetup_r+0x16>
 8011298:	4628      	mov	r0, r5
 801129a:	f000 f985 	bl	80115a8 <__sinit>
 801129e:	4b2e      	ldr	r3, [pc, #184]	; (8011358 <__swsetup_r+0xd0>)
 80112a0:	429c      	cmp	r4, r3
 80112a2:	d10f      	bne.n	80112c4 <__swsetup_r+0x3c>
 80112a4:	686c      	ldr	r4, [r5, #4]
 80112a6:	89a3      	ldrh	r3, [r4, #12]
 80112a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80112ac:	0719      	lsls	r1, r3, #28
 80112ae:	d42c      	bmi.n	801130a <__swsetup_r+0x82>
 80112b0:	06dd      	lsls	r5, r3, #27
 80112b2:	d411      	bmi.n	80112d8 <__swsetup_r+0x50>
 80112b4:	2309      	movs	r3, #9
 80112b6:	6033      	str	r3, [r6, #0]
 80112b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80112bc:	81a3      	strh	r3, [r4, #12]
 80112be:	f04f 30ff 	mov.w	r0, #4294967295
 80112c2:	e03e      	b.n	8011342 <__swsetup_r+0xba>
 80112c4:	4b25      	ldr	r3, [pc, #148]	; (801135c <__swsetup_r+0xd4>)
 80112c6:	429c      	cmp	r4, r3
 80112c8:	d101      	bne.n	80112ce <__swsetup_r+0x46>
 80112ca:	68ac      	ldr	r4, [r5, #8]
 80112cc:	e7eb      	b.n	80112a6 <__swsetup_r+0x1e>
 80112ce:	4b24      	ldr	r3, [pc, #144]	; (8011360 <__swsetup_r+0xd8>)
 80112d0:	429c      	cmp	r4, r3
 80112d2:	bf08      	it	eq
 80112d4:	68ec      	ldreq	r4, [r5, #12]
 80112d6:	e7e6      	b.n	80112a6 <__swsetup_r+0x1e>
 80112d8:	0758      	lsls	r0, r3, #29
 80112da:	d512      	bpl.n	8011302 <__swsetup_r+0x7a>
 80112dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80112de:	b141      	cbz	r1, 80112f2 <__swsetup_r+0x6a>
 80112e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80112e4:	4299      	cmp	r1, r3
 80112e6:	d002      	beq.n	80112ee <__swsetup_r+0x66>
 80112e8:	4630      	mov	r0, r6
 80112ea:	f7ff fb31 	bl	8010950 <_free_r>
 80112ee:	2300      	movs	r3, #0
 80112f0:	6363      	str	r3, [r4, #52]	; 0x34
 80112f2:	89a3      	ldrh	r3, [r4, #12]
 80112f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80112f8:	81a3      	strh	r3, [r4, #12]
 80112fa:	2300      	movs	r3, #0
 80112fc:	6063      	str	r3, [r4, #4]
 80112fe:	6923      	ldr	r3, [r4, #16]
 8011300:	6023      	str	r3, [r4, #0]
 8011302:	89a3      	ldrh	r3, [r4, #12]
 8011304:	f043 0308 	orr.w	r3, r3, #8
 8011308:	81a3      	strh	r3, [r4, #12]
 801130a:	6923      	ldr	r3, [r4, #16]
 801130c:	b94b      	cbnz	r3, 8011322 <__swsetup_r+0x9a>
 801130e:	89a3      	ldrh	r3, [r4, #12]
 8011310:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011314:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011318:	d003      	beq.n	8011322 <__swsetup_r+0x9a>
 801131a:	4621      	mov	r1, r4
 801131c:	4630      	mov	r0, r6
 801131e:	f000 fa09 	bl	8011734 <__smakebuf_r>
 8011322:	89a0      	ldrh	r0, [r4, #12]
 8011324:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011328:	f010 0301 	ands.w	r3, r0, #1
 801132c:	d00a      	beq.n	8011344 <__swsetup_r+0xbc>
 801132e:	2300      	movs	r3, #0
 8011330:	60a3      	str	r3, [r4, #8]
 8011332:	6963      	ldr	r3, [r4, #20]
 8011334:	425b      	negs	r3, r3
 8011336:	61a3      	str	r3, [r4, #24]
 8011338:	6923      	ldr	r3, [r4, #16]
 801133a:	b943      	cbnz	r3, 801134e <__swsetup_r+0xc6>
 801133c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011340:	d1ba      	bne.n	80112b8 <__swsetup_r+0x30>
 8011342:	bd70      	pop	{r4, r5, r6, pc}
 8011344:	0781      	lsls	r1, r0, #30
 8011346:	bf58      	it	pl
 8011348:	6963      	ldrpl	r3, [r4, #20]
 801134a:	60a3      	str	r3, [r4, #8]
 801134c:	e7f4      	b.n	8011338 <__swsetup_r+0xb0>
 801134e:	2000      	movs	r0, #0
 8011350:	e7f7      	b.n	8011342 <__swsetup_r+0xba>
 8011352:	bf00      	nop
 8011354:	2000001c 	.word	0x2000001c
 8011358:	08014334 	.word	0x08014334
 801135c:	08014354 	.word	0x08014354
 8011360:	08014314 	.word	0x08014314

08011364 <abort>:
 8011364:	b508      	push	{r3, lr}
 8011366:	2006      	movs	r0, #6
 8011368:	f000 fa54 	bl	8011814 <raise>
 801136c:	2001      	movs	r0, #1
 801136e:	f7f2 fe1f 	bl	8003fb0 <_exit>
	...

08011374 <__sflush_r>:
 8011374:	898a      	ldrh	r2, [r1, #12]
 8011376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801137a:	4605      	mov	r5, r0
 801137c:	0710      	lsls	r0, r2, #28
 801137e:	460c      	mov	r4, r1
 8011380:	d458      	bmi.n	8011434 <__sflush_r+0xc0>
 8011382:	684b      	ldr	r3, [r1, #4]
 8011384:	2b00      	cmp	r3, #0
 8011386:	dc05      	bgt.n	8011394 <__sflush_r+0x20>
 8011388:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801138a:	2b00      	cmp	r3, #0
 801138c:	dc02      	bgt.n	8011394 <__sflush_r+0x20>
 801138e:	2000      	movs	r0, #0
 8011390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011394:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011396:	2e00      	cmp	r6, #0
 8011398:	d0f9      	beq.n	801138e <__sflush_r+0x1a>
 801139a:	2300      	movs	r3, #0
 801139c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80113a0:	682f      	ldr	r7, [r5, #0]
 80113a2:	602b      	str	r3, [r5, #0]
 80113a4:	d032      	beq.n	801140c <__sflush_r+0x98>
 80113a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80113a8:	89a3      	ldrh	r3, [r4, #12]
 80113aa:	075a      	lsls	r2, r3, #29
 80113ac:	d505      	bpl.n	80113ba <__sflush_r+0x46>
 80113ae:	6863      	ldr	r3, [r4, #4]
 80113b0:	1ac0      	subs	r0, r0, r3
 80113b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80113b4:	b10b      	cbz	r3, 80113ba <__sflush_r+0x46>
 80113b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80113b8:	1ac0      	subs	r0, r0, r3
 80113ba:	2300      	movs	r3, #0
 80113bc:	4602      	mov	r2, r0
 80113be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80113c0:	6a21      	ldr	r1, [r4, #32]
 80113c2:	4628      	mov	r0, r5
 80113c4:	47b0      	blx	r6
 80113c6:	1c43      	adds	r3, r0, #1
 80113c8:	89a3      	ldrh	r3, [r4, #12]
 80113ca:	d106      	bne.n	80113da <__sflush_r+0x66>
 80113cc:	6829      	ldr	r1, [r5, #0]
 80113ce:	291d      	cmp	r1, #29
 80113d0:	d82c      	bhi.n	801142c <__sflush_r+0xb8>
 80113d2:	4a2a      	ldr	r2, [pc, #168]	; (801147c <__sflush_r+0x108>)
 80113d4:	40ca      	lsrs	r2, r1
 80113d6:	07d6      	lsls	r6, r2, #31
 80113d8:	d528      	bpl.n	801142c <__sflush_r+0xb8>
 80113da:	2200      	movs	r2, #0
 80113dc:	6062      	str	r2, [r4, #4]
 80113de:	04d9      	lsls	r1, r3, #19
 80113e0:	6922      	ldr	r2, [r4, #16]
 80113e2:	6022      	str	r2, [r4, #0]
 80113e4:	d504      	bpl.n	80113f0 <__sflush_r+0x7c>
 80113e6:	1c42      	adds	r2, r0, #1
 80113e8:	d101      	bne.n	80113ee <__sflush_r+0x7a>
 80113ea:	682b      	ldr	r3, [r5, #0]
 80113ec:	b903      	cbnz	r3, 80113f0 <__sflush_r+0x7c>
 80113ee:	6560      	str	r0, [r4, #84]	; 0x54
 80113f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80113f2:	602f      	str	r7, [r5, #0]
 80113f4:	2900      	cmp	r1, #0
 80113f6:	d0ca      	beq.n	801138e <__sflush_r+0x1a>
 80113f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80113fc:	4299      	cmp	r1, r3
 80113fe:	d002      	beq.n	8011406 <__sflush_r+0x92>
 8011400:	4628      	mov	r0, r5
 8011402:	f7ff faa5 	bl	8010950 <_free_r>
 8011406:	2000      	movs	r0, #0
 8011408:	6360      	str	r0, [r4, #52]	; 0x34
 801140a:	e7c1      	b.n	8011390 <__sflush_r+0x1c>
 801140c:	6a21      	ldr	r1, [r4, #32]
 801140e:	2301      	movs	r3, #1
 8011410:	4628      	mov	r0, r5
 8011412:	47b0      	blx	r6
 8011414:	1c41      	adds	r1, r0, #1
 8011416:	d1c7      	bne.n	80113a8 <__sflush_r+0x34>
 8011418:	682b      	ldr	r3, [r5, #0]
 801141a:	2b00      	cmp	r3, #0
 801141c:	d0c4      	beq.n	80113a8 <__sflush_r+0x34>
 801141e:	2b1d      	cmp	r3, #29
 8011420:	d001      	beq.n	8011426 <__sflush_r+0xb2>
 8011422:	2b16      	cmp	r3, #22
 8011424:	d101      	bne.n	801142a <__sflush_r+0xb6>
 8011426:	602f      	str	r7, [r5, #0]
 8011428:	e7b1      	b.n	801138e <__sflush_r+0x1a>
 801142a:	89a3      	ldrh	r3, [r4, #12]
 801142c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011430:	81a3      	strh	r3, [r4, #12]
 8011432:	e7ad      	b.n	8011390 <__sflush_r+0x1c>
 8011434:	690f      	ldr	r7, [r1, #16]
 8011436:	2f00      	cmp	r7, #0
 8011438:	d0a9      	beq.n	801138e <__sflush_r+0x1a>
 801143a:	0793      	lsls	r3, r2, #30
 801143c:	680e      	ldr	r6, [r1, #0]
 801143e:	bf08      	it	eq
 8011440:	694b      	ldreq	r3, [r1, #20]
 8011442:	600f      	str	r7, [r1, #0]
 8011444:	bf18      	it	ne
 8011446:	2300      	movne	r3, #0
 8011448:	eba6 0807 	sub.w	r8, r6, r7
 801144c:	608b      	str	r3, [r1, #8]
 801144e:	f1b8 0f00 	cmp.w	r8, #0
 8011452:	dd9c      	ble.n	801138e <__sflush_r+0x1a>
 8011454:	6a21      	ldr	r1, [r4, #32]
 8011456:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011458:	4643      	mov	r3, r8
 801145a:	463a      	mov	r2, r7
 801145c:	4628      	mov	r0, r5
 801145e:	47b0      	blx	r6
 8011460:	2800      	cmp	r0, #0
 8011462:	dc06      	bgt.n	8011472 <__sflush_r+0xfe>
 8011464:	89a3      	ldrh	r3, [r4, #12]
 8011466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801146a:	81a3      	strh	r3, [r4, #12]
 801146c:	f04f 30ff 	mov.w	r0, #4294967295
 8011470:	e78e      	b.n	8011390 <__sflush_r+0x1c>
 8011472:	4407      	add	r7, r0
 8011474:	eba8 0800 	sub.w	r8, r8, r0
 8011478:	e7e9      	b.n	801144e <__sflush_r+0xda>
 801147a:	bf00      	nop
 801147c:	20400001 	.word	0x20400001

08011480 <_fflush_r>:
 8011480:	b538      	push	{r3, r4, r5, lr}
 8011482:	690b      	ldr	r3, [r1, #16]
 8011484:	4605      	mov	r5, r0
 8011486:	460c      	mov	r4, r1
 8011488:	b913      	cbnz	r3, 8011490 <_fflush_r+0x10>
 801148a:	2500      	movs	r5, #0
 801148c:	4628      	mov	r0, r5
 801148e:	bd38      	pop	{r3, r4, r5, pc}
 8011490:	b118      	cbz	r0, 801149a <_fflush_r+0x1a>
 8011492:	6983      	ldr	r3, [r0, #24]
 8011494:	b90b      	cbnz	r3, 801149a <_fflush_r+0x1a>
 8011496:	f000 f887 	bl	80115a8 <__sinit>
 801149a:	4b14      	ldr	r3, [pc, #80]	; (80114ec <_fflush_r+0x6c>)
 801149c:	429c      	cmp	r4, r3
 801149e:	d11b      	bne.n	80114d8 <_fflush_r+0x58>
 80114a0:	686c      	ldr	r4, [r5, #4]
 80114a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d0ef      	beq.n	801148a <_fflush_r+0xa>
 80114aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80114ac:	07d0      	lsls	r0, r2, #31
 80114ae:	d404      	bmi.n	80114ba <_fflush_r+0x3a>
 80114b0:	0599      	lsls	r1, r3, #22
 80114b2:	d402      	bmi.n	80114ba <_fflush_r+0x3a>
 80114b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80114b6:	f000 f915 	bl	80116e4 <__retarget_lock_acquire_recursive>
 80114ba:	4628      	mov	r0, r5
 80114bc:	4621      	mov	r1, r4
 80114be:	f7ff ff59 	bl	8011374 <__sflush_r>
 80114c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80114c4:	07da      	lsls	r2, r3, #31
 80114c6:	4605      	mov	r5, r0
 80114c8:	d4e0      	bmi.n	801148c <_fflush_r+0xc>
 80114ca:	89a3      	ldrh	r3, [r4, #12]
 80114cc:	059b      	lsls	r3, r3, #22
 80114ce:	d4dd      	bmi.n	801148c <_fflush_r+0xc>
 80114d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80114d2:	f000 f908 	bl	80116e6 <__retarget_lock_release_recursive>
 80114d6:	e7d9      	b.n	801148c <_fflush_r+0xc>
 80114d8:	4b05      	ldr	r3, [pc, #20]	; (80114f0 <_fflush_r+0x70>)
 80114da:	429c      	cmp	r4, r3
 80114dc:	d101      	bne.n	80114e2 <_fflush_r+0x62>
 80114de:	68ac      	ldr	r4, [r5, #8]
 80114e0:	e7df      	b.n	80114a2 <_fflush_r+0x22>
 80114e2:	4b04      	ldr	r3, [pc, #16]	; (80114f4 <_fflush_r+0x74>)
 80114e4:	429c      	cmp	r4, r3
 80114e6:	bf08      	it	eq
 80114e8:	68ec      	ldreq	r4, [r5, #12]
 80114ea:	e7da      	b.n	80114a2 <_fflush_r+0x22>
 80114ec:	08014334 	.word	0x08014334
 80114f0:	08014354 	.word	0x08014354
 80114f4:	08014314 	.word	0x08014314

080114f8 <std>:
 80114f8:	2300      	movs	r3, #0
 80114fa:	b510      	push	{r4, lr}
 80114fc:	4604      	mov	r4, r0
 80114fe:	e9c0 3300 	strd	r3, r3, [r0]
 8011502:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011506:	6083      	str	r3, [r0, #8]
 8011508:	8181      	strh	r1, [r0, #12]
 801150a:	6643      	str	r3, [r0, #100]	; 0x64
 801150c:	81c2      	strh	r2, [r0, #14]
 801150e:	6183      	str	r3, [r0, #24]
 8011510:	4619      	mov	r1, r3
 8011512:	2208      	movs	r2, #8
 8011514:	305c      	adds	r0, #92	; 0x5c
 8011516:	f7fd fb69 	bl	800ebec <memset>
 801151a:	4b05      	ldr	r3, [pc, #20]	; (8011530 <std+0x38>)
 801151c:	6263      	str	r3, [r4, #36]	; 0x24
 801151e:	4b05      	ldr	r3, [pc, #20]	; (8011534 <std+0x3c>)
 8011520:	62a3      	str	r3, [r4, #40]	; 0x28
 8011522:	4b05      	ldr	r3, [pc, #20]	; (8011538 <std+0x40>)
 8011524:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011526:	4b05      	ldr	r3, [pc, #20]	; (801153c <std+0x44>)
 8011528:	6224      	str	r4, [r4, #32]
 801152a:	6323      	str	r3, [r4, #48]	; 0x30
 801152c:	bd10      	pop	{r4, pc}
 801152e:	bf00      	nop
 8011530:	0801184d 	.word	0x0801184d
 8011534:	0801186f 	.word	0x0801186f
 8011538:	080118a7 	.word	0x080118a7
 801153c:	080118cb 	.word	0x080118cb

08011540 <_cleanup_r>:
 8011540:	4901      	ldr	r1, [pc, #4]	; (8011548 <_cleanup_r+0x8>)
 8011542:	f000 b8af 	b.w	80116a4 <_fwalk_reent>
 8011546:	bf00      	nop
 8011548:	08011481 	.word	0x08011481

0801154c <__sfmoreglue>:
 801154c:	b570      	push	{r4, r5, r6, lr}
 801154e:	2268      	movs	r2, #104	; 0x68
 8011550:	1e4d      	subs	r5, r1, #1
 8011552:	4355      	muls	r5, r2
 8011554:	460e      	mov	r6, r1
 8011556:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801155a:	f7ff fa65 	bl	8010a28 <_malloc_r>
 801155e:	4604      	mov	r4, r0
 8011560:	b140      	cbz	r0, 8011574 <__sfmoreglue+0x28>
 8011562:	2100      	movs	r1, #0
 8011564:	e9c0 1600 	strd	r1, r6, [r0]
 8011568:	300c      	adds	r0, #12
 801156a:	60a0      	str	r0, [r4, #8]
 801156c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011570:	f7fd fb3c 	bl	800ebec <memset>
 8011574:	4620      	mov	r0, r4
 8011576:	bd70      	pop	{r4, r5, r6, pc}

08011578 <__sfp_lock_acquire>:
 8011578:	4801      	ldr	r0, [pc, #4]	; (8011580 <__sfp_lock_acquire+0x8>)
 801157a:	f000 b8b3 	b.w	80116e4 <__retarget_lock_acquire_recursive>
 801157e:	bf00      	nop
 8011580:	20006881 	.word	0x20006881

08011584 <__sfp_lock_release>:
 8011584:	4801      	ldr	r0, [pc, #4]	; (801158c <__sfp_lock_release+0x8>)
 8011586:	f000 b8ae 	b.w	80116e6 <__retarget_lock_release_recursive>
 801158a:	bf00      	nop
 801158c:	20006881 	.word	0x20006881

08011590 <__sinit_lock_acquire>:
 8011590:	4801      	ldr	r0, [pc, #4]	; (8011598 <__sinit_lock_acquire+0x8>)
 8011592:	f000 b8a7 	b.w	80116e4 <__retarget_lock_acquire_recursive>
 8011596:	bf00      	nop
 8011598:	20006882 	.word	0x20006882

0801159c <__sinit_lock_release>:
 801159c:	4801      	ldr	r0, [pc, #4]	; (80115a4 <__sinit_lock_release+0x8>)
 801159e:	f000 b8a2 	b.w	80116e6 <__retarget_lock_release_recursive>
 80115a2:	bf00      	nop
 80115a4:	20006882 	.word	0x20006882

080115a8 <__sinit>:
 80115a8:	b510      	push	{r4, lr}
 80115aa:	4604      	mov	r4, r0
 80115ac:	f7ff fff0 	bl	8011590 <__sinit_lock_acquire>
 80115b0:	69a3      	ldr	r3, [r4, #24]
 80115b2:	b11b      	cbz	r3, 80115bc <__sinit+0x14>
 80115b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80115b8:	f7ff bff0 	b.w	801159c <__sinit_lock_release>
 80115bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80115c0:	6523      	str	r3, [r4, #80]	; 0x50
 80115c2:	4b13      	ldr	r3, [pc, #76]	; (8011610 <__sinit+0x68>)
 80115c4:	4a13      	ldr	r2, [pc, #76]	; (8011614 <__sinit+0x6c>)
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80115ca:	42a3      	cmp	r3, r4
 80115cc:	bf04      	itt	eq
 80115ce:	2301      	moveq	r3, #1
 80115d0:	61a3      	streq	r3, [r4, #24]
 80115d2:	4620      	mov	r0, r4
 80115d4:	f000 f820 	bl	8011618 <__sfp>
 80115d8:	6060      	str	r0, [r4, #4]
 80115da:	4620      	mov	r0, r4
 80115dc:	f000 f81c 	bl	8011618 <__sfp>
 80115e0:	60a0      	str	r0, [r4, #8]
 80115e2:	4620      	mov	r0, r4
 80115e4:	f000 f818 	bl	8011618 <__sfp>
 80115e8:	2200      	movs	r2, #0
 80115ea:	60e0      	str	r0, [r4, #12]
 80115ec:	2104      	movs	r1, #4
 80115ee:	6860      	ldr	r0, [r4, #4]
 80115f0:	f7ff ff82 	bl	80114f8 <std>
 80115f4:	68a0      	ldr	r0, [r4, #8]
 80115f6:	2201      	movs	r2, #1
 80115f8:	2109      	movs	r1, #9
 80115fa:	f7ff ff7d 	bl	80114f8 <std>
 80115fe:	68e0      	ldr	r0, [r4, #12]
 8011600:	2202      	movs	r2, #2
 8011602:	2112      	movs	r1, #18
 8011604:	f7ff ff78 	bl	80114f8 <std>
 8011608:	2301      	movs	r3, #1
 801160a:	61a3      	str	r3, [r4, #24]
 801160c:	e7d2      	b.n	80115b4 <__sinit+0xc>
 801160e:	bf00      	nop
 8011610:	08013f9c 	.word	0x08013f9c
 8011614:	08011541 	.word	0x08011541

08011618 <__sfp>:
 8011618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801161a:	4607      	mov	r7, r0
 801161c:	f7ff ffac 	bl	8011578 <__sfp_lock_acquire>
 8011620:	4b1e      	ldr	r3, [pc, #120]	; (801169c <__sfp+0x84>)
 8011622:	681e      	ldr	r6, [r3, #0]
 8011624:	69b3      	ldr	r3, [r6, #24]
 8011626:	b913      	cbnz	r3, 801162e <__sfp+0x16>
 8011628:	4630      	mov	r0, r6
 801162a:	f7ff ffbd 	bl	80115a8 <__sinit>
 801162e:	3648      	adds	r6, #72	; 0x48
 8011630:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011634:	3b01      	subs	r3, #1
 8011636:	d503      	bpl.n	8011640 <__sfp+0x28>
 8011638:	6833      	ldr	r3, [r6, #0]
 801163a:	b30b      	cbz	r3, 8011680 <__sfp+0x68>
 801163c:	6836      	ldr	r6, [r6, #0]
 801163e:	e7f7      	b.n	8011630 <__sfp+0x18>
 8011640:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011644:	b9d5      	cbnz	r5, 801167c <__sfp+0x64>
 8011646:	4b16      	ldr	r3, [pc, #88]	; (80116a0 <__sfp+0x88>)
 8011648:	60e3      	str	r3, [r4, #12]
 801164a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801164e:	6665      	str	r5, [r4, #100]	; 0x64
 8011650:	f000 f847 	bl	80116e2 <__retarget_lock_init_recursive>
 8011654:	f7ff ff96 	bl	8011584 <__sfp_lock_release>
 8011658:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801165c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011660:	6025      	str	r5, [r4, #0]
 8011662:	61a5      	str	r5, [r4, #24]
 8011664:	2208      	movs	r2, #8
 8011666:	4629      	mov	r1, r5
 8011668:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801166c:	f7fd fabe 	bl	800ebec <memset>
 8011670:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011674:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011678:	4620      	mov	r0, r4
 801167a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801167c:	3468      	adds	r4, #104	; 0x68
 801167e:	e7d9      	b.n	8011634 <__sfp+0x1c>
 8011680:	2104      	movs	r1, #4
 8011682:	4638      	mov	r0, r7
 8011684:	f7ff ff62 	bl	801154c <__sfmoreglue>
 8011688:	4604      	mov	r4, r0
 801168a:	6030      	str	r0, [r6, #0]
 801168c:	2800      	cmp	r0, #0
 801168e:	d1d5      	bne.n	801163c <__sfp+0x24>
 8011690:	f7ff ff78 	bl	8011584 <__sfp_lock_release>
 8011694:	230c      	movs	r3, #12
 8011696:	603b      	str	r3, [r7, #0]
 8011698:	e7ee      	b.n	8011678 <__sfp+0x60>
 801169a:	bf00      	nop
 801169c:	08013f9c 	.word	0x08013f9c
 80116a0:	ffff0001 	.word	0xffff0001

080116a4 <_fwalk_reent>:
 80116a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116a8:	4606      	mov	r6, r0
 80116aa:	4688      	mov	r8, r1
 80116ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80116b0:	2700      	movs	r7, #0
 80116b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80116b6:	f1b9 0901 	subs.w	r9, r9, #1
 80116ba:	d505      	bpl.n	80116c8 <_fwalk_reent+0x24>
 80116bc:	6824      	ldr	r4, [r4, #0]
 80116be:	2c00      	cmp	r4, #0
 80116c0:	d1f7      	bne.n	80116b2 <_fwalk_reent+0xe>
 80116c2:	4638      	mov	r0, r7
 80116c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80116c8:	89ab      	ldrh	r3, [r5, #12]
 80116ca:	2b01      	cmp	r3, #1
 80116cc:	d907      	bls.n	80116de <_fwalk_reent+0x3a>
 80116ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80116d2:	3301      	adds	r3, #1
 80116d4:	d003      	beq.n	80116de <_fwalk_reent+0x3a>
 80116d6:	4629      	mov	r1, r5
 80116d8:	4630      	mov	r0, r6
 80116da:	47c0      	blx	r8
 80116dc:	4307      	orrs	r7, r0
 80116de:	3568      	adds	r5, #104	; 0x68
 80116e0:	e7e9      	b.n	80116b6 <_fwalk_reent+0x12>

080116e2 <__retarget_lock_init_recursive>:
 80116e2:	4770      	bx	lr

080116e4 <__retarget_lock_acquire_recursive>:
 80116e4:	4770      	bx	lr

080116e6 <__retarget_lock_release_recursive>:
 80116e6:	4770      	bx	lr

080116e8 <__swhatbuf_r>:
 80116e8:	b570      	push	{r4, r5, r6, lr}
 80116ea:	460e      	mov	r6, r1
 80116ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116f0:	2900      	cmp	r1, #0
 80116f2:	b096      	sub	sp, #88	; 0x58
 80116f4:	4614      	mov	r4, r2
 80116f6:	461d      	mov	r5, r3
 80116f8:	da08      	bge.n	801170c <__swhatbuf_r+0x24>
 80116fa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80116fe:	2200      	movs	r2, #0
 8011700:	602a      	str	r2, [r5, #0]
 8011702:	061a      	lsls	r2, r3, #24
 8011704:	d410      	bmi.n	8011728 <__swhatbuf_r+0x40>
 8011706:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801170a:	e00e      	b.n	801172a <__swhatbuf_r+0x42>
 801170c:	466a      	mov	r2, sp
 801170e:	f000 f903 	bl	8011918 <_fstat_r>
 8011712:	2800      	cmp	r0, #0
 8011714:	dbf1      	blt.n	80116fa <__swhatbuf_r+0x12>
 8011716:	9a01      	ldr	r2, [sp, #4]
 8011718:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801171c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011720:	425a      	negs	r2, r3
 8011722:	415a      	adcs	r2, r3
 8011724:	602a      	str	r2, [r5, #0]
 8011726:	e7ee      	b.n	8011706 <__swhatbuf_r+0x1e>
 8011728:	2340      	movs	r3, #64	; 0x40
 801172a:	2000      	movs	r0, #0
 801172c:	6023      	str	r3, [r4, #0]
 801172e:	b016      	add	sp, #88	; 0x58
 8011730:	bd70      	pop	{r4, r5, r6, pc}
	...

08011734 <__smakebuf_r>:
 8011734:	898b      	ldrh	r3, [r1, #12]
 8011736:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011738:	079d      	lsls	r5, r3, #30
 801173a:	4606      	mov	r6, r0
 801173c:	460c      	mov	r4, r1
 801173e:	d507      	bpl.n	8011750 <__smakebuf_r+0x1c>
 8011740:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011744:	6023      	str	r3, [r4, #0]
 8011746:	6123      	str	r3, [r4, #16]
 8011748:	2301      	movs	r3, #1
 801174a:	6163      	str	r3, [r4, #20]
 801174c:	b002      	add	sp, #8
 801174e:	bd70      	pop	{r4, r5, r6, pc}
 8011750:	ab01      	add	r3, sp, #4
 8011752:	466a      	mov	r2, sp
 8011754:	f7ff ffc8 	bl	80116e8 <__swhatbuf_r>
 8011758:	9900      	ldr	r1, [sp, #0]
 801175a:	4605      	mov	r5, r0
 801175c:	4630      	mov	r0, r6
 801175e:	f7ff f963 	bl	8010a28 <_malloc_r>
 8011762:	b948      	cbnz	r0, 8011778 <__smakebuf_r+0x44>
 8011764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011768:	059a      	lsls	r2, r3, #22
 801176a:	d4ef      	bmi.n	801174c <__smakebuf_r+0x18>
 801176c:	f023 0303 	bic.w	r3, r3, #3
 8011770:	f043 0302 	orr.w	r3, r3, #2
 8011774:	81a3      	strh	r3, [r4, #12]
 8011776:	e7e3      	b.n	8011740 <__smakebuf_r+0xc>
 8011778:	4b0d      	ldr	r3, [pc, #52]	; (80117b0 <__smakebuf_r+0x7c>)
 801177a:	62b3      	str	r3, [r6, #40]	; 0x28
 801177c:	89a3      	ldrh	r3, [r4, #12]
 801177e:	6020      	str	r0, [r4, #0]
 8011780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011784:	81a3      	strh	r3, [r4, #12]
 8011786:	9b00      	ldr	r3, [sp, #0]
 8011788:	6163      	str	r3, [r4, #20]
 801178a:	9b01      	ldr	r3, [sp, #4]
 801178c:	6120      	str	r0, [r4, #16]
 801178e:	b15b      	cbz	r3, 80117a8 <__smakebuf_r+0x74>
 8011790:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011794:	4630      	mov	r0, r6
 8011796:	f000 f8d1 	bl	801193c <_isatty_r>
 801179a:	b128      	cbz	r0, 80117a8 <__smakebuf_r+0x74>
 801179c:	89a3      	ldrh	r3, [r4, #12]
 801179e:	f023 0303 	bic.w	r3, r3, #3
 80117a2:	f043 0301 	orr.w	r3, r3, #1
 80117a6:	81a3      	strh	r3, [r4, #12]
 80117a8:	89a0      	ldrh	r0, [r4, #12]
 80117aa:	4305      	orrs	r5, r0
 80117ac:	81a5      	strh	r5, [r4, #12]
 80117ae:	e7cd      	b.n	801174c <__smakebuf_r+0x18>
 80117b0:	08011541 	.word	0x08011541

080117b4 <_malloc_usable_size_r>:
 80117b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117b8:	1f18      	subs	r0, r3, #4
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	bfbc      	itt	lt
 80117be:	580b      	ldrlt	r3, [r1, r0]
 80117c0:	18c0      	addlt	r0, r0, r3
 80117c2:	4770      	bx	lr

080117c4 <_raise_r>:
 80117c4:	291f      	cmp	r1, #31
 80117c6:	b538      	push	{r3, r4, r5, lr}
 80117c8:	4604      	mov	r4, r0
 80117ca:	460d      	mov	r5, r1
 80117cc:	d904      	bls.n	80117d8 <_raise_r+0x14>
 80117ce:	2316      	movs	r3, #22
 80117d0:	6003      	str	r3, [r0, #0]
 80117d2:	f04f 30ff 	mov.w	r0, #4294967295
 80117d6:	bd38      	pop	{r3, r4, r5, pc}
 80117d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80117da:	b112      	cbz	r2, 80117e2 <_raise_r+0x1e>
 80117dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80117e0:	b94b      	cbnz	r3, 80117f6 <_raise_r+0x32>
 80117e2:	4620      	mov	r0, r4
 80117e4:	f000 f830 	bl	8011848 <_getpid_r>
 80117e8:	462a      	mov	r2, r5
 80117ea:	4601      	mov	r1, r0
 80117ec:	4620      	mov	r0, r4
 80117ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80117f2:	f000 b817 	b.w	8011824 <_kill_r>
 80117f6:	2b01      	cmp	r3, #1
 80117f8:	d00a      	beq.n	8011810 <_raise_r+0x4c>
 80117fa:	1c59      	adds	r1, r3, #1
 80117fc:	d103      	bne.n	8011806 <_raise_r+0x42>
 80117fe:	2316      	movs	r3, #22
 8011800:	6003      	str	r3, [r0, #0]
 8011802:	2001      	movs	r0, #1
 8011804:	e7e7      	b.n	80117d6 <_raise_r+0x12>
 8011806:	2400      	movs	r4, #0
 8011808:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801180c:	4628      	mov	r0, r5
 801180e:	4798      	blx	r3
 8011810:	2000      	movs	r0, #0
 8011812:	e7e0      	b.n	80117d6 <_raise_r+0x12>

08011814 <raise>:
 8011814:	4b02      	ldr	r3, [pc, #8]	; (8011820 <raise+0xc>)
 8011816:	4601      	mov	r1, r0
 8011818:	6818      	ldr	r0, [r3, #0]
 801181a:	f7ff bfd3 	b.w	80117c4 <_raise_r>
 801181e:	bf00      	nop
 8011820:	2000001c 	.word	0x2000001c

08011824 <_kill_r>:
 8011824:	b538      	push	{r3, r4, r5, lr}
 8011826:	4d07      	ldr	r5, [pc, #28]	; (8011844 <_kill_r+0x20>)
 8011828:	2300      	movs	r3, #0
 801182a:	4604      	mov	r4, r0
 801182c:	4608      	mov	r0, r1
 801182e:	4611      	mov	r1, r2
 8011830:	602b      	str	r3, [r5, #0]
 8011832:	f7f2 fbad 	bl	8003f90 <_kill>
 8011836:	1c43      	adds	r3, r0, #1
 8011838:	d102      	bne.n	8011840 <_kill_r+0x1c>
 801183a:	682b      	ldr	r3, [r5, #0]
 801183c:	b103      	cbz	r3, 8011840 <_kill_r+0x1c>
 801183e:	6023      	str	r3, [r4, #0]
 8011840:	bd38      	pop	{r3, r4, r5, pc}
 8011842:	bf00      	nop
 8011844:	2000687c 	.word	0x2000687c

08011848 <_getpid_r>:
 8011848:	f7f2 bb9a 	b.w	8003f80 <_getpid>

0801184c <__sread>:
 801184c:	b510      	push	{r4, lr}
 801184e:	460c      	mov	r4, r1
 8011850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011854:	f000 f894 	bl	8011980 <_read_r>
 8011858:	2800      	cmp	r0, #0
 801185a:	bfab      	itete	ge
 801185c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801185e:	89a3      	ldrhlt	r3, [r4, #12]
 8011860:	181b      	addge	r3, r3, r0
 8011862:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011866:	bfac      	ite	ge
 8011868:	6563      	strge	r3, [r4, #84]	; 0x54
 801186a:	81a3      	strhlt	r3, [r4, #12]
 801186c:	bd10      	pop	{r4, pc}

0801186e <__swrite>:
 801186e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011872:	461f      	mov	r7, r3
 8011874:	898b      	ldrh	r3, [r1, #12]
 8011876:	05db      	lsls	r3, r3, #23
 8011878:	4605      	mov	r5, r0
 801187a:	460c      	mov	r4, r1
 801187c:	4616      	mov	r6, r2
 801187e:	d505      	bpl.n	801188c <__swrite+0x1e>
 8011880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011884:	2302      	movs	r3, #2
 8011886:	2200      	movs	r2, #0
 8011888:	f000 f868 	bl	801195c <_lseek_r>
 801188c:	89a3      	ldrh	r3, [r4, #12]
 801188e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011892:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011896:	81a3      	strh	r3, [r4, #12]
 8011898:	4632      	mov	r2, r6
 801189a:	463b      	mov	r3, r7
 801189c:	4628      	mov	r0, r5
 801189e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80118a2:	f000 b817 	b.w	80118d4 <_write_r>

080118a6 <__sseek>:
 80118a6:	b510      	push	{r4, lr}
 80118a8:	460c      	mov	r4, r1
 80118aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118ae:	f000 f855 	bl	801195c <_lseek_r>
 80118b2:	1c43      	adds	r3, r0, #1
 80118b4:	89a3      	ldrh	r3, [r4, #12]
 80118b6:	bf15      	itete	ne
 80118b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80118ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80118be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80118c2:	81a3      	strheq	r3, [r4, #12]
 80118c4:	bf18      	it	ne
 80118c6:	81a3      	strhne	r3, [r4, #12]
 80118c8:	bd10      	pop	{r4, pc}

080118ca <__sclose>:
 80118ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118ce:	f000 b813 	b.w	80118f8 <_close_r>
	...

080118d4 <_write_r>:
 80118d4:	b538      	push	{r3, r4, r5, lr}
 80118d6:	4d07      	ldr	r5, [pc, #28]	; (80118f4 <_write_r+0x20>)
 80118d8:	4604      	mov	r4, r0
 80118da:	4608      	mov	r0, r1
 80118dc:	4611      	mov	r1, r2
 80118de:	2200      	movs	r2, #0
 80118e0:	602a      	str	r2, [r5, #0]
 80118e2:	461a      	mov	r2, r3
 80118e4:	f7f2 fb8b 	bl	8003ffe <_write>
 80118e8:	1c43      	adds	r3, r0, #1
 80118ea:	d102      	bne.n	80118f2 <_write_r+0x1e>
 80118ec:	682b      	ldr	r3, [r5, #0]
 80118ee:	b103      	cbz	r3, 80118f2 <_write_r+0x1e>
 80118f0:	6023      	str	r3, [r4, #0]
 80118f2:	bd38      	pop	{r3, r4, r5, pc}
 80118f4:	2000687c 	.word	0x2000687c

080118f8 <_close_r>:
 80118f8:	b538      	push	{r3, r4, r5, lr}
 80118fa:	4d06      	ldr	r5, [pc, #24]	; (8011914 <_close_r+0x1c>)
 80118fc:	2300      	movs	r3, #0
 80118fe:	4604      	mov	r4, r0
 8011900:	4608      	mov	r0, r1
 8011902:	602b      	str	r3, [r5, #0]
 8011904:	f7f2 fb97 	bl	8004036 <_close>
 8011908:	1c43      	adds	r3, r0, #1
 801190a:	d102      	bne.n	8011912 <_close_r+0x1a>
 801190c:	682b      	ldr	r3, [r5, #0]
 801190e:	b103      	cbz	r3, 8011912 <_close_r+0x1a>
 8011910:	6023      	str	r3, [r4, #0]
 8011912:	bd38      	pop	{r3, r4, r5, pc}
 8011914:	2000687c 	.word	0x2000687c

08011918 <_fstat_r>:
 8011918:	b538      	push	{r3, r4, r5, lr}
 801191a:	4d07      	ldr	r5, [pc, #28]	; (8011938 <_fstat_r+0x20>)
 801191c:	2300      	movs	r3, #0
 801191e:	4604      	mov	r4, r0
 8011920:	4608      	mov	r0, r1
 8011922:	4611      	mov	r1, r2
 8011924:	602b      	str	r3, [r5, #0]
 8011926:	f7f2 fb92 	bl	800404e <_fstat>
 801192a:	1c43      	adds	r3, r0, #1
 801192c:	d102      	bne.n	8011934 <_fstat_r+0x1c>
 801192e:	682b      	ldr	r3, [r5, #0]
 8011930:	b103      	cbz	r3, 8011934 <_fstat_r+0x1c>
 8011932:	6023      	str	r3, [r4, #0]
 8011934:	bd38      	pop	{r3, r4, r5, pc}
 8011936:	bf00      	nop
 8011938:	2000687c 	.word	0x2000687c

0801193c <_isatty_r>:
 801193c:	b538      	push	{r3, r4, r5, lr}
 801193e:	4d06      	ldr	r5, [pc, #24]	; (8011958 <_isatty_r+0x1c>)
 8011940:	2300      	movs	r3, #0
 8011942:	4604      	mov	r4, r0
 8011944:	4608      	mov	r0, r1
 8011946:	602b      	str	r3, [r5, #0]
 8011948:	f7f2 fb91 	bl	800406e <_isatty>
 801194c:	1c43      	adds	r3, r0, #1
 801194e:	d102      	bne.n	8011956 <_isatty_r+0x1a>
 8011950:	682b      	ldr	r3, [r5, #0]
 8011952:	b103      	cbz	r3, 8011956 <_isatty_r+0x1a>
 8011954:	6023      	str	r3, [r4, #0]
 8011956:	bd38      	pop	{r3, r4, r5, pc}
 8011958:	2000687c 	.word	0x2000687c

0801195c <_lseek_r>:
 801195c:	b538      	push	{r3, r4, r5, lr}
 801195e:	4d07      	ldr	r5, [pc, #28]	; (801197c <_lseek_r+0x20>)
 8011960:	4604      	mov	r4, r0
 8011962:	4608      	mov	r0, r1
 8011964:	4611      	mov	r1, r2
 8011966:	2200      	movs	r2, #0
 8011968:	602a      	str	r2, [r5, #0]
 801196a:	461a      	mov	r2, r3
 801196c:	f7f2 fb8a 	bl	8004084 <_lseek>
 8011970:	1c43      	adds	r3, r0, #1
 8011972:	d102      	bne.n	801197a <_lseek_r+0x1e>
 8011974:	682b      	ldr	r3, [r5, #0]
 8011976:	b103      	cbz	r3, 801197a <_lseek_r+0x1e>
 8011978:	6023      	str	r3, [r4, #0]
 801197a:	bd38      	pop	{r3, r4, r5, pc}
 801197c:	2000687c 	.word	0x2000687c

08011980 <_read_r>:
 8011980:	b538      	push	{r3, r4, r5, lr}
 8011982:	4d07      	ldr	r5, [pc, #28]	; (80119a0 <_read_r+0x20>)
 8011984:	4604      	mov	r4, r0
 8011986:	4608      	mov	r0, r1
 8011988:	4611      	mov	r1, r2
 801198a:	2200      	movs	r2, #0
 801198c:	602a      	str	r2, [r5, #0]
 801198e:	461a      	mov	r2, r3
 8011990:	f7f2 fb18 	bl	8003fc4 <_read>
 8011994:	1c43      	adds	r3, r0, #1
 8011996:	d102      	bne.n	801199e <_read_r+0x1e>
 8011998:	682b      	ldr	r3, [r5, #0]
 801199a:	b103      	cbz	r3, 801199e <_read_r+0x1e>
 801199c:	6023      	str	r3, [r4, #0]
 801199e:	bd38      	pop	{r3, r4, r5, pc}
 80119a0:	2000687c 	.word	0x2000687c

080119a4 <sinf>:
 80119a4:	ee10 3a10 	vmov	r3, s0
 80119a8:	b507      	push	{r0, r1, r2, lr}
 80119aa:	4a1f      	ldr	r2, [pc, #124]	; (8011a28 <sinf+0x84>)
 80119ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80119b0:	4293      	cmp	r3, r2
 80119b2:	dc07      	bgt.n	80119c4 <sinf+0x20>
 80119b4:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8011a2c <sinf+0x88>
 80119b8:	2000      	movs	r0, #0
 80119ba:	b003      	add	sp, #12
 80119bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80119c0:	f001 bf78 	b.w	80138b4 <__kernel_sinf>
 80119c4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80119c8:	db04      	blt.n	80119d4 <sinf+0x30>
 80119ca:	ee30 0a40 	vsub.f32	s0, s0, s0
 80119ce:	b003      	add	sp, #12
 80119d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80119d4:	4668      	mov	r0, sp
 80119d6:	f001 fb57 	bl	8013088 <__ieee754_rem_pio2f>
 80119da:	f000 0003 	and.w	r0, r0, #3
 80119de:	2801      	cmp	r0, #1
 80119e0:	d00a      	beq.n	80119f8 <sinf+0x54>
 80119e2:	2802      	cmp	r0, #2
 80119e4:	d00f      	beq.n	8011a06 <sinf+0x62>
 80119e6:	b9c0      	cbnz	r0, 8011a1a <sinf+0x76>
 80119e8:	eddd 0a01 	vldr	s1, [sp, #4]
 80119ec:	ed9d 0a00 	vldr	s0, [sp]
 80119f0:	2001      	movs	r0, #1
 80119f2:	f001 ff5f 	bl	80138b4 <__kernel_sinf>
 80119f6:	e7ea      	b.n	80119ce <sinf+0x2a>
 80119f8:	eddd 0a01 	vldr	s1, [sp, #4]
 80119fc:	ed9d 0a00 	vldr	s0, [sp]
 8011a00:	f001 fc82 	bl	8013308 <__kernel_cosf>
 8011a04:	e7e3      	b.n	80119ce <sinf+0x2a>
 8011a06:	eddd 0a01 	vldr	s1, [sp, #4]
 8011a0a:	ed9d 0a00 	vldr	s0, [sp]
 8011a0e:	2001      	movs	r0, #1
 8011a10:	f001 ff50 	bl	80138b4 <__kernel_sinf>
 8011a14:	eeb1 0a40 	vneg.f32	s0, s0
 8011a18:	e7d9      	b.n	80119ce <sinf+0x2a>
 8011a1a:	eddd 0a01 	vldr	s1, [sp, #4]
 8011a1e:	ed9d 0a00 	vldr	s0, [sp]
 8011a22:	f001 fc71 	bl	8013308 <__kernel_cosf>
 8011a26:	e7f5      	b.n	8011a14 <sinf+0x70>
 8011a28:	3f490fd8 	.word	0x3f490fd8
 8011a2c:	00000000 	.word	0x00000000

08011a30 <pow>:
 8011a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a32:	ed2d 8b02 	vpush	{d8}
 8011a36:	eeb0 8a40 	vmov.f32	s16, s0
 8011a3a:	eef0 8a60 	vmov.f32	s17, s1
 8011a3e:	ec55 4b11 	vmov	r4, r5, d1
 8011a42:	f000 f8ed 	bl	8011c20 <__ieee754_pow>
 8011a46:	4622      	mov	r2, r4
 8011a48:	462b      	mov	r3, r5
 8011a4a:	4620      	mov	r0, r4
 8011a4c:	4629      	mov	r1, r5
 8011a4e:	ec57 6b10 	vmov	r6, r7, d0
 8011a52:	f7ef f86b 	bl	8000b2c <__aeabi_dcmpun>
 8011a56:	2800      	cmp	r0, #0
 8011a58:	d13b      	bne.n	8011ad2 <pow+0xa2>
 8011a5a:	ec51 0b18 	vmov	r0, r1, d8
 8011a5e:	2200      	movs	r2, #0
 8011a60:	2300      	movs	r3, #0
 8011a62:	f7ef f831 	bl	8000ac8 <__aeabi_dcmpeq>
 8011a66:	b1b8      	cbz	r0, 8011a98 <pow+0x68>
 8011a68:	2200      	movs	r2, #0
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	4620      	mov	r0, r4
 8011a6e:	4629      	mov	r1, r5
 8011a70:	f7ef f82a 	bl	8000ac8 <__aeabi_dcmpeq>
 8011a74:	2800      	cmp	r0, #0
 8011a76:	d146      	bne.n	8011b06 <pow+0xd6>
 8011a78:	ec45 4b10 	vmov	d0, r4, r5
 8011a7c:	f001 ffbd 	bl	80139fa <finite>
 8011a80:	b338      	cbz	r0, 8011ad2 <pow+0xa2>
 8011a82:	2200      	movs	r2, #0
 8011a84:	2300      	movs	r3, #0
 8011a86:	4620      	mov	r0, r4
 8011a88:	4629      	mov	r1, r5
 8011a8a:	f7ef f827 	bl	8000adc <__aeabi_dcmplt>
 8011a8e:	b300      	cbz	r0, 8011ad2 <pow+0xa2>
 8011a90:	f7fd f874 	bl	800eb7c <__errno>
 8011a94:	2322      	movs	r3, #34	; 0x22
 8011a96:	e01b      	b.n	8011ad0 <pow+0xa0>
 8011a98:	ec47 6b10 	vmov	d0, r6, r7
 8011a9c:	f001 ffad 	bl	80139fa <finite>
 8011aa0:	b9e0      	cbnz	r0, 8011adc <pow+0xac>
 8011aa2:	eeb0 0a48 	vmov.f32	s0, s16
 8011aa6:	eef0 0a68 	vmov.f32	s1, s17
 8011aaa:	f001 ffa6 	bl	80139fa <finite>
 8011aae:	b1a8      	cbz	r0, 8011adc <pow+0xac>
 8011ab0:	ec45 4b10 	vmov	d0, r4, r5
 8011ab4:	f001 ffa1 	bl	80139fa <finite>
 8011ab8:	b180      	cbz	r0, 8011adc <pow+0xac>
 8011aba:	4632      	mov	r2, r6
 8011abc:	463b      	mov	r3, r7
 8011abe:	4630      	mov	r0, r6
 8011ac0:	4639      	mov	r1, r7
 8011ac2:	f7ef f833 	bl	8000b2c <__aeabi_dcmpun>
 8011ac6:	2800      	cmp	r0, #0
 8011ac8:	d0e2      	beq.n	8011a90 <pow+0x60>
 8011aca:	f7fd f857 	bl	800eb7c <__errno>
 8011ace:	2321      	movs	r3, #33	; 0x21
 8011ad0:	6003      	str	r3, [r0, #0]
 8011ad2:	ecbd 8b02 	vpop	{d8}
 8011ad6:	ec47 6b10 	vmov	d0, r6, r7
 8011ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011adc:	2200      	movs	r2, #0
 8011ade:	2300      	movs	r3, #0
 8011ae0:	4630      	mov	r0, r6
 8011ae2:	4639      	mov	r1, r7
 8011ae4:	f7ee fff0 	bl	8000ac8 <__aeabi_dcmpeq>
 8011ae8:	2800      	cmp	r0, #0
 8011aea:	d0f2      	beq.n	8011ad2 <pow+0xa2>
 8011aec:	eeb0 0a48 	vmov.f32	s0, s16
 8011af0:	eef0 0a68 	vmov.f32	s1, s17
 8011af4:	f001 ff81 	bl	80139fa <finite>
 8011af8:	2800      	cmp	r0, #0
 8011afa:	d0ea      	beq.n	8011ad2 <pow+0xa2>
 8011afc:	ec45 4b10 	vmov	d0, r4, r5
 8011b00:	f001 ff7b 	bl	80139fa <finite>
 8011b04:	e7c3      	b.n	8011a8e <pow+0x5e>
 8011b06:	4f01      	ldr	r7, [pc, #4]	; (8011b0c <pow+0xdc>)
 8011b08:	2600      	movs	r6, #0
 8011b0a:	e7e2      	b.n	8011ad2 <pow+0xa2>
 8011b0c:	3ff00000 	.word	0x3ff00000

08011b10 <asinf>:
 8011b10:	b508      	push	{r3, lr}
 8011b12:	ed2d 8b02 	vpush	{d8}
 8011b16:	eeb0 8a40 	vmov.f32	s16, s0
 8011b1a:	f000 fe61 	bl	80127e0 <__ieee754_asinf>
 8011b1e:	eeb4 8a48 	vcmp.f32	s16, s16
 8011b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b26:	eef0 8a40 	vmov.f32	s17, s0
 8011b2a:	d615      	bvs.n	8011b58 <asinf+0x48>
 8011b2c:	eeb0 0a48 	vmov.f32	s0, s16
 8011b30:	f002 f8c8 	bl	8013cc4 <fabsf>
 8011b34:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011b38:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b40:	dd0a      	ble.n	8011b58 <asinf+0x48>
 8011b42:	f7fd f81b 	bl	800eb7c <__errno>
 8011b46:	ecbd 8b02 	vpop	{d8}
 8011b4a:	2321      	movs	r3, #33	; 0x21
 8011b4c:	6003      	str	r3, [r0, #0]
 8011b4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011b52:	4804      	ldr	r0, [pc, #16]	; (8011b64 <asinf+0x54>)
 8011b54:	f002 b90c 	b.w	8013d70 <nanf>
 8011b58:	eeb0 0a68 	vmov.f32	s0, s17
 8011b5c:	ecbd 8b02 	vpop	{d8}
 8011b60:	bd08      	pop	{r3, pc}
 8011b62:	bf00      	nop
 8011b64:	08014208 	.word	0x08014208

08011b68 <atan2f>:
 8011b68:	f000 bf20 	b.w	80129ac <__ieee754_atan2f>

08011b6c <powf>:
 8011b6c:	b508      	push	{r3, lr}
 8011b6e:	ed2d 8b04 	vpush	{d8-d9}
 8011b72:	eeb0 8a60 	vmov.f32	s16, s1
 8011b76:	eeb0 9a40 	vmov.f32	s18, s0
 8011b7a:	f000 ffb7 	bl	8012aec <__ieee754_powf>
 8011b7e:	eeb4 8a48 	vcmp.f32	s16, s16
 8011b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b86:	eef0 8a40 	vmov.f32	s17, s0
 8011b8a:	d63e      	bvs.n	8011c0a <powf+0x9e>
 8011b8c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8011b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b94:	d112      	bne.n	8011bbc <powf+0x50>
 8011b96:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8011b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b9e:	d039      	beq.n	8011c14 <powf+0xa8>
 8011ba0:	eeb0 0a48 	vmov.f32	s0, s16
 8011ba4:	f002 f895 	bl	8013cd2 <finitef>
 8011ba8:	b378      	cbz	r0, 8011c0a <powf+0x9e>
 8011baa:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb2:	d52a      	bpl.n	8011c0a <powf+0x9e>
 8011bb4:	f7fc ffe2 	bl	800eb7c <__errno>
 8011bb8:	2322      	movs	r3, #34	; 0x22
 8011bba:	e014      	b.n	8011be6 <powf+0x7a>
 8011bbc:	f002 f889 	bl	8013cd2 <finitef>
 8011bc0:	b998      	cbnz	r0, 8011bea <powf+0x7e>
 8011bc2:	eeb0 0a49 	vmov.f32	s0, s18
 8011bc6:	f002 f884 	bl	8013cd2 <finitef>
 8011bca:	b170      	cbz	r0, 8011bea <powf+0x7e>
 8011bcc:	eeb0 0a48 	vmov.f32	s0, s16
 8011bd0:	f002 f87f 	bl	8013cd2 <finitef>
 8011bd4:	b148      	cbz	r0, 8011bea <powf+0x7e>
 8011bd6:	eef4 8a68 	vcmp.f32	s17, s17
 8011bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bde:	d7e9      	bvc.n	8011bb4 <powf+0x48>
 8011be0:	f7fc ffcc 	bl	800eb7c <__errno>
 8011be4:	2321      	movs	r3, #33	; 0x21
 8011be6:	6003      	str	r3, [r0, #0]
 8011be8:	e00f      	b.n	8011c0a <powf+0x9e>
 8011bea:	eef5 8a40 	vcmp.f32	s17, #0.0
 8011bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bf2:	d10a      	bne.n	8011c0a <powf+0x9e>
 8011bf4:	eeb0 0a49 	vmov.f32	s0, s18
 8011bf8:	f002 f86b 	bl	8013cd2 <finitef>
 8011bfc:	b128      	cbz	r0, 8011c0a <powf+0x9e>
 8011bfe:	eeb0 0a48 	vmov.f32	s0, s16
 8011c02:	f002 f866 	bl	8013cd2 <finitef>
 8011c06:	2800      	cmp	r0, #0
 8011c08:	d1d4      	bne.n	8011bb4 <powf+0x48>
 8011c0a:	eeb0 0a68 	vmov.f32	s0, s17
 8011c0e:	ecbd 8b04 	vpop	{d8-d9}
 8011c12:	bd08      	pop	{r3, pc}
 8011c14:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8011c18:	e7f7      	b.n	8011c0a <powf+0x9e>
 8011c1a:	0000      	movs	r0, r0
 8011c1c:	0000      	movs	r0, r0
	...

08011c20 <__ieee754_pow>:
 8011c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c24:	ed2d 8b06 	vpush	{d8-d10}
 8011c28:	b089      	sub	sp, #36	; 0x24
 8011c2a:	ed8d 1b00 	vstr	d1, [sp]
 8011c2e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8011c32:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8011c36:	ea58 0102 	orrs.w	r1, r8, r2
 8011c3a:	ec57 6b10 	vmov	r6, r7, d0
 8011c3e:	d115      	bne.n	8011c6c <__ieee754_pow+0x4c>
 8011c40:	19b3      	adds	r3, r6, r6
 8011c42:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8011c46:	4152      	adcs	r2, r2
 8011c48:	4299      	cmp	r1, r3
 8011c4a:	4b89      	ldr	r3, [pc, #548]	; (8011e70 <__ieee754_pow+0x250>)
 8011c4c:	4193      	sbcs	r3, r2
 8011c4e:	f080 84d2 	bcs.w	80125f6 <__ieee754_pow+0x9d6>
 8011c52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c56:	4630      	mov	r0, r6
 8011c58:	4639      	mov	r1, r7
 8011c5a:	f7ee fb17 	bl	800028c <__adddf3>
 8011c5e:	ec41 0b10 	vmov	d0, r0, r1
 8011c62:	b009      	add	sp, #36	; 0x24
 8011c64:	ecbd 8b06 	vpop	{d8-d10}
 8011c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c6c:	4b81      	ldr	r3, [pc, #516]	; (8011e74 <__ieee754_pow+0x254>)
 8011c6e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8011c72:	429c      	cmp	r4, r3
 8011c74:	ee10 aa10 	vmov	sl, s0
 8011c78:	463d      	mov	r5, r7
 8011c7a:	dc06      	bgt.n	8011c8a <__ieee754_pow+0x6a>
 8011c7c:	d101      	bne.n	8011c82 <__ieee754_pow+0x62>
 8011c7e:	2e00      	cmp	r6, #0
 8011c80:	d1e7      	bne.n	8011c52 <__ieee754_pow+0x32>
 8011c82:	4598      	cmp	r8, r3
 8011c84:	dc01      	bgt.n	8011c8a <__ieee754_pow+0x6a>
 8011c86:	d10f      	bne.n	8011ca8 <__ieee754_pow+0x88>
 8011c88:	b172      	cbz	r2, 8011ca8 <__ieee754_pow+0x88>
 8011c8a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8011c8e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8011c92:	ea55 050a 	orrs.w	r5, r5, sl
 8011c96:	d1dc      	bne.n	8011c52 <__ieee754_pow+0x32>
 8011c98:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011c9c:	18db      	adds	r3, r3, r3
 8011c9e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8011ca2:	4152      	adcs	r2, r2
 8011ca4:	429d      	cmp	r5, r3
 8011ca6:	e7d0      	b.n	8011c4a <__ieee754_pow+0x2a>
 8011ca8:	2d00      	cmp	r5, #0
 8011caa:	da3b      	bge.n	8011d24 <__ieee754_pow+0x104>
 8011cac:	4b72      	ldr	r3, [pc, #456]	; (8011e78 <__ieee754_pow+0x258>)
 8011cae:	4598      	cmp	r8, r3
 8011cb0:	dc51      	bgt.n	8011d56 <__ieee754_pow+0x136>
 8011cb2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011cb6:	4598      	cmp	r8, r3
 8011cb8:	f340 84ac 	ble.w	8012614 <__ieee754_pow+0x9f4>
 8011cbc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011cc0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011cc4:	2b14      	cmp	r3, #20
 8011cc6:	dd0f      	ble.n	8011ce8 <__ieee754_pow+0xc8>
 8011cc8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011ccc:	fa22 f103 	lsr.w	r1, r2, r3
 8011cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8011cd4:	4293      	cmp	r3, r2
 8011cd6:	f040 849d 	bne.w	8012614 <__ieee754_pow+0x9f4>
 8011cda:	f001 0101 	and.w	r1, r1, #1
 8011cde:	f1c1 0302 	rsb	r3, r1, #2
 8011ce2:	9304      	str	r3, [sp, #16]
 8011ce4:	b182      	cbz	r2, 8011d08 <__ieee754_pow+0xe8>
 8011ce6:	e05f      	b.n	8011da8 <__ieee754_pow+0x188>
 8011ce8:	2a00      	cmp	r2, #0
 8011cea:	d15b      	bne.n	8011da4 <__ieee754_pow+0x184>
 8011cec:	f1c3 0314 	rsb	r3, r3, #20
 8011cf0:	fa48 f103 	asr.w	r1, r8, r3
 8011cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8011cf8:	4543      	cmp	r3, r8
 8011cfa:	f040 8488 	bne.w	801260e <__ieee754_pow+0x9ee>
 8011cfe:	f001 0101 	and.w	r1, r1, #1
 8011d02:	f1c1 0302 	rsb	r3, r1, #2
 8011d06:	9304      	str	r3, [sp, #16]
 8011d08:	4b5c      	ldr	r3, [pc, #368]	; (8011e7c <__ieee754_pow+0x25c>)
 8011d0a:	4598      	cmp	r8, r3
 8011d0c:	d132      	bne.n	8011d74 <__ieee754_pow+0x154>
 8011d0e:	f1b9 0f00 	cmp.w	r9, #0
 8011d12:	f280 8478 	bge.w	8012606 <__ieee754_pow+0x9e6>
 8011d16:	4959      	ldr	r1, [pc, #356]	; (8011e7c <__ieee754_pow+0x25c>)
 8011d18:	4632      	mov	r2, r6
 8011d1a:	463b      	mov	r3, r7
 8011d1c:	2000      	movs	r0, #0
 8011d1e:	f7ee fd95 	bl	800084c <__aeabi_ddiv>
 8011d22:	e79c      	b.n	8011c5e <__ieee754_pow+0x3e>
 8011d24:	2300      	movs	r3, #0
 8011d26:	9304      	str	r3, [sp, #16]
 8011d28:	2a00      	cmp	r2, #0
 8011d2a:	d13d      	bne.n	8011da8 <__ieee754_pow+0x188>
 8011d2c:	4b51      	ldr	r3, [pc, #324]	; (8011e74 <__ieee754_pow+0x254>)
 8011d2e:	4598      	cmp	r8, r3
 8011d30:	d1ea      	bne.n	8011d08 <__ieee754_pow+0xe8>
 8011d32:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011d36:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011d3a:	ea53 030a 	orrs.w	r3, r3, sl
 8011d3e:	f000 845a 	beq.w	80125f6 <__ieee754_pow+0x9d6>
 8011d42:	4b4f      	ldr	r3, [pc, #316]	; (8011e80 <__ieee754_pow+0x260>)
 8011d44:	429c      	cmp	r4, r3
 8011d46:	dd08      	ble.n	8011d5a <__ieee754_pow+0x13a>
 8011d48:	f1b9 0f00 	cmp.w	r9, #0
 8011d4c:	f2c0 8457 	blt.w	80125fe <__ieee754_pow+0x9de>
 8011d50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d54:	e783      	b.n	8011c5e <__ieee754_pow+0x3e>
 8011d56:	2302      	movs	r3, #2
 8011d58:	e7e5      	b.n	8011d26 <__ieee754_pow+0x106>
 8011d5a:	f1b9 0f00 	cmp.w	r9, #0
 8011d5e:	f04f 0000 	mov.w	r0, #0
 8011d62:	f04f 0100 	mov.w	r1, #0
 8011d66:	f6bf af7a 	bge.w	8011c5e <__ieee754_pow+0x3e>
 8011d6a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011d6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011d72:	e774      	b.n	8011c5e <__ieee754_pow+0x3e>
 8011d74:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011d78:	d106      	bne.n	8011d88 <__ieee754_pow+0x168>
 8011d7a:	4632      	mov	r2, r6
 8011d7c:	463b      	mov	r3, r7
 8011d7e:	4630      	mov	r0, r6
 8011d80:	4639      	mov	r1, r7
 8011d82:	f7ee fc39 	bl	80005f8 <__aeabi_dmul>
 8011d86:	e76a      	b.n	8011c5e <__ieee754_pow+0x3e>
 8011d88:	4b3e      	ldr	r3, [pc, #248]	; (8011e84 <__ieee754_pow+0x264>)
 8011d8a:	4599      	cmp	r9, r3
 8011d8c:	d10c      	bne.n	8011da8 <__ieee754_pow+0x188>
 8011d8e:	2d00      	cmp	r5, #0
 8011d90:	db0a      	blt.n	8011da8 <__ieee754_pow+0x188>
 8011d92:	ec47 6b10 	vmov	d0, r6, r7
 8011d96:	b009      	add	sp, #36	; 0x24
 8011d98:	ecbd 8b06 	vpop	{d8-d10}
 8011d9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011da0:	f000 bc6c 	b.w	801267c <__ieee754_sqrt>
 8011da4:	2300      	movs	r3, #0
 8011da6:	9304      	str	r3, [sp, #16]
 8011da8:	ec47 6b10 	vmov	d0, r6, r7
 8011dac:	f001 fe1c 	bl	80139e8 <fabs>
 8011db0:	ec51 0b10 	vmov	r0, r1, d0
 8011db4:	f1ba 0f00 	cmp.w	sl, #0
 8011db8:	d129      	bne.n	8011e0e <__ieee754_pow+0x1ee>
 8011dba:	b124      	cbz	r4, 8011dc6 <__ieee754_pow+0x1a6>
 8011dbc:	4b2f      	ldr	r3, [pc, #188]	; (8011e7c <__ieee754_pow+0x25c>)
 8011dbe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	d123      	bne.n	8011e0e <__ieee754_pow+0x1ee>
 8011dc6:	f1b9 0f00 	cmp.w	r9, #0
 8011dca:	da05      	bge.n	8011dd8 <__ieee754_pow+0x1b8>
 8011dcc:	4602      	mov	r2, r0
 8011dce:	460b      	mov	r3, r1
 8011dd0:	2000      	movs	r0, #0
 8011dd2:	492a      	ldr	r1, [pc, #168]	; (8011e7c <__ieee754_pow+0x25c>)
 8011dd4:	f7ee fd3a 	bl	800084c <__aeabi_ddiv>
 8011dd8:	2d00      	cmp	r5, #0
 8011dda:	f6bf af40 	bge.w	8011c5e <__ieee754_pow+0x3e>
 8011dde:	9b04      	ldr	r3, [sp, #16]
 8011de0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011de4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011de8:	4323      	orrs	r3, r4
 8011dea:	d108      	bne.n	8011dfe <__ieee754_pow+0x1de>
 8011dec:	4602      	mov	r2, r0
 8011dee:	460b      	mov	r3, r1
 8011df0:	4610      	mov	r0, r2
 8011df2:	4619      	mov	r1, r3
 8011df4:	f7ee fa48 	bl	8000288 <__aeabi_dsub>
 8011df8:	4602      	mov	r2, r0
 8011dfa:	460b      	mov	r3, r1
 8011dfc:	e78f      	b.n	8011d1e <__ieee754_pow+0xfe>
 8011dfe:	9b04      	ldr	r3, [sp, #16]
 8011e00:	2b01      	cmp	r3, #1
 8011e02:	f47f af2c 	bne.w	8011c5e <__ieee754_pow+0x3e>
 8011e06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011e0a:	4619      	mov	r1, r3
 8011e0c:	e727      	b.n	8011c5e <__ieee754_pow+0x3e>
 8011e0e:	0feb      	lsrs	r3, r5, #31
 8011e10:	3b01      	subs	r3, #1
 8011e12:	9306      	str	r3, [sp, #24]
 8011e14:	9a06      	ldr	r2, [sp, #24]
 8011e16:	9b04      	ldr	r3, [sp, #16]
 8011e18:	4313      	orrs	r3, r2
 8011e1a:	d102      	bne.n	8011e22 <__ieee754_pow+0x202>
 8011e1c:	4632      	mov	r2, r6
 8011e1e:	463b      	mov	r3, r7
 8011e20:	e7e6      	b.n	8011df0 <__ieee754_pow+0x1d0>
 8011e22:	4b19      	ldr	r3, [pc, #100]	; (8011e88 <__ieee754_pow+0x268>)
 8011e24:	4598      	cmp	r8, r3
 8011e26:	f340 80fb 	ble.w	8012020 <__ieee754_pow+0x400>
 8011e2a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011e2e:	4598      	cmp	r8, r3
 8011e30:	4b13      	ldr	r3, [pc, #76]	; (8011e80 <__ieee754_pow+0x260>)
 8011e32:	dd0c      	ble.n	8011e4e <__ieee754_pow+0x22e>
 8011e34:	429c      	cmp	r4, r3
 8011e36:	dc0f      	bgt.n	8011e58 <__ieee754_pow+0x238>
 8011e38:	f1b9 0f00 	cmp.w	r9, #0
 8011e3c:	da0f      	bge.n	8011e5e <__ieee754_pow+0x23e>
 8011e3e:	2000      	movs	r0, #0
 8011e40:	b009      	add	sp, #36	; 0x24
 8011e42:	ecbd 8b06 	vpop	{d8-d10}
 8011e46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e4a:	f001 bda2 	b.w	8013992 <__math_oflow>
 8011e4e:	429c      	cmp	r4, r3
 8011e50:	dbf2      	blt.n	8011e38 <__ieee754_pow+0x218>
 8011e52:	4b0a      	ldr	r3, [pc, #40]	; (8011e7c <__ieee754_pow+0x25c>)
 8011e54:	429c      	cmp	r4, r3
 8011e56:	dd19      	ble.n	8011e8c <__ieee754_pow+0x26c>
 8011e58:	f1b9 0f00 	cmp.w	r9, #0
 8011e5c:	dcef      	bgt.n	8011e3e <__ieee754_pow+0x21e>
 8011e5e:	2000      	movs	r0, #0
 8011e60:	b009      	add	sp, #36	; 0x24
 8011e62:	ecbd 8b06 	vpop	{d8-d10}
 8011e66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e6a:	f001 bd89 	b.w	8013980 <__math_uflow>
 8011e6e:	bf00      	nop
 8011e70:	fff00000 	.word	0xfff00000
 8011e74:	7ff00000 	.word	0x7ff00000
 8011e78:	433fffff 	.word	0x433fffff
 8011e7c:	3ff00000 	.word	0x3ff00000
 8011e80:	3fefffff 	.word	0x3fefffff
 8011e84:	3fe00000 	.word	0x3fe00000
 8011e88:	41e00000 	.word	0x41e00000
 8011e8c:	4b60      	ldr	r3, [pc, #384]	; (8012010 <__ieee754_pow+0x3f0>)
 8011e8e:	2200      	movs	r2, #0
 8011e90:	f7ee f9fa 	bl	8000288 <__aeabi_dsub>
 8011e94:	a354      	add	r3, pc, #336	; (adr r3, 8011fe8 <__ieee754_pow+0x3c8>)
 8011e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e9a:	4604      	mov	r4, r0
 8011e9c:	460d      	mov	r5, r1
 8011e9e:	f7ee fbab 	bl	80005f8 <__aeabi_dmul>
 8011ea2:	a353      	add	r3, pc, #332	; (adr r3, 8011ff0 <__ieee754_pow+0x3d0>)
 8011ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ea8:	4606      	mov	r6, r0
 8011eaa:	460f      	mov	r7, r1
 8011eac:	4620      	mov	r0, r4
 8011eae:	4629      	mov	r1, r5
 8011eb0:	f7ee fba2 	bl	80005f8 <__aeabi_dmul>
 8011eb4:	4b57      	ldr	r3, [pc, #348]	; (8012014 <__ieee754_pow+0x3f4>)
 8011eb6:	4682      	mov	sl, r0
 8011eb8:	468b      	mov	fp, r1
 8011eba:	2200      	movs	r2, #0
 8011ebc:	4620      	mov	r0, r4
 8011ebe:	4629      	mov	r1, r5
 8011ec0:	f7ee fb9a 	bl	80005f8 <__aeabi_dmul>
 8011ec4:	4602      	mov	r2, r0
 8011ec6:	460b      	mov	r3, r1
 8011ec8:	a14b      	add	r1, pc, #300	; (adr r1, 8011ff8 <__ieee754_pow+0x3d8>)
 8011eca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ece:	f7ee f9db 	bl	8000288 <__aeabi_dsub>
 8011ed2:	4622      	mov	r2, r4
 8011ed4:	462b      	mov	r3, r5
 8011ed6:	f7ee fb8f 	bl	80005f8 <__aeabi_dmul>
 8011eda:	4602      	mov	r2, r0
 8011edc:	460b      	mov	r3, r1
 8011ede:	2000      	movs	r0, #0
 8011ee0:	494d      	ldr	r1, [pc, #308]	; (8012018 <__ieee754_pow+0x3f8>)
 8011ee2:	f7ee f9d1 	bl	8000288 <__aeabi_dsub>
 8011ee6:	4622      	mov	r2, r4
 8011ee8:	4680      	mov	r8, r0
 8011eea:	4689      	mov	r9, r1
 8011eec:	462b      	mov	r3, r5
 8011eee:	4620      	mov	r0, r4
 8011ef0:	4629      	mov	r1, r5
 8011ef2:	f7ee fb81 	bl	80005f8 <__aeabi_dmul>
 8011ef6:	4602      	mov	r2, r0
 8011ef8:	460b      	mov	r3, r1
 8011efa:	4640      	mov	r0, r8
 8011efc:	4649      	mov	r1, r9
 8011efe:	f7ee fb7b 	bl	80005f8 <__aeabi_dmul>
 8011f02:	a33f      	add	r3, pc, #252	; (adr r3, 8012000 <__ieee754_pow+0x3e0>)
 8011f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f08:	f7ee fb76 	bl	80005f8 <__aeabi_dmul>
 8011f0c:	4602      	mov	r2, r0
 8011f0e:	460b      	mov	r3, r1
 8011f10:	4650      	mov	r0, sl
 8011f12:	4659      	mov	r1, fp
 8011f14:	f7ee f9b8 	bl	8000288 <__aeabi_dsub>
 8011f18:	4602      	mov	r2, r0
 8011f1a:	460b      	mov	r3, r1
 8011f1c:	4680      	mov	r8, r0
 8011f1e:	4689      	mov	r9, r1
 8011f20:	4630      	mov	r0, r6
 8011f22:	4639      	mov	r1, r7
 8011f24:	f7ee f9b2 	bl	800028c <__adddf3>
 8011f28:	2000      	movs	r0, #0
 8011f2a:	4632      	mov	r2, r6
 8011f2c:	463b      	mov	r3, r7
 8011f2e:	4604      	mov	r4, r0
 8011f30:	460d      	mov	r5, r1
 8011f32:	f7ee f9a9 	bl	8000288 <__aeabi_dsub>
 8011f36:	4602      	mov	r2, r0
 8011f38:	460b      	mov	r3, r1
 8011f3a:	4640      	mov	r0, r8
 8011f3c:	4649      	mov	r1, r9
 8011f3e:	f7ee f9a3 	bl	8000288 <__aeabi_dsub>
 8011f42:	9b04      	ldr	r3, [sp, #16]
 8011f44:	9a06      	ldr	r2, [sp, #24]
 8011f46:	3b01      	subs	r3, #1
 8011f48:	4313      	orrs	r3, r2
 8011f4a:	4682      	mov	sl, r0
 8011f4c:	468b      	mov	fp, r1
 8011f4e:	f040 81e7 	bne.w	8012320 <__ieee754_pow+0x700>
 8011f52:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8012008 <__ieee754_pow+0x3e8>
 8011f56:	eeb0 8a47 	vmov.f32	s16, s14
 8011f5a:	eef0 8a67 	vmov.f32	s17, s15
 8011f5e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011f62:	2600      	movs	r6, #0
 8011f64:	4632      	mov	r2, r6
 8011f66:	463b      	mov	r3, r7
 8011f68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f6c:	f7ee f98c 	bl	8000288 <__aeabi_dsub>
 8011f70:	4622      	mov	r2, r4
 8011f72:	462b      	mov	r3, r5
 8011f74:	f7ee fb40 	bl	80005f8 <__aeabi_dmul>
 8011f78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011f7c:	4680      	mov	r8, r0
 8011f7e:	4689      	mov	r9, r1
 8011f80:	4650      	mov	r0, sl
 8011f82:	4659      	mov	r1, fp
 8011f84:	f7ee fb38 	bl	80005f8 <__aeabi_dmul>
 8011f88:	4602      	mov	r2, r0
 8011f8a:	460b      	mov	r3, r1
 8011f8c:	4640      	mov	r0, r8
 8011f8e:	4649      	mov	r1, r9
 8011f90:	f7ee f97c 	bl	800028c <__adddf3>
 8011f94:	4632      	mov	r2, r6
 8011f96:	463b      	mov	r3, r7
 8011f98:	4680      	mov	r8, r0
 8011f9a:	4689      	mov	r9, r1
 8011f9c:	4620      	mov	r0, r4
 8011f9e:	4629      	mov	r1, r5
 8011fa0:	f7ee fb2a 	bl	80005f8 <__aeabi_dmul>
 8011fa4:	460b      	mov	r3, r1
 8011fa6:	4604      	mov	r4, r0
 8011fa8:	460d      	mov	r5, r1
 8011faa:	4602      	mov	r2, r0
 8011fac:	4649      	mov	r1, r9
 8011fae:	4640      	mov	r0, r8
 8011fb0:	f7ee f96c 	bl	800028c <__adddf3>
 8011fb4:	4b19      	ldr	r3, [pc, #100]	; (801201c <__ieee754_pow+0x3fc>)
 8011fb6:	4299      	cmp	r1, r3
 8011fb8:	ec45 4b19 	vmov	d9, r4, r5
 8011fbc:	4606      	mov	r6, r0
 8011fbe:	460f      	mov	r7, r1
 8011fc0:	468b      	mov	fp, r1
 8011fc2:	f340 82f1 	ble.w	80125a8 <__ieee754_pow+0x988>
 8011fc6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011fca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8011fce:	4303      	orrs	r3, r0
 8011fd0:	f000 81e4 	beq.w	801239c <__ieee754_pow+0x77c>
 8011fd4:	ec51 0b18 	vmov	r0, r1, d8
 8011fd8:	2200      	movs	r2, #0
 8011fda:	2300      	movs	r3, #0
 8011fdc:	f7ee fd7e 	bl	8000adc <__aeabi_dcmplt>
 8011fe0:	3800      	subs	r0, #0
 8011fe2:	bf18      	it	ne
 8011fe4:	2001      	movne	r0, #1
 8011fe6:	e72b      	b.n	8011e40 <__ieee754_pow+0x220>
 8011fe8:	60000000 	.word	0x60000000
 8011fec:	3ff71547 	.word	0x3ff71547
 8011ff0:	f85ddf44 	.word	0xf85ddf44
 8011ff4:	3e54ae0b 	.word	0x3e54ae0b
 8011ff8:	55555555 	.word	0x55555555
 8011ffc:	3fd55555 	.word	0x3fd55555
 8012000:	652b82fe 	.word	0x652b82fe
 8012004:	3ff71547 	.word	0x3ff71547
 8012008:	00000000 	.word	0x00000000
 801200c:	bff00000 	.word	0xbff00000
 8012010:	3ff00000 	.word	0x3ff00000
 8012014:	3fd00000 	.word	0x3fd00000
 8012018:	3fe00000 	.word	0x3fe00000
 801201c:	408fffff 	.word	0x408fffff
 8012020:	4bd5      	ldr	r3, [pc, #852]	; (8012378 <__ieee754_pow+0x758>)
 8012022:	402b      	ands	r3, r5
 8012024:	2200      	movs	r2, #0
 8012026:	b92b      	cbnz	r3, 8012034 <__ieee754_pow+0x414>
 8012028:	4bd4      	ldr	r3, [pc, #848]	; (801237c <__ieee754_pow+0x75c>)
 801202a:	f7ee fae5 	bl	80005f8 <__aeabi_dmul>
 801202e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012032:	460c      	mov	r4, r1
 8012034:	1523      	asrs	r3, r4, #20
 8012036:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801203a:	4413      	add	r3, r2
 801203c:	9305      	str	r3, [sp, #20]
 801203e:	4bd0      	ldr	r3, [pc, #832]	; (8012380 <__ieee754_pow+0x760>)
 8012040:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012044:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012048:	429c      	cmp	r4, r3
 801204a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801204e:	dd08      	ble.n	8012062 <__ieee754_pow+0x442>
 8012050:	4bcc      	ldr	r3, [pc, #816]	; (8012384 <__ieee754_pow+0x764>)
 8012052:	429c      	cmp	r4, r3
 8012054:	f340 8162 	ble.w	801231c <__ieee754_pow+0x6fc>
 8012058:	9b05      	ldr	r3, [sp, #20]
 801205a:	3301      	adds	r3, #1
 801205c:	9305      	str	r3, [sp, #20]
 801205e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8012062:	2400      	movs	r4, #0
 8012064:	00e3      	lsls	r3, r4, #3
 8012066:	9307      	str	r3, [sp, #28]
 8012068:	4bc7      	ldr	r3, [pc, #796]	; (8012388 <__ieee754_pow+0x768>)
 801206a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801206e:	ed93 7b00 	vldr	d7, [r3]
 8012072:	4629      	mov	r1, r5
 8012074:	ec53 2b17 	vmov	r2, r3, d7
 8012078:	eeb0 9a47 	vmov.f32	s18, s14
 801207c:	eef0 9a67 	vmov.f32	s19, s15
 8012080:	4682      	mov	sl, r0
 8012082:	f7ee f901 	bl	8000288 <__aeabi_dsub>
 8012086:	4652      	mov	r2, sl
 8012088:	4606      	mov	r6, r0
 801208a:	460f      	mov	r7, r1
 801208c:	462b      	mov	r3, r5
 801208e:	ec51 0b19 	vmov	r0, r1, d9
 8012092:	f7ee f8fb 	bl	800028c <__adddf3>
 8012096:	4602      	mov	r2, r0
 8012098:	460b      	mov	r3, r1
 801209a:	2000      	movs	r0, #0
 801209c:	49bb      	ldr	r1, [pc, #748]	; (801238c <__ieee754_pow+0x76c>)
 801209e:	f7ee fbd5 	bl	800084c <__aeabi_ddiv>
 80120a2:	ec41 0b1a 	vmov	d10, r0, r1
 80120a6:	4602      	mov	r2, r0
 80120a8:	460b      	mov	r3, r1
 80120aa:	4630      	mov	r0, r6
 80120ac:	4639      	mov	r1, r7
 80120ae:	f7ee faa3 	bl	80005f8 <__aeabi_dmul>
 80120b2:	2300      	movs	r3, #0
 80120b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80120b8:	9302      	str	r3, [sp, #8]
 80120ba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80120be:	46ab      	mov	fp, r5
 80120c0:	106d      	asrs	r5, r5, #1
 80120c2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80120c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80120ca:	ec41 0b18 	vmov	d8, r0, r1
 80120ce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80120d2:	2200      	movs	r2, #0
 80120d4:	4640      	mov	r0, r8
 80120d6:	4649      	mov	r1, r9
 80120d8:	4614      	mov	r4, r2
 80120da:	461d      	mov	r5, r3
 80120dc:	f7ee fa8c 	bl	80005f8 <__aeabi_dmul>
 80120e0:	4602      	mov	r2, r0
 80120e2:	460b      	mov	r3, r1
 80120e4:	4630      	mov	r0, r6
 80120e6:	4639      	mov	r1, r7
 80120e8:	f7ee f8ce 	bl	8000288 <__aeabi_dsub>
 80120ec:	ec53 2b19 	vmov	r2, r3, d9
 80120f0:	4606      	mov	r6, r0
 80120f2:	460f      	mov	r7, r1
 80120f4:	4620      	mov	r0, r4
 80120f6:	4629      	mov	r1, r5
 80120f8:	f7ee f8c6 	bl	8000288 <__aeabi_dsub>
 80120fc:	4602      	mov	r2, r0
 80120fe:	460b      	mov	r3, r1
 8012100:	4650      	mov	r0, sl
 8012102:	4659      	mov	r1, fp
 8012104:	f7ee f8c0 	bl	8000288 <__aeabi_dsub>
 8012108:	4642      	mov	r2, r8
 801210a:	464b      	mov	r3, r9
 801210c:	f7ee fa74 	bl	80005f8 <__aeabi_dmul>
 8012110:	4602      	mov	r2, r0
 8012112:	460b      	mov	r3, r1
 8012114:	4630      	mov	r0, r6
 8012116:	4639      	mov	r1, r7
 8012118:	f7ee f8b6 	bl	8000288 <__aeabi_dsub>
 801211c:	ec53 2b1a 	vmov	r2, r3, d10
 8012120:	f7ee fa6a 	bl	80005f8 <__aeabi_dmul>
 8012124:	ec53 2b18 	vmov	r2, r3, d8
 8012128:	ec41 0b19 	vmov	d9, r0, r1
 801212c:	ec51 0b18 	vmov	r0, r1, d8
 8012130:	f7ee fa62 	bl	80005f8 <__aeabi_dmul>
 8012134:	a37c      	add	r3, pc, #496	; (adr r3, 8012328 <__ieee754_pow+0x708>)
 8012136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801213a:	4604      	mov	r4, r0
 801213c:	460d      	mov	r5, r1
 801213e:	f7ee fa5b 	bl	80005f8 <__aeabi_dmul>
 8012142:	a37b      	add	r3, pc, #492	; (adr r3, 8012330 <__ieee754_pow+0x710>)
 8012144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012148:	f7ee f8a0 	bl	800028c <__adddf3>
 801214c:	4622      	mov	r2, r4
 801214e:	462b      	mov	r3, r5
 8012150:	f7ee fa52 	bl	80005f8 <__aeabi_dmul>
 8012154:	a378      	add	r3, pc, #480	; (adr r3, 8012338 <__ieee754_pow+0x718>)
 8012156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801215a:	f7ee f897 	bl	800028c <__adddf3>
 801215e:	4622      	mov	r2, r4
 8012160:	462b      	mov	r3, r5
 8012162:	f7ee fa49 	bl	80005f8 <__aeabi_dmul>
 8012166:	a376      	add	r3, pc, #472	; (adr r3, 8012340 <__ieee754_pow+0x720>)
 8012168:	e9d3 2300 	ldrd	r2, r3, [r3]
 801216c:	f7ee f88e 	bl	800028c <__adddf3>
 8012170:	4622      	mov	r2, r4
 8012172:	462b      	mov	r3, r5
 8012174:	f7ee fa40 	bl	80005f8 <__aeabi_dmul>
 8012178:	a373      	add	r3, pc, #460	; (adr r3, 8012348 <__ieee754_pow+0x728>)
 801217a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801217e:	f7ee f885 	bl	800028c <__adddf3>
 8012182:	4622      	mov	r2, r4
 8012184:	462b      	mov	r3, r5
 8012186:	f7ee fa37 	bl	80005f8 <__aeabi_dmul>
 801218a:	a371      	add	r3, pc, #452	; (adr r3, 8012350 <__ieee754_pow+0x730>)
 801218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012190:	f7ee f87c 	bl	800028c <__adddf3>
 8012194:	4622      	mov	r2, r4
 8012196:	4606      	mov	r6, r0
 8012198:	460f      	mov	r7, r1
 801219a:	462b      	mov	r3, r5
 801219c:	4620      	mov	r0, r4
 801219e:	4629      	mov	r1, r5
 80121a0:	f7ee fa2a 	bl	80005f8 <__aeabi_dmul>
 80121a4:	4602      	mov	r2, r0
 80121a6:	460b      	mov	r3, r1
 80121a8:	4630      	mov	r0, r6
 80121aa:	4639      	mov	r1, r7
 80121ac:	f7ee fa24 	bl	80005f8 <__aeabi_dmul>
 80121b0:	4642      	mov	r2, r8
 80121b2:	4604      	mov	r4, r0
 80121b4:	460d      	mov	r5, r1
 80121b6:	464b      	mov	r3, r9
 80121b8:	ec51 0b18 	vmov	r0, r1, d8
 80121bc:	f7ee f866 	bl	800028c <__adddf3>
 80121c0:	ec53 2b19 	vmov	r2, r3, d9
 80121c4:	f7ee fa18 	bl	80005f8 <__aeabi_dmul>
 80121c8:	4622      	mov	r2, r4
 80121ca:	462b      	mov	r3, r5
 80121cc:	f7ee f85e 	bl	800028c <__adddf3>
 80121d0:	4642      	mov	r2, r8
 80121d2:	4682      	mov	sl, r0
 80121d4:	468b      	mov	fp, r1
 80121d6:	464b      	mov	r3, r9
 80121d8:	4640      	mov	r0, r8
 80121da:	4649      	mov	r1, r9
 80121dc:	f7ee fa0c 	bl	80005f8 <__aeabi_dmul>
 80121e0:	4b6b      	ldr	r3, [pc, #428]	; (8012390 <__ieee754_pow+0x770>)
 80121e2:	2200      	movs	r2, #0
 80121e4:	4606      	mov	r6, r0
 80121e6:	460f      	mov	r7, r1
 80121e8:	f7ee f850 	bl	800028c <__adddf3>
 80121ec:	4652      	mov	r2, sl
 80121ee:	465b      	mov	r3, fp
 80121f0:	f7ee f84c 	bl	800028c <__adddf3>
 80121f4:	2000      	movs	r0, #0
 80121f6:	4604      	mov	r4, r0
 80121f8:	460d      	mov	r5, r1
 80121fa:	4602      	mov	r2, r0
 80121fc:	460b      	mov	r3, r1
 80121fe:	4640      	mov	r0, r8
 8012200:	4649      	mov	r1, r9
 8012202:	f7ee f9f9 	bl	80005f8 <__aeabi_dmul>
 8012206:	4b62      	ldr	r3, [pc, #392]	; (8012390 <__ieee754_pow+0x770>)
 8012208:	4680      	mov	r8, r0
 801220a:	4689      	mov	r9, r1
 801220c:	2200      	movs	r2, #0
 801220e:	4620      	mov	r0, r4
 8012210:	4629      	mov	r1, r5
 8012212:	f7ee f839 	bl	8000288 <__aeabi_dsub>
 8012216:	4632      	mov	r2, r6
 8012218:	463b      	mov	r3, r7
 801221a:	f7ee f835 	bl	8000288 <__aeabi_dsub>
 801221e:	4602      	mov	r2, r0
 8012220:	460b      	mov	r3, r1
 8012222:	4650      	mov	r0, sl
 8012224:	4659      	mov	r1, fp
 8012226:	f7ee f82f 	bl	8000288 <__aeabi_dsub>
 801222a:	ec53 2b18 	vmov	r2, r3, d8
 801222e:	f7ee f9e3 	bl	80005f8 <__aeabi_dmul>
 8012232:	4622      	mov	r2, r4
 8012234:	4606      	mov	r6, r0
 8012236:	460f      	mov	r7, r1
 8012238:	462b      	mov	r3, r5
 801223a:	ec51 0b19 	vmov	r0, r1, d9
 801223e:	f7ee f9db 	bl	80005f8 <__aeabi_dmul>
 8012242:	4602      	mov	r2, r0
 8012244:	460b      	mov	r3, r1
 8012246:	4630      	mov	r0, r6
 8012248:	4639      	mov	r1, r7
 801224a:	f7ee f81f 	bl	800028c <__adddf3>
 801224e:	4606      	mov	r6, r0
 8012250:	460f      	mov	r7, r1
 8012252:	4602      	mov	r2, r0
 8012254:	460b      	mov	r3, r1
 8012256:	4640      	mov	r0, r8
 8012258:	4649      	mov	r1, r9
 801225a:	f7ee f817 	bl	800028c <__adddf3>
 801225e:	a33e      	add	r3, pc, #248	; (adr r3, 8012358 <__ieee754_pow+0x738>)
 8012260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012264:	2000      	movs	r0, #0
 8012266:	4604      	mov	r4, r0
 8012268:	460d      	mov	r5, r1
 801226a:	f7ee f9c5 	bl	80005f8 <__aeabi_dmul>
 801226e:	4642      	mov	r2, r8
 8012270:	ec41 0b18 	vmov	d8, r0, r1
 8012274:	464b      	mov	r3, r9
 8012276:	4620      	mov	r0, r4
 8012278:	4629      	mov	r1, r5
 801227a:	f7ee f805 	bl	8000288 <__aeabi_dsub>
 801227e:	4602      	mov	r2, r0
 8012280:	460b      	mov	r3, r1
 8012282:	4630      	mov	r0, r6
 8012284:	4639      	mov	r1, r7
 8012286:	f7ed ffff 	bl	8000288 <__aeabi_dsub>
 801228a:	a335      	add	r3, pc, #212	; (adr r3, 8012360 <__ieee754_pow+0x740>)
 801228c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012290:	f7ee f9b2 	bl	80005f8 <__aeabi_dmul>
 8012294:	a334      	add	r3, pc, #208	; (adr r3, 8012368 <__ieee754_pow+0x748>)
 8012296:	e9d3 2300 	ldrd	r2, r3, [r3]
 801229a:	4606      	mov	r6, r0
 801229c:	460f      	mov	r7, r1
 801229e:	4620      	mov	r0, r4
 80122a0:	4629      	mov	r1, r5
 80122a2:	f7ee f9a9 	bl	80005f8 <__aeabi_dmul>
 80122a6:	4602      	mov	r2, r0
 80122a8:	460b      	mov	r3, r1
 80122aa:	4630      	mov	r0, r6
 80122ac:	4639      	mov	r1, r7
 80122ae:	f7ed ffed 	bl	800028c <__adddf3>
 80122b2:	9a07      	ldr	r2, [sp, #28]
 80122b4:	4b37      	ldr	r3, [pc, #220]	; (8012394 <__ieee754_pow+0x774>)
 80122b6:	4413      	add	r3, r2
 80122b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122bc:	f7ed ffe6 	bl	800028c <__adddf3>
 80122c0:	4682      	mov	sl, r0
 80122c2:	9805      	ldr	r0, [sp, #20]
 80122c4:	468b      	mov	fp, r1
 80122c6:	f7ee f92d 	bl	8000524 <__aeabi_i2d>
 80122ca:	9a07      	ldr	r2, [sp, #28]
 80122cc:	4b32      	ldr	r3, [pc, #200]	; (8012398 <__ieee754_pow+0x778>)
 80122ce:	4413      	add	r3, r2
 80122d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80122d4:	4606      	mov	r6, r0
 80122d6:	460f      	mov	r7, r1
 80122d8:	4652      	mov	r2, sl
 80122da:	465b      	mov	r3, fp
 80122dc:	ec51 0b18 	vmov	r0, r1, d8
 80122e0:	f7ed ffd4 	bl	800028c <__adddf3>
 80122e4:	4642      	mov	r2, r8
 80122e6:	464b      	mov	r3, r9
 80122e8:	f7ed ffd0 	bl	800028c <__adddf3>
 80122ec:	4632      	mov	r2, r6
 80122ee:	463b      	mov	r3, r7
 80122f0:	f7ed ffcc 	bl	800028c <__adddf3>
 80122f4:	2000      	movs	r0, #0
 80122f6:	4632      	mov	r2, r6
 80122f8:	463b      	mov	r3, r7
 80122fa:	4604      	mov	r4, r0
 80122fc:	460d      	mov	r5, r1
 80122fe:	f7ed ffc3 	bl	8000288 <__aeabi_dsub>
 8012302:	4642      	mov	r2, r8
 8012304:	464b      	mov	r3, r9
 8012306:	f7ed ffbf 	bl	8000288 <__aeabi_dsub>
 801230a:	ec53 2b18 	vmov	r2, r3, d8
 801230e:	f7ed ffbb 	bl	8000288 <__aeabi_dsub>
 8012312:	4602      	mov	r2, r0
 8012314:	460b      	mov	r3, r1
 8012316:	4650      	mov	r0, sl
 8012318:	4659      	mov	r1, fp
 801231a:	e610      	b.n	8011f3e <__ieee754_pow+0x31e>
 801231c:	2401      	movs	r4, #1
 801231e:	e6a1      	b.n	8012064 <__ieee754_pow+0x444>
 8012320:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012370 <__ieee754_pow+0x750>
 8012324:	e617      	b.n	8011f56 <__ieee754_pow+0x336>
 8012326:	bf00      	nop
 8012328:	4a454eef 	.word	0x4a454eef
 801232c:	3fca7e28 	.word	0x3fca7e28
 8012330:	93c9db65 	.word	0x93c9db65
 8012334:	3fcd864a 	.word	0x3fcd864a
 8012338:	a91d4101 	.word	0xa91d4101
 801233c:	3fd17460 	.word	0x3fd17460
 8012340:	518f264d 	.word	0x518f264d
 8012344:	3fd55555 	.word	0x3fd55555
 8012348:	db6fabff 	.word	0xdb6fabff
 801234c:	3fdb6db6 	.word	0x3fdb6db6
 8012350:	33333303 	.word	0x33333303
 8012354:	3fe33333 	.word	0x3fe33333
 8012358:	e0000000 	.word	0xe0000000
 801235c:	3feec709 	.word	0x3feec709
 8012360:	dc3a03fd 	.word	0xdc3a03fd
 8012364:	3feec709 	.word	0x3feec709
 8012368:	145b01f5 	.word	0x145b01f5
 801236c:	be3e2fe0 	.word	0xbe3e2fe0
 8012370:	00000000 	.word	0x00000000
 8012374:	3ff00000 	.word	0x3ff00000
 8012378:	7ff00000 	.word	0x7ff00000
 801237c:	43400000 	.word	0x43400000
 8012380:	0003988e 	.word	0x0003988e
 8012384:	000bb679 	.word	0x000bb679
 8012388:	08014378 	.word	0x08014378
 801238c:	3ff00000 	.word	0x3ff00000
 8012390:	40080000 	.word	0x40080000
 8012394:	08014398 	.word	0x08014398
 8012398:	08014388 	.word	0x08014388
 801239c:	a3b5      	add	r3, pc, #724	; (adr r3, 8012674 <__ieee754_pow+0xa54>)
 801239e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123a2:	4640      	mov	r0, r8
 80123a4:	4649      	mov	r1, r9
 80123a6:	f7ed ff71 	bl	800028c <__adddf3>
 80123aa:	4622      	mov	r2, r4
 80123ac:	ec41 0b1a 	vmov	d10, r0, r1
 80123b0:	462b      	mov	r3, r5
 80123b2:	4630      	mov	r0, r6
 80123b4:	4639      	mov	r1, r7
 80123b6:	f7ed ff67 	bl	8000288 <__aeabi_dsub>
 80123ba:	4602      	mov	r2, r0
 80123bc:	460b      	mov	r3, r1
 80123be:	ec51 0b1a 	vmov	r0, r1, d10
 80123c2:	f7ee fba9 	bl	8000b18 <__aeabi_dcmpgt>
 80123c6:	2800      	cmp	r0, #0
 80123c8:	f47f ae04 	bne.w	8011fd4 <__ieee754_pow+0x3b4>
 80123cc:	4aa4      	ldr	r2, [pc, #656]	; (8012660 <__ieee754_pow+0xa40>)
 80123ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80123d2:	4293      	cmp	r3, r2
 80123d4:	f340 8108 	ble.w	80125e8 <__ieee754_pow+0x9c8>
 80123d8:	151b      	asrs	r3, r3, #20
 80123da:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80123de:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80123e2:	fa4a f303 	asr.w	r3, sl, r3
 80123e6:	445b      	add	r3, fp
 80123e8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80123ec:	4e9d      	ldr	r6, [pc, #628]	; (8012664 <__ieee754_pow+0xa44>)
 80123ee:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80123f2:	4116      	asrs	r6, r2
 80123f4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80123f8:	2000      	movs	r0, #0
 80123fa:	ea23 0106 	bic.w	r1, r3, r6
 80123fe:	f1c2 0214 	rsb	r2, r2, #20
 8012402:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012406:	fa4a fa02 	asr.w	sl, sl, r2
 801240a:	f1bb 0f00 	cmp.w	fp, #0
 801240e:	4602      	mov	r2, r0
 8012410:	460b      	mov	r3, r1
 8012412:	4620      	mov	r0, r4
 8012414:	4629      	mov	r1, r5
 8012416:	bfb8      	it	lt
 8012418:	f1ca 0a00 	rsblt	sl, sl, #0
 801241c:	f7ed ff34 	bl	8000288 <__aeabi_dsub>
 8012420:	ec41 0b19 	vmov	d9, r0, r1
 8012424:	4642      	mov	r2, r8
 8012426:	464b      	mov	r3, r9
 8012428:	ec51 0b19 	vmov	r0, r1, d9
 801242c:	f7ed ff2e 	bl	800028c <__adddf3>
 8012430:	a37b      	add	r3, pc, #492	; (adr r3, 8012620 <__ieee754_pow+0xa00>)
 8012432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012436:	2000      	movs	r0, #0
 8012438:	4604      	mov	r4, r0
 801243a:	460d      	mov	r5, r1
 801243c:	f7ee f8dc 	bl	80005f8 <__aeabi_dmul>
 8012440:	ec53 2b19 	vmov	r2, r3, d9
 8012444:	4606      	mov	r6, r0
 8012446:	460f      	mov	r7, r1
 8012448:	4620      	mov	r0, r4
 801244a:	4629      	mov	r1, r5
 801244c:	f7ed ff1c 	bl	8000288 <__aeabi_dsub>
 8012450:	4602      	mov	r2, r0
 8012452:	460b      	mov	r3, r1
 8012454:	4640      	mov	r0, r8
 8012456:	4649      	mov	r1, r9
 8012458:	f7ed ff16 	bl	8000288 <__aeabi_dsub>
 801245c:	a372      	add	r3, pc, #456	; (adr r3, 8012628 <__ieee754_pow+0xa08>)
 801245e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012462:	f7ee f8c9 	bl	80005f8 <__aeabi_dmul>
 8012466:	a372      	add	r3, pc, #456	; (adr r3, 8012630 <__ieee754_pow+0xa10>)
 8012468:	e9d3 2300 	ldrd	r2, r3, [r3]
 801246c:	4680      	mov	r8, r0
 801246e:	4689      	mov	r9, r1
 8012470:	4620      	mov	r0, r4
 8012472:	4629      	mov	r1, r5
 8012474:	f7ee f8c0 	bl	80005f8 <__aeabi_dmul>
 8012478:	4602      	mov	r2, r0
 801247a:	460b      	mov	r3, r1
 801247c:	4640      	mov	r0, r8
 801247e:	4649      	mov	r1, r9
 8012480:	f7ed ff04 	bl	800028c <__adddf3>
 8012484:	4604      	mov	r4, r0
 8012486:	460d      	mov	r5, r1
 8012488:	4602      	mov	r2, r0
 801248a:	460b      	mov	r3, r1
 801248c:	4630      	mov	r0, r6
 801248e:	4639      	mov	r1, r7
 8012490:	f7ed fefc 	bl	800028c <__adddf3>
 8012494:	4632      	mov	r2, r6
 8012496:	463b      	mov	r3, r7
 8012498:	4680      	mov	r8, r0
 801249a:	4689      	mov	r9, r1
 801249c:	f7ed fef4 	bl	8000288 <__aeabi_dsub>
 80124a0:	4602      	mov	r2, r0
 80124a2:	460b      	mov	r3, r1
 80124a4:	4620      	mov	r0, r4
 80124a6:	4629      	mov	r1, r5
 80124a8:	f7ed feee 	bl	8000288 <__aeabi_dsub>
 80124ac:	4642      	mov	r2, r8
 80124ae:	4606      	mov	r6, r0
 80124b0:	460f      	mov	r7, r1
 80124b2:	464b      	mov	r3, r9
 80124b4:	4640      	mov	r0, r8
 80124b6:	4649      	mov	r1, r9
 80124b8:	f7ee f89e 	bl	80005f8 <__aeabi_dmul>
 80124bc:	a35e      	add	r3, pc, #376	; (adr r3, 8012638 <__ieee754_pow+0xa18>)
 80124be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124c2:	4604      	mov	r4, r0
 80124c4:	460d      	mov	r5, r1
 80124c6:	f7ee f897 	bl	80005f8 <__aeabi_dmul>
 80124ca:	a35d      	add	r3, pc, #372	; (adr r3, 8012640 <__ieee754_pow+0xa20>)
 80124cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124d0:	f7ed feda 	bl	8000288 <__aeabi_dsub>
 80124d4:	4622      	mov	r2, r4
 80124d6:	462b      	mov	r3, r5
 80124d8:	f7ee f88e 	bl	80005f8 <__aeabi_dmul>
 80124dc:	a35a      	add	r3, pc, #360	; (adr r3, 8012648 <__ieee754_pow+0xa28>)
 80124de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124e2:	f7ed fed3 	bl	800028c <__adddf3>
 80124e6:	4622      	mov	r2, r4
 80124e8:	462b      	mov	r3, r5
 80124ea:	f7ee f885 	bl	80005f8 <__aeabi_dmul>
 80124ee:	a358      	add	r3, pc, #352	; (adr r3, 8012650 <__ieee754_pow+0xa30>)
 80124f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124f4:	f7ed fec8 	bl	8000288 <__aeabi_dsub>
 80124f8:	4622      	mov	r2, r4
 80124fa:	462b      	mov	r3, r5
 80124fc:	f7ee f87c 	bl	80005f8 <__aeabi_dmul>
 8012500:	a355      	add	r3, pc, #340	; (adr r3, 8012658 <__ieee754_pow+0xa38>)
 8012502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012506:	f7ed fec1 	bl	800028c <__adddf3>
 801250a:	4622      	mov	r2, r4
 801250c:	462b      	mov	r3, r5
 801250e:	f7ee f873 	bl	80005f8 <__aeabi_dmul>
 8012512:	4602      	mov	r2, r0
 8012514:	460b      	mov	r3, r1
 8012516:	4640      	mov	r0, r8
 8012518:	4649      	mov	r1, r9
 801251a:	f7ed feb5 	bl	8000288 <__aeabi_dsub>
 801251e:	4604      	mov	r4, r0
 8012520:	460d      	mov	r5, r1
 8012522:	4602      	mov	r2, r0
 8012524:	460b      	mov	r3, r1
 8012526:	4640      	mov	r0, r8
 8012528:	4649      	mov	r1, r9
 801252a:	f7ee f865 	bl	80005f8 <__aeabi_dmul>
 801252e:	2200      	movs	r2, #0
 8012530:	ec41 0b19 	vmov	d9, r0, r1
 8012534:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012538:	4620      	mov	r0, r4
 801253a:	4629      	mov	r1, r5
 801253c:	f7ed fea4 	bl	8000288 <__aeabi_dsub>
 8012540:	4602      	mov	r2, r0
 8012542:	460b      	mov	r3, r1
 8012544:	ec51 0b19 	vmov	r0, r1, d9
 8012548:	f7ee f980 	bl	800084c <__aeabi_ddiv>
 801254c:	4632      	mov	r2, r6
 801254e:	4604      	mov	r4, r0
 8012550:	460d      	mov	r5, r1
 8012552:	463b      	mov	r3, r7
 8012554:	4640      	mov	r0, r8
 8012556:	4649      	mov	r1, r9
 8012558:	f7ee f84e 	bl	80005f8 <__aeabi_dmul>
 801255c:	4632      	mov	r2, r6
 801255e:	463b      	mov	r3, r7
 8012560:	f7ed fe94 	bl	800028c <__adddf3>
 8012564:	4602      	mov	r2, r0
 8012566:	460b      	mov	r3, r1
 8012568:	4620      	mov	r0, r4
 801256a:	4629      	mov	r1, r5
 801256c:	f7ed fe8c 	bl	8000288 <__aeabi_dsub>
 8012570:	4642      	mov	r2, r8
 8012572:	464b      	mov	r3, r9
 8012574:	f7ed fe88 	bl	8000288 <__aeabi_dsub>
 8012578:	460b      	mov	r3, r1
 801257a:	4602      	mov	r2, r0
 801257c:	493a      	ldr	r1, [pc, #232]	; (8012668 <__ieee754_pow+0xa48>)
 801257e:	2000      	movs	r0, #0
 8012580:	f7ed fe82 	bl	8000288 <__aeabi_dsub>
 8012584:	ec41 0b10 	vmov	d0, r0, r1
 8012588:	ee10 3a90 	vmov	r3, s1
 801258c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012594:	da2b      	bge.n	80125ee <__ieee754_pow+0x9ce>
 8012596:	4650      	mov	r0, sl
 8012598:	f001 fa3a 	bl	8013a10 <scalbn>
 801259c:	ec51 0b10 	vmov	r0, r1, d0
 80125a0:	ec53 2b18 	vmov	r2, r3, d8
 80125a4:	f7ff bbed 	b.w	8011d82 <__ieee754_pow+0x162>
 80125a8:	4b30      	ldr	r3, [pc, #192]	; (801266c <__ieee754_pow+0xa4c>)
 80125aa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80125ae:	429e      	cmp	r6, r3
 80125b0:	f77f af0c 	ble.w	80123cc <__ieee754_pow+0x7ac>
 80125b4:	4b2e      	ldr	r3, [pc, #184]	; (8012670 <__ieee754_pow+0xa50>)
 80125b6:	440b      	add	r3, r1
 80125b8:	4303      	orrs	r3, r0
 80125ba:	d009      	beq.n	80125d0 <__ieee754_pow+0x9b0>
 80125bc:	ec51 0b18 	vmov	r0, r1, d8
 80125c0:	2200      	movs	r2, #0
 80125c2:	2300      	movs	r3, #0
 80125c4:	f7ee fa8a 	bl	8000adc <__aeabi_dcmplt>
 80125c8:	3800      	subs	r0, #0
 80125ca:	bf18      	it	ne
 80125cc:	2001      	movne	r0, #1
 80125ce:	e447      	b.n	8011e60 <__ieee754_pow+0x240>
 80125d0:	4622      	mov	r2, r4
 80125d2:	462b      	mov	r3, r5
 80125d4:	f7ed fe58 	bl	8000288 <__aeabi_dsub>
 80125d8:	4642      	mov	r2, r8
 80125da:	464b      	mov	r3, r9
 80125dc:	f7ee fa92 	bl	8000b04 <__aeabi_dcmpge>
 80125e0:	2800      	cmp	r0, #0
 80125e2:	f43f aef3 	beq.w	80123cc <__ieee754_pow+0x7ac>
 80125e6:	e7e9      	b.n	80125bc <__ieee754_pow+0x99c>
 80125e8:	f04f 0a00 	mov.w	sl, #0
 80125ec:	e71a      	b.n	8012424 <__ieee754_pow+0x804>
 80125ee:	ec51 0b10 	vmov	r0, r1, d0
 80125f2:	4619      	mov	r1, r3
 80125f4:	e7d4      	b.n	80125a0 <__ieee754_pow+0x980>
 80125f6:	491c      	ldr	r1, [pc, #112]	; (8012668 <__ieee754_pow+0xa48>)
 80125f8:	2000      	movs	r0, #0
 80125fa:	f7ff bb30 	b.w	8011c5e <__ieee754_pow+0x3e>
 80125fe:	2000      	movs	r0, #0
 8012600:	2100      	movs	r1, #0
 8012602:	f7ff bb2c 	b.w	8011c5e <__ieee754_pow+0x3e>
 8012606:	4630      	mov	r0, r6
 8012608:	4639      	mov	r1, r7
 801260a:	f7ff bb28 	b.w	8011c5e <__ieee754_pow+0x3e>
 801260e:	9204      	str	r2, [sp, #16]
 8012610:	f7ff bb7a 	b.w	8011d08 <__ieee754_pow+0xe8>
 8012614:	2300      	movs	r3, #0
 8012616:	f7ff bb64 	b.w	8011ce2 <__ieee754_pow+0xc2>
 801261a:	bf00      	nop
 801261c:	f3af 8000 	nop.w
 8012620:	00000000 	.word	0x00000000
 8012624:	3fe62e43 	.word	0x3fe62e43
 8012628:	fefa39ef 	.word	0xfefa39ef
 801262c:	3fe62e42 	.word	0x3fe62e42
 8012630:	0ca86c39 	.word	0x0ca86c39
 8012634:	be205c61 	.word	0xbe205c61
 8012638:	72bea4d0 	.word	0x72bea4d0
 801263c:	3e663769 	.word	0x3e663769
 8012640:	c5d26bf1 	.word	0xc5d26bf1
 8012644:	3ebbbd41 	.word	0x3ebbbd41
 8012648:	af25de2c 	.word	0xaf25de2c
 801264c:	3f11566a 	.word	0x3f11566a
 8012650:	16bebd93 	.word	0x16bebd93
 8012654:	3f66c16c 	.word	0x3f66c16c
 8012658:	5555553e 	.word	0x5555553e
 801265c:	3fc55555 	.word	0x3fc55555
 8012660:	3fe00000 	.word	0x3fe00000
 8012664:	000fffff 	.word	0x000fffff
 8012668:	3ff00000 	.word	0x3ff00000
 801266c:	4090cbff 	.word	0x4090cbff
 8012670:	3f6f3400 	.word	0x3f6f3400
 8012674:	652b82fe 	.word	0x652b82fe
 8012678:	3c971547 	.word	0x3c971547

0801267c <__ieee754_sqrt>:
 801267c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012680:	ec55 4b10 	vmov	r4, r5, d0
 8012684:	4e55      	ldr	r6, [pc, #340]	; (80127dc <__ieee754_sqrt+0x160>)
 8012686:	43ae      	bics	r6, r5
 8012688:	ee10 0a10 	vmov	r0, s0
 801268c:	ee10 3a10 	vmov	r3, s0
 8012690:	462a      	mov	r2, r5
 8012692:	4629      	mov	r1, r5
 8012694:	d110      	bne.n	80126b8 <__ieee754_sqrt+0x3c>
 8012696:	ee10 2a10 	vmov	r2, s0
 801269a:	462b      	mov	r3, r5
 801269c:	f7ed ffac 	bl	80005f8 <__aeabi_dmul>
 80126a0:	4602      	mov	r2, r0
 80126a2:	460b      	mov	r3, r1
 80126a4:	4620      	mov	r0, r4
 80126a6:	4629      	mov	r1, r5
 80126a8:	f7ed fdf0 	bl	800028c <__adddf3>
 80126ac:	4604      	mov	r4, r0
 80126ae:	460d      	mov	r5, r1
 80126b0:	ec45 4b10 	vmov	d0, r4, r5
 80126b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126b8:	2d00      	cmp	r5, #0
 80126ba:	dc10      	bgt.n	80126de <__ieee754_sqrt+0x62>
 80126bc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80126c0:	4330      	orrs	r0, r6
 80126c2:	d0f5      	beq.n	80126b0 <__ieee754_sqrt+0x34>
 80126c4:	b15d      	cbz	r5, 80126de <__ieee754_sqrt+0x62>
 80126c6:	ee10 2a10 	vmov	r2, s0
 80126ca:	462b      	mov	r3, r5
 80126cc:	ee10 0a10 	vmov	r0, s0
 80126d0:	f7ed fdda 	bl	8000288 <__aeabi_dsub>
 80126d4:	4602      	mov	r2, r0
 80126d6:	460b      	mov	r3, r1
 80126d8:	f7ee f8b8 	bl	800084c <__aeabi_ddiv>
 80126dc:	e7e6      	b.n	80126ac <__ieee754_sqrt+0x30>
 80126de:	1512      	asrs	r2, r2, #20
 80126e0:	d074      	beq.n	80127cc <__ieee754_sqrt+0x150>
 80126e2:	07d4      	lsls	r4, r2, #31
 80126e4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80126e8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80126ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80126f0:	bf5e      	ittt	pl
 80126f2:	0fda      	lsrpl	r2, r3, #31
 80126f4:	005b      	lslpl	r3, r3, #1
 80126f6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80126fa:	2400      	movs	r4, #0
 80126fc:	0fda      	lsrs	r2, r3, #31
 80126fe:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8012702:	107f      	asrs	r7, r7, #1
 8012704:	005b      	lsls	r3, r3, #1
 8012706:	2516      	movs	r5, #22
 8012708:	4620      	mov	r0, r4
 801270a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801270e:	1886      	adds	r6, r0, r2
 8012710:	428e      	cmp	r6, r1
 8012712:	bfde      	ittt	le
 8012714:	1b89      	suble	r1, r1, r6
 8012716:	18b0      	addle	r0, r6, r2
 8012718:	18a4      	addle	r4, r4, r2
 801271a:	0049      	lsls	r1, r1, #1
 801271c:	3d01      	subs	r5, #1
 801271e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8012722:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012726:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801272a:	d1f0      	bne.n	801270e <__ieee754_sqrt+0x92>
 801272c:	462a      	mov	r2, r5
 801272e:	f04f 0e20 	mov.w	lr, #32
 8012732:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012736:	4281      	cmp	r1, r0
 8012738:	eb06 0c05 	add.w	ip, r6, r5
 801273c:	dc02      	bgt.n	8012744 <__ieee754_sqrt+0xc8>
 801273e:	d113      	bne.n	8012768 <__ieee754_sqrt+0xec>
 8012740:	459c      	cmp	ip, r3
 8012742:	d811      	bhi.n	8012768 <__ieee754_sqrt+0xec>
 8012744:	f1bc 0f00 	cmp.w	ip, #0
 8012748:	eb0c 0506 	add.w	r5, ip, r6
 801274c:	da43      	bge.n	80127d6 <__ieee754_sqrt+0x15a>
 801274e:	2d00      	cmp	r5, #0
 8012750:	db41      	blt.n	80127d6 <__ieee754_sqrt+0x15a>
 8012752:	f100 0801 	add.w	r8, r0, #1
 8012756:	1a09      	subs	r1, r1, r0
 8012758:	459c      	cmp	ip, r3
 801275a:	bf88      	it	hi
 801275c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8012760:	eba3 030c 	sub.w	r3, r3, ip
 8012764:	4432      	add	r2, r6
 8012766:	4640      	mov	r0, r8
 8012768:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 801276c:	f1be 0e01 	subs.w	lr, lr, #1
 8012770:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8012774:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012778:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801277c:	d1db      	bne.n	8012736 <__ieee754_sqrt+0xba>
 801277e:	430b      	orrs	r3, r1
 8012780:	d006      	beq.n	8012790 <__ieee754_sqrt+0x114>
 8012782:	1c50      	adds	r0, r2, #1
 8012784:	bf13      	iteet	ne
 8012786:	3201      	addne	r2, #1
 8012788:	3401      	addeq	r4, #1
 801278a:	4672      	moveq	r2, lr
 801278c:	f022 0201 	bicne.w	r2, r2, #1
 8012790:	1063      	asrs	r3, r4, #1
 8012792:	0852      	lsrs	r2, r2, #1
 8012794:	07e1      	lsls	r1, r4, #31
 8012796:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801279a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801279e:	bf48      	it	mi
 80127a0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80127a4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80127a8:	4614      	mov	r4, r2
 80127aa:	e781      	b.n	80126b0 <__ieee754_sqrt+0x34>
 80127ac:	0ad9      	lsrs	r1, r3, #11
 80127ae:	3815      	subs	r0, #21
 80127b0:	055b      	lsls	r3, r3, #21
 80127b2:	2900      	cmp	r1, #0
 80127b4:	d0fa      	beq.n	80127ac <__ieee754_sqrt+0x130>
 80127b6:	02cd      	lsls	r5, r1, #11
 80127b8:	d50a      	bpl.n	80127d0 <__ieee754_sqrt+0x154>
 80127ba:	f1c2 0420 	rsb	r4, r2, #32
 80127be:	fa23 f404 	lsr.w	r4, r3, r4
 80127c2:	1e55      	subs	r5, r2, #1
 80127c4:	4093      	lsls	r3, r2
 80127c6:	4321      	orrs	r1, r4
 80127c8:	1b42      	subs	r2, r0, r5
 80127ca:	e78a      	b.n	80126e2 <__ieee754_sqrt+0x66>
 80127cc:	4610      	mov	r0, r2
 80127ce:	e7f0      	b.n	80127b2 <__ieee754_sqrt+0x136>
 80127d0:	0049      	lsls	r1, r1, #1
 80127d2:	3201      	adds	r2, #1
 80127d4:	e7ef      	b.n	80127b6 <__ieee754_sqrt+0x13a>
 80127d6:	4680      	mov	r8, r0
 80127d8:	e7bd      	b.n	8012756 <__ieee754_sqrt+0xda>
 80127da:	bf00      	nop
 80127dc:	7ff00000 	.word	0x7ff00000

080127e0 <__ieee754_asinf>:
 80127e0:	b538      	push	{r3, r4, r5, lr}
 80127e2:	ee10 5a10 	vmov	r5, s0
 80127e6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80127ea:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80127ee:	ed2d 8b04 	vpush	{d8-d9}
 80127f2:	d10c      	bne.n	801280e <__ieee754_asinf+0x2e>
 80127f4:	eddf 7a5d 	vldr	s15, [pc, #372]	; 801296c <__ieee754_asinf+0x18c>
 80127f8:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8012970 <__ieee754_asinf+0x190>
 80127fc:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012800:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012804:	eeb0 0a67 	vmov.f32	s0, s15
 8012808:	ecbd 8b04 	vpop	{d8-d9}
 801280c:	bd38      	pop	{r3, r4, r5, pc}
 801280e:	dd04      	ble.n	801281a <__ieee754_asinf+0x3a>
 8012810:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012814:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012818:	e7f6      	b.n	8012808 <__ieee754_asinf+0x28>
 801281a:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 801281e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8012822:	da0b      	bge.n	801283c <__ieee754_asinf+0x5c>
 8012824:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8012828:	da52      	bge.n	80128d0 <__ieee754_asinf+0xf0>
 801282a:	eddf 7a52 	vldr	s15, [pc, #328]	; 8012974 <__ieee754_asinf+0x194>
 801282e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012832:	eef4 7ae8 	vcmpe.f32	s15, s17
 8012836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801283a:	dce5      	bgt.n	8012808 <__ieee754_asinf+0x28>
 801283c:	f001 fa42 	bl	8013cc4 <fabsf>
 8012840:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8012844:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8012848:	ee20 8a08 	vmul.f32	s16, s0, s16
 801284c:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8012978 <__ieee754_asinf+0x198>
 8012850:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 801297c <__ieee754_asinf+0x19c>
 8012854:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 8012980 <__ieee754_asinf+0x1a0>
 8012858:	eea8 7a27 	vfma.f32	s14, s16, s15
 801285c:	eddf 7a49 	vldr	s15, [pc, #292]	; 8012984 <__ieee754_asinf+0x1a4>
 8012860:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012864:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8012988 <__ieee754_asinf+0x1a8>
 8012868:	eea7 7a88 	vfma.f32	s14, s15, s16
 801286c:	eddf 7a47 	vldr	s15, [pc, #284]	; 801298c <__ieee754_asinf+0x1ac>
 8012870:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012874:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8012990 <__ieee754_asinf+0x1b0>
 8012878:	eea7 9a88 	vfma.f32	s18, s15, s16
 801287c:	eddf 7a45 	vldr	s15, [pc, #276]	; 8012994 <__ieee754_asinf+0x1b4>
 8012880:	eee8 7a07 	vfma.f32	s15, s16, s14
 8012884:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8012998 <__ieee754_asinf+0x1b8>
 8012888:	eea7 7a88 	vfma.f32	s14, s15, s16
 801288c:	eddf 7a43 	vldr	s15, [pc, #268]	; 801299c <__ieee754_asinf+0x1bc>
 8012890:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012894:	eeb0 0a48 	vmov.f32	s0, s16
 8012898:	eee7 8a88 	vfma.f32	s17, s15, s16
 801289c:	f000 fd30 	bl	8013300 <__ieee754_sqrtf>
 80128a0:	4b3f      	ldr	r3, [pc, #252]	; (80129a0 <__ieee754_asinf+0x1c0>)
 80128a2:	ee29 9a08 	vmul.f32	s18, s18, s16
 80128a6:	429c      	cmp	r4, r3
 80128a8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80128ac:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80128b0:	dd3d      	ble.n	801292e <__ieee754_asinf+0x14e>
 80128b2:	eea0 0a06 	vfma.f32	s0, s0, s12
 80128b6:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80129a4 <__ieee754_asinf+0x1c4>
 80128ba:	eee0 7a26 	vfma.f32	s15, s0, s13
 80128be:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8012970 <__ieee754_asinf+0x190>
 80128c2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80128c6:	2d00      	cmp	r5, #0
 80128c8:	bfd8      	it	le
 80128ca:	eeb1 0a40 	vnegle.f32	s0, s0
 80128ce:	e79b      	b.n	8012808 <__ieee754_asinf+0x28>
 80128d0:	ee60 7a00 	vmul.f32	s15, s0, s0
 80128d4:	eddf 6a28 	vldr	s13, [pc, #160]	; 8012978 <__ieee754_asinf+0x198>
 80128d8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 801297c <__ieee754_asinf+0x19c>
 80128dc:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8012990 <__ieee754_asinf+0x1b0>
 80128e0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80128e4:	eddf 6a27 	vldr	s13, [pc, #156]	; 8012984 <__ieee754_asinf+0x1a4>
 80128e8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80128ec:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8012988 <__ieee754_asinf+0x1a8>
 80128f0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80128f4:	eddf 6a25 	vldr	s13, [pc, #148]	; 801298c <__ieee754_asinf+0x1ac>
 80128f8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80128fc:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8012980 <__ieee754_asinf+0x1a0>
 8012900:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012904:	eddf 6a23 	vldr	s13, [pc, #140]	; 8012994 <__ieee754_asinf+0x1b4>
 8012908:	eee7 6a86 	vfma.f32	s13, s15, s12
 801290c:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8012998 <__ieee754_asinf+0x1b8>
 8012910:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8012914:	eddf 6a21 	vldr	s13, [pc, #132]	; 801299c <__ieee754_asinf+0x1bc>
 8012918:	eee6 6a27 	vfma.f32	s13, s12, s15
 801291c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012920:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8012924:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8012928:	eea0 0a27 	vfma.f32	s0, s0, s15
 801292c:	e76c      	b.n	8012808 <__ieee754_asinf+0x28>
 801292e:	ee10 3a10 	vmov	r3, s0
 8012932:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8012936:	f023 030f 	bic.w	r3, r3, #15
 801293a:	ee07 3a10 	vmov	s14, r3
 801293e:	eea7 8a47 	vfms.f32	s16, s14, s14
 8012942:	ee70 7a07 	vadd.f32	s15, s0, s14
 8012946:	ee30 0a00 	vadd.f32	s0, s0, s0
 801294a:	eec8 5a27 	vdiv.f32	s11, s16, s15
 801294e:	eddf 7a07 	vldr	s15, [pc, #28]	; 801296c <__ieee754_asinf+0x18c>
 8012952:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8012956:	eed0 7a06 	vfnms.f32	s15, s0, s12
 801295a:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80129a8 <__ieee754_asinf+0x1c8>
 801295e:	eeb0 6a40 	vmov.f32	s12, s0
 8012962:	eea7 6a66 	vfms.f32	s12, s14, s13
 8012966:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801296a:	e7aa      	b.n	80128c2 <__ieee754_asinf+0xe2>
 801296c:	b33bbd2e 	.word	0xb33bbd2e
 8012970:	3fc90fdb 	.word	0x3fc90fdb
 8012974:	7149f2ca 	.word	0x7149f2ca
 8012978:	3811ef08 	.word	0x3811ef08
 801297c:	3a4f7f04 	.word	0x3a4f7f04
 8012980:	3e2aaaab 	.word	0x3e2aaaab
 8012984:	bd241146 	.word	0xbd241146
 8012988:	3e4e0aa8 	.word	0x3e4e0aa8
 801298c:	bea6b090 	.word	0xbea6b090
 8012990:	3d9dc62e 	.word	0x3d9dc62e
 8012994:	bf303361 	.word	0xbf303361
 8012998:	4001572d 	.word	0x4001572d
 801299c:	c019d139 	.word	0xc019d139
 80129a0:	3f799999 	.word	0x3f799999
 80129a4:	333bbd2e 	.word	0x333bbd2e
 80129a8:	3f490fdb 	.word	0x3f490fdb

080129ac <__ieee754_atan2f>:
 80129ac:	ee10 2a90 	vmov	r2, s1
 80129b0:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80129b4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80129b8:	b510      	push	{r4, lr}
 80129ba:	eef0 7a40 	vmov.f32	s15, s0
 80129be:	dc06      	bgt.n	80129ce <__ieee754_atan2f+0x22>
 80129c0:	ee10 0a10 	vmov	r0, s0
 80129c4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80129c8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80129cc:	dd04      	ble.n	80129d8 <__ieee754_atan2f+0x2c>
 80129ce:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80129d2:	eeb0 0a67 	vmov.f32	s0, s15
 80129d6:	bd10      	pop	{r4, pc}
 80129d8:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80129dc:	d103      	bne.n	80129e6 <__ieee754_atan2f+0x3a>
 80129de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129e2:	f001 b89b 	b.w	8013b1c <atanf>
 80129e6:	1794      	asrs	r4, r2, #30
 80129e8:	f004 0402 	and.w	r4, r4, #2
 80129ec:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80129f0:	b943      	cbnz	r3, 8012a04 <__ieee754_atan2f+0x58>
 80129f2:	2c02      	cmp	r4, #2
 80129f4:	d05e      	beq.n	8012ab4 <__ieee754_atan2f+0x108>
 80129f6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8012ac8 <__ieee754_atan2f+0x11c>
 80129fa:	2c03      	cmp	r4, #3
 80129fc:	bf08      	it	eq
 80129fe:	eef0 7a47 	vmoveq.f32	s15, s14
 8012a02:	e7e6      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012a04:	b941      	cbnz	r1, 8012a18 <__ieee754_atan2f+0x6c>
 8012a06:	eddf 7a31 	vldr	s15, [pc, #196]	; 8012acc <__ieee754_atan2f+0x120>
 8012a0a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8012ad0 <__ieee754_atan2f+0x124>
 8012a0e:	2800      	cmp	r0, #0
 8012a10:	bfb8      	it	lt
 8012a12:	eef0 7a40 	vmovlt.f32	s15, s0
 8012a16:	e7dc      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012a18:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8012a1c:	d110      	bne.n	8012a40 <__ieee754_atan2f+0x94>
 8012a1e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012a22:	f104 34ff 	add.w	r4, r4, #4294967295
 8012a26:	d107      	bne.n	8012a38 <__ieee754_atan2f+0x8c>
 8012a28:	2c02      	cmp	r4, #2
 8012a2a:	d846      	bhi.n	8012aba <__ieee754_atan2f+0x10e>
 8012a2c:	4b29      	ldr	r3, [pc, #164]	; (8012ad4 <__ieee754_atan2f+0x128>)
 8012a2e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012a32:	edd4 7a00 	vldr	s15, [r4]
 8012a36:	e7cc      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012a38:	2c02      	cmp	r4, #2
 8012a3a:	d841      	bhi.n	8012ac0 <__ieee754_atan2f+0x114>
 8012a3c:	4b26      	ldr	r3, [pc, #152]	; (8012ad8 <__ieee754_atan2f+0x12c>)
 8012a3e:	e7f6      	b.n	8012a2e <__ieee754_atan2f+0x82>
 8012a40:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012a44:	d0df      	beq.n	8012a06 <__ieee754_atan2f+0x5a>
 8012a46:	1a5b      	subs	r3, r3, r1
 8012a48:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8012a4c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8012a50:	da1a      	bge.n	8012a88 <__ieee754_atan2f+0xdc>
 8012a52:	2a00      	cmp	r2, #0
 8012a54:	da01      	bge.n	8012a5a <__ieee754_atan2f+0xae>
 8012a56:	313c      	adds	r1, #60	; 0x3c
 8012a58:	db19      	blt.n	8012a8e <__ieee754_atan2f+0xe2>
 8012a5a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8012a5e:	f001 f931 	bl	8013cc4 <fabsf>
 8012a62:	f001 f85b 	bl	8013b1c <atanf>
 8012a66:	eef0 7a40 	vmov.f32	s15, s0
 8012a6a:	2c01      	cmp	r4, #1
 8012a6c:	d012      	beq.n	8012a94 <__ieee754_atan2f+0xe8>
 8012a6e:	2c02      	cmp	r4, #2
 8012a70:	d017      	beq.n	8012aa2 <__ieee754_atan2f+0xf6>
 8012a72:	2c00      	cmp	r4, #0
 8012a74:	d0ad      	beq.n	80129d2 <__ieee754_atan2f+0x26>
 8012a76:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8012adc <__ieee754_atan2f+0x130>
 8012a7a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012a7e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8012ae0 <__ieee754_atan2f+0x134>
 8012a82:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8012a86:	e7a4      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012a88:	eddf 7a10 	vldr	s15, [pc, #64]	; 8012acc <__ieee754_atan2f+0x120>
 8012a8c:	e7ed      	b.n	8012a6a <__ieee754_atan2f+0xbe>
 8012a8e:	eddf 7a15 	vldr	s15, [pc, #84]	; 8012ae4 <__ieee754_atan2f+0x138>
 8012a92:	e7ea      	b.n	8012a6a <__ieee754_atan2f+0xbe>
 8012a94:	ee17 3a90 	vmov	r3, s15
 8012a98:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012a9c:	ee07 3a90 	vmov	s15, r3
 8012aa0:	e797      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012aa2:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8012adc <__ieee754_atan2f+0x130>
 8012aa6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012aaa:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8012ae0 <__ieee754_atan2f+0x134>
 8012aae:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012ab2:	e78e      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012ab4:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8012ae0 <__ieee754_atan2f+0x134>
 8012ab8:	e78b      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012aba:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8012ae8 <__ieee754_atan2f+0x13c>
 8012abe:	e788      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012ac0:	eddf 7a08 	vldr	s15, [pc, #32]	; 8012ae4 <__ieee754_atan2f+0x138>
 8012ac4:	e785      	b.n	80129d2 <__ieee754_atan2f+0x26>
 8012ac6:	bf00      	nop
 8012ac8:	c0490fdb 	.word	0xc0490fdb
 8012acc:	3fc90fdb 	.word	0x3fc90fdb
 8012ad0:	bfc90fdb 	.word	0xbfc90fdb
 8012ad4:	080143a8 	.word	0x080143a8
 8012ad8:	080143b4 	.word	0x080143b4
 8012adc:	33bbbd2e 	.word	0x33bbbd2e
 8012ae0:	40490fdb 	.word	0x40490fdb
 8012ae4:	00000000 	.word	0x00000000
 8012ae8:	3f490fdb 	.word	0x3f490fdb

08012aec <__ieee754_powf>:
 8012aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012af0:	ee10 4a90 	vmov	r4, s1
 8012af4:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8012af8:	ed2d 8b02 	vpush	{d8}
 8012afc:	ee10 6a10 	vmov	r6, s0
 8012b00:	eeb0 8a40 	vmov.f32	s16, s0
 8012b04:	eef0 8a60 	vmov.f32	s17, s1
 8012b08:	d10c      	bne.n	8012b24 <__ieee754_powf+0x38>
 8012b0a:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8012b0e:	0076      	lsls	r6, r6, #1
 8012b10:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8012b14:	f240 8296 	bls.w	8013044 <__ieee754_powf+0x558>
 8012b18:	ee38 0a28 	vadd.f32	s0, s16, s17
 8012b1c:	ecbd 8b02 	vpop	{d8}
 8012b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b24:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8012b28:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8012b2c:	dcf4      	bgt.n	8012b18 <__ieee754_powf+0x2c>
 8012b2e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8012b32:	dd08      	ble.n	8012b46 <__ieee754_powf+0x5a>
 8012b34:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8012b38:	d1ee      	bne.n	8012b18 <__ieee754_powf+0x2c>
 8012b3a:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8012b3e:	0064      	lsls	r4, r4, #1
 8012b40:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8012b44:	e7e6      	b.n	8012b14 <__ieee754_powf+0x28>
 8012b46:	2e00      	cmp	r6, #0
 8012b48:	da20      	bge.n	8012b8c <__ieee754_powf+0xa0>
 8012b4a:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8012b4e:	da2d      	bge.n	8012bac <__ieee754_powf+0xc0>
 8012b50:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8012b54:	f2c0 827f 	blt.w	8013056 <__ieee754_powf+0x56a>
 8012b58:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8012b5c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8012b60:	fa48 f703 	asr.w	r7, r8, r3
 8012b64:	fa07 f303 	lsl.w	r3, r7, r3
 8012b68:	4543      	cmp	r3, r8
 8012b6a:	f040 8274 	bne.w	8013056 <__ieee754_powf+0x56a>
 8012b6e:	f007 0701 	and.w	r7, r7, #1
 8012b72:	f1c7 0702 	rsb	r7, r7, #2
 8012b76:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8012b7a:	d11f      	bne.n	8012bbc <__ieee754_powf+0xd0>
 8012b7c:	2c00      	cmp	r4, #0
 8012b7e:	f280 8267 	bge.w	8013050 <__ieee754_powf+0x564>
 8012b82:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012b86:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8012b8a:	e7c7      	b.n	8012b1c <__ieee754_powf+0x30>
 8012b8c:	2700      	movs	r7, #0
 8012b8e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8012b92:	d1f0      	bne.n	8012b76 <__ieee754_powf+0x8a>
 8012b94:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8012b98:	f000 8254 	beq.w	8013044 <__ieee754_powf+0x558>
 8012b9c:	dd08      	ble.n	8012bb0 <__ieee754_powf+0xc4>
 8012b9e:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8012ea8 <__ieee754_powf+0x3bc>
 8012ba2:	2c00      	cmp	r4, #0
 8012ba4:	bfa8      	it	ge
 8012ba6:	eeb0 0a68 	vmovge.f32	s0, s17
 8012baa:	e7b7      	b.n	8012b1c <__ieee754_powf+0x30>
 8012bac:	2702      	movs	r7, #2
 8012bae:	e7ee      	b.n	8012b8e <__ieee754_powf+0xa2>
 8012bb0:	2c00      	cmp	r4, #0
 8012bb2:	f280 824a 	bge.w	801304a <__ieee754_powf+0x55e>
 8012bb6:	eeb1 0a68 	vneg.f32	s0, s17
 8012bba:	e7af      	b.n	8012b1c <__ieee754_powf+0x30>
 8012bbc:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8012bc0:	d102      	bne.n	8012bc8 <__ieee754_powf+0xdc>
 8012bc2:	ee28 0a08 	vmul.f32	s0, s16, s16
 8012bc6:	e7a9      	b.n	8012b1c <__ieee754_powf+0x30>
 8012bc8:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8012bcc:	eeb0 0a48 	vmov.f32	s0, s16
 8012bd0:	d107      	bne.n	8012be2 <__ieee754_powf+0xf6>
 8012bd2:	2e00      	cmp	r6, #0
 8012bd4:	db05      	blt.n	8012be2 <__ieee754_powf+0xf6>
 8012bd6:	ecbd 8b02 	vpop	{d8}
 8012bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012bde:	f000 bb8f 	b.w	8013300 <__ieee754_sqrtf>
 8012be2:	f001 f86f 	bl	8013cc4 <fabsf>
 8012be6:	b125      	cbz	r5, 8012bf2 <__ieee754_powf+0x106>
 8012be8:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8012bec:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8012bf0:	d116      	bne.n	8012c20 <__ieee754_powf+0x134>
 8012bf2:	2c00      	cmp	r4, #0
 8012bf4:	bfbc      	itt	lt
 8012bf6:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8012bfa:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8012bfe:	2e00      	cmp	r6, #0
 8012c00:	da8c      	bge.n	8012b1c <__ieee754_powf+0x30>
 8012c02:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8012c06:	ea55 0307 	orrs.w	r3, r5, r7
 8012c0a:	d104      	bne.n	8012c16 <__ieee754_powf+0x12a>
 8012c0c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012c10:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012c14:	e782      	b.n	8012b1c <__ieee754_powf+0x30>
 8012c16:	2f01      	cmp	r7, #1
 8012c18:	d180      	bne.n	8012b1c <__ieee754_powf+0x30>
 8012c1a:	eeb1 0a40 	vneg.f32	s0, s0
 8012c1e:	e77d      	b.n	8012b1c <__ieee754_powf+0x30>
 8012c20:	0ff0      	lsrs	r0, r6, #31
 8012c22:	3801      	subs	r0, #1
 8012c24:	ea57 0300 	orrs.w	r3, r7, r0
 8012c28:	d104      	bne.n	8012c34 <__ieee754_powf+0x148>
 8012c2a:	ee38 8a48 	vsub.f32	s16, s16, s16
 8012c2e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8012c32:	e773      	b.n	8012b1c <__ieee754_powf+0x30>
 8012c34:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8012c38:	dd74      	ble.n	8012d24 <__ieee754_powf+0x238>
 8012c3a:	4b9c      	ldr	r3, [pc, #624]	; (8012eac <__ieee754_powf+0x3c0>)
 8012c3c:	429d      	cmp	r5, r3
 8012c3e:	dc08      	bgt.n	8012c52 <__ieee754_powf+0x166>
 8012c40:	2c00      	cmp	r4, #0
 8012c42:	da0b      	bge.n	8012c5c <__ieee754_powf+0x170>
 8012c44:	2000      	movs	r0, #0
 8012c46:	ecbd 8b02 	vpop	{d8}
 8012c4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c4e:	f000 bec5 	b.w	80139dc <__math_oflowf>
 8012c52:	4b97      	ldr	r3, [pc, #604]	; (8012eb0 <__ieee754_powf+0x3c4>)
 8012c54:	429d      	cmp	r5, r3
 8012c56:	dd08      	ble.n	8012c6a <__ieee754_powf+0x17e>
 8012c58:	2c00      	cmp	r4, #0
 8012c5a:	dcf3      	bgt.n	8012c44 <__ieee754_powf+0x158>
 8012c5c:	2000      	movs	r0, #0
 8012c5e:	ecbd 8b02 	vpop	{d8}
 8012c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c66:	f000 beb3 	b.w	80139d0 <__math_uflowf>
 8012c6a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012c6e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012c72:	eddf 6a90 	vldr	s13, [pc, #576]	; 8012eb4 <__ieee754_powf+0x3c8>
 8012c76:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8012c7a:	eee0 6a67 	vfms.f32	s13, s0, s15
 8012c7e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8012c82:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8012c86:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012c8e:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8012eb8 <__ieee754_powf+0x3cc>
 8012c92:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8012c96:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8012ebc <__ieee754_powf+0x3d0>
 8012c9a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012c9e:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8012ec0 <__ieee754_powf+0x3d4>
 8012ca2:	eef0 6a67 	vmov.f32	s13, s15
 8012ca6:	eee0 6a07 	vfma.f32	s13, s0, s14
 8012caa:	ee16 3a90 	vmov	r3, s13
 8012cae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8012cb2:	f023 030f 	bic.w	r3, r3, #15
 8012cb6:	ee00 3a90 	vmov	s1, r3
 8012cba:	eee0 0a47 	vfms.f32	s1, s0, s14
 8012cbe:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8012cc2:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8012cc6:	f024 040f 	bic.w	r4, r4, #15
 8012cca:	ee07 4a10 	vmov	s14, r4
 8012cce:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8012cd2:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8012cd6:	ee07 3a90 	vmov	s15, r3
 8012cda:	eee7 0a27 	vfma.f32	s1, s14, s15
 8012cde:	3f01      	subs	r7, #1
 8012ce0:	ea57 0200 	orrs.w	r2, r7, r0
 8012ce4:	ee07 4a10 	vmov	s14, r4
 8012ce8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012cec:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8012cf0:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8012cf4:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8012cf8:	ee17 4a10 	vmov	r4, s14
 8012cfc:	bf08      	it	eq
 8012cfe:	eeb0 8a40 	vmoveq.f32	s16, s0
 8012d02:	2c00      	cmp	r4, #0
 8012d04:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8012d08:	f340 817e 	ble.w	8013008 <__ieee754_powf+0x51c>
 8012d0c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8012d10:	f340 80f8 	ble.w	8012f04 <__ieee754_powf+0x418>
 8012d14:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d1c:	bf4c      	ite	mi
 8012d1e:	2001      	movmi	r0, #1
 8012d20:	2000      	movpl	r0, #0
 8012d22:	e790      	b.n	8012c46 <__ieee754_powf+0x15a>
 8012d24:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8012d28:	bf01      	itttt	eq
 8012d2a:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8012ec4 <__ieee754_powf+0x3d8>
 8012d2e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8012d32:	f06f 0217 	mvneq.w	r2, #23
 8012d36:	ee17 5a90 	vmoveq	r5, s15
 8012d3a:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8012d3e:	bf18      	it	ne
 8012d40:	2200      	movne	r2, #0
 8012d42:	3b7f      	subs	r3, #127	; 0x7f
 8012d44:	4413      	add	r3, r2
 8012d46:	4a60      	ldr	r2, [pc, #384]	; (8012ec8 <__ieee754_powf+0x3dc>)
 8012d48:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8012d4c:	4295      	cmp	r5, r2
 8012d4e:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8012d52:	dd06      	ble.n	8012d62 <__ieee754_powf+0x276>
 8012d54:	4a5d      	ldr	r2, [pc, #372]	; (8012ecc <__ieee754_powf+0x3e0>)
 8012d56:	4295      	cmp	r5, r2
 8012d58:	f340 80a4 	ble.w	8012ea4 <__ieee754_powf+0x3b8>
 8012d5c:	3301      	adds	r3, #1
 8012d5e:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8012d62:	2500      	movs	r5, #0
 8012d64:	4a5a      	ldr	r2, [pc, #360]	; (8012ed0 <__ieee754_powf+0x3e4>)
 8012d66:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8012d6a:	ee07 1a90 	vmov	s15, r1
 8012d6e:	ed92 7a00 	vldr	s14, [r2]
 8012d72:	4a58      	ldr	r2, [pc, #352]	; (8012ed4 <__ieee754_powf+0x3e8>)
 8012d74:	ee37 6a27 	vadd.f32	s12, s14, s15
 8012d78:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8012d7c:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8012d80:	1049      	asrs	r1, r1, #1
 8012d82:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8012d86:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8012d8a:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8012d8e:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8012d92:	ee06 1a10 	vmov	s12, r1
 8012d96:	ee65 4a26 	vmul.f32	s9, s10, s13
 8012d9a:	ee36 7a47 	vsub.f32	s14, s12, s14
 8012d9e:	ee14 6a90 	vmov	r6, s9
 8012da2:	4016      	ands	r6, r2
 8012da4:	ee05 6a90 	vmov	s11, r6
 8012da8:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8012dac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012db0:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8012ed8 <__ieee754_powf+0x3ec>
 8012db4:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8012db8:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8012dbc:	ee25 6a26 	vmul.f32	s12, s10, s13
 8012dc0:	eddf 6a46 	vldr	s13, [pc, #280]	; 8012edc <__ieee754_powf+0x3f0>
 8012dc4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8012dc8:	eddf 6a45 	vldr	s13, [pc, #276]	; 8012ee0 <__ieee754_powf+0x3f4>
 8012dcc:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012dd0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8012eb4 <__ieee754_powf+0x3c8>
 8012dd4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012dd8:	eddf 6a42 	vldr	s13, [pc, #264]	; 8012ee4 <__ieee754_powf+0x3f8>
 8012ddc:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012de0:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8012ee8 <__ieee754_powf+0x3fc>
 8012de4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012de8:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8012dec:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8012df0:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012df4:	eee5 6a07 	vfma.f32	s13, s10, s14
 8012df8:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8012dfc:	eef0 7a45 	vmov.f32	s15, s10
 8012e00:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8012e04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012e08:	ee17 1a90 	vmov	r1, s15
 8012e0c:	4011      	ands	r1, r2
 8012e0e:	ee07 1a90 	vmov	s15, r1
 8012e12:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8012e16:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8012e1a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8012e1e:	ee27 7a24 	vmul.f32	s14, s14, s9
 8012e22:	eea6 7a27 	vfma.f32	s14, s12, s15
 8012e26:	eeb0 6a47 	vmov.f32	s12, s14
 8012e2a:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8012e2e:	ee16 1a10 	vmov	r1, s12
 8012e32:	4011      	ands	r1, r2
 8012e34:	ee06 1a90 	vmov	s13, r1
 8012e38:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8012e3c:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8012eec <__ieee754_powf+0x400>
 8012e40:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8012ef0 <__ieee754_powf+0x404>
 8012e44:	ee37 7a66 	vsub.f32	s14, s14, s13
 8012e48:	ee06 1a10 	vmov	s12, r1
 8012e4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012e50:	eddf 7a28 	vldr	s15, [pc, #160]	; 8012ef4 <__ieee754_powf+0x408>
 8012e54:	4928      	ldr	r1, [pc, #160]	; (8012ef8 <__ieee754_powf+0x40c>)
 8012e56:	eea6 7a27 	vfma.f32	s14, s12, s15
 8012e5a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8012e5e:	edd1 7a00 	vldr	s15, [r1]
 8012e62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012e66:	ee07 3a90 	vmov	s15, r3
 8012e6a:	4b24      	ldr	r3, [pc, #144]	; (8012efc <__ieee754_powf+0x410>)
 8012e6c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8012e70:	eef0 7a47 	vmov.f32	s15, s14
 8012e74:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012e78:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8012e7c:	edd5 0a00 	vldr	s1, [r5]
 8012e80:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8012e84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012e88:	ee17 3a90 	vmov	r3, s15
 8012e8c:	4013      	ands	r3, r2
 8012e8e:	ee07 3a90 	vmov	s15, r3
 8012e92:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8012e96:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8012e9a:	eee6 6a65 	vfms.f32	s13, s12, s11
 8012e9e:	ee77 7a66 	vsub.f32	s15, s14, s13
 8012ea2:	e70e      	b.n	8012cc2 <__ieee754_powf+0x1d6>
 8012ea4:	2501      	movs	r5, #1
 8012ea6:	e75d      	b.n	8012d64 <__ieee754_powf+0x278>
 8012ea8:	00000000 	.word	0x00000000
 8012eac:	3f7ffff3 	.word	0x3f7ffff3
 8012eb0:	3f800007 	.word	0x3f800007
 8012eb4:	3eaaaaab 	.word	0x3eaaaaab
 8012eb8:	3fb8aa3b 	.word	0x3fb8aa3b
 8012ebc:	36eca570 	.word	0x36eca570
 8012ec0:	3fb8aa00 	.word	0x3fb8aa00
 8012ec4:	4b800000 	.word	0x4b800000
 8012ec8:	001cc471 	.word	0x001cc471
 8012ecc:	005db3d6 	.word	0x005db3d6
 8012ed0:	080143c0 	.word	0x080143c0
 8012ed4:	fffff000 	.word	0xfffff000
 8012ed8:	3e6c3255 	.word	0x3e6c3255
 8012edc:	3e53f142 	.word	0x3e53f142
 8012ee0:	3e8ba305 	.word	0x3e8ba305
 8012ee4:	3edb6db7 	.word	0x3edb6db7
 8012ee8:	3f19999a 	.word	0x3f19999a
 8012eec:	3f76384f 	.word	0x3f76384f
 8012ef0:	3f763800 	.word	0x3f763800
 8012ef4:	369dc3a0 	.word	0x369dc3a0
 8012ef8:	080143d0 	.word	0x080143d0
 8012efc:	080143c8 	.word	0x080143c8
 8012f00:	3338aa3c 	.word	0x3338aa3c
 8012f04:	f040 8095 	bne.w	8013032 <__ieee754_powf+0x546>
 8012f08:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8012f00 <__ieee754_powf+0x414>
 8012f0c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012f10:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8012f14:	eef4 6ac7 	vcmpe.f32	s13, s14
 8012f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f1c:	f73f aefa 	bgt.w	8012d14 <__ieee754_powf+0x228>
 8012f20:	15db      	asrs	r3, r3, #23
 8012f22:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8012f26:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8012f2a:	4103      	asrs	r3, r0
 8012f2c:	4423      	add	r3, r4
 8012f2e:	494b      	ldr	r1, [pc, #300]	; (801305c <__ieee754_powf+0x570>)
 8012f30:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012f34:	3a7f      	subs	r2, #127	; 0x7f
 8012f36:	4111      	asrs	r1, r2
 8012f38:	ea23 0101 	bic.w	r1, r3, r1
 8012f3c:	ee07 1a10 	vmov	s14, r1
 8012f40:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8012f44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8012f48:	f1c2 0217 	rsb	r2, r2, #23
 8012f4c:	4110      	asrs	r0, r2
 8012f4e:	2c00      	cmp	r4, #0
 8012f50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012f54:	bfb8      	it	lt
 8012f56:	4240      	neglt	r0, r0
 8012f58:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8012f5c:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8013060 <__ieee754_powf+0x574>
 8012f60:	eddf 6a40 	vldr	s13, [pc, #256]	; 8013064 <__ieee754_powf+0x578>
 8012f64:	ee17 3a10 	vmov	r3, s14
 8012f68:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8012f6c:	f023 030f 	bic.w	r3, r3, #15
 8012f70:	ee07 3a10 	vmov	s14, r3
 8012f74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012f78:	ee27 0a00 	vmul.f32	s0, s14, s0
 8012f7c:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8012f80:	eddf 7a39 	vldr	s15, [pc, #228]	; 8013068 <__ieee754_powf+0x57c>
 8012f84:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8012f88:	eef0 7a40 	vmov.f32	s15, s0
 8012f8c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8012f90:	eeb0 6a67 	vmov.f32	s12, s15
 8012f94:	eea7 6a66 	vfms.f32	s12, s14, s13
 8012f98:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8012f9c:	ee30 0a46 	vsub.f32	s0, s0, s12
 8012fa0:	eddf 6a32 	vldr	s13, [pc, #200]	; 801306c <__ieee754_powf+0x580>
 8012fa4:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8013070 <__ieee754_powf+0x584>
 8012fa8:	eee7 6a06 	vfma.f32	s13, s14, s12
 8012fac:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8013074 <__ieee754_powf+0x588>
 8012fb0:	eea6 6a87 	vfma.f32	s12, s13, s14
 8012fb4:	eddf 6a30 	vldr	s13, [pc, #192]	; 8013078 <__ieee754_powf+0x58c>
 8012fb8:	eee6 6a07 	vfma.f32	s13, s12, s14
 8012fbc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 801307c <__ieee754_powf+0x590>
 8012fc0:	eea6 6a87 	vfma.f32	s12, s13, s14
 8012fc4:	eef0 6a67 	vmov.f32	s13, s15
 8012fc8:	eee6 6a47 	vfms.f32	s13, s12, s14
 8012fcc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8012fd0:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8012fd4:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8012fd8:	eea7 0a80 	vfma.f32	s0, s15, s0
 8012fdc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8012fe0:	ee37 0a40 	vsub.f32	s0, s14, s0
 8012fe4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012fe8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012fec:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012ff0:	ee10 3a10 	vmov	r3, s0
 8012ff4:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8012ff8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012ffc:	da1f      	bge.n	801303e <__ieee754_powf+0x552>
 8012ffe:	f000 febd 	bl	8013d7c <scalbnf>
 8013002:	ee20 0a08 	vmul.f32	s0, s0, s16
 8013006:	e589      	b.n	8012b1c <__ieee754_powf+0x30>
 8013008:	4a1d      	ldr	r2, [pc, #116]	; (8013080 <__ieee754_powf+0x594>)
 801300a:	4293      	cmp	r3, r2
 801300c:	dd07      	ble.n	801301e <__ieee754_powf+0x532>
 801300e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8013012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013016:	bf4c      	ite	mi
 8013018:	2001      	movmi	r0, #1
 801301a:	2000      	movpl	r0, #0
 801301c:	e61f      	b.n	8012c5e <__ieee754_powf+0x172>
 801301e:	d108      	bne.n	8013032 <__ieee754_powf+0x546>
 8013020:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013024:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8013028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801302c:	f6ff af78 	blt.w	8012f20 <__ieee754_powf+0x434>
 8013030:	e7ed      	b.n	801300e <__ieee754_powf+0x522>
 8013032:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8013036:	f73f af73 	bgt.w	8012f20 <__ieee754_powf+0x434>
 801303a:	2000      	movs	r0, #0
 801303c:	e78c      	b.n	8012f58 <__ieee754_powf+0x46c>
 801303e:	ee00 3a10 	vmov	s0, r3
 8013042:	e7de      	b.n	8013002 <__ieee754_powf+0x516>
 8013044:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013048:	e568      	b.n	8012b1c <__ieee754_powf+0x30>
 801304a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8013084 <__ieee754_powf+0x598>
 801304e:	e565      	b.n	8012b1c <__ieee754_powf+0x30>
 8013050:	eeb0 0a48 	vmov.f32	s0, s16
 8013054:	e562      	b.n	8012b1c <__ieee754_powf+0x30>
 8013056:	2700      	movs	r7, #0
 8013058:	e58d      	b.n	8012b76 <__ieee754_powf+0x8a>
 801305a:	bf00      	nop
 801305c:	007fffff 	.word	0x007fffff
 8013060:	35bfbe8c 	.word	0x35bfbe8c
 8013064:	3f317200 	.word	0x3f317200
 8013068:	3f317218 	.word	0x3f317218
 801306c:	b5ddea0e 	.word	0xb5ddea0e
 8013070:	3331bb4c 	.word	0x3331bb4c
 8013074:	388ab355 	.word	0x388ab355
 8013078:	bb360b61 	.word	0xbb360b61
 801307c:	3e2aaaab 	.word	0x3e2aaaab
 8013080:	43160000 	.word	0x43160000
 8013084:	00000000 	.word	0x00000000

08013088 <__ieee754_rem_pio2f>:
 8013088:	b5f0      	push	{r4, r5, r6, r7, lr}
 801308a:	ee10 6a10 	vmov	r6, s0
 801308e:	4b8e      	ldr	r3, [pc, #568]	; (80132c8 <__ieee754_rem_pio2f+0x240>)
 8013090:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8013094:	429d      	cmp	r5, r3
 8013096:	b087      	sub	sp, #28
 8013098:	eef0 7a40 	vmov.f32	s15, s0
 801309c:	4604      	mov	r4, r0
 801309e:	dc05      	bgt.n	80130ac <__ieee754_rem_pio2f+0x24>
 80130a0:	2300      	movs	r3, #0
 80130a2:	ed80 0a00 	vstr	s0, [r0]
 80130a6:	6043      	str	r3, [r0, #4]
 80130a8:	2000      	movs	r0, #0
 80130aa:	e01a      	b.n	80130e2 <__ieee754_rem_pio2f+0x5a>
 80130ac:	4b87      	ldr	r3, [pc, #540]	; (80132cc <__ieee754_rem_pio2f+0x244>)
 80130ae:	429d      	cmp	r5, r3
 80130b0:	dc46      	bgt.n	8013140 <__ieee754_rem_pio2f+0xb8>
 80130b2:	2e00      	cmp	r6, #0
 80130b4:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80132d0 <__ieee754_rem_pio2f+0x248>
 80130b8:	4b86      	ldr	r3, [pc, #536]	; (80132d4 <__ieee754_rem_pio2f+0x24c>)
 80130ba:	f025 050f 	bic.w	r5, r5, #15
 80130be:	dd1f      	ble.n	8013100 <__ieee754_rem_pio2f+0x78>
 80130c0:	429d      	cmp	r5, r3
 80130c2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80130c6:	d00e      	beq.n	80130e6 <__ieee754_rem_pio2f+0x5e>
 80130c8:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80132d8 <__ieee754_rem_pio2f+0x250>
 80130cc:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80130d0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80130d4:	ed80 0a00 	vstr	s0, [r0]
 80130d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80130dc:	2001      	movs	r0, #1
 80130de:	edc4 7a01 	vstr	s15, [r4, #4]
 80130e2:	b007      	add	sp, #28
 80130e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130e6:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 80132dc <__ieee754_rem_pio2f+0x254>
 80130ea:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80132e0 <__ieee754_rem_pio2f+0x258>
 80130ee:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80130f2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80130f6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80130fa:	edc0 6a00 	vstr	s13, [r0]
 80130fe:	e7eb      	b.n	80130d8 <__ieee754_rem_pio2f+0x50>
 8013100:	429d      	cmp	r5, r3
 8013102:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013106:	d00e      	beq.n	8013126 <__ieee754_rem_pio2f+0x9e>
 8013108:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80132d8 <__ieee754_rem_pio2f+0x250>
 801310c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8013110:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013114:	ed80 0a00 	vstr	s0, [r0]
 8013118:	ee77 7a87 	vadd.f32	s15, s15, s14
 801311c:	f04f 30ff 	mov.w	r0, #4294967295
 8013120:	edc4 7a01 	vstr	s15, [r4, #4]
 8013124:	e7dd      	b.n	80130e2 <__ieee754_rem_pio2f+0x5a>
 8013126:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80132dc <__ieee754_rem_pio2f+0x254>
 801312a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80132e0 <__ieee754_rem_pio2f+0x258>
 801312e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013132:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013136:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801313a:	edc0 6a00 	vstr	s13, [r0]
 801313e:	e7eb      	b.n	8013118 <__ieee754_rem_pio2f+0x90>
 8013140:	4b68      	ldr	r3, [pc, #416]	; (80132e4 <__ieee754_rem_pio2f+0x25c>)
 8013142:	429d      	cmp	r5, r3
 8013144:	dc72      	bgt.n	801322c <__ieee754_rem_pio2f+0x1a4>
 8013146:	f000 fdbd 	bl	8013cc4 <fabsf>
 801314a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80132e8 <__ieee754_rem_pio2f+0x260>
 801314e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013152:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013156:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801315a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801315e:	ee17 0a90 	vmov	r0, s15
 8013162:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80132d0 <__ieee754_rem_pio2f+0x248>
 8013166:	eea7 0a67 	vfms.f32	s0, s14, s15
 801316a:	281f      	cmp	r0, #31
 801316c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80132d8 <__ieee754_rem_pio2f+0x250>
 8013170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013174:	eeb1 6a47 	vneg.f32	s12, s14
 8013178:	ee70 6a67 	vsub.f32	s13, s0, s15
 801317c:	ee16 2a90 	vmov	r2, s13
 8013180:	dc1c      	bgt.n	80131bc <__ieee754_rem_pio2f+0x134>
 8013182:	495a      	ldr	r1, [pc, #360]	; (80132ec <__ieee754_rem_pio2f+0x264>)
 8013184:	1e47      	subs	r7, r0, #1
 8013186:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 801318a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801318e:	428b      	cmp	r3, r1
 8013190:	d014      	beq.n	80131bc <__ieee754_rem_pio2f+0x134>
 8013192:	6022      	str	r2, [r4, #0]
 8013194:	ed94 7a00 	vldr	s14, [r4]
 8013198:	ee30 0a47 	vsub.f32	s0, s0, s14
 801319c:	2e00      	cmp	r6, #0
 801319e:	ee30 0a67 	vsub.f32	s0, s0, s15
 80131a2:	ed84 0a01 	vstr	s0, [r4, #4]
 80131a6:	da9c      	bge.n	80130e2 <__ieee754_rem_pio2f+0x5a>
 80131a8:	eeb1 7a47 	vneg.f32	s14, s14
 80131ac:	eeb1 0a40 	vneg.f32	s0, s0
 80131b0:	ed84 7a00 	vstr	s14, [r4]
 80131b4:	ed84 0a01 	vstr	s0, [r4, #4]
 80131b8:	4240      	negs	r0, r0
 80131ba:	e792      	b.n	80130e2 <__ieee754_rem_pio2f+0x5a>
 80131bc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80131c0:	15eb      	asrs	r3, r5, #23
 80131c2:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80131c6:	2d08      	cmp	r5, #8
 80131c8:	dde3      	ble.n	8013192 <__ieee754_rem_pio2f+0x10a>
 80131ca:	eddf 7a44 	vldr	s15, [pc, #272]	; 80132dc <__ieee754_rem_pio2f+0x254>
 80131ce:	eddf 5a44 	vldr	s11, [pc, #272]	; 80132e0 <__ieee754_rem_pio2f+0x258>
 80131d2:	eef0 6a40 	vmov.f32	s13, s0
 80131d6:	eee6 6a27 	vfma.f32	s13, s12, s15
 80131da:	ee30 0a66 	vsub.f32	s0, s0, s13
 80131de:	eea6 0a27 	vfma.f32	s0, s12, s15
 80131e2:	eef0 7a40 	vmov.f32	s15, s0
 80131e6:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80131ea:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80131ee:	ee15 2a90 	vmov	r2, s11
 80131f2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80131f6:	1a5b      	subs	r3, r3, r1
 80131f8:	2b19      	cmp	r3, #25
 80131fa:	dc04      	bgt.n	8013206 <__ieee754_rem_pio2f+0x17e>
 80131fc:	edc4 5a00 	vstr	s11, [r4]
 8013200:	eeb0 0a66 	vmov.f32	s0, s13
 8013204:	e7c6      	b.n	8013194 <__ieee754_rem_pio2f+0x10c>
 8013206:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80132f0 <__ieee754_rem_pio2f+0x268>
 801320a:	eeb0 0a66 	vmov.f32	s0, s13
 801320e:	eea6 0a25 	vfma.f32	s0, s12, s11
 8013212:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8013216:	eddf 6a37 	vldr	s13, [pc, #220]	; 80132f4 <__ieee754_rem_pio2f+0x26c>
 801321a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801321e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8013222:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013226:	ed84 7a00 	vstr	s14, [r4]
 801322a:	e7b3      	b.n	8013194 <__ieee754_rem_pio2f+0x10c>
 801322c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8013230:	db06      	blt.n	8013240 <__ieee754_rem_pio2f+0x1b8>
 8013232:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013236:	edc0 7a01 	vstr	s15, [r0, #4]
 801323a:	edc0 7a00 	vstr	s15, [r0]
 801323e:	e733      	b.n	80130a8 <__ieee754_rem_pio2f+0x20>
 8013240:	15ea      	asrs	r2, r5, #23
 8013242:	3a86      	subs	r2, #134	; 0x86
 8013244:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8013248:	ee07 3a90 	vmov	s15, r3
 801324c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013250:	eddf 6a29 	vldr	s13, [pc, #164]	; 80132f8 <__ieee754_rem_pio2f+0x270>
 8013254:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013258:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801325c:	ed8d 7a03 	vstr	s14, [sp, #12]
 8013260:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013264:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013268:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801326c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013270:	ed8d 7a04 	vstr	s14, [sp, #16]
 8013274:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013278:	eef5 7a40 	vcmp.f32	s15, #0.0
 801327c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013280:	edcd 7a05 	vstr	s15, [sp, #20]
 8013284:	d11e      	bne.n	80132c4 <__ieee754_rem_pio2f+0x23c>
 8013286:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801328a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801328e:	bf14      	ite	ne
 8013290:	2302      	movne	r3, #2
 8013292:	2301      	moveq	r3, #1
 8013294:	4919      	ldr	r1, [pc, #100]	; (80132fc <__ieee754_rem_pio2f+0x274>)
 8013296:	9101      	str	r1, [sp, #4]
 8013298:	2102      	movs	r1, #2
 801329a:	9100      	str	r1, [sp, #0]
 801329c:	a803      	add	r0, sp, #12
 801329e:	4621      	mov	r1, r4
 80132a0:	f000 f892 	bl	80133c8 <__kernel_rem_pio2f>
 80132a4:	2e00      	cmp	r6, #0
 80132a6:	f6bf af1c 	bge.w	80130e2 <__ieee754_rem_pio2f+0x5a>
 80132aa:	edd4 7a00 	vldr	s15, [r4]
 80132ae:	eef1 7a67 	vneg.f32	s15, s15
 80132b2:	edc4 7a00 	vstr	s15, [r4]
 80132b6:	edd4 7a01 	vldr	s15, [r4, #4]
 80132ba:	eef1 7a67 	vneg.f32	s15, s15
 80132be:	edc4 7a01 	vstr	s15, [r4, #4]
 80132c2:	e779      	b.n	80131b8 <__ieee754_rem_pio2f+0x130>
 80132c4:	2303      	movs	r3, #3
 80132c6:	e7e5      	b.n	8013294 <__ieee754_rem_pio2f+0x20c>
 80132c8:	3f490fd8 	.word	0x3f490fd8
 80132cc:	4016cbe3 	.word	0x4016cbe3
 80132d0:	3fc90f80 	.word	0x3fc90f80
 80132d4:	3fc90fd0 	.word	0x3fc90fd0
 80132d8:	37354443 	.word	0x37354443
 80132dc:	37354400 	.word	0x37354400
 80132e0:	2e85a308 	.word	0x2e85a308
 80132e4:	43490f80 	.word	0x43490f80
 80132e8:	3f22f984 	.word	0x3f22f984
 80132ec:	080143d8 	.word	0x080143d8
 80132f0:	2e85a300 	.word	0x2e85a300
 80132f4:	248d3132 	.word	0x248d3132
 80132f8:	43800000 	.word	0x43800000
 80132fc:	08014458 	.word	0x08014458

08013300 <__ieee754_sqrtf>:
 8013300:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013304:	4770      	bx	lr
	...

08013308 <__kernel_cosf>:
 8013308:	ee10 3a10 	vmov	r3, s0
 801330c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013310:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8013314:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8013318:	da05      	bge.n	8013326 <__kernel_cosf+0x1e>
 801331a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801331e:	ee17 2a90 	vmov	r2, s15
 8013322:	2a00      	cmp	r2, #0
 8013324:	d03d      	beq.n	80133a2 <__kernel_cosf+0x9a>
 8013326:	ee60 5a00 	vmul.f32	s11, s0, s0
 801332a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80133a8 <__kernel_cosf+0xa0>
 801332e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80133ac <__kernel_cosf+0xa4>
 8013332:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80133b0 <__kernel_cosf+0xa8>
 8013336:	4a1f      	ldr	r2, [pc, #124]	; (80133b4 <__kernel_cosf+0xac>)
 8013338:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801333c:	4293      	cmp	r3, r2
 801333e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80133b8 <__kernel_cosf+0xb0>
 8013342:	eee7 7a25 	vfma.f32	s15, s14, s11
 8013346:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80133bc <__kernel_cosf+0xb4>
 801334a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801334e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80133c0 <__kernel_cosf+0xb8>
 8013352:	eee7 7a25 	vfma.f32	s15, s14, s11
 8013356:	eeb0 7a66 	vmov.f32	s14, s13
 801335a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801335e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8013362:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8013366:	ee67 6a25 	vmul.f32	s13, s14, s11
 801336a:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801336e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013372:	dc04      	bgt.n	801337e <__kernel_cosf+0x76>
 8013374:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8013378:	ee36 0a47 	vsub.f32	s0, s12, s14
 801337c:	4770      	bx	lr
 801337e:	4a11      	ldr	r2, [pc, #68]	; (80133c4 <__kernel_cosf+0xbc>)
 8013380:	4293      	cmp	r3, r2
 8013382:	bfda      	itte	le
 8013384:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8013388:	ee06 3a90 	vmovle	s13, r3
 801338c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8013390:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013394:	ee36 0a66 	vsub.f32	s0, s12, s13
 8013398:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801339c:	ee30 0a67 	vsub.f32	s0, s0, s15
 80133a0:	4770      	bx	lr
 80133a2:	eeb0 0a46 	vmov.f32	s0, s12
 80133a6:	4770      	bx	lr
 80133a8:	ad47d74e 	.word	0xad47d74e
 80133ac:	310f74f6 	.word	0x310f74f6
 80133b0:	3d2aaaab 	.word	0x3d2aaaab
 80133b4:	3e999999 	.word	0x3e999999
 80133b8:	b493f27c 	.word	0xb493f27c
 80133bc:	37d00d01 	.word	0x37d00d01
 80133c0:	bab60b61 	.word	0xbab60b61
 80133c4:	3f480000 	.word	0x3f480000

080133c8 <__kernel_rem_pio2f>:
 80133c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133cc:	ed2d 8b04 	vpush	{d8-d9}
 80133d0:	b0d9      	sub	sp, #356	; 0x164
 80133d2:	4688      	mov	r8, r1
 80133d4:	9002      	str	r0, [sp, #8]
 80133d6:	49bb      	ldr	r1, [pc, #748]	; (80136c4 <__kernel_rem_pio2f+0x2fc>)
 80133d8:	9866      	ldr	r0, [sp, #408]	; 0x198
 80133da:	9301      	str	r3, [sp, #4]
 80133dc:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 80133e0:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 80133e4:	1e59      	subs	r1, r3, #1
 80133e6:	1d13      	adds	r3, r2, #4
 80133e8:	db27      	blt.n	801343a <__kernel_rem_pio2f+0x72>
 80133ea:	f1b2 0b03 	subs.w	fp, r2, #3
 80133ee:	bf48      	it	mi
 80133f0:	f102 0b04 	addmi.w	fp, r2, #4
 80133f4:	ea4f 00eb 	mov.w	r0, fp, asr #3
 80133f8:	1c45      	adds	r5, r0, #1
 80133fa:	00ec      	lsls	r4, r5, #3
 80133fc:	1a47      	subs	r7, r0, r1
 80133fe:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80136d4 <__kernel_rem_pio2f+0x30c>
 8013402:	9403      	str	r4, [sp, #12]
 8013404:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8013408:	eb0a 0c01 	add.w	ip, sl, r1
 801340c:	ae1c      	add	r6, sp, #112	; 0x70
 801340e:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8013412:	2400      	movs	r4, #0
 8013414:	4564      	cmp	r4, ip
 8013416:	dd12      	ble.n	801343e <__kernel_rem_pio2f+0x76>
 8013418:	9b01      	ldr	r3, [sp, #4]
 801341a:	ac1c      	add	r4, sp, #112	; 0x70
 801341c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8013420:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8013424:	f04f 0c00 	mov.w	ip, #0
 8013428:	45d4      	cmp	ip, sl
 801342a:	dc27      	bgt.n	801347c <__kernel_rem_pio2f+0xb4>
 801342c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8013430:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80136d4 <__kernel_rem_pio2f+0x30c>
 8013434:	4627      	mov	r7, r4
 8013436:	2600      	movs	r6, #0
 8013438:	e016      	b.n	8013468 <__kernel_rem_pio2f+0xa0>
 801343a:	2000      	movs	r0, #0
 801343c:	e7dc      	b.n	80133f8 <__kernel_rem_pio2f+0x30>
 801343e:	42e7      	cmn	r7, r4
 8013440:	bf5d      	ittte	pl
 8013442:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8013446:	ee07 3a90 	vmovpl	s15, r3
 801344a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801344e:	eef0 7a47 	vmovmi.f32	s15, s14
 8013452:	ece6 7a01 	vstmia	r6!, {s15}
 8013456:	3401      	adds	r4, #1
 8013458:	e7dc      	b.n	8013414 <__kernel_rem_pio2f+0x4c>
 801345a:	ecf9 6a01 	vldmia	r9!, {s13}
 801345e:	ed97 7a00 	vldr	s14, [r7]
 8013462:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013466:	3601      	adds	r6, #1
 8013468:	428e      	cmp	r6, r1
 801346a:	f1a7 0704 	sub.w	r7, r7, #4
 801346e:	ddf4      	ble.n	801345a <__kernel_rem_pio2f+0x92>
 8013470:	eceb 7a01 	vstmia	fp!, {s15}
 8013474:	f10c 0c01 	add.w	ip, ip, #1
 8013478:	3404      	adds	r4, #4
 801347a:	e7d5      	b.n	8013428 <__kernel_rem_pio2f+0x60>
 801347c:	ab08      	add	r3, sp, #32
 801347e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8013482:	eddf 8a93 	vldr	s17, [pc, #588]	; 80136d0 <__kernel_rem_pio2f+0x308>
 8013486:	ed9f 9a91 	vldr	s18, [pc, #580]	; 80136cc <__kernel_rem_pio2f+0x304>
 801348a:	9304      	str	r3, [sp, #16]
 801348c:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8013490:	4656      	mov	r6, sl
 8013492:	00b3      	lsls	r3, r6, #2
 8013494:	9305      	str	r3, [sp, #20]
 8013496:	ab58      	add	r3, sp, #352	; 0x160
 8013498:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801349c:	ac08      	add	r4, sp, #32
 801349e:	ab44      	add	r3, sp, #272	; 0x110
 80134a0:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80134a4:	46a4      	mov	ip, r4
 80134a6:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80134aa:	4637      	mov	r7, r6
 80134ac:	2f00      	cmp	r7, #0
 80134ae:	f1a0 0004 	sub.w	r0, r0, #4
 80134b2:	dc4f      	bgt.n	8013554 <__kernel_rem_pio2f+0x18c>
 80134b4:	4628      	mov	r0, r5
 80134b6:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80134ba:	f000 fc5f 	bl	8013d7c <scalbnf>
 80134be:	eeb0 8a40 	vmov.f32	s16, s0
 80134c2:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80134c6:	ee28 0a00 	vmul.f32	s0, s16, s0
 80134ca:	f000 fc0f 	bl	8013cec <floorf>
 80134ce:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80134d2:	eea0 8a67 	vfms.f32	s16, s0, s15
 80134d6:	2d00      	cmp	r5, #0
 80134d8:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80134dc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80134e0:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80134e4:	ee17 9a90 	vmov	r9, s15
 80134e8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80134ec:	dd44      	ble.n	8013578 <__kernel_rem_pio2f+0x1b0>
 80134ee:	f106 3cff 	add.w	ip, r6, #4294967295
 80134f2:	ab08      	add	r3, sp, #32
 80134f4:	f1c5 0e08 	rsb	lr, r5, #8
 80134f8:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 80134fc:	fa47 f00e 	asr.w	r0, r7, lr
 8013500:	4481      	add	r9, r0
 8013502:	fa00 f00e 	lsl.w	r0, r0, lr
 8013506:	1a3f      	subs	r7, r7, r0
 8013508:	f1c5 0007 	rsb	r0, r5, #7
 801350c:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8013510:	4107      	asrs	r7, r0
 8013512:	2f00      	cmp	r7, #0
 8013514:	dd3f      	ble.n	8013596 <__kernel_rem_pio2f+0x1ce>
 8013516:	f04f 0e00 	mov.w	lr, #0
 801351a:	f109 0901 	add.w	r9, r9, #1
 801351e:	4673      	mov	r3, lr
 8013520:	4576      	cmp	r6, lr
 8013522:	dc6b      	bgt.n	80135fc <__kernel_rem_pio2f+0x234>
 8013524:	2d00      	cmp	r5, #0
 8013526:	dd04      	ble.n	8013532 <__kernel_rem_pio2f+0x16a>
 8013528:	2d01      	cmp	r5, #1
 801352a:	d078      	beq.n	801361e <__kernel_rem_pio2f+0x256>
 801352c:	2d02      	cmp	r5, #2
 801352e:	f000 8081 	beq.w	8013634 <__kernel_rem_pio2f+0x26c>
 8013532:	2f02      	cmp	r7, #2
 8013534:	d12f      	bne.n	8013596 <__kernel_rem_pio2f+0x1ce>
 8013536:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801353a:	ee30 8a48 	vsub.f32	s16, s0, s16
 801353e:	b353      	cbz	r3, 8013596 <__kernel_rem_pio2f+0x1ce>
 8013540:	4628      	mov	r0, r5
 8013542:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8013546:	f000 fc19 	bl	8013d7c <scalbnf>
 801354a:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801354e:	ee38 8a40 	vsub.f32	s16, s16, s0
 8013552:	e020      	b.n	8013596 <__kernel_rem_pio2f+0x1ce>
 8013554:	ee60 7a28 	vmul.f32	s15, s0, s17
 8013558:	3f01      	subs	r7, #1
 801355a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801355e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013562:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8013566:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801356a:	ecac 0a01 	vstmia	ip!, {s0}
 801356e:	ed90 0a00 	vldr	s0, [r0]
 8013572:	ee37 0a80 	vadd.f32	s0, s15, s0
 8013576:	e799      	b.n	80134ac <__kernel_rem_pio2f+0xe4>
 8013578:	d105      	bne.n	8013586 <__kernel_rem_pio2f+0x1be>
 801357a:	1e70      	subs	r0, r6, #1
 801357c:	ab08      	add	r3, sp, #32
 801357e:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8013582:	11ff      	asrs	r7, r7, #7
 8013584:	e7c5      	b.n	8013512 <__kernel_rem_pio2f+0x14a>
 8013586:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801358a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801358e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013592:	da31      	bge.n	80135f8 <__kernel_rem_pio2f+0x230>
 8013594:	2700      	movs	r7, #0
 8013596:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801359a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801359e:	f040 809b 	bne.w	80136d8 <__kernel_rem_pio2f+0x310>
 80135a2:	1e74      	subs	r4, r6, #1
 80135a4:	46a4      	mov	ip, r4
 80135a6:	2000      	movs	r0, #0
 80135a8:	45d4      	cmp	ip, sl
 80135aa:	da4a      	bge.n	8013642 <__kernel_rem_pio2f+0x27a>
 80135ac:	2800      	cmp	r0, #0
 80135ae:	d07a      	beq.n	80136a6 <__kernel_rem_pio2f+0x2de>
 80135b0:	ab08      	add	r3, sp, #32
 80135b2:	3d08      	subs	r5, #8
 80135b4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	f000 8081 	beq.w	80136c0 <__kernel_rem_pio2f+0x2f8>
 80135be:	4628      	mov	r0, r5
 80135c0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80135c4:	00a5      	lsls	r5, r4, #2
 80135c6:	f000 fbd9 	bl	8013d7c <scalbnf>
 80135ca:	aa44      	add	r2, sp, #272	; 0x110
 80135cc:	1d2b      	adds	r3, r5, #4
 80135ce:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80136d0 <__kernel_rem_pio2f+0x308>
 80135d2:	18d1      	adds	r1, r2, r3
 80135d4:	4622      	mov	r2, r4
 80135d6:	2a00      	cmp	r2, #0
 80135d8:	f280 80ae 	bge.w	8013738 <__kernel_rem_pio2f+0x370>
 80135dc:	4622      	mov	r2, r4
 80135de:	2a00      	cmp	r2, #0
 80135e0:	f2c0 80cc 	blt.w	801377c <__kernel_rem_pio2f+0x3b4>
 80135e4:	a944      	add	r1, sp, #272	; 0x110
 80135e6:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 80135ea:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80136c8 <__kernel_rem_pio2f+0x300>
 80135ee:	eddf 7a39 	vldr	s15, [pc, #228]	; 80136d4 <__kernel_rem_pio2f+0x30c>
 80135f2:	2000      	movs	r0, #0
 80135f4:	1aa1      	subs	r1, r4, r2
 80135f6:	e0b6      	b.n	8013766 <__kernel_rem_pio2f+0x39e>
 80135f8:	2702      	movs	r7, #2
 80135fa:	e78c      	b.n	8013516 <__kernel_rem_pio2f+0x14e>
 80135fc:	6820      	ldr	r0, [r4, #0]
 80135fe:	b94b      	cbnz	r3, 8013614 <__kernel_rem_pio2f+0x24c>
 8013600:	b118      	cbz	r0, 801360a <__kernel_rem_pio2f+0x242>
 8013602:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8013606:	6020      	str	r0, [r4, #0]
 8013608:	2001      	movs	r0, #1
 801360a:	f10e 0e01 	add.w	lr, lr, #1
 801360e:	3404      	adds	r4, #4
 8013610:	4603      	mov	r3, r0
 8013612:	e785      	b.n	8013520 <__kernel_rem_pio2f+0x158>
 8013614:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8013618:	6020      	str	r0, [r4, #0]
 801361a:	4618      	mov	r0, r3
 801361c:	e7f5      	b.n	801360a <__kernel_rem_pio2f+0x242>
 801361e:	1e74      	subs	r4, r6, #1
 8013620:	a808      	add	r0, sp, #32
 8013622:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8013626:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801362a:	f10d 0c20 	add.w	ip, sp, #32
 801362e:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8013632:	e77e      	b.n	8013532 <__kernel_rem_pio2f+0x16a>
 8013634:	1e74      	subs	r4, r6, #1
 8013636:	a808      	add	r0, sp, #32
 8013638:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801363c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8013640:	e7f3      	b.n	801362a <__kernel_rem_pio2f+0x262>
 8013642:	ab08      	add	r3, sp, #32
 8013644:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8013648:	f10c 3cff 	add.w	ip, ip, #4294967295
 801364c:	4318      	orrs	r0, r3
 801364e:	e7ab      	b.n	80135a8 <__kernel_rem_pio2f+0x1e0>
 8013650:	f10c 0c01 	add.w	ip, ip, #1
 8013654:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8013658:	2c00      	cmp	r4, #0
 801365a:	d0f9      	beq.n	8013650 <__kernel_rem_pio2f+0x288>
 801365c:	9b05      	ldr	r3, [sp, #20]
 801365e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8013662:	eb0d 0003 	add.w	r0, sp, r3
 8013666:	9b01      	ldr	r3, [sp, #4]
 8013668:	18f4      	adds	r4, r6, r3
 801366a:	ab1c      	add	r3, sp, #112	; 0x70
 801366c:	1c77      	adds	r7, r6, #1
 801366e:	384c      	subs	r0, #76	; 0x4c
 8013670:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013674:	4466      	add	r6, ip
 8013676:	42be      	cmp	r6, r7
 8013678:	f6ff af0b 	blt.w	8013492 <__kernel_rem_pio2f+0xca>
 801367c:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8013680:	f8dd e008 	ldr.w	lr, [sp, #8]
 8013684:	ee07 3a90 	vmov	s15, r3
 8013688:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801368c:	f04f 0c00 	mov.w	ip, #0
 8013690:	ece4 7a01 	vstmia	r4!, {s15}
 8013694:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80136d4 <__kernel_rem_pio2f+0x30c>
 8013698:	46a1      	mov	r9, r4
 801369a:	458c      	cmp	ip, r1
 801369c:	dd07      	ble.n	80136ae <__kernel_rem_pio2f+0x2e6>
 801369e:	ece0 7a01 	vstmia	r0!, {s15}
 80136a2:	3701      	adds	r7, #1
 80136a4:	e7e7      	b.n	8013676 <__kernel_rem_pio2f+0x2ae>
 80136a6:	9804      	ldr	r0, [sp, #16]
 80136a8:	f04f 0c01 	mov.w	ip, #1
 80136ac:	e7d2      	b.n	8013654 <__kernel_rem_pio2f+0x28c>
 80136ae:	ecfe 6a01 	vldmia	lr!, {s13}
 80136b2:	ed39 7a01 	vldmdb	r9!, {s14}
 80136b6:	f10c 0c01 	add.w	ip, ip, #1
 80136ba:	eee6 7a87 	vfma.f32	s15, s13, s14
 80136be:	e7ec      	b.n	801369a <__kernel_rem_pio2f+0x2d2>
 80136c0:	3c01      	subs	r4, #1
 80136c2:	e775      	b.n	80135b0 <__kernel_rem_pio2f+0x1e8>
 80136c4:	0801479c 	.word	0x0801479c
 80136c8:	08014770 	.word	0x08014770
 80136cc:	43800000 	.word	0x43800000
 80136d0:	3b800000 	.word	0x3b800000
 80136d4:	00000000 	.word	0x00000000
 80136d8:	9b03      	ldr	r3, [sp, #12]
 80136da:	eeb0 0a48 	vmov.f32	s0, s16
 80136de:	1a98      	subs	r0, r3, r2
 80136e0:	f000 fb4c 	bl	8013d7c <scalbnf>
 80136e4:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80136cc <__kernel_rem_pio2f+0x304>
 80136e8:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80136ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136f0:	db19      	blt.n	8013726 <__kernel_rem_pio2f+0x35e>
 80136f2:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80136d0 <__kernel_rem_pio2f+0x308>
 80136f6:	ee60 7a27 	vmul.f32	s15, s0, s15
 80136fa:	aa08      	add	r2, sp, #32
 80136fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013700:	1c74      	adds	r4, r6, #1
 8013702:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013706:	3508      	adds	r5, #8
 8013708:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801370c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013710:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013714:	ee10 3a10 	vmov	r3, s0
 8013718:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801371c:	ee17 3a90 	vmov	r3, s15
 8013720:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8013724:	e74b      	b.n	80135be <__kernel_rem_pio2f+0x1f6>
 8013726:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801372a:	aa08      	add	r2, sp, #32
 801372c:	ee10 3a10 	vmov	r3, s0
 8013730:	4634      	mov	r4, r6
 8013732:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8013736:	e742      	b.n	80135be <__kernel_rem_pio2f+0x1f6>
 8013738:	a808      	add	r0, sp, #32
 801373a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801373e:	9001      	str	r0, [sp, #4]
 8013740:	ee07 0a90 	vmov	s15, r0
 8013744:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013748:	3a01      	subs	r2, #1
 801374a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801374e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8013752:	ed61 7a01 	vstmdb	r1!, {s15}
 8013756:	e73e      	b.n	80135d6 <__kernel_rem_pio2f+0x20e>
 8013758:	ecfc 6a01 	vldmia	ip!, {s13}
 801375c:	ecb6 7a01 	vldmia	r6!, {s14}
 8013760:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013764:	3001      	adds	r0, #1
 8013766:	4550      	cmp	r0, sl
 8013768:	dc01      	bgt.n	801376e <__kernel_rem_pio2f+0x3a6>
 801376a:	4288      	cmp	r0, r1
 801376c:	ddf4      	ble.n	8013758 <__kernel_rem_pio2f+0x390>
 801376e:	a858      	add	r0, sp, #352	; 0x160
 8013770:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013774:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8013778:	3a01      	subs	r2, #1
 801377a:	e730      	b.n	80135de <__kernel_rem_pio2f+0x216>
 801377c:	9a66      	ldr	r2, [sp, #408]	; 0x198
 801377e:	2a02      	cmp	r2, #2
 8013780:	dc09      	bgt.n	8013796 <__kernel_rem_pio2f+0x3ce>
 8013782:	2a00      	cmp	r2, #0
 8013784:	dc2a      	bgt.n	80137dc <__kernel_rem_pio2f+0x414>
 8013786:	d043      	beq.n	8013810 <__kernel_rem_pio2f+0x448>
 8013788:	f009 0007 	and.w	r0, r9, #7
 801378c:	b059      	add	sp, #356	; 0x164
 801378e:	ecbd 8b04 	vpop	{d8-d9}
 8013792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013796:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8013798:	2b03      	cmp	r3, #3
 801379a:	d1f5      	bne.n	8013788 <__kernel_rem_pio2f+0x3c0>
 801379c:	ab30      	add	r3, sp, #192	; 0xc0
 801379e:	442b      	add	r3, r5
 80137a0:	461a      	mov	r2, r3
 80137a2:	4619      	mov	r1, r3
 80137a4:	4620      	mov	r0, r4
 80137a6:	2800      	cmp	r0, #0
 80137a8:	f1a1 0104 	sub.w	r1, r1, #4
 80137ac:	dc51      	bgt.n	8013852 <__kernel_rem_pio2f+0x48a>
 80137ae:	4621      	mov	r1, r4
 80137b0:	2901      	cmp	r1, #1
 80137b2:	f1a2 0204 	sub.w	r2, r2, #4
 80137b6:	dc5c      	bgt.n	8013872 <__kernel_rem_pio2f+0x4aa>
 80137b8:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 80136d4 <__kernel_rem_pio2f+0x30c>
 80137bc:	3304      	adds	r3, #4
 80137be:	2c01      	cmp	r4, #1
 80137c0:	dc67      	bgt.n	8013892 <__kernel_rem_pio2f+0x4ca>
 80137c2:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80137c6:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 80137ca:	2f00      	cmp	r7, #0
 80137cc:	d167      	bne.n	801389e <__kernel_rem_pio2f+0x4d6>
 80137ce:	edc8 6a00 	vstr	s13, [r8]
 80137d2:	ed88 7a01 	vstr	s14, [r8, #4]
 80137d6:	edc8 7a02 	vstr	s15, [r8, #8]
 80137da:	e7d5      	b.n	8013788 <__kernel_rem_pio2f+0x3c0>
 80137dc:	aa30      	add	r2, sp, #192	; 0xc0
 80137de:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 80136d4 <__kernel_rem_pio2f+0x30c>
 80137e2:	4413      	add	r3, r2
 80137e4:	4622      	mov	r2, r4
 80137e6:	2a00      	cmp	r2, #0
 80137e8:	da24      	bge.n	8013834 <__kernel_rem_pio2f+0x46c>
 80137ea:	b34f      	cbz	r7, 8013840 <__kernel_rem_pio2f+0x478>
 80137ec:	eef1 7a47 	vneg.f32	s15, s14
 80137f0:	edc8 7a00 	vstr	s15, [r8]
 80137f4:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 80137f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80137fc:	aa31      	add	r2, sp, #196	; 0xc4
 80137fe:	2301      	movs	r3, #1
 8013800:	429c      	cmp	r4, r3
 8013802:	da20      	bge.n	8013846 <__kernel_rem_pio2f+0x47e>
 8013804:	b10f      	cbz	r7, 801380a <__kernel_rem_pio2f+0x442>
 8013806:	eef1 7a67 	vneg.f32	s15, s15
 801380a:	edc8 7a01 	vstr	s15, [r8, #4]
 801380e:	e7bb      	b.n	8013788 <__kernel_rem_pio2f+0x3c0>
 8013810:	aa30      	add	r2, sp, #192	; 0xc0
 8013812:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 80136d4 <__kernel_rem_pio2f+0x30c>
 8013816:	4413      	add	r3, r2
 8013818:	2c00      	cmp	r4, #0
 801381a:	da05      	bge.n	8013828 <__kernel_rem_pio2f+0x460>
 801381c:	b10f      	cbz	r7, 8013822 <__kernel_rem_pio2f+0x45a>
 801381e:	eef1 7a67 	vneg.f32	s15, s15
 8013822:	edc8 7a00 	vstr	s15, [r8]
 8013826:	e7af      	b.n	8013788 <__kernel_rem_pio2f+0x3c0>
 8013828:	ed33 7a01 	vldmdb	r3!, {s14}
 801382c:	3c01      	subs	r4, #1
 801382e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013832:	e7f1      	b.n	8013818 <__kernel_rem_pio2f+0x450>
 8013834:	ed73 7a01 	vldmdb	r3!, {s15}
 8013838:	3a01      	subs	r2, #1
 801383a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801383e:	e7d2      	b.n	80137e6 <__kernel_rem_pio2f+0x41e>
 8013840:	eef0 7a47 	vmov.f32	s15, s14
 8013844:	e7d4      	b.n	80137f0 <__kernel_rem_pio2f+0x428>
 8013846:	ecb2 7a01 	vldmia	r2!, {s14}
 801384a:	3301      	adds	r3, #1
 801384c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013850:	e7d6      	b.n	8013800 <__kernel_rem_pio2f+0x438>
 8013852:	edd1 7a00 	vldr	s15, [r1]
 8013856:	edd1 6a01 	vldr	s13, [r1, #4]
 801385a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801385e:	3801      	subs	r0, #1
 8013860:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013864:	ed81 7a00 	vstr	s14, [r1]
 8013868:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801386c:	edc1 7a01 	vstr	s15, [r1, #4]
 8013870:	e799      	b.n	80137a6 <__kernel_rem_pio2f+0x3de>
 8013872:	edd2 7a00 	vldr	s15, [r2]
 8013876:	edd2 6a01 	vldr	s13, [r2, #4]
 801387a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801387e:	3901      	subs	r1, #1
 8013880:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013884:	ed82 7a00 	vstr	s14, [r2]
 8013888:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801388c:	edc2 7a01 	vstr	s15, [r2, #4]
 8013890:	e78e      	b.n	80137b0 <__kernel_rem_pio2f+0x3e8>
 8013892:	ed33 7a01 	vldmdb	r3!, {s14}
 8013896:	3c01      	subs	r4, #1
 8013898:	ee77 7a87 	vadd.f32	s15, s15, s14
 801389c:	e78f      	b.n	80137be <__kernel_rem_pio2f+0x3f6>
 801389e:	eef1 6a66 	vneg.f32	s13, s13
 80138a2:	eeb1 7a47 	vneg.f32	s14, s14
 80138a6:	edc8 6a00 	vstr	s13, [r8]
 80138aa:	ed88 7a01 	vstr	s14, [r8, #4]
 80138ae:	eef1 7a67 	vneg.f32	s15, s15
 80138b2:	e790      	b.n	80137d6 <__kernel_rem_pio2f+0x40e>

080138b4 <__kernel_sinf>:
 80138b4:	ee10 3a10 	vmov	r3, s0
 80138b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80138bc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80138c0:	da04      	bge.n	80138cc <__kernel_sinf+0x18>
 80138c2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80138c6:	ee17 3a90 	vmov	r3, s15
 80138ca:	b35b      	cbz	r3, 8013924 <__kernel_sinf+0x70>
 80138cc:	ee20 7a00 	vmul.f32	s14, s0, s0
 80138d0:	eddf 7a15 	vldr	s15, [pc, #84]	; 8013928 <__kernel_sinf+0x74>
 80138d4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801392c <__kernel_sinf+0x78>
 80138d8:	eea7 6a27 	vfma.f32	s12, s14, s15
 80138dc:	eddf 7a14 	vldr	s15, [pc, #80]	; 8013930 <__kernel_sinf+0x7c>
 80138e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80138e4:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8013934 <__kernel_sinf+0x80>
 80138e8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80138ec:	eddf 7a12 	vldr	s15, [pc, #72]	; 8013938 <__kernel_sinf+0x84>
 80138f0:	ee60 6a07 	vmul.f32	s13, s0, s14
 80138f4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80138f8:	b930      	cbnz	r0, 8013908 <__kernel_sinf+0x54>
 80138fa:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801393c <__kernel_sinf+0x88>
 80138fe:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013902:	eea6 0a26 	vfma.f32	s0, s12, s13
 8013906:	4770      	bx	lr
 8013908:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801390c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8013910:	eee0 7a86 	vfma.f32	s15, s1, s12
 8013914:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8013918:	eddf 7a09 	vldr	s15, [pc, #36]	; 8013940 <__kernel_sinf+0x8c>
 801391c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8013920:	ee30 0a60 	vsub.f32	s0, s0, s1
 8013924:	4770      	bx	lr
 8013926:	bf00      	nop
 8013928:	2f2ec9d3 	.word	0x2f2ec9d3
 801392c:	b2d72f34 	.word	0xb2d72f34
 8013930:	3638ef1b 	.word	0x3638ef1b
 8013934:	b9500d01 	.word	0xb9500d01
 8013938:	3c088889 	.word	0x3c088889
 801393c:	be2aaaab 	.word	0xbe2aaaab
 8013940:	3e2aaaab 	.word	0x3e2aaaab

08013944 <with_errno>:
 8013944:	b570      	push	{r4, r5, r6, lr}
 8013946:	4604      	mov	r4, r0
 8013948:	460d      	mov	r5, r1
 801394a:	4616      	mov	r6, r2
 801394c:	f7fb f916 	bl	800eb7c <__errno>
 8013950:	4629      	mov	r1, r5
 8013952:	6006      	str	r6, [r0, #0]
 8013954:	4620      	mov	r0, r4
 8013956:	bd70      	pop	{r4, r5, r6, pc}

08013958 <xflow>:
 8013958:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801395a:	4614      	mov	r4, r2
 801395c:	461d      	mov	r5, r3
 801395e:	b108      	cbz	r0, 8013964 <xflow+0xc>
 8013960:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013964:	e9cd 2300 	strd	r2, r3, [sp]
 8013968:	e9dd 2300 	ldrd	r2, r3, [sp]
 801396c:	4620      	mov	r0, r4
 801396e:	4629      	mov	r1, r5
 8013970:	f7ec fe42 	bl	80005f8 <__aeabi_dmul>
 8013974:	2222      	movs	r2, #34	; 0x22
 8013976:	b003      	add	sp, #12
 8013978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801397c:	f7ff bfe2 	b.w	8013944 <with_errno>

08013980 <__math_uflow>:
 8013980:	b508      	push	{r3, lr}
 8013982:	2200      	movs	r2, #0
 8013984:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013988:	f7ff ffe6 	bl	8013958 <xflow>
 801398c:	ec41 0b10 	vmov	d0, r0, r1
 8013990:	bd08      	pop	{r3, pc}

08013992 <__math_oflow>:
 8013992:	b508      	push	{r3, lr}
 8013994:	2200      	movs	r2, #0
 8013996:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801399a:	f7ff ffdd 	bl	8013958 <xflow>
 801399e:	ec41 0b10 	vmov	d0, r0, r1
 80139a2:	bd08      	pop	{r3, pc}

080139a4 <with_errnof>:
 80139a4:	b513      	push	{r0, r1, r4, lr}
 80139a6:	4604      	mov	r4, r0
 80139a8:	ed8d 0a01 	vstr	s0, [sp, #4]
 80139ac:	f7fb f8e6 	bl	800eb7c <__errno>
 80139b0:	ed9d 0a01 	vldr	s0, [sp, #4]
 80139b4:	6004      	str	r4, [r0, #0]
 80139b6:	b002      	add	sp, #8
 80139b8:	bd10      	pop	{r4, pc}

080139ba <xflowf>:
 80139ba:	b130      	cbz	r0, 80139ca <xflowf+0x10>
 80139bc:	eef1 7a40 	vneg.f32	s15, s0
 80139c0:	ee27 0a80 	vmul.f32	s0, s15, s0
 80139c4:	2022      	movs	r0, #34	; 0x22
 80139c6:	f7ff bfed 	b.w	80139a4 <with_errnof>
 80139ca:	eef0 7a40 	vmov.f32	s15, s0
 80139ce:	e7f7      	b.n	80139c0 <xflowf+0x6>

080139d0 <__math_uflowf>:
 80139d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80139d8 <__math_uflowf+0x8>
 80139d4:	f7ff bff1 	b.w	80139ba <xflowf>
 80139d8:	10000000 	.word	0x10000000

080139dc <__math_oflowf>:
 80139dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80139e4 <__math_oflowf+0x8>
 80139e0:	f7ff bfeb 	b.w	80139ba <xflowf>
 80139e4:	70000000 	.word	0x70000000

080139e8 <fabs>:
 80139e8:	ec51 0b10 	vmov	r0, r1, d0
 80139ec:	ee10 2a10 	vmov	r2, s0
 80139f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80139f4:	ec43 2b10 	vmov	d0, r2, r3
 80139f8:	4770      	bx	lr

080139fa <finite>:
 80139fa:	b082      	sub	sp, #8
 80139fc:	ed8d 0b00 	vstr	d0, [sp]
 8013a00:	9801      	ldr	r0, [sp, #4]
 8013a02:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8013a06:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013a0a:	0fc0      	lsrs	r0, r0, #31
 8013a0c:	b002      	add	sp, #8
 8013a0e:	4770      	bx	lr

08013a10 <scalbn>:
 8013a10:	b570      	push	{r4, r5, r6, lr}
 8013a12:	ec55 4b10 	vmov	r4, r5, d0
 8013a16:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013a1a:	4606      	mov	r6, r0
 8013a1c:	462b      	mov	r3, r5
 8013a1e:	b99a      	cbnz	r2, 8013a48 <scalbn+0x38>
 8013a20:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013a24:	4323      	orrs	r3, r4
 8013a26:	d036      	beq.n	8013a96 <scalbn+0x86>
 8013a28:	4b39      	ldr	r3, [pc, #228]	; (8013b10 <scalbn+0x100>)
 8013a2a:	4629      	mov	r1, r5
 8013a2c:	ee10 0a10 	vmov	r0, s0
 8013a30:	2200      	movs	r2, #0
 8013a32:	f7ec fde1 	bl	80005f8 <__aeabi_dmul>
 8013a36:	4b37      	ldr	r3, [pc, #220]	; (8013b14 <scalbn+0x104>)
 8013a38:	429e      	cmp	r6, r3
 8013a3a:	4604      	mov	r4, r0
 8013a3c:	460d      	mov	r5, r1
 8013a3e:	da10      	bge.n	8013a62 <scalbn+0x52>
 8013a40:	a32b      	add	r3, pc, #172	; (adr r3, 8013af0 <scalbn+0xe0>)
 8013a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a46:	e03a      	b.n	8013abe <scalbn+0xae>
 8013a48:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013a4c:	428a      	cmp	r2, r1
 8013a4e:	d10c      	bne.n	8013a6a <scalbn+0x5a>
 8013a50:	ee10 2a10 	vmov	r2, s0
 8013a54:	4620      	mov	r0, r4
 8013a56:	4629      	mov	r1, r5
 8013a58:	f7ec fc18 	bl	800028c <__adddf3>
 8013a5c:	4604      	mov	r4, r0
 8013a5e:	460d      	mov	r5, r1
 8013a60:	e019      	b.n	8013a96 <scalbn+0x86>
 8013a62:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013a66:	460b      	mov	r3, r1
 8013a68:	3a36      	subs	r2, #54	; 0x36
 8013a6a:	4432      	add	r2, r6
 8013a6c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013a70:	428a      	cmp	r2, r1
 8013a72:	dd08      	ble.n	8013a86 <scalbn+0x76>
 8013a74:	2d00      	cmp	r5, #0
 8013a76:	a120      	add	r1, pc, #128	; (adr r1, 8013af8 <scalbn+0xe8>)
 8013a78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013a7c:	da1c      	bge.n	8013ab8 <scalbn+0xa8>
 8013a7e:	a120      	add	r1, pc, #128	; (adr r1, 8013b00 <scalbn+0xf0>)
 8013a80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013a84:	e018      	b.n	8013ab8 <scalbn+0xa8>
 8013a86:	2a00      	cmp	r2, #0
 8013a88:	dd08      	ble.n	8013a9c <scalbn+0x8c>
 8013a8a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013a8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013a92:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013a96:	ec45 4b10 	vmov	d0, r4, r5
 8013a9a:	bd70      	pop	{r4, r5, r6, pc}
 8013a9c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013aa0:	da19      	bge.n	8013ad6 <scalbn+0xc6>
 8013aa2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013aa6:	429e      	cmp	r6, r3
 8013aa8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8013aac:	dd0a      	ble.n	8013ac4 <scalbn+0xb4>
 8013aae:	a112      	add	r1, pc, #72	; (adr r1, 8013af8 <scalbn+0xe8>)
 8013ab0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ab4:	2b00      	cmp	r3, #0
 8013ab6:	d1e2      	bne.n	8013a7e <scalbn+0x6e>
 8013ab8:	a30f      	add	r3, pc, #60	; (adr r3, 8013af8 <scalbn+0xe8>)
 8013aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013abe:	f7ec fd9b 	bl	80005f8 <__aeabi_dmul>
 8013ac2:	e7cb      	b.n	8013a5c <scalbn+0x4c>
 8013ac4:	a10a      	add	r1, pc, #40	; (adr r1, 8013af0 <scalbn+0xe0>)
 8013ac6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d0b8      	beq.n	8013a40 <scalbn+0x30>
 8013ace:	a10e      	add	r1, pc, #56	; (adr r1, 8013b08 <scalbn+0xf8>)
 8013ad0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ad4:	e7b4      	b.n	8013a40 <scalbn+0x30>
 8013ad6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013ada:	3236      	adds	r2, #54	; 0x36
 8013adc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013ae0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8013ae4:	4620      	mov	r0, r4
 8013ae6:	4b0c      	ldr	r3, [pc, #48]	; (8013b18 <scalbn+0x108>)
 8013ae8:	2200      	movs	r2, #0
 8013aea:	e7e8      	b.n	8013abe <scalbn+0xae>
 8013aec:	f3af 8000 	nop.w
 8013af0:	c2f8f359 	.word	0xc2f8f359
 8013af4:	01a56e1f 	.word	0x01a56e1f
 8013af8:	8800759c 	.word	0x8800759c
 8013afc:	7e37e43c 	.word	0x7e37e43c
 8013b00:	8800759c 	.word	0x8800759c
 8013b04:	fe37e43c 	.word	0xfe37e43c
 8013b08:	c2f8f359 	.word	0xc2f8f359
 8013b0c:	81a56e1f 	.word	0x81a56e1f
 8013b10:	43500000 	.word	0x43500000
 8013b14:	ffff3cb0 	.word	0xffff3cb0
 8013b18:	3c900000 	.word	0x3c900000

08013b1c <atanf>:
 8013b1c:	b538      	push	{r3, r4, r5, lr}
 8013b1e:	ee10 5a10 	vmov	r5, s0
 8013b22:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013b26:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8013b2a:	eef0 7a40 	vmov.f32	s15, s0
 8013b2e:	db10      	blt.n	8013b52 <atanf+0x36>
 8013b30:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013b34:	dd04      	ble.n	8013b40 <atanf+0x24>
 8013b36:	ee70 7a00 	vadd.f32	s15, s0, s0
 8013b3a:	eeb0 0a67 	vmov.f32	s0, s15
 8013b3e:	bd38      	pop	{r3, r4, r5, pc}
 8013b40:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8013c78 <atanf+0x15c>
 8013b44:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8013c7c <atanf+0x160>
 8013b48:	2d00      	cmp	r5, #0
 8013b4a:	bfd8      	it	le
 8013b4c:	eef0 7a40 	vmovle.f32	s15, s0
 8013b50:	e7f3      	b.n	8013b3a <atanf+0x1e>
 8013b52:	4b4b      	ldr	r3, [pc, #300]	; (8013c80 <atanf+0x164>)
 8013b54:	429c      	cmp	r4, r3
 8013b56:	dc10      	bgt.n	8013b7a <atanf+0x5e>
 8013b58:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8013b5c:	da0a      	bge.n	8013b74 <atanf+0x58>
 8013b5e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8013c84 <atanf+0x168>
 8013b62:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013b66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8013b6a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b72:	dce2      	bgt.n	8013b3a <atanf+0x1e>
 8013b74:	f04f 33ff 	mov.w	r3, #4294967295
 8013b78:	e013      	b.n	8013ba2 <atanf+0x86>
 8013b7a:	f000 f8a3 	bl	8013cc4 <fabsf>
 8013b7e:	4b42      	ldr	r3, [pc, #264]	; (8013c88 <atanf+0x16c>)
 8013b80:	429c      	cmp	r4, r3
 8013b82:	dc4f      	bgt.n	8013c24 <atanf+0x108>
 8013b84:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8013b88:	429c      	cmp	r4, r3
 8013b8a:	dc41      	bgt.n	8013c10 <atanf+0xf4>
 8013b8c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8013b90:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8013b94:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013b98:	2300      	movs	r3, #0
 8013b9a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013b9e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013ba2:	1c5a      	adds	r2, r3, #1
 8013ba4:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013ba8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8013c8c <atanf+0x170>
 8013bac:	eddf 5a38 	vldr	s11, [pc, #224]	; 8013c90 <atanf+0x174>
 8013bb0:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8013c94 <atanf+0x178>
 8013bb4:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013bb8:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013bbc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8013c98 <atanf+0x17c>
 8013bc0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013bc4:	eddf 5a35 	vldr	s11, [pc, #212]	; 8013c9c <atanf+0x180>
 8013bc8:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013bcc:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8013ca0 <atanf+0x184>
 8013bd0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013bd4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8013ca4 <atanf+0x188>
 8013bd8:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013bdc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8013ca8 <atanf+0x18c>
 8013be0:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013be4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8013cac <atanf+0x190>
 8013be8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013bec:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8013cb0 <atanf+0x194>
 8013bf0:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013bf4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8013cb4 <atanf+0x198>
 8013bf8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013bfc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013c00:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013c04:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013c08:	d121      	bne.n	8013c4e <atanf+0x132>
 8013c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013c0e:	e794      	b.n	8013b3a <atanf+0x1e>
 8013c10:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013c14:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013c18:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013c1c:	2301      	movs	r3, #1
 8013c1e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013c22:	e7be      	b.n	8013ba2 <atanf+0x86>
 8013c24:	4b24      	ldr	r3, [pc, #144]	; (8013cb8 <atanf+0x19c>)
 8013c26:	429c      	cmp	r4, r3
 8013c28:	dc0b      	bgt.n	8013c42 <atanf+0x126>
 8013c2a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8013c2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8013c32:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013c36:	2302      	movs	r3, #2
 8013c38:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013c3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013c40:	e7af      	b.n	8013ba2 <atanf+0x86>
 8013c42:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8013c46:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013c4a:	2303      	movs	r3, #3
 8013c4c:	e7a9      	b.n	8013ba2 <atanf+0x86>
 8013c4e:	4a1b      	ldr	r2, [pc, #108]	; (8013cbc <atanf+0x1a0>)
 8013c50:	491b      	ldr	r1, [pc, #108]	; (8013cc0 <atanf+0x1a4>)
 8013c52:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013c56:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013c5a:	ed93 0a00 	vldr	s0, [r3]
 8013c5e:	ee37 7a40 	vsub.f32	s14, s14, s0
 8013c62:	ed92 0a00 	vldr	s0, [r2]
 8013c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013c6a:	2d00      	cmp	r5, #0
 8013c6c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013c70:	bfb8      	it	lt
 8013c72:	eef1 7a67 	vneglt.f32	s15, s15
 8013c76:	e760      	b.n	8013b3a <atanf+0x1e>
 8013c78:	3fc90fdb 	.word	0x3fc90fdb
 8013c7c:	bfc90fdb 	.word	0xbfc90fdb
 8013c80:	3edfffff 	.word	0x3edfffff
 8013c84:	7149f2ca 	.word	0x7149f2ca
 8013c88:	3f97ffff 	.word	0x3f97ffff
 8013c8c:	3c8569d7 	.word	0x3c8569d7
 8013c90:	3d4bda59 	.word	0x3d4bda59
 8013c94:	bd6ef16b 	.word	0xbd6ef16b
 8013c98:	3d886b35 	.word	0x3d886b35
 8013c9c:	3dba2e6e 	.word	0x3dba2e6e
 8013ca0:	3e124925 	.word	0x3e124925
 8013ca4:	3eaaaaab 	.word	0x3eaaaaab
 8013ca8:	bd15a221 	.word	0xbd15a221
 8013cac:	bd9d8795 	.word	0xbd9d8795
 8013cb0:	bde38e38 	.word	0xbde38e38
 8013cb4:	be4ccccd 	.word	0xbe4ccccd
 8013cb8:	401bffff 	.word	0x401bffff
 8013cbc:	080147a8 	.word	0x080147a8
 8013cc0:	080147b8 	.word	0x080147b8

08013cc4 <fabsf>:
 8013cc4:	ee10 3a10 	vmov	r3, s0
 8013cc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013ccc:	ee00 3a10 	vmov	s0, r3
 8013cd0:	4770      	bx	lr

08013cd2 <finitef>:
 8013cd2:	b082      	sub	sp, #8
 8013cd4:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013cd8:	9801      	ldr	r0, [sp, #4]
 8013cda:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013cde:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8013ce2:	bfac      	ite	ge
 8013ce4:	2000      	movge	r0, #0
 8013ce6:	2001      	movlt	r0, #1
 8013ce8:	b002      	add	sp, #8
 8013cea:	4770      	bx	lr

08013cec <floorf>:
 8013cec:	ee10 3a10 	vmov	r3, s0
 8013cf0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013cf4:	3a7f      	subs	r2, #127	; 0x7f
 8013cf6:	2a16      	cmp	r2, #22
 8013cf8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013cfc:	dc2a      	bgt.n	8013d54 <floorf+0x68>
 8013cfe:	2a00      	cmp	r2, #0
 8013d00:	da11      	bge.n	8013d26 <floorf+0x3a>
 8013d02:	eddf 7a18 	vldr	s15, [pc, #96]	; 8013d64 <floorf+0x78>
 8013d06:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013d0a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8013d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d12:	dd05      	ble.n	8013d20 <floorf+0x34>
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	da23      	bge.n	8013d60 <floorf+0x74>
 8013d18:	4a13      	ldr	r2, [pc, #76]	; (8013d68 <floorf+0x7c>)
 8013d1a:	2900      	cmp	r1, #0
 8013d1c:	bf18      	it	ne
 8013d1e:	4613      	movne	r3, r2
 8013d20:	ee00 3a10 	vmov	s0, r3
 8013d24:	4770      	bx	lr
 8013d26:	4911      	ldr	r1, [pc, #68]	; (8013d6c <floorf+0x80>)
 8013d28:	4111      	asrs	r1, r2
 8013d2a:	420b      	tst	r3, r1
 8013d2c:	d0fa      	beq.n	8013d24 <floorf+0x38>
 8013d2e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8013d64 <floorf+0x78>
 8013d32:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013d36:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8013d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d3e:	ddef      	ble.n	8013d20 <floorf+0x34>
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	bfbe      	ittt	lt
 8013d44:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8013d48:	fa40 f202 	asrlt.w	r2, r0, r2
 8013d4c:	189b      	addlt	r3, r3, r2
 8013d4e:	ea23 0301 	bic.w	r3, r3, r1
 8013d52:	e7e5      	b.n	8013d20 <floorf+0x34>
 8013d54:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013d58:	d3e4      	bcc.n	8013d24 <floorf+0x38>
 8013d5a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013d5e:	4770      	bx	lr
 8013d60:	2300      	movs	r3, #0
 8013d62:	e7dd      	b.n	8013d20 <floorf+0x34>
 8013d64:	7149f2ca 	.word	0x7149f2ca
 8013d68:	bf800000 	.word	0xbf800000
 8013d6c:	007fffff 	.word	0x007fffff

08013d70 <nanf>:
 8013d70:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013d78 <nanf+0x8>
 8013d74:	4770      	bx	lr
 8013d76:	bf00      	nop
 8013d78:	7fc00000 	.word	0x7fc00000

08013d7c <scalbnf>:
 8013d7c:	ee10 3a10 	vmov	r3, s0
 8013d80:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8013d84:	d025      	beq.n	8013dd2 <scalbnf+0x56>
 8013d86:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8013d8a:	d302      	bcc.n	8013d92 <scalbnf+0x16>
 8013d8c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013d90:	4770      	bx	lr
 8013d92:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8013d96:	d122      	bne.n	8013dde <scalbnf+0x62>
 8013d98:	4b2a      	ldr	r3, [pc, #168]	; (8013e44 <scalbnf+0xc8>)
 8013d9a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8013e48 <scalbnf+0xcc>
 8013d9e:	4298      	cmp	r0, r3
 8013da0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013da4:	db16      	blt.n	8013dd4 <scalbnf+0x58>
 8013da6:	ee10 3a10 	vmov	r3, s0
 8013daa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013dae:	3a19      	subs	r2, #25
 8013db0:	4402      	add	r2, r0
 8013db2:	2afe      	cmp	r2, #254	; 0xfe
 8013db4:	dd15      	ble.n	8013de2 <scalbnf+0x66>
 8013db6:	ee10 3a10 	vmov	r3, s0
 8013dba:	eddf 7a24 	vldr	s15, [pc, #144]	; 8013e4c <scalbnf+0xd0>
 8013dbe:	eddf 6a24 	vldr	s13, [pc, #144]	; 8013e50 <scalbnf+0xd4>
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	eeb0 7a67 	vmov.f32	s14, s15
 8013dc8:	bfb8      	it	lt
 8013dca:	eef0 7a66 	vmovlt.f32	s15, s13
 8013dce:	ee27 0a27 	vmul.f32	s0, s14, s15
 8013dd2:	4770      	bx	lr
 8013dd4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8013e54 <scalbnf+0xd8>
 8013dd8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013ddc:	4770      	bx	lr
 8013dde:	0dd2      	lsrs	r2, r2, #23
 8013de0:	e7e6      	b.n	8013db0 <scalbnf+0x34>
 8013de2:	2a00      	cmp	r2, #0
 8013de4:	dd06      	ble.n	8013df4 <scalbnf+0x78>
 8013de6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013dea:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8013dee:	ee00 3a10 	vmov	s0, r3
 8013df2:	4770      	bx	lr
 8013df4:	f112 0f16 	cmn.w	r2, #22
 8013df8:	da1a      	bge.n	8013e30 <scalbnf+0xb4>
 8013dfa:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013dfe:	4298      	cmp	r0, r3
 8013e00:	ee10 3a10 	vmov	r3, s0
 8013e04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013e08:	dd0a      	ble.n	8013e20 <scalbnf+0xa4>
 8013e0a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8013e4c <scalbnf+0xd0>
 8013e0e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8013e50 <scalbnf+0xd4>
 8013e12:	eef0 7a40 	vmov.f32	s15, s0
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	bf18      	it	ne
 8013e1a:	eeb0 0a47 	vmovne.f32	s0, s14
 8013e1e:	e7db      	b.n	8013dd8 <scalbnf+0x5c>
 8013e20:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8013e54 <scalbnf+0xd8>
 8013e24:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8013e58 <scalbnf+0xdc>
 8013e28:	eef0 7a40 	vmov.f32	s15, s0
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	e7f3      	b.n	8013e18 <scalbnf+0x9c>
 8013e30:	3219      	adds	r2, #25
 8013e32:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013e36:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8013e3a:	eddf 7a08 	vldr	s15, [pc, #32]	; 8013e5c <scalbnf+0xe0>
 8013e3e:	ee07 3a10 	vmov	s14, r3
 8013e42:	e7c4      	b.n	8013dce <scalbnf+0x52>
 8013e44:	ffff3cb0 	.word	0xffff3cb0
 8013e48:	4c000000 	.word	0x4c000000
 8013e4c:	7149f2ca 	.word	0x7149f2ca
 8013e50:	f149f2ca 	.word	0xf149f2ca
 8013e54:	0da24260 	.word	0x0da24260
 8013e58:	8da24260 	.word	0x8da24260
 8013e5c:	33000000 	.word	0x33000000

08013e60 <_init>:
 8013e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e62:	bf00      	nop
 8013e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e66:	bc08      	pop	{r3}
 8013e68:	469e      	mov	lr, r3
 8013e6a:	4770      	bx	lr

08013e6c <_fini>:
 8013e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e6e:	bf00      	nop
 8013e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e72:	bc08      	pop	{r3}
 8013e74:	469e      	mov	lr, r3
 8013e76:	4770      	bx	lr
