{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555665510002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555665510003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:18:29 2019 " "Processing started: Fri Apr 19 18:18:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555665510003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555665510003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleALU -c simpleALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleALU -c simpleALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555665510003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555665510494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitxor-dataflow " "Found design unit 1: fourbitxor-dataflow" {  } { { "fourbitxor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitxor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510981 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitxor " "Found entity 1: fourbitxor" {  } { { "fourbitxor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitxor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665510981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitor-dataflow " "Found design unit 1: fourbitor-dataflow" {  } { { "fourbitor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510985 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitor " "Found entity 1: fourbitor" {  } { { "fourbitor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665510985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitand-dataflow " "Found design unit 1: fourbitand-dataflow" {  } { { "fourbitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitand.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510988 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitand " "Found entity 1: fourbitand" {  } { { "fourbitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665510988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-Behavioral " "Found design unit 1: OR_Gate-Behavioral" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/OR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510992 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665510992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510995 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665510995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Structural " "Found design unit 1: full_adder-Structural" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510999 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665510999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665510999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplealu_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simplealu_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simpleALU_BDF " "Found entity 1: simpleALU_BDF" {  } { { "simpleALU_BDF.bdf" "" { Schematic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665511001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665511001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpleALU-simple " "Found design unit 1: simpleALU-simple" {  } { { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665511005 ""} { "Info" "ISGN_ENTITY_NAME" "1 simpleALU " "Found entity 1: simpleALU" {  } { { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665511005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665511005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fouror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fouror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fouror-dataflow " "Found design unit 1: fouror-dataflow" {  } { { "fouror.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fouror.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665511009 ""} { "Info" "ISGN_ENTITY_NAME" "1 fouror " "Found entity 1: fouror" {  } { { "fouror.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fouror.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665511009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665511009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fivebitand-dataflow " "Found design unit 1: fivebitand-dataflow" {  } { { "fivebitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fivebitand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665511012 ""} { "Info" "ISGN_ENTITY_NAME" "1 fivebitand " "Found entity 1: fivebitand" {  } { { "fivebitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fivebitand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555665511012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555665511012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleALU " "Elaborating entity \"simpleALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555665511058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder half_adder:plus0 " "Elaborating entity \"half_adder\" for hierarchy \"half_adder:plus0\"" {  } { { "simpleALU.vhd" "plus0" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:plus1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:plus1\"" {  } { { "simpleALU.vhd" "plus1" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_Gate full_adder:plus1\|OR_Gate:org " "Elaborating entity \"OR_Gate\" for hierarchy \"full_adder:plus1\|OR_Gate:org\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/full_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebitand fivebitand:suband " "Elaborating entity \"fivebitand\" for hierarchy \"fivebitand:suband\"" {  } { { "simpleALU.vhd" "suband" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511102 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "yo\[4\] fivebitand.vhd(8) " "Using initial value X (don't care) for net \"yo\[4\]\" at fivebitand.vhd(8)" {  } { { "fivebitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fivebitand.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555665511102 "|simpleALU|fivebitand:suband"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitor fourbitor:orgate " "Elaborating entity \"fourbitor\" for hierarchy \"fourbitor:orgate\"" {  } { { "simpleALU.vhd" "orgate" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitand fourbitand:andgate " "Elaborating entity \"fourbitand\" for hierarchy \"fourbitand:andgate\"" {  } { { "simpleALU.vhd" "andgate" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitxor fourbitxor:xorgate " "Elaborating entity \"fourbitxor\" for hierarchy \"fourbitxor:xorgate\"" {  } { { "simpleALU.vhd" "xorgate" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fouror fouror:orfourbit0 " "Elaborating entity \"fouror\" for hierarchy \"fouror:orfourbit0\"" {  } { { "simpleALU.vhd" "orfourbit0" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555665511109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[4\] GND " "Pin \"Y\[4\]\" is stuck at GND" {  } { { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555665511512 "|simpleALU|Y[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1555665511512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555665511762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555665511762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555665511824 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555665511824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555665511824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555665511824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555665511864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:18:31 2019 " "Processing ended: Fri Apr 19 18:18:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555665511864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555665511864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555665511864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555665511864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555665513204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555665513205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:18:32 2019 " "Processing started: Fri Apr 19 18:18:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555665513205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555665513205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simpleALU -c simpleALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simpleALU -c simpleALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555665513205 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555665513368 ""}
{ "Info" "0" "" "Project  = simpleALU" {  } {  } 0 0 "Project  = simpleALU" 0 0 "Fitter" 0 0 1555665513368 ""}
{ "Info" "0" "" "Revision = simpleALU" {  } {  } 0 0 "Revision = simpleALU" 0 0 "Fitter" 0 0 1555665513368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1555665513443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simpleALU EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"simpleALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555665513449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555665513484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555665513484 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555665513563 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555665513576 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555665514103 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555665514103 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555665514103 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555665514104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555665514104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555665514104 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555665514104 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Pin Y\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Y[0] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 11 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Pin Y\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Y[1] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 11 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Pin Y\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Y[2] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 11 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Pin Y\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Y[3] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 11 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Pin Y\[4\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Y[4] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 11 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Si\[0\] " "Pin Si\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Si[0] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Si[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[0\] " "Pin Ai\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[0] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[0\] " "Pin Bi\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[0] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Si\[1\] " "Pin Si\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Si[1] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Si[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[1\] " "Pin Ai\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[1] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[1\] " "Pin Bi\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[1] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[2\] " "Pin Ai\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[2] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[2\] " "Pin Bi\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[2] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[3\] " "Pin Ai\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[3] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[3\] " "Pin Bi\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[3] } } } { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555665514193 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1555665514193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simpleALU.sdc " "Synopsys Design Constraints File file not found: 'simpleALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555665514290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555665514290 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1555665514290 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1555665514291 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555665514291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555665514292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555665514292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555665514292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555665514293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555665514293 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555665514293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555665514293 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555665514293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555665514293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1555665514294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555665514294 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 10 5 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 10 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1555665514296 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1555665514296 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555665514296 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555665514297 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1555665514297 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555665514297 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555665514304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555665515784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555665515846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555665515852 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555665516004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555665516004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555665516042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555665516726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555665516726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555665516801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555665516802 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1555665516802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555665516802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555665516808 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555665516810 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[0\] 0 " "Pin \"Y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555665516811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[1\] 0 " "Pin \"Y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555665516811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[2\] 0 " "Pin \"Y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555665516811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[3\] 0 " "Pin \"Y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555665516811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[4\] 0 " "Pin \"Y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555665516811 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1555665516811 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555665516876 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555665516883 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555665516947 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555665517198 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1555665517275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/output_files/simpleALU.fit.smsg " "Generated suppressed messages file D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/output_files/simpleALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555665517358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555665517508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:18:37 2019 " "Processing ended: Fri Apr 19 18:18:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555665517508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555665517508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555665517508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555665517508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555665518524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555665518524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:18:38 2019 " "Processing started: Fri Apr 19 18:18:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555665518524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555665518524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simpleALU -c simpleALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simpleALU -c simpleALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555665518524 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555665519733 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555665519782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555665520368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:18:40 2019 " "Processing ended: Fri Apr 19 18:18:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555665520368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555665520368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555665520368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555665520368 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555665520983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555665521634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555665521635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:18:41 2019 " "Processing started: Fri Apr 19 18:18:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555665521635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555665521635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simpleALU -c simpleALU " "Command: quartus_sta simpleALU -c simpleALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555665521635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555665521802 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555665521985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555665522017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555665522017 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simpleALU.sdc " "Synopsys Design Constraints File file not found: 'simpleALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555665522096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555665522096 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1555665522096 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1555665522097 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555665522098 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1555665522103 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1555665522108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522131 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1555665522136 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1555665522137 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555665522145 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1555665522145 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1555665522145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555665522161 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1555665522165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555665522180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555665522180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555665522245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:18:42 2019 " "Processing ended: Fri Apr 19 18:18:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555665522245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555665522245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555665522245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555665522245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555665522880 ""}
