#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x5592850a70 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x55928750d0_0 .var "CLK", 0 0;
v0x5592875190_0 .net "MemtoRegOut", 63 0, v0x5592870f90_0;  1 drivers
v0x55928752a0_0 .var "Reset_L", 0 0;
v0x5592875340_0 .net "currentPC", 63 0, v0x5592873e40_0;  1 drivers
v0x55928753e0_0 .var "passed", 7 0;
v0x55928754f0_0 .var "startPC", 63 0;
v0x55928755b0_0 .var "watchdog", 15 0;
E_0x55927af890 .event edge, v0x55928755b0_0;
S_0x55927d81c0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5592850a70;
 .timescale -9 -12;
v0x5592850050_0 .var "numTests", 7 0;
v0x5592850210_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5592850210_0;
    %load/vec4 v0x5592850050_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5592850210_0, v0x5592850050_0 {0 0 0};
T_0.1 ;
    %end;
S_0x559286d6e0 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5592850a70;
 .timescale -9 -12;
v0x5592850420_0 .var "actualOut", 63 0;
v0x5592850980_0 .var "expectedOut", 63 0;
v0x5592851170_0 .var "passed", 7 0;
v0x559284eaa0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x5592850420_0;
    %load/vec4 v0x5592850980_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x559284eaa0_0 {0 0 0};
    %load/vec4 v0x5592851170_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5592851170_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x559284eaa0_0, v0x5592850420_0, v0x5592850980_0 {0 0 0};
T_1.3 ;
    %end;
S_0x559286d9c0 .scope module, "uut" "singlecycle" 2 47, 3 2 0, S_0x5592850a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x55928735b0_0 .net "CLK", 0 0, v0x55928750d0_0;  1 drivers
v0x5592873670_0 .net "MemtoRegOut", 63 0, v0x5592870f90_0;  alias, 1 drivers
o0x7f9ef1b198 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5592873730_0 .net "Mux2Alu", 63 0, o0x7f9ef1b198;  0 drivers
v0x5592873830_0 .net "MuxToAlu", 63 0, L_0x5592887360;  1 drivers
v0x55928738d0_0 .net *"_ivl_5", 4 0, L_0x5592875cf0;  1 drivers
v0x5592873a00_0 .net *"_ivl_7", 4 0, L_0x5592875d90;  1 drivers
v0x5592873ae0_0 .net "aluctrl", 3 0, v0x559286fab0_0;  1 drivers
v0x5592873bf0_0 .net "aluout", 63 0, v0x559286e0c0_0;  1 drivers
v0x5592873d00_0 .net "alusrc", 0 0, v0x559286fbc0_0;  1 drivers
v0x5592873da0_0 .net "branch", 0 0, v0x559286fc60_0;  1 drivers
v0x5592873e40_0 .var "currentpc", 63 0;
v0x5592873f30_0 .net "extimm", 63 0, v0x559286f4b0_0;  1 drivers
v0x5592874040_0 .net "extmem", 63 0, L_0x5592887930;  1 drivers
v0x5592874100_0 .net "instruction", 31 0, v0x5592871760_0;  1 drivers
v0x55928741a0_0 .net "mem2reg", 0 0, v0x559286fd60_0;  1 drivers
v0x5592874240_0 .net "memread", 0 0, v0x559286fe00_0;  1 drivers
v0x5592874330_0 .net "memwrite", 0 0, v0x559286fef0_0;  1 drivers
v0x5592874530_0 .net "nextpc", 63 0, v0x559286ec60_0;  1 drivers
v0x55928745d0_0 .net "opcode", 10 0, L_0x5592876090;  1 drivers
v0x5592874670_0 .net "rd", 4 0, L_0x5592875870;  1 drivers
v0x5592874710_0 .net "reg2loc", 0 0, v0x5592870090_0;  1 drivers
v0x55928747b0_0 .net "regoutA", 63 0, L_0x5592886810;  1 drivers
v0x55928748a0_0 .net "regoutB", 63 0, L_0x5592887020;  1 drivers
v0x5592874990_0 .net "regwrite", 0 0, v0x5592870150_0;  1 drivers
v0x5592874a80_0 .net "resetl", 0 0, v0x55928752a0_0;  1 drivers
v0x5592874b20_0 .net "rm", 4 0, L_0x5592875b60;  1 drivers
v0x5592874be0_0 .net "rn", 4 0, L_0x5592875e60;  1 drivers
v0x5592874c80_0 .net "signop", 1 0, v0x5592870210_0;  1 drivers
v0x5592874d70_0 .net "startpc", 63 0, v0x55928754f0_0;  1 drivers
v0x5592874e50_0 .net "uncond_branch", 0 0, v0x55928702d0_0;  1 drivers
v0x5592874f40_0 .net "zero", 0 0, L_0x5592887840;  1 drivers
L_0x5592875870 .delay 5 (2000,2000,2000) L_0x5592875870/d;
L_0x5592875870/d .part v0x5592871760_0, 0, 5;
L_0x5592875b60 .delay 5 (2000,2000,2000) L_0x5592875b60/d;
L_0x5592875b60/d .part v0x5592871760_0, 5, 5;
L_0x5592875cf0 .part v0x5592871760_0, 0, 5;
L_0x5592875d90 .part v0x5592871760_0, 16, 5;
L_0x5592875e60 .delay 5 (2000,2000,2000) L_0x5592875e60/d;
L_0x5592875e60/d .functor MUXZ 5, L_0x5592875d90, L_0x5592875cf0, v0x5592870090_0, C4<>;
L_0x5592876090 .delay 11 (2000,2000,2000) L_0x5592876090/d;
L_0x5592876090/d .part v0x5592871760_0, 21, 11;
L_0x55928872c0 .part v0x5592871760_0, 0, 26;
L_0x5592887360 .delay 64 (2000,2000,2000) L_0x5592887360/d;
L_0x5592887360/d .functor MUXZ 64, L_0x5592887020, v0x559286f4b0_0, v0x559286fbc0_0, C4<>;
L_0x5592887930 .delay 64 (2000,2000,2000) L_0x5592887930/d;
L_0x5592887930/d .functor MUXZ 64, v0x559286e0c0_0, v0x5592870f90_0, v0x559286fd60_0, C4<>;
S_0x559286dc20 .scope module, "ArithmeticUnit" "ALU" 3 128, 4 7 0, S_0x559286d9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x559284b1c0_0 .net "ALUCtrl", 3 0, v0x559286fab0_0;  alias, 1 drivers
v0x559286df20_0 .net "BusA", 63 0, L_0x5592886810;  alias, 1 drivers
v0x559286e000_0 .net "BusB", 63 0, o0x7f9ef1b198;  alias, 0 drivers
v0x559286e0c0_0 .var "BusW", 63 0;
v0x559286e1a0_0 .net "Zero", 0 0, L_0x5592887840;  alias, 1 drivers
L_0x7f9eed2330 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559286e2b0_0 .net/2u *"_ivl_0", 63 0, L_0x7f9eed2330;  1 drivers
v0x559286e390_0 .net *"_ivl_2", 0 0, L_0x5592887660;  1 drivers
L_0x7f9eed2378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559286e450_0 .net/2s *"_ivl_4", 1 0, L_0x7f9eed2378;  1 drivers
L_0x7f9eed23c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559286e530_0 .net/2s *"_ivl_6", 1 0, L_0x7f9eed23c0;  1 drivers
v0x559286e610_0 .net *"_ivl_8", 1 0, L_0x5592887700;  1 drivers
E_0x55927e70f0 .event edge, v0x559286e000_0, v0x559286df20_0, v0x559284b1c0_0;
L_0x5592887660 .cmp/ne 64, v0x559286e0c0_0, L_0x7f9eed2330;
L_0x5592887700 .functor MUXZ 2, L_0x7f9eed23c0, L_0x7f9eed2378, L_0x5592887660, C4<>;
L_0x5592887840 .part L_0x5592887700, 0, 1;
S_0x559286e790 .scope module, "NPC" "NextPClogic" 3 70, 5 2 0, S_0x559286d9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x559286ea10_0 .net "ALUZero", 0 0, L_0x5592887840;  alias, 1 drivers
v0x559286ead0_0 .net "Branch", 0 0, v0x559286fc60_0;  alias, 1 drivers
v0x559286eb70_0 .net "CurrentPC", 63 0, v0x5592873e40_0;  alias, 1 drivers
v0x559286ec60_0 .var "NextPC", 63 0;
v0x559286ed40_0 .net "SignExtImm64", 63 0, v0x559286f4b0_0;  alias, 1 drivers
v0x559286ee70_0 .net "Tmpimm", 63 0, L_0x5592875710;  1 drivers
v0x559286ef50_0 .net "Uncondbranch", 0 0, v0x55928702d0_0;  alias, 1 drivers
v0x559286f010_0 .net *"_ivl_2", 61 0, L_0x5592875670;  1 drivers
L_0x7f9eed2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559286f0f0_0 .net *"_ivl_4", 1 0, L_0x7f9eed2018;  1 drivers
E_0x55927e74e0/0 .event edge, v0x559286ef50_0, v0x559286eb70_0, v0x559286ee70_0, v0x559286ead0_0;
E_0x55927e74e0/1 .event edge, v0x559286e1a0_0;
E_0x55927e74e0 .event/or E_0x55927e74e0/0, E_0x55927e74e0/1;
L_0x5592875670 .part v0x559286f4b0_0, 0, 62;
L_0x5592875710 .concat [ 2 62 0 0], L_0x7f9eed2018, L_0x5592875670;
S_0x559286f290 .scope module, "SignExtend" "SignExtender" 3 119, 6 1 0, S_0x559286d9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 2 "Ctrl";
v0x559286f4b0_0 .var "BusImm", 63 0;
v0x559286f5c0_0 .net "Ctrl", 1 0, v0x5592870210_0;  alias, 1 drivers
v0x559286f680_0 .net "Imm26", 25 0, L_0x55928872c0;  1 drivers
v0x559286f770_0 .var "extBit", 0 0;
E_0x55927af6a0 .event edge, v0x559286f680_0, v0x559286f5c0_0;
S_0x559286f8b0 .scope module, "control" "control" 3 87, 7 17 0, S_0x559286d9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x559286fab0_0 .var "aluop", 3 0;
v0x559286fbc0_0 .var "alusrc", 0 0;
v0x559286fc60_0 .var "branch", 0 0;
v0x559286fd60_0 .var "mem2reg", 0 0;
v0x559286fe00_0 .var "memread", 0 0;
v0x559286fef0_0 .var "memwrite", 0 0;
v0x559286ffb0_0 .net "opcode", 10 0, L_0x5592876090;  alias, 1 drivers
v0x5592870090_0 .var "reg2loc", 0 0;
v0x5592870150_0 .var "regwrite", 0 0;
v0x5592870210_0 .var "signop", 1 0;
v0x55928702d0_0 .var "uncond_branch", 0 0;
E_0x5592853060 .event edge, v0x559286ffb0_0;
S_0x5592870520 .scope module, "dmem" "DataMemory" 3 136, 8 5 0, S_0x559286d9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x5592870c40_0 .net "Address", 63 0, v0x559286e0c0_0;  alias, 1 drivers
v0x5592870d20_0 .net "Clock", 0 0, v0x55928750d0_0;  alias, 1 drivers
v0x5592870dc0_0 .net "MemoryRead", 0 0, v0x559286fe00_0;  alias, 1 drivers
v0x5592870ec0_0 .net "MemoryWrite", 0 0, v0x559286fef0_0;  alias, 1 drivers
v0x5592870f90_0 .var "ReadData", 63 0;
v0x5592871080_0 .net "WriteData", 63 0, L_0x5592887020;  alias, 1 drivers
v0x5592871140 .array "memBank", 0 1023, 7 0;
E_0x55928707e0 .event posedge, v0x5592870d20_0;
S_0x5592870860 .scope task, "initset" "initset" 8 16, 8 16 0, S_0x5592870520;
 .timescale -9 -12;
v0x5592870a60_0 .var "addr", 63 0;
v0x5592870b60_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dmem.initset ;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5592870a60_0;
    %store/vec4a v0x5592871140, 4, 0;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5592870a60_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5592871140, 4, 0;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5592870a60_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5592871140, 4, 0;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5592870a60_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5592871140, 4, 0;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5592870a60_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5592871140, 4, 0;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5592870a60_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5592871140, 4, 0;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5592870a60_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5592871140, 4, 0;
    %load/vec4 v0x5592870b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5592870a60_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5592871140, 4, 0;
    %end;
S_0x5592871300 .scope module, "imem" "InstructionMemory" 3 66, 9 8 0, S_0x559286d9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x5592845f20 .param/l "MemSize" 0 9 10, +C4<00000000000000000000000000101000>;
P_0x5592845f60 .param/l "T_rd" 0 9 9, +C4<00000000000000000000000000010100>;
v0x5592871650_0 .net "Address", 63 0, v0x5592873e40_0;  alias, 1 drivers
v0x5592871760_0 .var "Data", 31 0;
E_0x55928715d0 .event edge, v0x559286eb70_0;
S_0x5592871880 .scope module, "regFile" "RegisterFile" 3 107, 10 3 0, S_0x559286d9c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x5592871be0_0 .net "BusA", 63 0, L_0x5592886810;  alias, 1 drivers
v0x5592871cf0_0 .net "BusB", 63 0, L_0x5592887020;  alias, 1 drivers
v0x5592871dc0_0 .net "BusW", 63 0, L_0x5592887930;  alias, 1 drivers
v0x5592871e90_0 .net "Clk", 0 0, v0x55928750d0_0;  alias, 1 drivers
v0x5592871f60_0 .net "RA", 4 0, L_0x5592875b60;  alias, 1 drivers
v0x5592872070_0 .net "RB", 4 0, L_0x5592875e60;  alias, 1 drivers
v0x5592872150_0 .net "RW", 4 0, L_0x5592875870;  alias, 1 drivers
v0x5592872230_0 .net "RegWr", 0 0, v0x5592870150_0;  alias, 1 drivers
v0x55928722d0_0 .net *"_ivl_0", 31 0, L_0x5592876260;  1 drivers
v0x5592872390_0 .net *"_ivl_10", 31 0, L_0x55928864f0;  1 drivers
v0x5592872470_0 .net *"_ivl_12", 7 0, L_0x5592886590;  1 drivers
L_0x7f9eed2138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5592872550_0 .net *"_ivl_15", 2 0, L_0x7f9eed2138;  1 drivers
v0x5592872630_0 .net *"_ivl_16", 63 0, L_0x55928866d0;  1 drivers
L_0x7f9eed2180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592872710_0 .net *"_ivl_19", 31 0, L_0x7f9eed2180;  1 drivers
v0x55928727f0_0 .net *"_ivl_22", 31 0, L_0x5592886a80;  1 drivers
L_0x7f9eed21c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55928728d0_0 .net *"_ivl_25", 26 0, L_0x7f9eed21c8;  1 drivers
L_0x7f9eed2210 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55928729b0_0 .net/2u *"_ivl_26", 31 0, L_0x7f9eed2210;  1 drivers
v0x5592872a90_0 .net *"_ivl_28", 0 0, L_0x5592886b70;  1 drivers
L_0x7f9eed2060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592872b50_0 .net *"_ivl_3", 26 0, L_0x7f9eed2060;  1 drivers
L_0x7f9eed2258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592872c30_0 .net/2u *"_ivl_30", 63 0, L_0x7f9eed2258;  1 drivers
v0x5592872d10_0 .net *"_ivl_32", 31 0, L_0x5592886d00;  1 drivers
v0x5592872df0_0 .net *"_ivl_34", 7 0, L_0x5592886da0;  1 drivers
L_0x7f9eed22a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5592872ed0_0 .net *"_ivl_37", 2 0, L_0x7f9eed22a0;  1 drivers
v0x5592872fb0_0 .net *"_ivl_38", 63 0, L_0x5592886f30;  1 drivers
L_0x7f9eed20a8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5592873090_0 .net/2u *"_ivl_4", 31 0, L_0x7f9eed20a8;  1 drivers
L_0x7f9eed22e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592873170_0 .net *"_ivl_41", 31 0, L_0x7f9eed22e8;  1 drivers
v0x5592873250_0 .net *"_ivl_6", 0 0, L_0x5592886360;  1 drivers
L_0x7f9eed20f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592873310_0 .net/2u *"_ivl_8", 63 0, L_0x7f9eed20f0;  1 drivers
v0x55928733f0 .array "registers", 0 63, 31 0;
E_0x5592871b80 .event negedge, v0x5592870d20_0;
L_0x5592876260 .concat [ 5 27 0 0], L_0x5592875b60, L_0x7f9eed2060;
L_0x5592886360 .cmp/eq 32, L_0x5592876260, L_0x7f9eed20a8;
L_0x55928864f0 .array/port v0x55928733f0, L_0x5592886590;
L_0x5592886590 .concat [ 5 3 0 0], L_0x5592875b60, L_0x7f9eed2138;
L_0x55928866d0 .concat [ 32 32 0 0], L_0x55928864f0, L_0x7f9eed2180;
L_0x5592886810 .delay 64 (2000,2000,2000) L_0x5592886810/d;
L_0x5592886810/d .functor MUXZ 64, L_0x55928866d0, L_0x7f9eed20f0, L_0x5592886360, C4<>;
L_0x5592886a80 .concat [ 5 27 0 0], L_0x5592875e60, L_0x7f9eed21c8;
L_0x5592886b70 .cmp/eq 32, L_0x5592886a80, L_0x7f9eed2210;
L_0x5592886d00 .array/port v0x55928733f0, L_0x5592886da0;
L_0x5592886da0 .concat [ 5 3 0 0], L_0x5592875e60, L_0x7f9eed22a0;
L_0x5592886f30 .concat [ 32 32 0 0], L_0x5592886d00, L_0x7f9eed22e8;
L_0x5592887020 .delay 64 (2000,2000,2000) L_0x5592887020/d;
L_0x5592887020/d .functor MUXZ 64, L_0x5592886f30, L_0x7f9eed2258, L_0x5592886b70, C4<>;
    .scope S_0x5592871300;
T_3 ;
    %wait E_0x55928715d0;
    %load/vec4 v0x5592871650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5592871760_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x559286e790;
T_4 ;
    %wait E_0x55927e74e0;
    %load/vec4 v0x559286ef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x559286eb70_0;
    %load/vec4 v0x559286ee70_0;
    %add;
    %assign/vec4 v0x559286ec60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x559286ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x559286ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x559286eb70_0;
    %load/vec4 v0x559286ee70_0;
    %add;
    %assign/vec4 v0x559286ec60_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x559286eb70_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x559286ec60_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x559286eb70_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x559286ec60_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559286f8b0;
T_5 ;
    %wait E_0x5592853060;
    %load/vec4 v0x559286ffb0_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592870090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x559286fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592870150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559286fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559286fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55928702d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559286fab0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5592870210_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5592871880;
T_6 ;
    %wait E_0x5592871b80;
    %load/vec4 v0x5592872230_0;
    %load/vec4 v0x5592872150_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5592871dc0_0;
    %pad/u 32;
    %load/vec4 v0x5592872150_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55928733f0, 0, 4;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55928733f0, 0, 4;
    %vpi_call 10 22 "$display", "Ra:%d", v0x5592871f60_0 {0 0 0};
    %vpi_call 10 23 "$display", "Rb:%d", v0x5592872070_0 {0 0 0};
    %vpi_call 10 24 "$display", "BusA:%h", v0x5592871be0_0 {0 0 0};
    %vpi_call 10 25 "$display", "BusB:%h", v0x5592871cf0_0 {0 0 0};
    %vpi_call 10 26 "$display", "BusW:%h", v0x5592871dc0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x559286f290;
T_7 ;
    %wait E_0x55927af6a0;
    %load/vec4 v0x559286f5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559286f770_0, 0, 1;
    %load/vec4 v0x559286f770_0;
    %replicate 52;
    %load/vec4 v0x559286f680_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559286f4b0_0, 0, 64;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x559286f680_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x559286f770_0, 0, 1;
    %load/vec4 v0x559286f770_0;
    %replicate 55;
    %load/vec4 v0x559286f680_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559286f4b0_0, 0, 64;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x559286f680_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x559286f770_0, 0, 1;
    %load/vec4 v0x559286f770_0;
    %replicate 38;
    %load/vec4 v0x559286f680_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559286f4b0_0, 0, 64;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x559286f680_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x559286f770_0, 0, 1;
    %load/vec4 v0x559286f770_0;
    %replicate 45;
    %load/vec4 v0x559286f680_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559286f4b0_0, 0, 64;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x559286dc20;
T_8 ;
    %wait E_0x55927e70f0;
    %load/vec4 v0x559284b1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x559286df20_0;
    %load/vec4 v0x559286e000_0;
    %and;
    %store/vec4 v0x559286e0c0_0, 0, 64;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x559286df20_0;
    %load/vec4 v0x559286e000_0;
    %or;
    %store/vec4 v0x559286e0c0_0, 0, 64;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x559286df20_0;
    %load/vec4 v0x559286e000_0;
    %add;
    %store/vec4 v0x559286e0c0_0, 0, 64;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x559286df20_0;
    %load/vec4 v0x559286e000_0;
    %sub;
    %store/vec4 v0x559286e0c0_0, 0, 64;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x559286e000_0;
    %store/vec4 v0x559286e0c0_0, 0, 64;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5592870520;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5592870a60_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5592870b60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5592870860;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5592870a60_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5592870b60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5592870860;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5592870a60_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5592870b60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5592870860;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5592870a60_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5592870b60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5592870860;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5592870a60_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5592870b60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5592870860;
    %join;
    %end;
    .thread T_9;
    .scope S_0x5592870520;
T_10 ;
    %wait E_0x55928707e0;
    %load/vec4 v0x5592870dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x5592870c40_0;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5592871140, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592870f90_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5592870520;
T_11 ;
    %wait E_0x55928707e0;
    %load/vec4 v0x5592870ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5592870c40_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
    %load/vec4 v0x5592871080_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5592870c40_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5592871140, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x559286d9c0;
T_12 ;
    %wait E_0x5592871b80;
    %load/vec4 v0x5592874a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5592874530_0;
    %assign/vec4 v0x5592873e40_0, 3000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5592874d70_0;
    %assign/vec4 v0x5592873e40_0, 3000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5592850a70;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5592850a70;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55928752a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55928754f0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55928753e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55928755b0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55928752a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55928754f0_0, 0, 64;
    %wait E_0x55928707e0;
    %wait E_0x5592871b80;
    %wait E_0x55928707e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55928752a0_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x5592875340_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_14.1, 5;
    %wait E_0x55928707e0;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x5592875340_0 {0 0 0};
    %vpi_call 2 88 "$display", "regs:%h", " " {0 0 0};
    %wait E_0x5592871b80;
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x5592875190_0;
    %store/vec4 v0x5592850420_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5592850980_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x559284eaa0_0, 0, 257;
    %load/vec4 v0x55928753e0_0;
    %store/vec4 v0x5592851170_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x559286d6e0;
    %join;
    %load/vec4 v0x5592851170_0;
    %store/vec4 v0x55928753e0_0, 0, 8;
    %load/vec4 v0x55928753e0_0;
    %store/vec4 v0x5592850210_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5592850050_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x55927d81c0;
    %join;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5592850a70;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55928750d0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5592850a70;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x55928750d0_0;
    %inv;
    %store/vec4 v0x55928750d0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x55928750d0_0;
    %inv;
    %store/vec4 v0x55928750d0_0, 0, 1;
    %load/vec4 v0x55928755b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55928755b0_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5592850a70;
T_17 ;
    %wait E_0x55927af890;
    %load/vec4 v0x55928755b0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 121 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "NextPClogic.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "RegisterFile.v";
