library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Sequence_Detector is
    Port (
        CLK : in STD_LOGIC;
        RESET : in STD_LOGIC;
        INPUT : in STD_LOGIC;
        OUTPUT : out STD_LOGIC
    );
end Sequence_Detector;

architecture Behavioral of Sequence_Detector is
    type state_type is (S0, S1, S2, S3);
    signal current_state, next_state : state_type;
begin
    process(CLK, RESET)
    begin
        if RESET = '1' then
            current_state <= S0;
        elsif rising_edge(CLK) then
            current_state <= next_state;
        end if;
    end process;

    process(current_state, INPUT)
    begin
        case current_state is
            when S0 =>
                if INPUT = '1' then
                    next_state <= S1;
                else
                    next_state <= S0;
                end if;
                OUTPUT <= '0';
            when S1 =>
                if INPUT = '0' then
                    next_state <= S2;
                else
                    next_state <= S1;
                end if;
                OUTPUT <= '0';
            when S2 =>
                if INPUT = '1' then
                    next_state <= S3;
                else
                    next_state <= S0;
                end if;
                OUTPUT <= '0';
            when S3 =>
                next_state <= S0;
                OUTPUT <= '1';
            when others =>
                next_state <= S0;
                OUTPUT <= '0';
        end case;
    end process;
end Behavioral;
