Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May  3 15:20:37 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exp_3_control_sets_placed.rpt
| Design       : exp_3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             538 |          102 |
| No           | No                    | Yes                    |              74 |           26 |
| No           | Yes                   | No                     |              20 |            8 |
| Yes          | No                    | No                     |              45 |           14 |
| Yes          | No                    | Yes                    |             562 |          164 |
| Yes          | Yes                   | No                     |             559 |          127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------------+---------------------------------+------------------+----------------+
|           Clock Signal           |                  Enable Signal                 |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+------------------------------------------------+---------------------------------+------------------+----------------+
|                                  |                                                | UV/O5076                        |                1 |              1 |
|  clk_IBUF_BUFG                   | UKD/inst/inst/Ps2Interface_i/bits_count        | UKD/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG                   | UCONT/UN_CK/CEC                                |                                 |                1 |              4 |
|  clk_IBUF_BUFG                   | UCONT/UN_CK/state_next_reg[2]_0                |                                 |                2 |              4 |
|  clk_IBUF_BUFG                   | UCONT/UN_CK/state_next_reg[2]                  | UCONT/UN_CK/state_next_reg[0]_1 |                2 |              4 |
|  clk_IBUF_BUFG                   | UCONT/UN_CK/state_next_reg[3]_0                |                                 |                2 |              4 |
|  clk_IBUF_BUFG                   | UCONT/UN_CK/CEA2                               |                                 |                2 |              4 |
|  clk_IBUF_BUFG                   | UCONT/UN_CK/E[0]                               |                                 |                2 |              4 |
|  clk_IBUF_BUFG                   | UCONT/UN_CK/state_next_reg[3][0]               | UKD/SR[0]                       |                2 |              5 |
|  clk_IBUF_BUFG                   |                                                | UCONT/res3[7]_i_1_n_0           |                3 |              8 |
|  clk_IBUF_BUFG                   | UKD/inst/inst/Ps2Interface_i/rx_finish         | UKD/SR[0]                       |                2 |              8 |
|  clk_IBUF_BUFG                   | UKD/inst/inst/Ps2Interface_i/rx_valid          | UKD/SR[0]                       |                3 |              8 |
|  clk_IBUF_BUFG                   | UCONT/d3[7]_i_2_n_0                            | UCONT/d3[7]_i_1_n_0             |                3 |              8 |
|  clk_IBUF_BUFG                   | UKD/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | UKD/SR[0]                       |                3 |             11 |
|  UV/kb_in_debouce_reg[8]_i_1_n_0 |                                                | UKD/SR[0]                       |                4 |             11 |
|  UDisp/U0/CLK                    |                                                | UKD/SR[0]                       |                5 |             12 |
|  clk_IBUF_BUFG                   | UKD/key                                        | UKD/SR[0]                       |                8 |             19 |
|  clk_IBUF_BUFG                   | UCONT/res[32]_i_1_n_0                          |                                 |                5 |             25 |
|  clk_IBUF_BUFG                   | UV/p_1_in                                      | UV/counter[0]_i_1_n_0           |                8 |             30 |
|  clk_IBUF_BUFG                   |                                                | UKD/SR[0]                       |               21 |             62 |
|  clk_IBUF_BUFG                   | UV/key_down_debouce[511]_i_1_n_0               | UKD/SR[0]                       |              112 |            512 |
|  clk_IBUF_BUFG                   | UKD/op/E[0]                                    | UKD/SR[0]                       |              147 |            512 |
|  clk_IBUF_BUFG                   |                                                |                                 |              102 |            538 |
+----------------------------------+------------------------------------------------+---------------------------------+------------------+----------------+


