
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfec  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800c174  0800c174  0000d174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c638  0800c638  0000e124  2**0
                  CONTENTS
  4 .ARM          00000008  0800c638  0800c638  0000d638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c640  0800c640  0000e124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c640  0800c640  0000d640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c644  0800c644  0000d644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000124  20000000  0800c648  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e124  2**0
                  CONTENTS
 10 .bss          0000239c  20000124  20000124  0000e124  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200024c0  200024c0  0000e124  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e124  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b2e4  00000000  00000000  0000e154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004559  00000000  00000000  00029438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001690  00000000  00000000  0002d998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001156  00000000  00000000  0002f028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d9e  00000000  00000000  0003017e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e4f8  00000000  00000000  00054f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cff56  00000000  00000000  00073414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014336a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cd4  00000000  00000000  001433b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  00149084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000124 	.word	0x20000124
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c15c 	.word	0x0800c15c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000128 	.word	0x20000128
 80001c4:	0800c15c 	.word	0x0800c15c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
void Set_Direction_OX(uint8_t status);
void Set_Direction_OY(uint8_t status);
void Set_Direction_OZ(uint8_t status);
MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004bc:	4b18      	ldr	r3, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2200      	movs	r2, #0
 80004c2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 80004c4:	4b17      	ldr	r3, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2200      	movs	r2, #0
 80004ca:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80004cc:	4b16      	ldr	r3, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2200      	movs	r2, #0
 80004d2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004d4:	4b15      	ldr	r3, [pc, #84]	@ (800052c <Init_Timer_chanal+0x74>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80004dc:	4b14      	ldr	r3, [pc, #80]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b13      	ldr	r3, [pc, #76]	@ (8000534 <Init_Timer_chanal+0x7c>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80004ec:	2100      	movs	r1, #0
 80004ee:	480c      	ldr	r0, [pc, #48]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004f0:	f004 fd3e 	bl	8004f70 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480d      	ldr	r0, [pc, #52]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f8:	f004 fd3a 	bl	8004f70 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80004fc:	2104      	movs	r1, #4
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f004 fd36 	bl	8004f70 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8000504:	2108      	movs	r1, #8
 8000506:	4807      	ldr	r0, [pc, #28]	@ (8000524 <Init_Timer_chanal+0x6c>)
 8000508:	f004 fd32 	bl	8004f70 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800050c:	2100      	movs	r1, #0
 800050e:	4806      	ldr	r0, [pc, #24]	@ (8000528 <Init_Timer_chanal+0x70>)
 8000510:	f004 fd2e 	bl	8004f70 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000514:	2100      	movs	r1, #0
 8000516:	4806      	ldr	r0, [pc, #24]	@ (8000530 <Init_Timer_chanal+0x78>)
 8000518:	f004 fd2a 	bl	8004f70 <HAL_TIM_PWM_Stop>
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000348 	.word	0x20000348
 8000524:	20000420 	.word	0x20000420
 8000528:	20000300 	.word	0x20000300
 800052c:	20000390 	.word	0x20000390
 8000530:	20000270 	.word	0x20000270
 8000534:	200002b8 	.word	0x200002b8

08000538 <Robot_Init>:
void Robot_Init(void)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 800053e:	4b5f      	ldr	r3, [pc, #380]	@ (80006bc <Robot_Init+0x184>)
 8000540:	4a5f      	ldr	r2, [pc, #380]	@ (80006c0 <Robot_Init+0x188>)
 8000542:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 8000544:	4b5d      	ldr	r3, [pc, #372]	@ (80006bc <Robot_Init+0x184>)
 8000546:	4a5f      	ldr	r2, [pc, #380]	@ (80006c4 <Robot_Init+0x18c>)
 8000548:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 800054a:	4b5c      	ldr	r3, [pc, #368]	@ (80006bc <Robot_Init+0x184>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 8000550:	4b5a      	ldr	r3, [pc, #360]	@ (80006bc <Robot_Init+0x184>)
 8000552:	2204      	movs	r2, #4
 8000554:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 8000556:	4b59      	ldr	r3, [pc, #356]	@ (80006bc <Robot_Init+0x184>)
 8000558:	4a5b      	ldr	r2, [pc, #364]	@ (80006c8 <Robot_Init+0x190>)
 800055a:	611a      	str	r2, [r3, #16]
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 800055c:	4b57      	ldr	r3, [pc, #348]	@ (80006bc <Robot_Init+0x184>)
 800055e:	4a5b      	ldr	r2, [pc, #364]	@ (80006cc <Robot_Init+0x194>)
 8000560:	645a      	str	r2, [r3, #68]	@ 0x44
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 8000562:	4b56      	ldr	r3, [pc, #344]	@ (80006bc <Robot_Init+0x184>)
 8000564:	4a5a      	ldr	r2, [pc, #360]	@ (80006d0 <Robot_Init+0x198>)
 8000566:	649a      	str	r2, [r3, #72]	@ 0x48
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 8000568:	4b54      	ldr	r3, [pc, #336]	@ (80006bc <Robot_Init+0x184>)
 800056a:	2200      	movs	r2, #0
 800056c:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 800056e:	4b53      	ldr	r3, [pc, #332]	@ (80006bc <Robot_Init+0x184>)
 8000570:	2200      	movs	r2, #0
 8000572:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 8000574:	4b51      	ldr	r3, [pc, #324]	@ (80006bc <Robot_Init+0x184>)
 8000576:	4a57      	ldr	r2, [pc, #348]	@ (80006d4 <Robot_Init+0x19c>)
 8000578:	655a      	str	r2, [r3, #84]	@ 0x54
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 800057a:	4b50      	ldr	r3, [pc, #320]	@ (80006bc <Robot_Init+0x184>)
 800057c:	4a56      	ldr	r2, [pc, #344]	@ (80006d8 <Robot_Init+0x1a0>)
 800057e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 8000582:	4b4e      	ldr	r3, [pc, #312]	@ (80006bc <Robot_Init+0x184>)
 8000584:	4a55      	ldr	r2, [pc, #340]	@ (80006dc <Robot_Init+0x1a4>)
 8000586:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 800058a:	4b4c      	ldr	r3, [pc, #304]	@ (80006bc <Robot_Init+0x184>)
 800058c:	2208      	movs	r2, #8
 800058e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000592:	4b4a      	ldr	r3, [pc, #296]	@ (80006bc <Robot_Init+0x184>)
 8000594:	2200      	movs	r2, #0
 8000596:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 800059a:	4b48      	ldr	r3, [pc, #288]	@ (80006bc <Robot_Init+0x184>)
 800059c:	4a50      	ldr	r2, [pc, #320]	@ (80006e0 <Robot_Init+0x1a8>)
 800059e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	e07e      	b.n	80006a6 <Robot_Init+0x16e>
	{
		Rotbot_axis[i].current_pos =0x00U;
 80005a8:	4944      	ldr	r1, [pc, #272]	@ (80006bc <Robot_Init+0x184>)
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	4613      	mov	r3, r2
 80005ae:	011b      	lsls	r3, r3, #4
 80005b0:	4413      	add	r3, r2
 80005b2:	009b      	lsls	r3, r3, #2
 80005b4:	440b      	add	r3, r1
 80005b6:	3314      	adds	r3, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 80005bc:	493f      	ldr	r1, [pc, #252]	@ (80006bc <Robot_Init+0x184>)
 80005be:	687a      	ldr	r2, [r7, #4]
 80005c0:	4613      	mov	r3, r2
 80005c2:	011b      	lsls	r3, r3, #4
 80005c4:	4413      	add	r3, r2
 80005c6:	009b      	lsls	r3, r3, #2
 80005c8:	440b      	add	r3, r1
 80005ca:	3318      	adds	r3, #24
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=SET_SPEED_1000HZ;
 80005d0:	493a      	ldr	r1, [pc, #232]	@ (80006bc <Robot_Init+0x184>)
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	4613      	mov	r3, r2
 80005d6:	011b      	lsls	r3, r3, #4
 80005d8:	4413      	add	r3, r2
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	440b      	add	r3, r1
 80005de:	3324      	adds	r3, #36	@ 0x24
 80005e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005e4:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 80005e6:	4935      	ldr	r1, [pc, #212]	@ (80006bc <Robot_Init+0x184>)
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	4613      	mov	r3, r2
 80005ec:	011b      	lsls	r3, r3, #4
 80005ee:	4413      	add	r3, r2
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	440b      	add	r3, r1
 80005f4:	3328      	adds	r3, #40	@ 0x28
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 80005fa:	4930      	ldr	r1, [pc, #192]	@ (80006bc <Robot_Init+0x184>)
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	4613      	mov	r3, r2
 8000600:	011b      	lsls	r3, r3, #4
 8000602:	4413      	add	r3, r2
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	440b      	add	r3, r1
 8000608:	332c      	adds	r3, #44	@ 0x2c
 800060a:	f04f 0200 	mov.w	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 8000610:	492a      	ldr	r1, [pc, #168]	@ (80006bc <Robot_Init+0x184>)
 8000612:	687a      	ldr	r2, [r7, #4]
 8000614:	4613      	mov	r3, r2
 8000616:	011b      	lsls	r3, r3, #4
 8000618:	4413      	add	r3, r2
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	440b      	add	r3, r1
 800061e:	3331      	adds	r3, #49	@ 0x31
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 8000624:	4925      	ldr	r1, [pc, #148]	@ (80006bc <Robot_Init+0x184>)
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	4613      	mov	r3, r2
 800062a:	011b      	lsls	r3, r3, #4
 800062c:	4413      	add	r3, r2
 800062e:	009b      	lsls	r3, r3, #2
 8000630:	440b      	add	r3, r1
 8000632:	3334      	adds	r3, #52	@ 0x34
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 8000638:	4920      	ldr	r1, [pc, #128]	@ (80006bc <Robot_Init+0x184>)
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	4613      	mov	r3, r2
 800063e:	011b      	lsls	r3, r3, #4
 8000640:	4413      	add	r3, r2
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	440b      	add	r3, r1
 8000646:	3320      	adds	r3, #32
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 800064c:	491b      	ldr	r1, [pc, #108]	@ (80006bc <Robot_Init+0x184>)
 800064e:	687a      	ldr	r2, [r7, #4]
 8000650:	4613      	mov	r3, r2
 8000652:	011b      	lsls	r3, r3, #4
 8000654:	4413      	add	r3, r2
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	440b      	add	r3, r1
 800065a:	3330      	adds	r3, #48	@ 0x30
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].indexaxis=i;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	b2d8      	uxtb	r0, r3
 8000664:	4915      	ldr	r1, [pc, #84]	@ (80006bc <Robot_Init+0x184>)
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	4613      	mov	r3, r2
 800066a:	011b      	lsls	r3, r3, #4
 800066c:	4413      	add	r3, r2
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	440b      	add	r3, r1
 8000672:	3340      	adds	r3, #64	@ 0x40
 8000674:	4602      	mov	r2, r0
 8000676:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 8000678:	4910      	ldr	r1, [pc, #64]	@ (80006bc <Robot_Init+0x184>)
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	4613      	mov	r3, r2
 800067e:	011b      	lsls	r3, r3, #4
 8000680:	4413      	add	r3, r2
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	440b      	add	r3, r1
 8000686:	3338      	adds	r3, #56	@ 0x38
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 800068c:	490b      	ldr	r1, [pc, #44]	@ (80006bc <Robot_Init+0x184>)
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	4613      	mov	r3, r2
 8000692:	011b      	lsls	r3, r3, #4
 8000694:	4413      	add	r3, r2
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	440b      	add	r3, r1
 800069a:	3332      	adds	r3, #50	@ 0x32
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	3301      	adds	r3, #1
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b02      	cmp	r3, #2
 80006aa:	f77f af7d 	ble.w	80005a8 <Robot_Init+0x70>
	}
}
 80006ae:	bf00      	nop
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	20000140 	.word	0x20000140
 80006c0:	20000270 	.word	0x20000270
 80006c4:	200002b8 	.word	0x200002b8
 80006c8:	08000d81 	.word	0x08000d81
 80006cc:	20000300 	.word	0x20000300
 80006d0:	20000390 	.word	0x20000390
 80006d4:	08000da5 	.word	0x08000da5
 80006d8:	20000420 	.word	0x20000420
 80006dc:	20000348 	.word	0x20000348
 80006e0:	08000dc9 	.word	0x08000dc9

080006e4 <MC_MoveAbsolute>:
// uint32_t speed Vận tốc mục tiêu, đơn vị tần số ( số xung / giây)
// uint16_t accel (Gia tốc - Acceleration) Độ dốc của quá trình tăng tốc và giảm tốc.Tham số này sẽ quyết định việc bạn thay đổi giá trị ARR nhanh hay chậm trong ngắt 1ms để đạt tới speed.
//QUAN TRỌNG: Ép cập nhật giá trị từ vùng đệm vào thanh ghi thực thi
//axis->htim->Instance->EGR = TIM_EGR_UG;
void MC_MoveAbsolute(MC_Axis_t* axis, uint32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80006f6:	2b07      	cmp	r3, #7
 80006f8:	f000 80d7 	beq.w	80008aa <MC_MoveAbsolute+0x1c6>
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000702:	2b01      	cmp	r3, #1
 8000704:	f000 80d1 	beq.w	80008aa <MC_MoveAbsolute+0x1c6>

	// 2. Gán các tham số mục tiêu
	axis->target_pos = pos;
 8000708:	68ba      	ldr	r2, [r7, #8]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	619a      	str	r2, [r3, #24]
	axis->target_speed = speed;
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	629a      	str	r2, [r3, #40]	@ 0x28
	axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a68      	ldr	r2, [pc, #416]	@ (80008b8 <MC_MoveAbsolute+0x1d4>)
 8000718:	fba2 2303 	umull	r2, r3, r2, r3
 800071c:	099b      	lsrs	r3, r3, #6
 800071e:	3b01      	subs	r3, #1
 8000720:	4a66      	ldr	r2, [pc, #408]	@ (80008bc <MC_MoveAbsolute+0x1d8>)
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	4413      	add	r3, r2
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	62da      	str	r2, [r3, #44]	@ 0x2c
	// 3. Xác định hướng di chuyển
	if (axis->target_pos > axis->current_pos) {
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	699a      	ldr	r2, [r3, #24]
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	695b      	ldr	r3, [r3, #20]
 8000734:	429a      	cmp	r2, r3
 8000736:	dd04      	ble.n	8000742 <MC_MoveAbsolute+0x5e>
		axis->direction = 0x00; // Chạy tiến
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2200      	movs	r2, #0
 800073c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8000740:	e00a      	b.n	8000758 <MC_MoveAbsolute+0x74>
	} else if (axis->target_pos < axis->current_pos) {
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	699a      	ldr	r2, [r3, #24]
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	429a      	cmp	r2, r3
 800074c:	f280 80af 	bge.w	80008ae <MC_MoveAbsolute+0x1ca>
		axis->direction = 0x01; // Chạy lùi
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	2201      	movs	r2, #1
 8000754:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	} else
	{
		return; // Đã ở đúng vị trí
	}
	axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	699a      	ldr	r2, [r3, #24]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	695b      	ldr	r3, [r3, #20]
 8000760:	429a      	cmp	r2, r3
 8000762:	dd05      	ble.n	8000770 <MC_MoveAbsolute+0x8c>
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	699a      	ldr	r2, [r3, #24]
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	695b      	ldr	r3, [r3, #20]
 800076c:	1ad3      	subs	r3, r2, r3
 800076e:	e004      	b.n	800077a <MC_MoveAbsolute+0x96>
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	695a      	ldr	r2, [r3, #20]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	68fa      	ldr	r2, [r7, #12]
 800077c:	61d3      	str	r3, [r2, #28]
	// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
	axis->state = START_RUN;
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	2201      	movs	r2, #1
 8000782:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	axis->busy = 0x01U;
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	2201      	movs	r2, #1
 800078a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	axis->done = 0x00U;
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	2200      	movs	r2, #0
 8000792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2200      	movs	r2, #0
 800079e:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	685b      	ldr	r3, [r3, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2200      	movs	r2, #0
 80007a8:	625a      	str	r2, [r3, #36]	@ 0x24
    //  Chọn hướng đi cho chân DIR
	axis->Set_Direction_Pin(axis->direction);
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	691b      	ldr	r3, [r3, #16]
 80007ae:	68fa      	ldr	r2, [r7, #12]
 80007b0:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 80007b4:	4610      	mov	r0, r2
 80007b6:	4798      	blx	r3
//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
    __HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	69da      	ldr	r2, [r3, #28]
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	69da      	ldr	r2, [r3, #28]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	68db      	ldr	r3, [r3, #12]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d106      	bne.n	80007e4 <MC_MoveAbsolute+0x100>
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	69da      	ldr	r2, [r3, #28]
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80007e2:	e01e      	b.n	8000822 <MC_MoveAbsolute+0x13e>
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	2b04      	cmp	r3, #4
 80007ea:	d107      	bne.n	80007fc <MC_MoveAbsolute+0x118>
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	69d9      	ldr	r1, [r3, #28]
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	460b      	mov	r3, r1
 80007f8:	6393      	str	r3, [r2, #56]	@ 0x38
 80007fa:	e012      	b.n	8000822 <MC_MoveAbsolute+0x13e>
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	2b08      	cmp	r3, #8
 8000802:	d107      	bne.n	8000814 <MC_MoveAbsolute+0x130>
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	69d9      	ldr	r1, [r3, #28]
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	460b      	mov	r3, r1
 8000810:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000812:	e006      	b.n	8000822 <MC_MoveAbsolute+0x13e>
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	69d9      	ldr	r1, [r3, #28]
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	460b      	mov	r3, r1
 8000820:	6413      	str	r3, [r2, #64]	@ 0x40
    axis->counter_pos=0x00U;
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	2200      	movs	r2, #0
 8000826:	621a      	str	r2, [r3, #32]
    axis->current_speed=SET_SPEED_1000HZ;
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800082e:	625a      	str	r2, [r3, #36]	@ 0x24
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
    axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2201      	movs	r2, #1
 8000838:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000844:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800084e:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d106      	bne.n	8000866 <MC_MoveAbsolute+0x182>
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000862:	635a      	str	r2, [r3, #52]	@ 0x34
 8000864:	e01b      	b.n	800089e <MC_MoveAbsolute+0x1ba>
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	2b04      	cmp	r3, #4
 800086c:	d106      	bne.n	800087c <MC_MoveAbsolute+0x198>
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000878:	6393      	str	r3, [r2, #56]	@ 0x38
 800087a:	e010      	b.n	800089e <MC_MoveAbsolute+0x1ba>
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	689b      	ldr	r3, [r3, #8]
 8000880:	2b08      	cmp	r3, #8
 8000882:	d106      	bne.n	8000892 <MC_MoveAbsolute+0x1ae>
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	f240 13f3 	movw	r3, #499	@ 0x1f3
 800088e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000890:	e005      	b.n	800089e <MC_MoveAbsolute+0x1ba>
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	f240 13f3 	movw	r3, #499	@ 0x1f3
 800089c:	6413      	str	r3, [r2, #64]	@ 0x40
    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2201      	movs	r2, #1
 80008a6:	615a      	str	r2, [r3, #20]
 80008a8:	e002      	b.n	80008b0 <MC_MoveAbsolute+0x1cc>
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80008aa:	bf00      	nop
 80008ac:	e000      	b.n	80008b0 <MC_MoveAbsolute+0x1cc>
		return; // Đã ở đúng vị trí
 80008ae:	bf00      	nop
}
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	10624dd3 	.word	0x10624dd3
 80008bc:	0800c1bc 	.word	0x0800c1bc

080008c0 <MC_Stop>:
void MC_Stop(MC_Axis_t* axis)// mục đích Kích hoạt dừng tuyệt đối sau 100ms khi giảm tốc
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
	if(axis->state != STANDSTILL && axis->state != DECELERATING)// khác 0 và khác 4
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d00c      	beq.n	80008ec <MC_Stop+0x2c>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80008d8:	2b04      	cmp	r3, #4
 80008da:	d007      	beq.n	80008ec <MC_Stop+0x2c>
	{
		axis->state = DECELERATING;// ÉP dừng pwm sau khoảng time giảm tốc
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2204      	movs	r2, #4
 80008e0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->offset=0x01U;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2201      	movs	r2, #1
 80008e8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	}
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <MC_MoveLinear>:
		return 0x01U;
	}
	return 0x00U;
}
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz,float freq_max )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	@ 0x28
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
 8000904:	ed87 0a00 	vstr	s0, [r7]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 8000908:	4b3a      	ldr	r3, [pc, #232]	@ (80009f4 <MC_MoveLinear+0xfc>)
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	68fa      	ldr	r2, [r7, #12]
 800090e:	429a      	cmp	r2, r3
 8000910:	dd08      	ble.n	8000924 <MC_MoveLinear+0x2c>
 8000912:	4b38      	ldr	r3, [pc, #224]	@ (80009f4 <MC_MoveLinear+0xfc>)
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	68fa      	ldr	r2, [r7, #12]
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	ee07 3a90 	vmov	s15, r3
 800091e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000922:	e007      	b.n	8000934 <MC_MoveLinear+0x3c>
 8000924:	4b33      	ldr	r3, [pc, #204]	@ (80009f4 <MC_MoveLinear+0xfc>)
 8000926:	695a      	ldr	r2, [r3, #20]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	ee07 3a90 	vmov	s15, r3
 8000930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000934:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 8000938:	4b2e      	ldr	r3, [pc, #184]	@ (80009f4 <MC_MoveLinear+0xfc>)
 800093a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800093c:	68ba      	ldr	r2, [r7, #8]
 800093e:	429a      	cmp	r2, r3
 8000940:	dd08      	ble.n	8000954 <MC_MoveLinear+0x5c>
 8000942:	4b2c      	ldr	r3, [pc, #176]	@ (80009f4 <MC_MoveLinear+0xfc>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000946:	68ba      	ldr	r2, [r7, #8]
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	ee07 3a90 	vmov	s15, r3
 800094e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000952:	e007      	b.n	8000964 <MC_MoveLinear+0x6c>
 8000954:	4b27      	ldr	r3, [pc, #156]	@ (80009f4 <MC_MoveLinear+0xfc>)
 8000956:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	1ad3      	subs	r3, r2, r3
 800095c:	ee07 3a90 	vmov	s15, r3
 8000960:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000964:	edc7 7a08 	vstr	s15, [r7, #32]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 8000968:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800096c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000978:	dd01      	ble.n	800097e <MC_MoveLinear+0x86>
 800097a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800097c:	e000      	b.n	8000980 <MC_MoveLinear+0x88>
 800097e:	6a3b      	ldr	r3, [r7, #32]
 8000980:	61fb      	str	r3, [r7, #28]
	if(Lmax==0x00U) return 0;
 8000982:	edd7 7a07 	vldr	s15, [r7, #28]
 8000986:	eef5 7a40 	vcmp.f32	s15, #0.0
 800098a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800098e:	d101      	bne.n	8000994 <MC_MoveLinear+0x9c>
 8000990:	2300      	movs	r3, #0
 8000992:	e02a      	b.n	80009ea <MC_MoveLinear+0xf2>
	uint32_t freqx=(uint32_t)((freq_max*deltaX/Lmax));
 8000994:	ed97 7a00 	vldr	s14, [r7]
 8000998:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800099c:	ee67 6a27 	vmul.f32	s13, s14, s15
 80009a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80009a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009ac:	ee17 3a90 	vmov	r3, s15
 80009b0:	61bb      	str	r3, [r7, #24]
	uint32_t freqy=(uint32_t)((freq_max*deltaY/Lmax));
 80009b2:	ed97 7a00 	vldr	s14, [r7]
 80009b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80009ba:	ee67 6a27 	vmul.f32	s13, s14, s15
 80009be:	ed97 7a07 	vldr	s14, [r7, #28]
 80009c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009ca:	ee17 3a90 	vmov	r3, s15
 80009ce:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	69ba      	ldr	r2, [r7, #24]
 80009d4:	4619      	mov	r1, r3
 80009d6:	4807      	ldr	r0, [pc, #28]	@ (80009f4 <MC_MoveLinear+0xfc>)
 80009d8:	f7ff fe84 	bl	80006e4 <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	4619      	mov	r1, r3
 80009e2:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MC_MoveLinear+0x100>)
 80009e4:	f7ff fe7e 	bl	80006e4 <MC_MoveAbsolute>
	return 0x01U;
 80009e8:	2301      	movs	r3, #1
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3728      	adds	r7, #40	@ 0x28
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000140 	.word	0x20000140
 80009f8:	20000184 	.word	0x20000184

080009fc <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000a12:	3b01      	subs	r3, #1
 8000a14:	2b03      	cmp	r3, #3
 8000a16:	f200 80a1 	bhi.w	8000b5c <Rotbot_controler+0x160>
 8000a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a20 <Rotbot_controler+0x24>)
 8000a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a20:	08000a31 	.word	0x08000a31
 8000a24:	08000a65 	.word	0x08000a65
 8000a28:	08000ae1 	.word	0x08000ae1
 8000a2c:	08000b11 	.word	0x08000b11
    {
		case START_RUN:
		{
			// 5. Khởi động Timer PWM phát xung
			HAL_TIM_PWM_Start(axis->htim, axis->channel);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	689b      	ldr	r3, [r3, #8]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	f004 f9d0 	bl	8004de0 <HAL_TIM_PWM_Start>
		    HAL_TIM_PWM_Start(axis->htim_counter, axis->channel_counter);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	685a      	ldr	r2, [r3, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	f004 f9c8 	bl	8004de0 <HAL_TIM_PWM_Start>
			axis->state = ACCELERATING;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2202      	movs	r2, #2
 8000a54:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			axis->ramp_time++;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a5c:	1c5a      	adds	r2, r3, #1
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 8000a62:	e082      	b.n	8000b6a <Rotbot_controler+0x16e>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a68:	2b64      	cmp	r3, #100	@ 0x64
 8000a6a:	d90d      	bls.n	8000a88 <Rotbot_controler+0x8c>
			{
        		axis->fulse_stop = axis->counter_pos;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6a1a      	ldr	r2, [r3, #32]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a78:	1e5a      	subs	r2, r3, #1
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2203      	movs	r2, #3
 8000a82:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8000a86:	e014      	b.n	8000ab2 <Rotbot_controler+0xb6>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a92:	4a94      	ldr	r2, [pc, #592]	@ (8000ce4 <Rotbot_controler+0x2e8>)
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	4413      	add	r3, r2
 8000a98:	edd3 7a00 	vldr	s15, [r3]
 8000a9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000aa4:	ee17 3a90 	vmov	r3, s15
 8000aa8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000aac:	461a      	mov	r2, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	69db      	ldr	r3, [r3, #28]
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6a1b      	ldr	r3, [r3, #32]
 8000ac6:	005b      	lsls	r3, r3, #1
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d849      	bhi.n	8000b60 <Rotbot_controler+0x164>
        	{
        		axis->state = DECELERATING;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2204      	movs	r2, #4
 8000ad0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		axis->ramp_time--;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ad8:	1e5a      	subs	r2, r3, #1
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	635a      	str	r2, [r3, #52]	@ 0x34
        	}
            break;
 8000ade:	e03f      	b.n	8000b60 <Rotbot_controler+0x164>

        case CONSTANT_VEL:// chạy với tần số cố định
        	axis->current_speed = axis->target_speed;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	625a      	str	r2, [r3, #36]	@ 0x24
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	69db      	ldr	r3, [r3, #28]
 8000aec:	461a      	mov	r2, r3
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6a1b      	ldr	r3, [r3, #32]
 8000af2:	1ad2      	subs	r2, r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d833      	bhi.n	8000b64 <Rotbot_controler+0x168>
			{
        		axis->state = DECELERATING;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2204      	movs	r2, #4
 8000b00:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		axis->ramp_time--;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b08:	1e5a      	subs	r2, r3, #1
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	635a      	str	r2, [r3, #52]	@ 0x34
			}
        	break;
 8000b0e:	e029      	b.n	8000b64 <Rotbot_controler+0x168>
        case DECELERATING:
        	axis->ramp_time--;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b14:	1e5a      	subs	r2, r3, #1
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	dc02      	bgt.n	8000b28 <Rotbot_controler+0x12c>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2200      	movs	r2, #0
 8000b26:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b2c:	2b64      	cmp	r3, #100	@ 0x64
 8000b2e:	d81b      	bhi.n	8000b68 <Rotbot_controler+0x16c>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b3a:	4a6a      	ldr	r2, [pc, #424]	@ (8000ce4 <Rotbot_controler+0x2e8>)
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	4413      	add	r3, r2
 8000b40:	edd3 7a00 	vldr	s15, [r3]
 8000b44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b4c:	ee17 3a90 	vmov	r3, s15
 8000b50:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000b54:	461a      	mov	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 8000b5a:	e005      	b.n	8000b68 <Rotbot_controler+0x16c>
        default:
            break;
 8000b5c:	bf00      	nop
 8000b5e:	e004      	b.n	8000b6a <Rotbot_controler+0x16e>
            break;
 8000b60:	bf00      	nop
 8000b62:	e002      	b.n	8000b6a <Rotbot_controler+0x16e>
        	break;
 8000b64:	bf00      	nop
 8000b66:	e000      	b.n	8000b6a <Rotbot_controler+0x16e>
        	break;
 8000b68:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if (axis->current_speed > SET_SPEED_1000HZ || axis->busy==0x01)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000b72:	d805      	bhi.n	8000b80 <Rotbot_controler+0x184>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	f040 80d1 	bne.w	8000d22 <Rotbot_controler+0x326>
    {
         new_arr = (uint32_t)(1000000U / (uint32_t)(axis->target_speed)); // Giả sử Clock Timer 1MHz
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b84:	461a      	mov	r2, r3
 8000b86:	4b58      	ldr	r3, [pc, #352]	@ (8000ce8 <Rotbot_controler+0x2ec>)
 8000b88:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b8c:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr-1));
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	68ba      	ldr	r2, [r7, #8]
 8000b96:	3a01      	subs	r2, #1
 8000b98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	68ba      	ldr	r2, [r7, #8]
 8000ba0:	3a01      	subs	r2, #1
 8000ba2:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d106      	bne.n	8000bba <Rotbot_controler+0x1be>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	68ba      	ldr	r2, [r7, #8]
 8000bb4:	0852      	lsrs	r2, r2, #1
 8000bb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bb8:	e01b      	b.n	8000bf2 <Rotbot_controler+0x1f6>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	2b04      	cmp	r3, #4
 8000bc0:	d106      	bne.n	8000bd0 <Rotbot_controler+0x1d4>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	085b      	lsrs	r3, r3, #1
 8000bcc:	6393      	str	r3, [r2, #56]	@ 0x38
 8000bce:	e010      	b.n	8000bf2 <Rotbot_controler+0x1f6>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	2b08      	cmp	r3, #8
 8000bd6:	d106      	bne.n	8000be6 <Rotbot_controler+0x1ea>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	085b      	lsrs	r3, r3, #1
 8000be2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000be4:	e005      	b.n	8000bf2 <Rotbot_controler+0x1f6>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	085b      	lsrs	r3, r3, #1
 8000bf0:	6413      	str	r3, [r2, #64]	@ 0x40
        curent_counter=axis->htim_counter->Instance->CNT;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bfa:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d113      	bne.n	8000c2e <Rotbot_controler+0x232>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	695b      	ldr	r3, [r3, #20]
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	68fa      	ldr	r2, [r7, #12]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6a1b      	ldr	r3, [r3, #32]
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	440b      	add	r3, r1
 8000c16:	461a      	mov	r2, r3
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	695b      	ldr	r3, [r3, #20]
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8000c26:	441a      	add	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	615a      	str	r2, [r3, #20]
 8000c2c:	e012      	b.n	8000c54 <Rotbot_controler+0x258>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	4619      	mov	r1, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6a1a      	ldr	r2, [r3, #32]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	440b      	add	r3, r1
 8000c3e:	461a      	mov	r2, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	695b      	ldr	r3, [r3, #20]
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Holding_Registers_Database[axis->indexaxis]=axis->current_pos;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6959      	ldr	r1, [r3, #20]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000c66:	461a      	mov	r2, r3
 8000c68:	b289      	uxth	r1, r1
 8000c6a:	4b20      	ldr	r3, [pc, #128]	@ (8000cec <Rotbot_controler+0x2f0>)
 8000c6c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        axis->counter_pos = curent_counter;
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	621a      	str	r2, [r3, #32]
        if ( axis->current_pos == axis->target_pos||axis->ramp_time==0x00U)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	695a      	ldr	r2, [r3, #20]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d003      	beq.n	8000c8a <Rotbot_controler+0x28e>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d14b      	bne.n	8000d22 <Rotbot_controler+0x326>
        {
            axis->current_speed = SET_SPEED_1000HZ;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c90:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->busy = 0x00U;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            axis->done = 0x01U;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2200      	movs	r2, #0
 8000cae:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	639a      	str	r2, [r3, #56]	@ 0x38
            // TH này là ép buộc dừng khi trong trường hợp MC_Stoping và dừng lại sau (TIME_RAMPING + 1)ms
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, SET_SPEED_1000HZ);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d106      	bne.n	8000ccc <Rotbot_controler+0x2d0>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cca:	e022      	b.n	8000d12 <Rotbot_controler+0x316>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	2b04      	cmp	r3, #4
 8000cd2:	d10d      	bne.n	8000cf0 <Rotbot_controler+0x2f4>
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cde:	6393      	str	r3, [r2, #56]	@ 0x38
 8000ce0:	e017      	b.n	8000d12 <Rotbot_controler+0x316>
 8000ce2:	bf00      	nop
 8000ce4:	0800c284 	.word	0x0800c284
 8000ce8:	000f4240 	.word	0x000f4240
 8000cec:	20002390 	.word	0x20002390
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	2b08      	cmp	r3, #8
 8000cf6:	d106      	bne.n	8000d06 <Rotbot_controler+0x30a>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d02:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000d04:	e005      	b.n	8000d12 <Rotbot_controler+0x316>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d10:	6413      	str	r3, [r2, #64]	@ 0x40
            HAL_TIM_PWM_Stop(axis->htim_counter, axis->channel_counter);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	685a      	ldr	r2, [r3, #4]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	68db      	ldr	r3, [r3, #12]
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4610      	mov	r0, r2
 8000d1e:	f004 f927 	bl	8004f70 <HAL_TIM_PWM_Stop>

        }
    }
}
 8000d22:	bf00      	nop
 8000d24:	3710      	adds	r7, #16
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop

08000d2c <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0==0x01))
 8000d32:	2101      	movs	r1, #1
 8000d34:	4810      	ldr	r0, [pc, #64]	@ (8000d78 <MC_Control_Interrupt+0x4c>)
 8000d36:	f002 f81d 	bl	8002d74 <HAL_GPIO_ReadPin>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d002      	beq.n	8000d46 <MC_Control_Interrupt+0x1a>
	{
		MC_Stop(&Rotbot_axis[0]);
 8000d40:	480e      	ldr	r0, [pc, #56]	@ (8000d7c <MC_Control_Interrupt+0x50>)
 8000d42:	f7ff fdbd 	bl	80008c0 <MC_Stop>
	}
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	e00c      	b.n	8000d66 <MC_Control_Interrupt+0x3a>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	4613      	mov	r3, r2
 8000d50:	011b      	lsls	r3, r3, #4
 8000d52:	4413      	add	r3, r2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	4a09      	ldr	r2, [pc, #36]	@ (8000d7c <MC_Control_Interrupt+0x50>)
 8000d58:	4413      	add	r3, r2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff fe4e 	bl	80009fc <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	3301      	adds	r3, #1
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	ddef      	ble.n	8000d4c <MC_Control_Interrupt+0x20>
	}
}
 8000d6c:	bf00      	nop
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40020800 	.word	0x40020800
 8000d7c:	20000140 	.word	0x20000140

08000d80 <Set_Direction_OX>:




void Set_Direction_OX(uint8_t status)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d92:	4803      	ldr	r0, [pc, #12]	@ (8000da0 <Set_Direction_OX+0x20>)
 8000d94:	f002 f806 	bl	8002da4 <HAL_GPIO_WritePin>
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	40020000 	.word	0x40020000

08000da4 <Set_Direction_OY>:
void Set_Direction_OY(uint8_t status)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	461a      	mov	r2, r3
 8000db2:	2180      	movs	r1, #128	@ 0x80
 8000db4:	4803      	ldr	r0, [pc, #12]	@ (8000dc4 <Set_Direction_OY+0x20>)
 8000db6:	f001 fff5 	bl	8002da4 <HAL_GPIO_WritePin>
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40020800 	.word	0x40020800

08000dc8 <Set_Direction_OZ>:
void Set_Direction_OZ(uint8_t status)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dda:	4803      	ldr	r0, [pc, #12]	@ (8000de8 <Set_Direction_OZ+0x20>)
 8000ddc:	f001 ffe2 	bl	8002da4 <HAL_GPIO_WritePin>
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40020800 	.word	0x40020800

08000dec <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 8000df2:	4b21      	ldr	r3, [pc, #132]	@ (8000e78 <TIM7_Interrupt+0x8c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	4a1f      	ldr	r2, [pc, #124]	@ (8000e78 <TIM7_Interrupt+0x8c>)
 8000dfa:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 8000dfc:	f7ff ff96 	bl	8000d2c <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 8000e00:	4b1d      	ldr	r3, [pc, #116]	@ (8000e78 <TIM7_Interrupt+0x8c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d330      	bcc.n	8000e6e <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e78 <TIM7_Interrupt+0x8c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	e027      	b.n	8000e68 <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 8000e18:	4a18      	ldr	r2, [pc, #96]	@ (8000e7c <TIM7_Interrupt+0x90>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	011b      	lsls	r3, r3, #4
 8000e1e:	4413      	add	r3, r2
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8000e24:	4a15      	ldr	r2, [pc, #84]	@ (8000e7c <TIM7_Interrupt+0x90>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	011b      	lsls	r3, r3, #4
 8000e2a:	4413      	add	r3, r2
 8000e2c:	330c      	adds	r3, #12
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	da0f      	bge.n	8000e54 <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8000e34:	4a11      	ldr	r2, [pc, #68]	@ (8000e7c <TIM7_Interrupt+0x90>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	011b      	lsls	r3, r3, #4
 8000e3a:	4413      	add	r3, r2
 8000e3c:	330c      	adds	r3, #12
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8000e44:	3301      	adds	r3, #1
 8000e46:	490d      	ldr	r1, [pc, #52]	@ (8000e7c <TIM7_Interrupt+0x90>)
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	0112      	lsls	r2, r2, #4
 8000e4c:	440a      	add	r2, r1
 8000e4e:	320c      	adds	r2, #12
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e006      	b.n	8000e62 <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8000e54:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <TIM7_Interrupt+0x90>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	011b      	lsls	r3, r3, #4
 8000e5a:	4413      	add	r3, r2
 8000e5c:	330c      	adds	r3, #12
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3301      	adds	r3, #1
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2b05      	cmp	r3, #5
 8000e6c:	ddd4      	ble.n	8000e18 <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	2000026c 	.word	0x2000026c
 8000e7c:	2000020c 	.word	0x2000020c

08000e80 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	6039      	str	r1, [r7, #0]
 8000e8a:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	4a16      	ldr	r2, [pc, #88]	@ (8000ee8 <Delay_SetTimer+0x68>)
 8000e90:	011b      	lsls	r3, r3, #4
 8000e92:	4413      	add	r3, r2
 8000e94:	3304      	adds	r3, #4
 8000e96:	2201      	movs	r2, #1
 8000e98:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	4a12      	ldr	r2, [pc, #72]	@ (8000ee8 <Delay_SetTimer+0x68>)
 8000e9e:	011b      	lsls	r3, r3, #4
 8000ea0:	4413      	add	r3, r2
 8000ea2:	3308      	adds	r3, #8
 8000ea4:	683a      	ldr	r2, [r7, #0]
 8000ea6:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	4a10      	ldr	r2, [pc, #64]	@ (8000eec <Delay_SetTimer+0x6c>)
 8000eac:	6812      	ldr	r2, [r2, #0]
 8000eae:	490e      	ldr	r1, [pc, #56]	@ (8000ee8 <Delay_SetTimer+0x68>)
 8000eb0:	011b      	lsls	r3, r3, #4
 8000eb2:	440b      	add	r3, r1
 8000eb4:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ee8 <Delay_SetTimer+0x68>)
 8000eba:	011b      	lsls	r3, r3, #4
 8000ebc:	4413      	add	r3, r2
 8000ebe:	6819      	ldr	r1, [r3, #0]
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	4a09      	ldr	r2, [pc, #36]	@ (8000ee8 <Delay_SetTimer+0x68>)
 8000ec4:	011b      	lsls	r3, r3, #4
 8000ec6:	4413      	add	r3, r2
 8000ec8:	3308      	adds	r3, #8
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	440a      	add	r2, r1
 8000ed0:	4905      	ldr	r1, [pc, #20]	@ (8000ee8 <Delay_SetTimer+0x68>)
 8000ed2:	011b      	lsls	r3, r3, #4
 8000ed4:	440b      	add	r3, r1
 8000ed6:	330c      	adds	r3, #12
 8000ed8:	601a      	str	r2, [r3, #0]
}
 8000eda:	bf00      	nop
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	2000020c 	.word	0x2000020c
 8000eec:	2000026c 	.word	0x2000026c

08000ef0 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4a16      	ldr	r2, [pc, #88]	@ (8000f58 <Delay_GetTimer+0x68>)
 8000efe:	6812      	ldr	r2, [r2, #0]
 8000f00:	4916      	ldr	r1, [pc, #88]	@ (8000f5c <Delay_GetTimer+0x6c>)
 8000f02:	011b      	lsls	r3, r3, #4
 8000f04:	440b      	add	r3, r1
 8000f06:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	4a14      	ldr	r2, [pc, #80]	@ (8000f5c <Delay_GetTimer+0x6c>)
 8000f0c:	011b      	lsls	r3, r3, #4
 8000f0e:	4413      	add	r3, r2
 8000f10:	3304      	adds	r3, #4
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d119      	bne.n	8000f4c <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	4a10      	ldr	r2, [pc, #64]	@ (8000f5c <Delay_GetTimer+0x6c>)
 8000f1c:	011b      	lsls	r3, r3, #4
 8000f1e:	4413      	add	r3, r2
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	490d      	ldr	r1, [pc, #52]	@ (8000f5c <Delay_GetTimer+0x6c>)
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	440b      	add	r3, r1
 8000f2a:	330c      	adds	r3, #12
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d30c      	bcc.n	8000f4c <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	4a09      	ldr	r2, [pc, #36]	@ (8000f5c <Delay_GetTimer+0x6c>)
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	4413      	add	r3, r2
 8000f3a:	3308      	adds	r3, #8
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	4611      	mov	r1, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff ff9c 	bl	8000e80 <Delay_SetTimer>
			return 0x01U;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e000      	b.n	8000f4e <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	2000026c 	.word	0x2000026c
 8000f5c:	2000020c 	.word	0x2000020c

08000f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f64:	f000 ffc0 	bl	8001ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f68:	f000 f858 	bl	800101c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f6c:	f000 fc9c 	bl	80018a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f70:	f000 fc7a 	bl	8001868 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000f74:	f009 fd0e 	bl	800a994 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000f78:	f000 f8b8 	bl	80010ec <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f7c:	f000 f9e2 	bl	8001344 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f80:	f000 fa6e 	bl	8001460 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000f84:	f000 f96a 	bl	800125c <MX_TIM2_Init>
  MX_TIM8_Init();
 8000f88:	f000 fb8c 	bl	80016a4 <MX_TIM8_Init>
  MX_TIM5_Init();
 8000f8c:	f000 fade 	bl	800154c <MX_TIM5_Init>
  MX_TIM7_Init();
 8000f90:	f000 fb52 	bl	8001638 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8000f94:	f000 fc3e 	bl	8001814 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 8000f98:	f7ff fa8e 	bl	80004b8 <Init_Timer_chanal>
  Robot_Init();
 8000f9c:	f7ff facc 	bl	8000538 <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f7ff ff6c 	bl	8000e80 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8000fa8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000fac:	2003      	movs	r0, #3
 8000fae:	f7ff ff67 	bl	8000e80 <Delay_SetTimer>
  HMI_Init();
 8000fb2:	f00a f9e3 	bl	800b37c <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8000fb6:	4814      	ldr	r0, [pc, #80]	@ (8001008 <main+0xa8>)
 8000fb8:	f003 fe48 	bl	8004c4c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f7ff ff97 	bl	8000ef0 <Delay_GetTimer>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4b11      	ldr	r3, [pc, #68]	@ (800100c <main+0xac>)
 8000fc8:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
		{
			//MC_MoveAbsoluteTest(Holding_Registers_Database[0],Holding_Registers_Database[1],Holding_Registers_Database[2], 10000);
		}
		time_on=Delay_GetTimer(TID_TIMER_1000ms);
 8000fca:	2003      	movs	r0, #3
 8000fcc:	f7ff ff90 	bl	8000ef0 <Delay_GetTimer>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4b0d      	ldr	r3, [pc, #52]	@ (800100c <main+0xac>)
 8000fd6:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800100c <main+0xac>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d1ed      	bne.n	8000fbc <main+0x5c>
		{
			if((Coils_Database[1] & (1<<7)) !=0x00U)
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <main+0xb0>)
 8000fe2:	785b      	ldrb	r3, [r3, #1]
 8000fe4:	b25b      	sxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	dae8      	bge.n	8000fbc <main+0x5c>
			{
				MC_MoveLinear(Holding_Registers_Database[0],Holding_Registers_Database[1],Holding_Registers_Database[2],10000);
 8000fea:	4b0a      	ldr	r3, [pc, #40]	@ (8001014 <main+0xb4>)
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	4b08      	ldr	r3, [pc, #32]	@ (8001014 <main+0xb4>)
 8000ff2:	885b      	ldrh	r3, [r3, #2]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4b07      	ldr	r3, [pc, #28]	@ (8001014 <main+0xb4>)
 8000ff8:	889b      	ldrh	r3, [r3, #4]
 8000ffa:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001018 <main+0xb8>
 8000ffe:	461a      	mov	r2, r3
 8001000:	f7ff fc7a 	bl	80008f8 <MC_MoveLinear>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001004:	e7da      	b.n	8000fbc <main+0x5c>
 8001006:	bf00      	nop
 8001008:	200003d8 	.word	0x200003d8
 800100c:	20000558 	.word	0x20000558
 8001010:	200023f4 	.word	0x200023f4
 8001014:	20002390 	.word	0x20002390
 8001018:	461c4000 	.word	0x461c4000

0800101c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b094      	sub	sp, #80	@ 0x50
 8001020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001022:	f107 0320 	add.w	r3, r7, #32
 8001026:	2230      	movs	r2, #48	@ 0x30
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f00b f86a 	bl	800c104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001040:	2300      	movs	r3, #0
 8001042:	60bb      	str	r3, [r7, #8]
 8001044:	4b27      	ldr	r3, [pc, #156]	@ (80010e4 <SystemClock_Config+0xc8>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	4a26      	ldr	r2, [pc, #152]	@ (80010e4 <SystemClock_Config+0xc8>)
 800104a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <SystemClock_Config+0xc8>)
 8001052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800105c:	2300      	movs	r3, #0
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	4b21      	ldr	r3, [pc, #132]	@ (80010e8 <SystemClock_Config+0xcc>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a20      	ldr	r2, [pc, #128]	@ (80010e8 <SystemClock_Config+0xcc>)
 8001066:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <SystemClock_Config+0xcc>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001078:	2301      	movs	r3, #1
 800107a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800107c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001082:	2302      	movs	r3, #2
 8001084:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001086:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800108a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800108c:	2304      	movs	r3, #4
 800108e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001090:	2348      	movs	r3, #72	@ 0x48
 8001092:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001094:	2302      	movs	r3, #2
 8001096:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001098:	2303      	movs	r3, #3
 800109a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109c:	f107 0320 	add.w	r3, r7, #32
 80010a0:	4618      	mov	r0, r3
 80010a2:	f003 f8eb 	bl	800427c <HAL_RCC_OscConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010ac:	f000 fca2 	bl	80019f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b0:	230f      	movs	r3, #15
 80010b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b4:	2302      	movs	r3, #2
 80010b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010c6:	f107 030c 	add.w	r3, r7, #12
 80010ca:	2102      	movs	r1, #2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f003 fb4d 	bl	800476c <HAL_RCC_ClockConfig>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010d8:	f000 fc8c 	bl	80019f4 <Error_Handler>
  }
}
 80010dc:	bf00      	nop
 80010de:	3750      	adds	r7, #80	@ 0x50
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40007000 	.word	0x40007000

080010ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b09a      	sub	sp, #104	@ 0x68
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001100:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001110:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800111a:	f107 0320 	add.w	r3, r7, #32
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
 8001128:	611a      	str	r2, [r3, #16]
 800112a:	615a      	str	r2, [r3, #20]
 800112c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800112e:	463b      	mov	r3, r7
 8001130:	2220      	movs	r2, #32
 8001132:	2100      	movs	r1, #0
 8001134:	4618      	mov	r0, r3
 8001136:	f00a ffe5 	bl	800c104 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800113a:	4b46      	ldr	r3, [pc, #280]	@ (8001254 <MX_TIM1_Init+0x168>)
 800113c:	4a46      	ldr	r2, [pc, #280]	@ (8001258 <MX_TIM1_Init+0x16c>)
 800113e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001140:	4b44      	ldr	r3, [pc, #272]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001142:	2247      	movs	r2, #71	@ 0x47
 8001144:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001146:	4b43      	ldr	r3, [pc, #268]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800114c:	4b41      	ldr	r3, [pc, #260]	@ (8001254 <MX_TIM1_Init+0x168>)
 800114e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001152:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001154:	4b3f      	ldr	r3, [pc, #252]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001156:	2200      	movs	r2, #0
 8001158:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800115a:	4b3e      	ldr	r3, [pc, #248]	@ (8001254 <MX_TIM1_Init+0x168>)
 800115c:	2200      	movs	r2, #0
 800115e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001160:	4b3c      	ldr	r3, [pc, #240]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001162:	2280      	movs	r2, #128	@ 0x80
 8001164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001166:	483b      	ldr	r0, [pc, #236]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001168:	f003 fd20 	bl	8004bac <HAL_TIM_Base_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001172:	f000 fc3f 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001176:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800117a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800117c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001180:	4619      	mov	r1, r3
 8001182:	4834      	ldr	r0, [pc, #208]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001184:	f004 f916 	bl	80053b4 <HAL_TIM_ConfigClockSource>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800118e:	f000 fc31 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001192:	4830      	ldr	r0, [pc, #192]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001194:	f003 fdca 	bl	8004d2c <HAL_TIM_PWM_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 800119e:	f000 fc29 	bl	80019f4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80011a2:	2305      	movs	r3, #5
 80011a4:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80011a6:	2310      	movs	r3, #16
 80011a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80011aa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011ae:	4619      	mov	r1, r3
 80011b0:	4828      	ldr	r0, [pc, #160]	@ (8001254 <MX_TIM1_Init+0x168>)
 80011b2:	f004 f9c6 	bl	8005542 <HAL_TIM_SlaveConfigSynchro>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80011bc:	f000 fc1a 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011c0:	2320      	movs	r3, #32
 80011c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80011c4:	2380      	movs	r3, #128	@ 0x80
 80011c6:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011c8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011cc:	4619      	mov	r1, r3
 80011ce:	4821      	ldr	r0, [pc, #132]	@ (8001254 <MX_TIM1_Init+0x168>)
 80011d0:	f004 fdc8 	bl	8005d64 <HAL_TIMEx_MasterConfigSynchronization>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 80011da:	f000 fc0b 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011de:	2360      	movs	r3, #96	@ 0x60
 80011e0:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 500;
 80011e2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011e8:	2300      	movs	r3, #0
 80011ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011ec:	2300      	movs	r3, #0
 80011ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011f8:	2300      	movs	r3, #0
 80011fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011fc:	f107 0320 	add.w	r3, r7, #32
 8001200:	2200      	movs	r2, #0
 8001202:	4619      	mov	r1, r3
 8001204:	4813      	ldr	r0, [pc, #76]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001206:	f004 f813 	bl	8005230 <HAL_TIM_PWM_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001210:	f000 fbf0 	bl	80019f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800121c:	2300      	movs	r3, #0
 800121e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001228:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001232:	463b      	mov	r3, r7
 8001234:	4619      	mov	r1, r3
 8001236:	4807      	ldr	r0, [pc, #28]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001238:	f004 fe10 	bl	8005e5c <HAL_TIMEx_ConfigBreakDeadTime>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001242:	f000 fbd7 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001246:	4803      	ldr	r0, [pc, #12]	@ (8001254 <MX_TIM1_Init+0x168>)
 8001248:	f000 fcac 	bl	8001ba4 <HAL_TIM_MspPostInit>

}
 800124c:	bf00      	nop
 800124e:	3768      	adds	r7, #104	@ 0x68
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000270 	.word	0x20000270
 8001258:	40010000 	.word	0x40010000

0800125c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08e      	sub	sp, #56	@ 0x38
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800127c:	463b      	mov	r3, r7
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
 8001288:	611a      	str	r2, [r3, #16]
 800128a:	615a      	str	r2, [r3, #20]
 800128c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800128e:	4b2c      	ldr	r3, [pc, #176]	@ (8001340 <MX_TIM2_Init+0xe4>)
 8001290:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001294:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001296:	4b2a      	ldr	r3, [pc, #168]	@ (8001340 <MX_TIM2_Init+0xe4>)
 8001298:	2200      	movs	r2, #0
 800129a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800129c:	4b28      	ldr	r3, [pc, #160]	@ (8001340 <MX_TIM2_Init+0xe4>)
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80012a2:	4b27      	ldr	r3, [pc, #156]	@ (8001340 <MX_TIM2_Init+0xe4>)
 80012a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012aa:	4b25      	ldr	r3, [pc, #148]	@ (8001340 <MX_TIM2_Init+0xe4>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012b0:	4b23      	ldr	r3, [pc, #140]	@ (8001340 <MX_TIM2_Init+0xe4>)
 80012b2:	2280      	movs	r2, #128	@ 0x80
 80012b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012b6:	4822      	ldr	r0, [pc, #136]	@ (8001340 <MX_TIM2_Init+0xe4>)
 80012b8:	f003 fc78 	bl	8004bac <HAL_TIM_Base_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80012c2:	f000 fb97 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012c6:	481e      	ldr	r0, [pc, #120]	@ (8001340 <MX_TIM2_Init+0xe4>)
 80012c8:	f003 fd30 	bl	8004d2c <HAL_TIM_PWM_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80012d2:	f000 fb8f 	bl	80019f4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80012d6:	2307      	movs	r3, #7
 80012d8:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80012da:	2300      	movs	r3, #0
 80012dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80012de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e2:	4619      	mov	r1, r3
 80012e4:	4816      	ldr	r0, [pc, #88]	@ (8001340 <MX_TIM2_Init+0xe4>)
 80012e6:	f004 f92c 	bl	8005542 <HAL_TIM_SlaveConfigSynchro>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80012f0:	f000 fb80 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80012f4:	2350      	movs	r3, #80	@ 0x50
 80012f6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80012f8:	2380      	movs	r3, #128	@ 0x80
 80012fa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	4619      	mov	r1, r3
 8001302:	480f      	ldr	r0, [pc, #60]	@ (8001340 <MX_TIM2_Init+0xe4>)
 8001304:	f004 fd2e 	bl	8005d64 <HAL_TIMEx_MasterConfigSynchronization>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800130e:	f000 fb71 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001312:	2360      	movs	r3, #96	@ 0x60
 8001314:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001316:	2300      	movs	r3, #0
 8001318:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001322:	463b      	mov	r3, r7
 8001324:	2204      	movs	r2, #4
 8001326:	4619      	mov	r1, r3
 8001328:	4805      	ldr	r0, [pc, #20]	@ (8001340 <MX_TIM2_Init+0xe4>)
 800132a:	f003 ff81 	bl	8005230 <HAL_TIM_PWM_ConfigChannel>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001334:	f000 fb5e 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	3738      	adds	r7, #56	@ 0x38
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200002b8 	.word	0x200002b8

08001344 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b092      	sub	sp, #72	@ 0x48
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001358:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001368:	f107 031c 	add.w	r3, r7, #28
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001372:	463b      	mov	r3, r7
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
 8001380:	615a      	str	r2, [r3, #20]
 8001382:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001384:	4b34      	ldr	r3, [pc, #208]	@ (8001458 <MX_TIM3_Init+0x114>)
 8001386:	4a35      	ldr	r2, [pc, #212]	@ (800145c <MX_TIM3_Init+0x118>)
 8001388:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800138a:	4b33      	ldr	r3, [pc, #204]	@ (8001458 <MX_TIM3_Init+0x114>)
 800138c:	2247      	movs	r2, #71	@ 0x47
 800138e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	4b31      	ldr	r3, [pc, #196]	@ (8001458 <MX_TIM3_Init+0x114>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001396:	4b30      	ldr	r3, [pc, #192]	@ (8001458 <MX_TIM3_Init+0x114>)
 8001398:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800139c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139e:	4b2e      	ldr	r3, [pc, #184]	@ (8001458 <MX_TIM3_Init+0x114>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001458 <MX_TIM3_Init+0x114>)
 80013a6:	2280      	movs	r2, #128	@ 0x80
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013aa:	482b      	ldr	r0, [pc, #172]	@ (8001458 <MX_TIM3_Init+0x114>)
 80013ac:	f003 fbfe 	bl	8004bac <HAL_TIM_Base_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80013b6:	f000 fb1d 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013be:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013c4:	4619      	mov	r1, r3
 80013c6:	4824      	ldr	r0, [pc, #144]	@ (8001458 <MX_TIM3_Init+0x114>)
 80013c8:	f003 fff4 	bl	80053b4 <HAL_TIM_ConfigClockSource>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80013d2:	f000 fb0f 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013d6:	4820      	ldr	r0, [pc, #128]	@ (8001458 <MX_TIM3_Init+0x114>)
 80013d8:	f003 fca8 	bl	8004d2c <HAL_TIM_PWM_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 80013e2:	f000 fb07 	bl	80019f4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80013e6:	2305      	movs	r3, #5
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80013ea:	2320      	movs	r3, #32
 80013ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80013ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f2:	4619      	mov	r1, r3
 80013f4:	4818      	ldr	r0, [pc, #96]	@ (8001458 <MX_TIM3_Init+0x114>)
 80013f6:	f004 f8a4 	bl	8005542 <HAL_TIM_SlaveConfigSynchro>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8001400:	f000 faf8 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001404:	2320      	movs	r3, #32
 8001406:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001408:	2380      	movs	r3, #128	@ 0x80
 800140a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800140c:	f107 031c 	add.w	r3, r7, #28
 8001410:	4619      	mov	r1, r3
 8001412:	4811      	ldr	r0, [pc, #68]	@ (8001458 <MX_TIM3_Init+0x114>)
 8001414:	f004 fca6 	bl	8005d64 <HAL_TIMEx_MasterConfigSynchronization>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800141e:	f000 fae9 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001422:	2360      	movs	r3, #96	@ 0x60
 8001424:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8001426:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800142a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001434:	463b      	mov	r3, r7
 8001436:	2200      	movs	r2, #0
 8001438:	4619      	mov	r1, r3
 800143a:	4807      	ldr	r0, [pc, #28]	@ (8001458 <MX_TIM3_Init+0x114>)
 800143c:	f003 fef8 	bl	8005230 <HAL_TIM_PWM_ConfigChannel>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 8001446:	f000 fad5 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800144a:	4803      	ldr	r0, [pc, #12]	@ (8001458 <MX_TIM3_Init+0x114>)
 800144c:	f000 fbaa 	bl	8001ba4 <HAL_TIM_MspPostInit>

}
 8001450:	bf00      	nop
 8001452:	3748      	adds	r7, #72	@ 0x48
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000300 	.word	0x20000300
 800145c:	40000400 	.word	0x40000400

08001460 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08e      	sub	sp, #56	@ 0x38
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001466:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001480:	463b      	mov	r3, r7
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]
 800148e:	615a      	str	r2, [r3, #20]
 8001490:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001492:	4b2c      	ldr	r3, [pc, #176]	@ (8001544 <MX_TIM4_Init+0xe4>)
 8001494:	4a2c      	ldr	r2, [pc, #176]	@ (8001548 <MX_TIM4_Init+0xe8>)
 8001496:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001498:	4b2a      	ldr	r3, [pc, #168]	@ (8001544 <MX_TIM4_Init+0xe4>)
 800149a:	2200      	movs	r2, #0
 800149c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149e:	4b29      	ldr	r3, [pc, #164]	@ (8001544 <MX_TIM4_Init+0xe4>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80014a4:	4b27      	ldr	r3, [pc, #156]	@ (8001544 <MX_TIM4_Init+0xe4>)
 80014a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014aa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ac:	4b25      	ldr	r3, [pc, #148]	@ (8001544 <MX_TIM4_Init+0xe4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014b2:	4b24      	ldr	r3, [pc, #144]	@ (8001544 <MX_TIM4_Init+0xe4>)
 80014b4:	2280      	movs	r2, #128	@ 0x80
 80014b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014b8:	4822      	ldr	r0, [pc, #136]	@ (8001544 <MX_TIM4_Init+0xe4>)
 80014ba:	f003 fb77 	bl	8004bac <HAL_TIM_Base_Init>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80014c4:	f000 fa96 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014c8:	481e      	ldr	r0, [pc, #120]	@ (8001544 <MX_TIM4_Init+0xe4>)
 80014ca:	f003 fc2f 	bl	8004d2c <HAL_TIM_PWM_Init>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80014d4:	f000 fa8e 	bl	80019f4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80014d8:	2307      	movs	r3, #7
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 80014dc:	2330      	movs	r3, #48	@ 0x30
 80014de:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80014e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e4:	4619      	mov	r1, r3
 80014e6:	4817      	ldr	r0, [pc, #92]	@ (8001544 <MX_TIM4_Init+0xe4>)
 80014e8:	f004 f82b 	bl	8005542 <HAL_TIM_SlaveConfigSynchro>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80014f2:	f000 fa7f 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80014f6:	2340      	movs	r3, #64	@ 0x40
 80014f8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80014fa:	2380      	movs	r3, #128	@ 0x80
 80014fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014fe:	f107 031c 	add.w	r3, r7, #28
 8001502:	4619      	mov	r1, r3
 8001504:	480f      	ldr	r0, [pc, #60]	@ (8001544 <MX_TIM4_Init+0xe4>)
 8001506:	f004 fc2d 	bl	8005d64 <HAL_TIMEx_MasterConfigSynchronization>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001510:	f000 fa70 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001514:	2360      	movs	r3, #96	@ 0x60
 8001516:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800151c:	2300      	movs	r3, #0
 800151e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001520:	2300      	movs	r3, #0
 8001522:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	2200      	movs	r2, #0
 8001528:	4619      	mov	r1, r3
 800152a:	4806      	ldr	r0, [pc, #24]	@ (8001544 <MX_TIM4_Init+0xe4>)
 800152c:	f003 fe80 	bl	8005230 <HAL_TIM_PWM_ConfigChannel>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001536:	f000 fa5d 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800153a:	bf00      	nop
 800153c:	3738      	adds	r7, #56	@ 0x38
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000348 	.word	0x20000348
 8001548:	40000800 	.word	0x40000800

0800154c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08e      	sub	sp, #56	@ 0x38
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
 8001560:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001562:	f107 031c 	add.w	r3, r7, #28
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800156c:	463b      	mov	r3, r7
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
 800157a:	615a      	str	r2, [r3, #20]
 800157c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800157e:	4b2c      	ldr	r3, [pc, #176]	@ (8001630 <MX_TIM5_Init+0xe4>)
 8001580:	4a2c      	ldr	r2, [pc, #176]	@ (8001634 <MX_TIM5_Init+0xe8>)
 8001582:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001584:	4b2a      	ldr	r3, [pc, #168]	@ (8001630 <MX_TIM5_Init+0xe4>)
 8001586:	2200      	movs	r2, #0
 8001588:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158a:	4b29      	ldr	r3, [pc, #164]	@ (8001630 <MX_TIM5_Init+0xe4>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8001590:	4b27      	ldr	r3, [pc, #156]	@ (8001630 <MX_TIM5_Init+0xe4>)
 8001592:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001596:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001598:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <MX_TIM5_Init+0xe4>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159e:	4b24      	ldr	r3, [pc, #144]	@ (8001630 <MX_TIM5_Init+0xe4>)
 80015a0:	2280      	movs	r2, #128	@ 0x80
 80015a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80015a4:	4822      	ldr	r0, [pc, #136]	@ (8001630 <MX_TIM5_Init+0xe4>)
 80015a6:	f003 fb01 	bl	8004bac <HAL_TIM_Base_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80015b0:	f000 fa20 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80015b4:	481e      	ldr	r0, [pc, #120]	@ (8001630 <MX_TIM5_Init+0xe4>)
 80015b6:	f003 fbb9 	bl	8004d2c <HAL_TIM_PWM_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 80015c0:	f000 fa18 	bl	80019f4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80015c4:	2307      	movs	r3, #7
 80015c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80015c8:	2310      	movs	r3, #16
 80015ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 80015cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d0:	4619      	mov	r1, r3
 80015d2:	4817      	ldr	r0, [pc, #92]	@ (8001630 <MX_TIM5_Init+0xe4>)
 80015d4:	f003 ffb5 	bl	8005542 <HAL_TIM_SlaveConfigSynchro>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 80015de:	f000 fa09 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80015e2:	2340      	movs	r3, #64	@ 0x40
 80015e4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80015e6:	2380      	movs	r3, #128	@ 0x80
 80015e8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015ea:	f107 031c 	add.w	r3, r7, #28
 80015ee:	4619      	mov	r1, r3
 80015f0:	480f      	ldr	r0, [pc, #60]	@ (8001630 <MX_TIM5_Init+0xe4>)
 80015f2:	f004 fbb7 	bl	8005d64 <HAL_TIMEx_MasterConfigSynchronization>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 80015fc:	f000 f9fa 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001600:	2360      	movs	r3, #96	@ 0x60
 8001602:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	2200      	movs	r2, #0
 8001614:	4619      	mov	r1, r3
 8001616:	4806      	ldr	r0, [pc, #24]	@ (8001630 <MX_TIM5_Init+0xe4>)
 8001618:	f003 fe0a 	bl	8005230 <HAL_TIM_PWM_ConfigChannel>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM5_Init+0xda>
  {
    Error_Handler();
 8001622:	f000 f9e7 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001626:	bf00      	nop
 8001628:	3738      	adds	r7, #56	@ 0x38
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000390 	.word	0x20000390
 8001634:	40000c00 	.word	0x40000c00

08001638 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163e:	463b      	mov	r3, r7
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <MX_TIM7_Init+0x64>)
 8001648:	4a15      	ldr	r2, [pc, #84]	@ (80016a0 <MX_TIM7_Init+0x68>)
 800164a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 800164c:	4b13      	ldr	r3, [pc, #76]	@ (800169c <MX_TIM7_Init+0x64>)
 800164e:	2247      	movs	r2, #71	@ 0x47
 8001650:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001652:	4b12      	ldr	r3, [pc, #72]	@ (800169c <MX_TIM7_Init+0x64>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001658:	4b10      	ldr	r3, [pc, #64]	@ (800169c <MX_TIM7_Init+0x64>)
 800165a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800165e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001660:	4b0e      	ldr	r3, [pc, #56]	@ (800169c <MX_TIM7_Init+0x64>)
 8001662:	2280      	movs	r2, #128	@ 0x80
 8001664:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001666:	480d      	ldr	r0, [pc, #52]	@ (800169c <MX_TIM7_Init+0x64>)
 8001668:	f003 faa0 	bl	8004bac <HAL_TIM_Base_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001672:	f000 f9bf 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001676:	2300      	movs	r3, #0
 8001678:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800167a:	2300      	movs	r3, #0
 800167c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800167e:	463b      	mov	r3, r7
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	@ (800169c <MX_TIM7_Init+0x64>)
 8001684:	f004 fb6e 	bl	8005d64 <HAL_TIMEx_MasterConfigSynchronization>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800168e:	f000 f9b1 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200003d8 	.word	0x200003d8
 80016a0:	40001400 	.word	0x40001400

080016a4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b09a      	sub	sp, #104	@ 0x68
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016aa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80016b8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
 80016c6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016d2:	f107 0320 	add.w	r3, r7, #32
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	609a      	str	r2, [r3, #8]
 80016de:	60da      	str	r2, [r3, #12]
 80016e0:	611a      	str	r2, [r3, #16]
 80016e2:	615a      	str	r2, [r3, #20]
 80016e4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016e6:	463b      	mov	r3, r7
 80016e8:	2220      	movs	r2, #32
 80016ea:	2100      	movs	r1, #0
 80016ec:	4618      	mov	r0, r3
 80016ee:	f00a fd09 	bl	800c104 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016f2:	4b46      	ldr	r3, [pc, #280]	@ (800180c <MX_TIM8_Init+0x168>)
 80016f4:	4a46      	ldr	r2, [pc, #280]	@ (8001810 <MX_TIM8_Init+0x16c>)
 80016f6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 80016f8:	4b44      	ldr	r3, [pc, #272]	@ (800180c <MX_TIM8_Init+0x168>)
 80016fa:	2247      	movs	r2, #71	@ 0x47
 80016fc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fe:	4b43      	ldr	r3, [pc, #268]	@ (800180c <MX_TIM8_Init+0x168>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001704:	4b41      	ldr	r3, [pc, #260]	@ (800180c <MX_TIM8_Init+0x168>)
 8001706:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800170a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170c:	4b3f      	ldr	r3, [pc, #252]	@ (800180c <MX_TIM8_Init+0x168>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001712:	4b3e      	ldr	r3, [pc, #248]	@ (800180c <MX_TIM8_Init+0x168>)
 8001714:	2200      	movs	r2, #0
 8001716:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001718:	4b3c      	ldr	r3, [pc, #240]	@ (800180c <MX_TIM8_Init+0x168>)
 800171a:	2280      	movs	r2, #128	@ 0x80
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800171e:	483b      	ldr	r0, [pc, #236]	@ (800180c <MX_TIM8_Init+0x168>)
 8001720:	f003 fa44 	bl	8004bac <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800172a:	f000 f963 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001732:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001734:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001738:	4619      	mov	r1, r3
 800173a:	4834      	ldr	r0, [pc, #208]	@ (800180c <MX_TIM8_Init+0x168>)
 800173c:	f003 fe3a 	bl	80053b4 <HAL_TIM_ConfigClockSource>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001746:	f000 f955 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800174a:	4830      	ldr	r0, [pc, #192]	@ (800180c <MX_TIM8_Init+0x168>)
 800174c:	f003 faee 	bl	8004d2c <HAL_TIM_PWM_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8001756:	f000 f94d 	bl	80019f4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800175a:	2305      	movs	r3, #5
 800175c:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800175e:	2320      	movs	r3, #32
 8001760:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8001762:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001766:	4619      	mov	r1, r3
 8001768:	4828      	ldr	r0, [pc, #160]	@ (800180c <MX_TIM8_Init+0x168>)
 800176a:	f003 feea 	bl	8005542 <HAL_TIM_SlaveConfigSynchro>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 8001774:	f000 f93e 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001778:	2320      	movs	r3, #32
 800177a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800177c:	2380      	movs	r3, #128	@ 0x80
 800177e:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001780:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001784:	4619      	mov	r1, r3
 8001786:	4821      	ldr	r0, [pc, #132]	@ (800180c <MX_TIM8_Init+0x168>)
 8001788:	f004 faec 	bl	8005d64 <HAL_TIMEx_MasterConfigSynchronization>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8001792:	f000 f92f 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001796:	2360      	movs	r3, #96	@ 0x60
 8001798:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 500;
 800179a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a8:	2300      	movs	r3, #0
 80017aa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017ac:	2300      	movs	r3, #0
 80017ae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017b0:	2300      	movs	r3, #0
 80017b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017b4:	f107 0320 	add.w	r3, r7, #32
 80017b8:	2208      	movs	r2, #8
 80017ba:	4619      	mov	r1, r3
 80017bc:	4813      	ldr	r0, [pc, #76]	@ (800180c <MX_TIM8_Init+0x168>)
 80017be:	f003 fd37 	bl	8005230 <HAL_TIM_PWM_ConfigChannel>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80017c8:	f000 f914 	bl	80019f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017cc:	2300      	movs	r3, #0
 80017ce:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017d0:	2300      	movs	r3, #0
 80017d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017d4:	2300      	movs	r3, #0
 80017d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017dc:	2300      	movs	r3, #0
 80017de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80017ea:	463b      	mov	r3, r7
 80017ec:	4619      	mov	r1, r3
 80017ee:	4807      	ldr	r0, [pc, #28]	@ (800180c <MX_TIM8_Init+0x168>)
 80017f0:	f004 fb34 	bl	8005e5c <HAL_TIMEx_ConfigBreakDeadTime>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 80017fa:	f000 f8fb 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80017fe:	4803      	ldr	r0, [pc, #12]	@ (800180c <MX_TIM8_Init+0x168>)
 8001800:	f000 f9d0 	bl	8001ba4 <HAL_TIM_MspPostInit>

}
 8001804:	bf00      	nop
 8001806:	3768      	adds	r7, #104	@ 0x68
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000420 	.word	0x20000420
 8001810:	40010400 	.word	0x40010400

08001814 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001818:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 800181a:	4a12      	ldr	r2, [pc, #72]	@ (8001864 <MX_USART2_UART_Init+0x50>)
 800181c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800181e:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 8001820:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001826:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 800182e:	2200      	movs	r2, #0
 8001830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001832:	4b0b      	ldr	r3, [pc, #44]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 8001834:	2200      	movs	r2, #0
 8001836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001838:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 800183a:	220c      	movs	r2, #12
 800183c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800183e:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 8001840:	2200      	movs	r2, #0
 8001842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001844:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 8001846:	2200      	movs	r2, #0
 8001848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800184a:	4805      	ldr	r0, [pc, #20]	@ (8001860 <MX_USART2_UART_Init+0x4c>)
 800184c:	f004 fb6c 	bl	8005f28 <HAL_UART_Init>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001856:	f000 f8cd 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000468 	.word	0x20000468
 8001864:	40004400 	.word	0x40004400

08001868 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	607b      	str	r3, [r7, #4]
 8001872:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <MX_DMA_Init+0x3c>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a0b      	ldr	r2, [pc, #44]	@ (80018a4 <MX_DMA_Init+0x3c>)
 8001878:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <MX_DMA_Init+0x3c>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	2010      	movs	r0, #16
 8001890:	f000 fc9b 	bl	80021ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001894:	2010      	movs	r0, #16
 8001896:	f000 fcb4 	bl	8002202 <HAL_NVIC_EnableIRQ>

}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40023800 	.word	0x40023800

080018a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	@ 0x28
 80018ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	f107 0314 	add.w	r3, r7, #20
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
 80018bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	4b48      	ldr	r3, [pc, #288]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	4a47      	ldr	r2, [pc, #284]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 80018c8:	f043 0310 	orr.w	r3, r3, #16
 80018cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ce:	4b45      	ldr	r3, [pc, #276]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b41      	ldr	r3, [pc, #260]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	4a40      	ldr	r2, [pc, #256]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 80018e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ea:	4b3e      	ldr	r3, [pc, #248]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	4b3a      	ldr	r3, [pc, #232]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	4a39      	ldr	r2, [pc, #228]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	6313      	str	r3, [r2, #48]	@ 0x30
 8001906:	4b37      	ldr	r3, [pc, #220]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	f003 0304 	and.w	r3, r3, #4
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	4b33      	ldr	r3, [pc, #204]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	4a32      	ldr	r2, [pc, #200]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6313      	str	r3, [r2, #48]	@ 0x30
 8001922:	4b30      	ldr	r3, [pc, #192]	@ (80019e4 <MX_GPIO_Init+0x13c>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800192e:	2200      	movs	r2, #0
 8001930:	217f      	movs	r1, #127	@ 0x7f
 8001932:	482d      	ldr	r0, [pc, #180]	@ (80019e8 <MX_GPIO_Init+0x140>)
 8001934:	f001 fa36 	bl	8002da4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800193e:	482b      	ldr	r0, [pc, #172]	@ (80019ec <MX_GPIO_Init+0x144>)
 8001940:	f001 fa30 	bl	8002da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 8001944:	2200      	movs	r2, #0
 8001946:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 800194a:	4829      	ldr	r0, [pc, #164]	@ (80019f0 <MX_GPIO_Init+0x148>)
 800194c:	f001 fa2a 	bl	8002da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001950:	237f      	movs	r3, #127	@ 0x7f
 8001952:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001954:	2301      	movs	r3, #1
 8001956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195c:	2300      	movs	r3, #0
 800195e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	4619      	mov	r1, r3
 8001966:	4820      	ldr	r0, [pc, #128]	@ (80019e8 <MX_GPIO_Init+0x140>)
 8001968:	f001 f868 	bl	8002a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800196c:	2301      	movs	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001970:	2300      	movs	r3, #0
 8001972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	4619      	mov	r1, r3
 800197e:	481b      	ldr	r0, [pc, #108]	@ (80019ec <MX_GPIO_Init+0x144>)
 8001980:	f001 f85c 	bl	8002a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001984:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001988:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	4619      	mov	r1, r3
 8001998:	4813      	ldr	r0, [pc, #76]	@ (80019e8 <MX_GPIO_Init+0x140>)
 800199a:	f001 f84f 	bl	8002a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 800199e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80019a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	4619      	mov	r1, r3
 80019b6:	480d      	ldr	r0, [pc, #52]	@ (80019ec <MX_GPIO_Init+0x144>)
 80019b8:	f001 f840 	bl	8002a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM1_Pin DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin|DIR_NO_Pin;
 80019bc:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 80019c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4806      	ldr	r0, [pc, #24]	@ (80019f0 <MX_GPIO_Init+0x148>)
 80019d6:	f001 f831 	bl	8002a3c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	@ 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40020800 	.word	0x40020800
 80019f0:	40020000 	.word	0x40020000

080019f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f8:	b672      	cpsid	i
}
 80019fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <Error_Handler+0x8>

08001a00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <HAL_MspInit+0x4c>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8001a4c <HAL_MspInit+0x4c>)
 8001a10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a16:	4b0d      	ldr	r3, [pc, #52]	@ (8001a4c <HAL_MspInit+0x4c>)
 8001a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	603b      	str	r3, [r7, #0]
 8001a26:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <HAL_MspInit+0x4c>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	4a08      	ldr	r2, [pc, #32]	@ (8001a4c <HAL_MspInit+0x4c>)
 8001a2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <HAL_MspInit+0x4c>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a3a:	603b      	str	r3, [r7, #0]
 8001a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a4a      	ldr	r2, [pc, #296]	@ (8001b88 <HAL_TIM_Base_MspInit+0x138>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d10e      	bne.n	8001a80 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a66:	4b49      	ldr	r3, [pc, #292]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	4a48      	ldr	r2, [pc, #288]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a72:	4b46      	ldr	r3, [pc, #280]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001a7e:	e07e      	b.n	8001b7e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a88:	d10e      	bne.n	8001aa8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
 8001a8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a92:	4a3e      	ldr	r2, [pc, #248]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	623b      	str	r3, [r7, #32]
 8001aa4:	6a3b      	ldr	r3, [r7, #32]
}
 8001aa6:	e06a      	b.n	8001b7e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a38      	ldr	r2, [pc, #224]	@ (8001b90 <HAL_TIM_Base_MspInit+0x140>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d10e      	bne.n	8001ad0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
 8001ab6:	4b35      	ldr	r3, [pc, #212]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aba:	4a34      	ldr	r2, [pc, #208]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001abc:	f043 0302 	orr.w	r3, r3, #2
 8001ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ac2:	4b32      	ldr	r3, [pc, #200]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	61fb      	str	r3, [r7, #28]
 8001acc:	69fb      	ldr	r3, [r7, #28]
}
 8001ace:	e056      	b.n	8001b7e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a2f      	ldr	r2, [pc, #188]	@ (8001b94 <HAL_TIM_Base_MspInit+0x144>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d10e      	bne.n	8001af8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
 8001ade:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	4a2a      	ldr	r2, [pc, #168]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aea:	4b28      	ldr	r3, [pc, #160]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	61bb      	str	r3, [r7, #24]
 8001af4:	69bb      	ldr	r3, [r7, #24]
}
 8001af6:	e042      	b.n	8001b7e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a26      	ldr	r2, [pc, #152]	@ (8001b98 <HAL_TIM_Base_MspInit+0x148>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d10e      	bne.n	8001b20 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	4b21      	ldr	r3, [pc, #132]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	4a20      	ldr	r2, [pc, #128]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b0c:	f043 0308 	orr.w	r3, r3, #8
 8001b10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b12:	4b1e      	ldr	r3, [pc, #120]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	f003 0308 	and.w	r3, r3, #8
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	697b      	ldr	r3, [r7, #20]
}
 8001b1e:	e02e      	b.n	8001b7e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a1d      	ldr	r2, [pc, #116]	@ (8001b9c <HAL_TIM_Base_MspInit+0x14c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d116      	bne.n	8001b58 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b17      	ldr	r3, [pc, #92]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b32:	4a16      	ldr	r2, [pc, #88]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b34:	f043 0320 	orr.w	r3, r3, #32
 8001b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b3a:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3e:	f003 0320 	and.w	r3, r3, #32
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001b46:	2200      	movs	r2, #0
 8001b48:	2100      	movs	r1, #0
 8001b4a:	2037      	movs	r0, #55	@ 0x37
 8001b4c:	f000 fb3d 	bl	80021ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001b50:	2037      	movs	r0, #55	@ 0x37
 8001b52:	f000 fb56 	bl	8002202 <HAL_NVIC_EnableIRQ>
}
 8001b56:	e012      	b.n	8001b7e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a10      	ldr	r2, [pc, #64]	@ (8001ba0 <HAL_TIM_Base_MspInit+0x150>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d10d      	bne.n	8001b7e <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6a:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b72:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <HAL_TIM_Base_MspInit+0x13c>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
}
 8001b7e:	bf00      	nop
 8001b80:	3728      	adds	r7, #40	@ 0x28
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40010000 	.word	0x40010000
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40000400 	.word	0x40000400
 8001b94:	40000800 	.word	0x40000800
 8001b98:	40000c00 	.word	0x40000c00
 8001b9c:	40001400 	.word	0x40001400
 8001ba0:	40010400 	.word	0x40010400

08001ba4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	@ 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a37      	ldr	r2, [pc, #220]	@ (8001ca0 <HAL_TIM_MspPostInit+0xfc>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d11f      	bne.n	8001c06 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	4b36      	ldr	r3, [pc, #216]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a35      	ldr	r2, [pc, #212]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b33      	ldr	r3, [pc, #204]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001be2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	482a      	ldr	r0, [pc, #168]	@ (8001ca8 <HAL_TIM_MspPostInit+0x104>)
 8001c00:	f000 ff1c 	bl	8002a3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001c04:	e047      	b.n	8001c96 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a28      	ldr	r2, [pc, #160]	@ (8001cac <HAL_TIM_MspPostInit+0x108>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d11e      	bne.n	8001c4e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	4b23      	ldr	r3, [pc, #140]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c18:	4a22      	ldr	r2, [pc, #136]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001c1a:	f043 0304 	orr.w	r3, r3, #4
 8001c1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c20:	4b20      	ldr	r3, [pc, #128]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c2c:	2340      	movs	r3, #64	@ 0x40
 8001c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c30:	2302      	movs	r3, #2
 8001c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	4619      	mov	r1, r3
 8001c46:	481a      	ldr	r0, [pc, #104]	@ (8001cb0 <HAL_TIM_MspPostInit+0x10c>)
 8001c48:	f000 fef8 	bl	8002a3c <HAL_GPIO_Init>
}
 8001c4c:	e023      	b.n	8001c96 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a18      	ldr	r2, [pc, #96]	@ (8001cb4 <HAL_TIM_MspPostInit+0x110>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d11e      	bne.n	8001c96 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60bb      	str	r3, [r7, #8]
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c60:	4a10      	ldr	r2, [pc, #64]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001c62:	f043 0304 	orr.w	r3, r3, #4
 8001c66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <HAL_TIM_MspPostInit+0x100>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001c86:	2303      	movs	r3, #3
 8001c88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c8a:	f107 0314 	add.w	r3, r7, #20
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4807      	ldr	r0, [pc, #28]	@ (8001cb0 <HAL_TIM_MspPostInit+0x10c>)
 8001c92:	f000 fed3 	bl	8002a3c <HAL_GPIO_Init>
}
 8001c96:	bf00      	nop
 8001c98:	3728      	adds	r7, #40	@ 0x28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40010000 	.word	0x40010000
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40020000 	.word	0x40020000
 8001cac:	40000400 	.word	0x40000400
 8001cb0:	40020800 	.word	0x40020800
 8001cb4:	40010400 	.word	0x40010400

08001cb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	@ 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a34      	ldr	r2, [pc, #208]	@ (8001da8 <HAL_UART_MspInit+0xf0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d161      	bne.n	8001d9e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b33      	ldr	r3, [pc, #204]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	4a32      	ldr	r2, [pc, #200]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ce8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cea:	4b30      	ldr	r3, [pc, #192]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a2b      	ldr	r2, [pc, #172]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b29      	ldr	r3, [pc, #164]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d12:	230c      	movs	r3, #12
 8001d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d16:	2302      	movs	r3, #2
 8001d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d22:	2307      	movs	r3, #7
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4820      	ldr	r0, [pc, #128]	@ (8001db0 <HAL_UART_MspInit+0xf8>)
 8001d2e:	f000 fe85 	bl	8002a3c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001d32:	4b20      	ldr	r3, [pc, #128]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d34:	4a20      	ldr	r2, [pc, #128]	@ (8001db8 <HAL_UART_MspInit+0x100>)
 8001d36:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001d38:	4b1e      	ldr	r3, [pc, #120]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d3a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d3e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d4c:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d52:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d54:	4b17      	ldr	r3, [pc, #92]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d5a:	4b16      	ldr	r3, [pc, #88]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001d60:	4b14      	ldr	r3, [pc, #80]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d66:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d6c:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001d72:	4810      	ldr	r0, [pc, #64]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d74:	f000 fa60 	bl	8002238 <HAL_DMA_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001d7e:	f7ff fe39 	bl	80019f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a0b      	ldr	r2, [pc, #44]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d86:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d88:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2100      	movs	r1, #0
 8001d92:	2026      	movs	r0, #38	@ 0x26
 8001d94:	f000 fa19 	bl	80021ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d98:	2026      	movs	r0, #38	@ 0x26
 8001d9a:	f000 fa32 	bl	8002202 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001d9e:	bf00      	nop
 8001da0:	3728      	adds	r7, #40	@ 0x28
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40004400 	.word	0x40004400
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40020000 	.word	0x40020000
 8001db4:	200004b0 	.word	0x200004b0
 8001db8:	40026088 	.word	0x40026088

08001dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <NMI_Handler+0x4>

08001dc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc8:	bf00      	nop
 8001dca:	e7fd      	b.n	8001dc8 <HardFault_Handler+0x4>

08001dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <MemManage_Handler+0x4>

08001dd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <BusFault_Handler+0x4>

08001ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <UsageFault_Handler+0x4>

08001de4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e12:	f000 f8bb 	bl	8001f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <DMA1_Stream5_IRQHandler+0x10>)
 8001e22:	f000 fba1 	bl	8002568 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200004b0 	.word	0x200004b0

08001e30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <USART2_IRQHandler+0x10>)
 8001e36:	f004 f9ab 	bl	8006190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000468 	.word	0x20000468

08001e44 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 8001e48:	f7fe ffd0 	bl	8000dec <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e4c:	4802      	ldr	r0, [pc, #8]	@ (8001e58 <TIM7_IRQHandler+0x14>)
 8001e4e:	f003 f8ff 	bl	8005050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	200003d8 	.word	0x200003d8

08001e5c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001e60:	4802      	ldr	r0, [pc, #8]	@ (8001e6c <OTG_FS_IRQHandler+0x10>)
 8001e62:	f001 f8fc 	bl	800305e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20001a40 	.word	0x20001a40

08001e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e74:	4b06      	ldr	r3, [pc, #24]	@ (8001e90 <SystemInit+0x20>)
 8001e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e7a:	4a05      	ldr	r2, [pc, #20]	@ (8001e90 <SystemInit+0x20>)
 8001e7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ecc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e98:	f7ff ffea 	bl	8001e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e9c:	480c      	ldr	r0, [pc, #48]	@ (8001ed0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e9e:	490d      	ldr	r1, [pc, #52]	@ (8001ed4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea4:	e002      	b.n	8001eac <LoopCopyDataInit>

08001ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eaa:	3304      	adds	r3, #4

08001eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eb0:	d3f9      	bcc.n	8001ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ee0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb8:	e001      	b.n	8001ebe <LoopFillZerobss>

08001eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ebc:	3204      	adds	r2, #4

08001ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ec0:	d3fb      	bcc.n	8001eba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ec2:	f00a f927 	bl	800c114 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ec6:	f7ff f84b 	bl	8000f60 <main>
  bx  lr    
 8001eca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ecc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed4:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8001ed8:	0800c648 	.word	0x0800c648
  ldr r2, =_sbss
 8001edc:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 8001ee0:	200024c0 	.word	0x200024c0

08001ee4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ee4:	e7fe      	b.n	8001ee4 <ADC_IRQHandler>
	...

08001ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eec:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <HAL_Init+0x40>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f28 <HAL_Init+0x40>)
 8001ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <HAL_Init+0x40>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <HAL_Init+0x40>)
 8001efe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f04:	4b08      	ldr	r3, [pc, #32]	@ (8001f28 <HAL_Init+0x40>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a07      	ldr	r2, [pc, #28]	@ (8001f28 <HAL_Init+0x40>)
 8001f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f10:	2003      	movs	r0, #3
 8001f12:	f000 f94f 	bl	80021b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f16:	200f      	movs	r0, #15
 8001f18:	f000 f808 	bl	8001f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f1c:	f7ff fd70 	bl	8001a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023c00 	.word	0x40023c00

08001f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f34:	4b12      	ldr	r3, [pc, #72]	@ (8001f80 <HAL_InitTick+0x54>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <HAL_InitTick+0x58>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 f967 	bl	800221e <HAL_SYSTICK_Config>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e00e      	b.n	8001f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b0f      	cmp	r3, #15
 8001f5e:	d80a      	bhi.n	8001f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f60:	2200      	movs	r2, #0
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	f04f 30ff 	mov.w	r0, #4294967295
 8001f68:	f000 f92f 	bl	80021ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f6c:	4a06      	ldr	r2, [pc, #24]	@ (8001f88 <HAL_InitTick+0x5c>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	e000      	b.n	8001f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000000 	.word	0x20000000
 8001f84:	20000008 	.word	0x20000008
 8001f88:	20000004 	.word	0x20000004

08001f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <HAL_IncTick+0x20>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <HAL_IncTick+0x24>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4a04      	ldr	r2, [pc, #16]	@ (8001fb0 <HAL_IncTick+0x24>)
 8001f9e:	6013      	str	r3, [r2, #0]
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	20000008 	.word	0x20000008
 8001fb0:	2000055c 	.word	0x2000055c

08001fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb8:	4b03      	ldr	r3, [pc, #12]	@ (8001fc8 <HAL_GetTick+0x14>)
 8001fba:	681b      	ldr	r3, [r3, #0]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	2000055c 	.word	0x2000055c

08001fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fd4:	f7ff ffee 	bl	8001fb4 <HAL_GetTick>
 8001fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe4:	d005      	beq.n	8001ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <HAL_Delay+0x44>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	461a      	mov	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4413      	add	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ff2:	bf00      	nop
 8001ff4:	f7ff ffde 	bl	8001fb4 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	429a      	cmp	r2, r3
 8002002:	d8f7      	bhi.n	8001ff4 <HAL_Delay+0x28>
  {
  }
}
 8002004:	bf00      	nop
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000008 	.word	0x20000008

08002014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002024:	4b0c      	ldr	r3, [pc, #48]	@ (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002030:	4013      	ands	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800203c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002046:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	60d3      	str	r3, [r2, #12]
}
 800204c:	bf00      	nop
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002060:	4b04      	ldr	r3, [pc, #16]	@ (8002074 <__NVIC_GetPriorityGrouping+0x18>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	f003 0307 	and.w	r3, r3, #7
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	2b00      	cmp	r3, #0
 8002088:	db0b      	blt.n	80020a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	f003 021f 	and.w	r2, r3, #31
 8002090:	4907      	ldr	r1, [pc, #28]	@ (80020b0 <__NVIC_EnableIRQ+0x38>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	095b      	lsrs	r3, r3, #5
 8002098:	2001      	movs	r0, #1
 800209a:	fa00 f202 	lsl.w	r2, r0, r2
 800209e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020a2:	bf00      	nop
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	e000e100 	.word	0xe000e100

080020b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	6039      	str	r1, [r7, #0]
 80020be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	db0a      	blt.n	80020de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	490c      	ldr	r1, [pc, #48]	@ (8002100 <__NVIC_SetPriority+0x4c>)
 80020ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d2:	0112      	lsls	r2, r2, #4
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	440b      	add	r3, r1
 80020d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020dc:	e00a      	b.n	80020f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	b2da      	uxtb	r2, r3
 80020e2:	4908      	ldr	r1, [pc, #32]	@ (8002104 <__NVIC_SetPriority+0x50>)
 80020e4:	79fb      	ldrb	r3, [r7, #7]
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	3b04      	subs	r3, #4
 80020ec:	0112      	lsls	r2, r2, #4
 80020ee:	b2d2      	uxtb	r2, r2
 80020f0:	440b      	add	r3, r1
 80020f2:	761a      	strb	r2, [r3, #24]
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000e100 	.word	0xe000e100
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002108:	b480      	push	{r7}
 800210a:	b089      	sub	sp, #36	@ 0x24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	f1c3 0307 	rsb	r3, r3, #7
 8002122:	2b04      	cmp	r3, #4
 8002124:	bf28      	it	cs
 8002126:	2304      	movcs	r3, #4
 8002128:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3304      	adds	r3, #4
 800212e:	2b06      	cmp	r3, #6
 8002130:	d902      	bls.n	8002138 <NVIC_EncodePriority+0x30>
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3b03      	subs	r3, #3
 8002136:	e000      	b.n	800213a <NVIC_EncodePriority+0x32>
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800213c:	f04f 32ff 	mov.w	r2, #4294967295
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43da      	mvns	r2, r3
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	401a      	ands	r2, r3
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002150:	f04f 31ff 	mov.w	r1, #4294967295
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	fa01 f303 	lsl.w	r3, r1, r3
 800215a:	43d9      	mvns	r1, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002160:	4313      	orrs	r3, r2
         );
}
 8002162:	4618      	mov	r0, r3
 8002164:	3724      	adds	r7, #36	@ 0x24
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3b01      	subs	r3, #1
 800217c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002180:	d301      	bcc.n	8002186 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002182:	2301      	movs	r3, #1
 8002184:	e00f      	b.n	80021a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002186:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <SysTick_Config+0x40>)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3b01      	subs	r3, #1
 800218c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800218e:	210f      	movs	r1, #15
 8002190:	f04f 30ff 	mov.w	r0, #4294967295
 8002194:	f7ff ff8e 	bl	80020b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <SysTick_Config+0x40>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800219e:	4b04      	ldr	r3, [pc, #16]	@ (80021b0 <SysTick_Config+0x40>)
 80021a0:	2207      	movs	r2, #7
 80021a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	e000e010 	.word	0xe000e010

080021b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff ff29 	bl	8002014 <__NVIC_SetPriorityGrouping>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b086      	sub	sp, #24
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	4603      	mov	r3, r0
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	607a      	str	r2, [r7, #4]
 80021d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021dc:	f7ff ff3e 	bl	800205c <__NVIC_GetPriorityGrouping>
 80021e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	68b9      	ldr	r1, [r7, #8]
 80021e6:	6978      	ldr	r0, [r7, #20]
 80021e8:	f7ff ff8e 	bl	8002108 <NVIC_EncodePriority>
 80021ec:	4602      	mov	r2, r0
 80021ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f2:	4611      	mov	r1, r2
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ff5d 	bl	80020b4 <__NVIC_SetPriority>
}
 80021fa:	bf00      	nop
 80021fc:	3718      	adds	r7, #24
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	4603      	mov	r3, r0
 800220a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800220c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff ff31 	bl	8002078 <__NVIC_EnableIRQ>
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7ff ffa2 	bl	8002170 <SysTick_Config>
 800222c:	4603      	mov	r3, r0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002244:	f7ff feb6 	bl	8001fb4 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e099      	b.n	8002388 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2202      	movs	r2, #2
 8002258:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f022 0201 	bic.w	r2, r2, #1
 8002272:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002274:	e00f      	b.n	8002296 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002276:	f7ff fe9d 	bl	8001fb4 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b05      	cmp	r3, #5
 8002282:	d908      	bls.n	8002296 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2220      	movs	r2, #32
 8002288:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2203      	movs	r2, #3
 800228e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e078      	b.n	8002388 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1e8      	bne.n	8002276 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	4b38      	ldr	r3, [pc, #224]	@ (8002390 <HAL_DMA_Init+0x158>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ec:	2b04      	cmp	r3, #4
 80022ee:	d107      	bne.n	8002300 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f8:	4313      	orrs	r3, r2
 80022fa:	697a      	ldr	r2, [r7, #20]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	697a      	ldr	r2, [r7, #20]
 8002306:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	f023 0307 	bic.w	r3, r3, #7
 8002316:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	4313      	orrs	r3, r2
 8002320:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	2b04      	cmp	r3, #4
 8002328:	d117      	bne.n	800235a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	4313      	orrs	r3, r2
 8002332:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00e      	beq.n	800235a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 fb01 	bl	8002944 <DMA_CheckFifoParam>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d008      	beq.n	800235a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2240      	movs	r2, #64	@ 0x40
 800234c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002356:	2301      	movs	r3, #1
 8002358:	e016      	b.n	8002388 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 fab8 	bl	80028d8 <DMA_CalcBaseAndBitshift>
 8002368:	4603      	mov	r3, r0
 800236a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002370:	223f      	movs	r2, #63	@ 0x3f
 8002372:	409a      	lsls	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	f010803f 	.word	0xf010803f

08002394 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
 80023a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023a2:	2300      	movs	r3, #0
 80023a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d101      	bne.n	80023ba <HAL_DMA_Start_IT+0x26>
 80023b6:	2302      	movs	r3, #2
 80023b8:	e040      	b.n	800243c <HAL_DMA_Start_IT+0xa8>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d12f      	bne.n	800242e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2202      	movs	r2, #2
 80023d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 fa4a 	bl	800287c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ec:	223f      	movs	r2, #63	@ 0x3f
 80023ee:	409a      	lsls	r2, r3
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 0216 	orr.w	r2, r2, #22
 8002402:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002408:	2b00      	cmp	r3, #0
 800240a:	d007      	beq.n	800241c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f042 0208 	orr.w	r2, r2, #8
 800241a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0201 	orr.w	r2, r2, #1
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	e005      	b.n	800243a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002436:	2302      	movs	r3, #2
 8002438:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800243a:	7dfb      	ldrb	r3, [r7, #23]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3718      	adds	r7, #24
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002450:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002452:	f7ff fdaf 	bl	8001fb4 <HAL_GetTick>
 8002456:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d008      	beq.n	8002476 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2280      	movs	r2, #128	@ 0x80
 8002468:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e052      	b.n	800251c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f022 0216 	bic.w	r2, r2, #22
 8002484:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	695a      	ldr	r2, [r3, #20]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002494:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249a:	2b00      	cmp	r3, #0
 800249c:	d103      	bne.n	80024a6 <HAL_DMA_Abort+0x62>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d007      	beq.n	80024b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0208 	bic.w	r2, r2, #8
 80024b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 0201 	bic.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024c6:	e013      	b.n	80024f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024c8:	f7ff fd74 	bl	8001fb4 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b05      	cmp	r3, #5
 80024d4:	d90c      	bls.n	80024f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2220      	movs	r2, #32
 80024da:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2203      	movs	r2, #3
 80024e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e015      	b.n	800251c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1e4      	bne.n	80024c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002502:	223f      	movs	r2, #63	@ 0x3f
 8002504:	409a      	lsls	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2201      	movs	r2, #1
 800250e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d004      	beq.n	8002542 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2280      	movs	r2, #128	@ 0x80
 800253c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e00c      	b.n	800255c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2205      	movs	r2, #5
 8002546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0201 	bic.w	r2, r2, #1
 8002558:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002570:	2300      	movs	r3, #0
 8002572:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002574:	4b8e      	ldr	r3, [pc, #568]	@ (80027b0 <HAL_DMA_IRQHandler+0x248>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a8e      	ldr	r2, [pc, #568]	@ (80027b4 <HAL_DMA_IRQHandler+0x24c>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	0a9b      	lsrs	r3, r3, #10
 8002580:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002586:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002592:	2208      	movs	r2, #8
 8002594:	409a      	lsls	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4013      	ands	r3, r2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d01a      	beq.n	80025d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0304 	and.w	r3, r3, #4
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d013      	beq.n	80025d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f022 0204 	bic.w	r2, r2, #4
 80025ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c0:	2208      	movs	r2, #8
 80025c2:	409a      	lsls	r2, r3
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025cc:	f043 0201 	orr.w	r2, r3, #1
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d8:	2201      	movs	r2, #1
 80025da:	409a      	lsls	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4013      	ands	r3, r2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d012      	beq.n	800260a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00b      	beq.n	800260a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f6:	2201      	movs	r2, #1
 80025f8:	409a      	lsls	r2, r3
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002602:	f043 0202 	orr.w	r2, r3, #2
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800260e:	2204      	movs	r2, #4
 8002610:	409a      	lsls	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4013      	ands	r3, r2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d012      	beq.n	8002640 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00b      	beq.n	8002640 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800262c:	2204      	movs	r2, #4
 800262e:	409a      	lsls	r2, r3
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002638:	f043 0204 	orr.w	r2, r3, #4
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002644:	2210      	movs	r2, #16
 8002646:	409a      	lsls	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4013      	ands	r3, r2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d043      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d03c      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002662:	2210      	movs	r2, #16
 8002664:	409a      	lsls	r2, r3
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d018      	beq.n	80026aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d108      	bne.n	8002698 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268a:	2b00      	cmp	r3, #0
 800268c:	d024      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	4798      	blx	r3
 8002696:	e01f      	b.n	80026d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800269c:	2b00      	cmp	r3, #0
 800269e:	d01b      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	4798      	blx	r3
 80026a8:	e016      	b.n	80026d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d107      	bne.n	80026c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 0208 	bic.w	r2, r2, #8
 80026c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d003      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026dc:	2220      	movs	r2, #32
 80026de:	409a      	lsls	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4013      	ands	r3, r2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f000 808f 	beq.w	8002808 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0310 	and.w	r3, r3, #16
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 8087 	beq.w	8002808 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fe:	2220      	movs	r2, #32
 8002700:	409a      	lsls	r2, r3
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b05      	cmp	r3, #5
 8002710:	d136      	bne.n	8002780 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0216 	bic.w	r2, r2, #22
 8002720:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002730:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	2b00      	cmp	r3, #0
 8002738:	d103      	bne.n	8002742 <HAL_DMA_IRQHandler+0x1da>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800273e:	2b00      	cmp	r3, #0
 8002740:	d007      	beq.n	8002752 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0208 	bic.w	r2, r2, #8
 8002750:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002756:	223f      	movs	r2, #63	@ 0x3f
 8002758:	409a      	lsls	r2, r3
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2201      	movs	r2, #1
 8002762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002772:	2b00      	cmp	r3, #0
 8002774:	d07e      	beq.n	8002874 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	4798      	blx	r3
        }
        return;
 800277e:	e079      	b.n	8002874 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d01d      	beq.n	80027ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d10d      	bne.n	80027b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d031      	beq.n	8002808 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	4798      	blx	r3
 80027ac:	e02c      	b.n	8002808 <HAL_DMA_IRQHandler+0x2a0>
 80027ae:	bf00      	nop
 80027b0:	20000000 	.word	0x20000000
 80027b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d023      	beq.n	8002808 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	4798      	blx	r3
 80027c8:	e01e      	b.n	8002808 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d10f      	bne.n	80027f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 0210 	bic.w	r2, r2, #16
 80027e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d003      	beq.n	8002808 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280c:	2b00      	cmp	r3, #0
 800280e:	d032      	beq.n	8002876 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d022      	beq.n	8002862 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2205      	movs	r2, #5
 8002820:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0201 	bic.w	r2, r2, #1
 8002832:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	3301      	adds	r3, #1
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	429a      	cmp	r2, r3
 800283e:	d307      	bcc.n	8002850 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f2      	bne.n	8002834 <HAL_DMA_IRQHandler+0x2cc>
 800284e:	e000      	b.n	8002852 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002850:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002866:	2b00      	cmp	r3, #0
 8002868:	d005      	beq.n	8002876 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	4798      	blx	r3
 8002872:	e000      	b.n	8002876 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002874:	bf00      	nop
    }
  }
}
 8002876:	3718      	adds	r7, #24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
 8002888:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002898:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	2b40      	cmp	r3, #64	@ 0x40
 80028a8:	d108      	bne.n	80028bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80028ba:	e007      	b.n	80028cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	60da      	str	r2, [r3, #12]
}
 80028cc:	bf00      	nop
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	3b10      	subs	r3, #16
 80028e8:	4a14      	ldr	r2, [pc, #80]	@ (800293c <DMA_CalcBaseAndBitshift+0x64>)
 80028ea:	fba2 2303 	umull	r2, r3, r2, r3
 80028ee:	091b      	lsrs	r3, r3, #4
 80028f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80028f2:	4a13      	ldr	r2, [pc, #76]	@ (8002940 <DMA_CalcBaseAndBitshift+0x68>)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4413      	add	r3, r2
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	461a      	mov	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2b03      	cmp	r3, #3
 8002904:	d909      	bls.n	800291a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800290e:	f023 0303 	bic.w	r3, r3, #3
 8002912:	1d1a      	adds	r2, r3, #4
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	659a      	str	r2, [r3, #88]	@ 0x58
 8002918:	e007      	b.n	800292a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002922:	f023 0303 	bic.w	r3, r3, #3
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	aaaaaaab 	.word	0xaaaaaaab
 8002940:	0800c430 	.word	0x0800c430

08002944 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800294c:	2300      	movs	r3, #0
 800294e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002954:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	699b      	ldr	r3, [r3, #24]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d11f      	bne.n	800299e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b03      	cmp	r3, #3
 8002962:	d856      	bhi.n	8002a12 <DMA_CheckFifoParam+0xce>
 8002964:	a201      	add	r2, pc, #4	@ (adr r2, 800296c <DMA_CheckFifoParam+0x28>)
 8002966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800296a:	bf00      	nop
 800296c:	0800297d 	.word	0x0800297d
 8002970:	0800298f 	.word	0x0800298f
 8002974:	0800297d 	.word	0x0800297d
 8002978:	08002a13 	.word	0x08002a13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002980:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d046      	beq.n	8002a16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800298c:	e043      	b.n	8002a16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002992:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002996:	d140      	bne.n	8002a1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800299c:	e03d      	b.n	8002a1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029a6:	d121      	bne.n	80029ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b03      	cmp	r3, #3
 80029ac:	d837      	bhi.n	8002a1e <DMA_CheckFifoParam+0xda>
 80029ae:	a201      	add	r2, pc, #4	@ (adr r2, 80029b4 <DMA_CheckFifoParam+0x70>)
 80029b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b4:	080029c5 	.word	0x080029c5
 80029b8:	080029cb 	.word	0x080029cb
 80029bc:	080029c5 	.word	0x080029c5
 80029c0:	080029dd 	.word	0x080029dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	73fb      	strb	r3, [r7, #15]
      break;
 80029c8:	e030      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d025      	beq.n	8002a22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029da:	e022      	b.n	8002a22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80029e4:	d11f      	bne.n	8002a26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80029ea:	e01c      	b.n	8002a26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d903      	bls.n	80029fa <DMA_CheckFifoParam+0xb6>
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d003      	beq.n	8002a00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80029f8:	e018      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	73fb      	strb	r3, [r7, #15]
      break;
 80029fe:	e015      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00e      	beq.n	8002a2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a10:	e00b      	b.n	8002a2a <DMA_CheckFifoParam+0xe6>
      break;
 8002a12:	bf00      	nop
 8002a14:	e00a      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      break;
 8002a16:	bf00      	nop
 8002a18:	e008      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      break;
 8002a1a:	bf00      	nop
 8002a1c:	e006      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      break;
 8002a1e:	bf00      	nop
 8002a20:	e004      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      break;
 8002a22:	bf00      	nop
 8002a24:	e002      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      break;   
 8002a26:	bf00      	nop
 8002a28:	e000      	b.n	8002a2c <DMA_CheckFifoParam+0xe8>
      break;
 8002a2a:	bf00      	nop
    }
  } 
  
  return status; 
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3714      	adds	r7, #20
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop

08002a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b089      	sub	sp, #36	@ 0x24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a52:	2300      	movs	r3, #0
 8002a54:	61fb      	str	r3, [r7, #28]
 8002a56:	e16b      	b.n	8002d30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a58:	2201      	movs	r2, #1
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	f040 815a 	bne.w	8002d2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f003 0303 	and.w	r3, r3, #3
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d005      	beq.n	8002a8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d130      	bne.n	8002af0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	2203      	movs	r2, #3
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	091b      	lsrs	r3, r3, #4
 8002ada:	f003 0201 	and.w	r2, r3, #1
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 0303 	and.w	r3, r3, #3
 8002af8:	2b03      	cmp	r3, #3
 8002afa:	d017      	beq.n	8002b2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	2203      	movs	r2, #3
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	4013      	ands	r3, r2
 8002b12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d123      	bne.n	8002b80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	08da      	lsrs	r2, r3, #3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3208      	adds	r2, #8
 8002b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	220f      	movs	r2, #15
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	691a      	ldr	r2, [r3, #16]
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	f003 0307 	and.w	r3, r3, #7
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	08da      	lsrs	r2, r3, #3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	3208      	adds	r2, #8
 8002b7a:	69b9      	ldr	r1, [r7, #24]
 8002b7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	2203      	movs	r2, #3
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 0203 	and.w	r2, r3, #3
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 80b4 	beq.w	8002d2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	4b60      	ldr	r3, [pc, #384]	@ (8002d48 <HAL_GPIO_Init+0x30c>)
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bca:	4a5f      	ldr	r2, [pc, #380]	@ (8002d48 <HAL_GPIO_Init+0x30c>)
 8002bcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bd2:	4b5d      	ldr	r3, [pc, #372]	@ (8002d48 <HAL_GPIO_Init+0x30c>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bde:	4a5b      	ldr	r2, [pc, #364]	@ (8002d4c <HAL_GPIO_Init+0x310>)
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	089b      	lsrs	r3, r3, #2
 8002be4:	3302      	adds	r3, #2
 8002be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	220f      	movs	r2, #15
 8002bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a52      	ldr	r2, [pc, #328]	@ (8002d50 <HAL_GPIO_Init+0x314>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d02b      	beq.n	8002c62 <HAL_GPIO_Init+0x226>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a51      	ldr	r2, [pc, #324]	@ (8002d54 <HAL_GPIO_Init+0x318>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d025      	beq.n	8002c5e <HAL_GPIO_Init+0x222>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a50      	ldr	r2, [pc, #320]	@ (8002d58 <HAL_GPIO_Init+0x31c>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d01f      	beq.n	8002c5a <HAL_GPIO_Init+0x21e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a4f      	ldr	r2, [pc, #316]	@ (8002d5c <HAL_GPIO_Init+0x320>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d019      	beq.n	8002c56 <HAL_GPIO_Init+0x21a>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a4e      	ldr	r2, [pc, #312]	@ (8002d60 <HAL_GPIO_Init+0x324>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d013      	beq.n	8002c52 <HAL_GPIO_Init+0x216>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a4d      	ldr	r2, [pc, #308]	@ (8002d64 <HAL_GPIO_Init+0x328>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d00d      	beq.n	8002c4e <HAL_GPIO_Init+0x212>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a4c      	ldr	r2, [pc, #304]	@ (8002d68 <HAL_GPIO_Init+0x32c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d007      	beq.n	8002c4a <HAL_GPIO_Init+0x20e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002d6c <HAL_GPIO_Init+0x330>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d101      	bne.n	8002c46 <HAL_GPIO_Init+0x20a>
 8002c42:	2307      	movs	r3, #7
 8002c44:	e00e      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c46:	2308      	movs	r3, #8
 8002c48:	e00c      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c4a:	2306      	movs	r3, #6
 8002c4c:	e00a      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c4e:	2305      	movs	r3, #5
 8002c50:	e008      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c52:	2304      	movs	r3, #4
 8002c54:	e006      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c56:	2303      	movs	r3, #3
 8002c58:	e004      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	e002      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <HAL_GPIO_Init+0x228>
 8002c62:	2300      	movs	r3, #0
 8002c64:	69fa      	ldr	r2, [r7, #28]
 8002c66:	f002 0203 	and.w	r2, r2, #3
 8002c6a:	0092      	lsls	r2, r2, #2
 8002c6c:	4093      	lsls	r3, r2
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c74:	4935      	ldr	r1, [pc, #212]	@ (8002d4c <HAL_GPIO_Init+0x310>)
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	089b      	lsrs	r3, r3, #2
 8002c7a:	3302      	adds	r3, #2
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c82:	4b3b      	ldr	r3, [pc, #236]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d003      	beq.n	8002ca6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c9e:	69ba      	ldr	r2, [r7, #24]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ca6:	4a32      	ldr	r2, [pc, #200]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cac:	4b30      	ldr	r3, [pc, #192]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cd0:	4a27      	ldr	r2, [pc, #156]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cd6:	4b26      	ldr	r3, [pc, #152]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d003      	beq.n	8002cfa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cfa:	4a1d      	ldr	r2, [pc, #116]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d00:	4b1b      	ldr	r3, [pc, #108]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d003      	beq.n	8002d24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d24:	4a12      	ldr	r2, [pc, #72]	@ (8002d70 <HAL_GPIO_Init+0x334>)
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	61fb      	str	r3, [r7, #28]
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	2b0f      	cmp	r3, #15
 8002d34:	f67f ae90 	bls.w	8002a58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d38:	bf00      	nop
 8002d3a:	bf00      	nop
 8002d3c:	3724      	adds	r7, #36	@ 0x24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	40013800 	.word	0x40013800
 8002d50:	40020000 	.word	0x40020000
 8002d54:	40020400 	.word	0x40020400
 8002d58:	40020800 	.word	0x40020800
 8002d5c:	40020c00 	.word	0x40020c00
 8002d60:	40021000 	.word	0x40021000
 8002d64:	40021400 	.word	0x40021400
 8002d68:	40021800 	.word	0x40021800
 8002d6c:	40021c00 	.word	0x40021c00
 8002d70:	40013c00 	.word	0x40013c00

08002d74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	691a      	ldr	r2, [r3, #16]
 8002d84:	887b      	ldrh	r3, [r7, #2]
 8002d86:	4013      	ands	r3, r2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d002      	beq.n	8002d92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
 8002d90:	e001      	b.n	8002d96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d92:	2300      	movs	r3, #0
 8002d94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	807b      	strh	r3, [r7, #2]
 8002db0:	4613      	mov	r3, r2
 8002db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002db4:	787b      	ldrb	r3, [r7, #1]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dba:	887a      	ldrh	r2, [r7, #2]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dc0:	e003      	b.n	8002dca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dc2:	887b      	ldrh	r3, [r7, #2]
 8002dc4:	041a      	lsls	r2, r3, #16
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	619a      	str	r2, [r3, #24]
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b086      	sub	sp, #24
 8002dda:	af02      	add	r7, sp, #8
 8002ddc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e101      	b.n	8002fec <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f007 ffa6 	bl	800ad54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e16:	d102      	bne.n	8002e1e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f004 fbd1 	bl	80075ca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7c1a      	ldrb	r2, [r3, #16]
 8002e30:	f88d 2000 	strb.w	r2, [sp]
 8002e34:	3304      	adds	r3, #4
 8002e36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e38:	f004 fab0 	bl	800739c <USB_CoreInit>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d005      	beq.n	8002e4e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2202      	movs	r2, #2
 8002e46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e0ce      	b.n	8002fec <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2100      	movs	r1, #0
 8002e54:	4618      	mov	r0, r3
 8002e56:	f004 fbc9 	bl	80075ec <USB_SetCurrentMode>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d005      	beq.n	8002e6c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e0bf      	b.n	8002fec <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	73fb      	strb	r3, [r7, #15]
 8002e70:	e04a      	b.n	8002f08 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e72:	7bfa      	ldrb	r2, [r7, #15]
 8002e74:	6879      	ldr	r1, [r7, #4]
 8002e76:	4613      	mov	r3, r2
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	4413      	add	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	3315      	adds	r3, #21
 8002e82:	2201      	movs	r2, #1
 8002e84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e86:	7bfa      	ldrb	r2, [r7, #15]
 8002e88:	6879      	ldr	r1, [r7, #4]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	4413      	add	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	440b      	add	r3, r1
 8002e94:	3314      	adds	r3, #20
 8002e96:	7bfa      	ldrb	r2, [r7, #15]
 8002e98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e9a:	7bfa      	ldrb	r2, [r7, #15]
 8002e9c:	7bfb      	ldrb	r3, [r7, #15]
 8002e9e:	b298      	uxth	r0, r3
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	4413      	add	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	332e      	adds	r3, #46	@ 0x2e
 8002eae:	4602      	mov	r2, r0
 8002eb0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002eb2:	7bfa      	ldrb	r2, [r7, #15]
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	4413      	add	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	3318      	adds	r3, #24
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ec6:	7bfa      	ldrb	r2, [r7, #15]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	00db      	lsls	r3, r3, #3
 8002ece:	4413      	add	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	331c      	adds	r3, #28
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002eda:	7bfa      	ldrb	r2, [r7, #15]
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	00db      	lsls	r3, r3, #3
 8002ee2:	4413      	add	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	3320      	adds	r3, #32
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002eee:	7bfa      	ldrb	r2, [r7, #15]
 8002ef0:	6879      	ldr	r1, [r7, #4]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	4413      	add	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	440b      	add	r3, r1
 8002efc:	3324      	adds	r3, #36	@ 0x24
 8002efe:	2200      	movs	r2, #0
 8002f00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	3301      	adds	r3, #1
 8002f06:	73fb      	strb	r3, [r7, #15]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	791b      	ldrb	r3, [r3, #4]
 8002f0c:	7bfa      	ldrb	r2, [r7, #15]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d3af      	bcc.n	8002e72 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f12:	2300      	movs	r3, #0
 8002f14:	73fb      	strb	r3, [r7, #15]
 8002f16:	e044      	b.n	8002fa2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f18:	7bfa      	ldrb	r2, [r7, #15]
 8002f1a:	6879      	ldr	r1, [r7, #4]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f2e:	7bfa      	ldrb	r2, [r7, #15]
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	4413      	add	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002f40:	7bfa      	ldrb	r2, [r7, #15]
 8002f42:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f44:	7bfa      	ldrb	r2, [r7, #15]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002f56:	2200      	movs	r2, #0
 8002f58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f5a:	7bfa      	ldrb	r2, [r7, #15]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	4413      	add	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f70:	7bfa      	ldrb	r2, [r7, #15]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	4413      	add	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f86:	7bfa      	ldrb	r2, [r7, #15]
 8002f88:	6879      	ldr	r1, [r7, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	4413      	add	r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	440b      	add	r3, r1
 8002f94:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	791b      	ldrb	r3, [r3, #4]
 8002fa6:	7bfa      	ldrb	r2, [r7, #15]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d3b5      	bcc.n	8002f18 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6818      	ldr	r0, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	7c1a      	ldrb	r2, [r3, #16]
 8002fb4:	f88d 2000 	strb.w	r2, [sp]
 8002fb8:	3304      	adds	r3, #4
 8002fba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fbc:	f004 fb62 	bl	8007684 <USB_DevInit>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d005      	beq.n	8002fd2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2202      	movs	r2, #2
 8002fca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e00c      	b.n	8002fec <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f005 fbac 	bl	8008742 <USB_DevDisconnect>

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_PCD_Start+0x1c>
 800300c:	2302      	movs	r3, #2
 800300e:	e022      	b.n	8003056 <HAL_PCD_Start+0x62>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003020:	2b00      	cmp	r3, #0
 8003022:	d009      	beq.n	8003038 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003028:	2b01      	cmp	r3, #1
 800302a:	d105      	bne.n	8003038 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003030:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f004 fab3 	bl	80075a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f005 fb5a 	bl	8008700 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800305e:	b590      	push	{r4, r7, lr}
 8003060:	b08d      	sub	sp, #52	@ 0x34
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f005 fc18 	bl	80088aa <USB_GetMode>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	f040 848c 	bne.w	800399a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f005 fb7c 	bl	8008784 <USB_ReadInterrupts>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	f000 8482 	beq.w	8003998 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	0a1b      	lsrs	r3, r3, #8
 800309e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f005 fb69 	bl	8008784 <USB_ReadInterrupts>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d107      	bne.n	80030cc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695a      	ldr	r2, [r3, #20]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f002 0202 	and.w	r2, r2, #2
 80030ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f005 fb57 	bl	8008784 <USB_ReadInterrupts>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f003 0310 	and.w	r3, r3, #16
 80030dc:	2b10      	cmp	r3, #16
 80030de:	d161      	bne.n	80031a4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699a      	ldr	r2, [r3, #24]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0210 	bic.w	r2, r2, #16
 80030ee:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80030f0:	6a3b      	ldr	r3, [r7, #32]
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	f003 020f 	and.w	r2, r3, #15
 80030fc:	4613      	mov	r3, r2
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	4413      	add	r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	4413      	add	r3, r2
 800310c:	3304      	adds	r3, #4
 800310e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	0c5b      	lsrs	r3, r3, #17
 8003114:	f003 030f 	and.w	r3, r3, #15
 8003118:	2b02      	cmp	r3, #2
 800311a:	d124      	bne.n	8003166 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003122:	4013      	ands	r3, r2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d035      	beq.n	8003194 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	091b      	lsrs	r3, r3, #4
 8003130:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003132:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003136:	b29b      	uxth	r3, r3
 8003138:	461a      	mov	r2, r3
 800313a:	6a38      	ldr	r0, [r7, #32]
 800313c:	f005 f98e 	bl	800845c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	68da      	ldr	r2, [r3, #12]
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	091b      	lsrs	r3, r3, #4
 8003148:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800314c:	441a      	add	r2, r3
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	695a      	ldr	r2, [r3, #20]
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800315e:	441a      	add	r2, r3
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	615a      	str	r2, [r3, #20]
 8003164:	e016      	b.n	8003194 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	0c5b      	lsrs	r3, r3, #17
 800316a:	f003 030f 	and.w	r3, r3, #15
 800316e:	2b06      	cmp	r3, #6
 8003170:	d110      	bne.n	8003194 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003178:	2208      	movs	r2, #8
 800317a:	4619      	mov	r1, r3
 800317c:	6a38      	ldr	r0, [r7, #32]
 800317e:	f005 f96d 	bl	800845c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	695a      	ldr	r2, [r3, #20]
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	091b      	lsrs	r3, r3, #4
 800318a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800318e:	441a      	add	r2, r3
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	699a      	ldr	r2, [r3, #24]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0210 	orr.w	r2, r2, #16
 80031a2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f005 faeb 	bl	8008784 <USB_ReadInterrupts>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80031b8:	f040 80a7 	bne.w	800330a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f005 faf0 	bl	80087aa <USB_ReadDevAllOutEpInterrupt>
 80031ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80031cc:	e099      	b.n	8003302 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80031ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 808e 	beq.w	80032f6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031e0:	b2d2      	uxtb	r2, r2
 80031e2:	4611      	mov	r1, r2
 80031e4:	4618      	mov	r0, r3
 80031e6:	f005 fb14 	bl	8008812 <USB_ReadDevOutEPInterrupt>
 80031ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00c      	beq.n	8003210 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80031f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f8:	015a      	lsls	r2, r3, #5
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	4413      	add	r3, r2
 80031fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003202:	461a      	mov	r2, r3
 8003204:	2301      	movs	r3, #1
 8003206:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003208:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 fea4 	bl	8003f58 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00c      	beq.n	8003234 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	015a      	lsls	r2, r3, #5
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	4413      	add	r3, r2
 8003222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003226:	461a      	mov	r2, r3
 8003228:	2308      	movs	r3, #8
 800322a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800322c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 ff7a 	bl	8004128 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	f003 0310 	and.w	r3, r3, #16
 800323a:	2b00      	cmp	r3, #0
 800323c:	d008      	beq.n	8003250 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	015a      	lsls	r2, r3, #5
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	4413      	add	r3, r2
 8003246:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800324a:	461a      	mov	r2, r3
 800324c:	2310      	movs	r3, #16
 800324e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d030      	beq.n	80032bc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003262:	2b80      	cmp	r3, #128	@ 0x80
 8003264:	d109      	bne.n	800327a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003274:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003278:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800327a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800327c:	4613      	mov	r3, r2
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	4413      	add	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	4413      	add	r3, r2
 800328c:	3304      	adds	r3, #4
 800328e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	78db      	ldrb	r3, [r3, #3]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d108      	bne.n	80032aa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	2200      	movs	r2, #0
 800329c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	4619      	mov	r1, r3
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f007 fe5b 	bl	800af60 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	015a      	lsls	r2, r3, #5
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	4413      	add	r3, r2
 80032b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032b6:	461a      	mov	r2, r3
 80032b8:	2302      	movs	r3, #2
 80032ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	f003 0320 	and.w	r3, r3, #32
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d008      	beq.n	80032d8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80032c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c8:	015a      	lsls	r2, r3, #5
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	4413      	add	r3, r2
 80032ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032d2:	461a      	mov	r2, r3
 80032d4:	2320      	movs	r3, #32
 80032d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80032e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e4:	015a      	lsls	r2, r3, #5
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	4413      	add	r3, r2
 80032ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032ee:	461a      	mov	r2, r3
 80032f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80032f4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80032f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f8:	3301      	adds	r3, #1
 80032fa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80032fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032fe:	085b      	lsrs	r3, r3, #1
 8003300:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	f47f af62 	bne.w	80031ce <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f005 fa38 	bl	8008784 <USB_ReadInterrupts>
 8003314:	4603      	mov	r3, r0
 8003316:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800331a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800331e:	f040 80db 	bne.w	80034d8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f005 fa59 	bl	80087de <USB_ReadDevAllInEpInterrupt>
 800332c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003332:	e0cd      	b.n	80034d0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	f000 80c2 	beq.w	80034c4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	4611      	mov	r1, r2
 800334a:	4618      	mov	r0, r3
 800334c:	f005 fa7f 	bl	800884e <USB_ReadDevInEPInterrupt>
 8003350:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d057      	beq.n	800340c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	2201      	movs	r2, #1
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003370:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	43db      	mvns	r3, r3
 8003376:	69f9      	ldr	r1, [r7, #28]
 8003378:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800337c:	4013      	ands	r3, r2
 800337e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	015a      	lsls	r2, r3, #5
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	4413      	add	r3, r2
 8003388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800338c:	461a      	mov	r2, r3
 800338e:	2301      	movs	r3, #1
 8003390:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	799b      	ldrb	r3, [r3, #6]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d132      	bne.n	8003400 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800339e:	4613      	mov	r3, r2
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	4413      	add	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	440b      	add	r3, r1
 80033a8:	3320      	adds	r3, #32
 80033aa:	6819      	ldr	r1, [r3, #0]
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b0:	4613      	mov	r3, r2
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4413      	add	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4403      	add	r3, r0
 80033ba:	331c      	adds	r3, #28
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4419      	add	r1, r3
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c4:	4613      	mov	r3, r2
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	4413      	add	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	4403      	add	r3, r0
 80033ce:	3320      	adds	r3, #32
 80033d0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80033d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d113      	bne.n	8003400 <HAL_PCD_IRQHandler+0x3a2>
 80033d8:	6879      	ldr	r1, [r7, #4]
 80033da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033dc:	4613      	mov	r3, r2
 80033de:	00db      	lsls	r3, r3, #3
 80033e0:	4413      	add	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	3324      	adds	r3, #36	@ 0x24
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d108      	bne.n	8003400 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6818      	ldr	r0, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80033f8:	461a      	mov	r2, r3
 80033fa:	2101      	movs	r1, #1
 80033fc:	f005 fa86 	bl	800890c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	b2db      	uxtb	r3, r3
 8003404:	4619      	mov	r1, r3
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f007 fd25 	bl	800ae56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	f003 0308 	and.w	r3, r3, #8
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003418:	015a      	lsls	r2, r3, #5
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	4413      	add	r3, r2
 800341e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003422:	461a      	mov	r2, r3
 8003424:	2308      	movs	r3, #8
 8003426:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	f003 0310 	and.w	r3, r3, #16
 800342e:	2b00      	cmp	r3, #0
 8003430:	d008      	beq.n	8003444 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003434:	015a      	lsls	r2, r3, #5
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	4413      	add	r3, r2
 800343a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800343e:	461a      	mov	r2, r3
 8003440:	2310      	movs	r3, #16
 8003442:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	015a      	lsls	r2, r3, #5
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	4413      	add	r3, r2
 8003456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800345a:	461a      	mov	r2, r3
 800345c:	2340      	movs	r3, #64	@ 0x40
 800345e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d023      	beq.n	80034b2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800346a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800346c:	6a38      	ldr	r0, [r7, #32]
 800346e:	f004 fa6d 	bl	800794c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003474:	4613      	mov	r3, r2
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	4413      	add	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	3310      	adds	r3, #16
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	4413      	add	r3, r2
 8003482:	3304      	adds	r3, #4
 8003484:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	78db      	ldrb	r3, [r3, #3]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d108      	bne.n	80034a0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2200      	movs	r2, #0
 8003492:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003496:	b2db      	uxtb	r3, r3
 8003498:	4619      	mov	r1, r3
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f007 fd72 	bl	800af84 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80034a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a2:	015a      	lsls	r2, r3, #5
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	4413      	add	r3, r2
 80034a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034ac:	461a      	mov	r2, r3
 80034ae:	2302      	movs	r3, #2
 80034b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d003      	beq.n	80034c4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80034bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 fcbd 	bl	8003e3e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80034c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c6:	3301      	adds	r3, #1
 80034c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80034ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034cc:	085b      	lsrs	r3, r3, #1
 80034ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80034d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f47f af2e 	bne.w	8003334 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f005 f951 	bl	8008784 <USB_ReadInterrupts>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80034e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034ec:	d122      	bne.n	8003534 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	69fa      	ldr	r2, [r7, #28]
 80034f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003508:	2b01      	cmp	r3, #1
 800350a:	d108      	bne.n	800351e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003514:	2100      	movs	r1, #0
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 fea4 	bl	8004264 <HAL_PCDEx_LPM_Callback>
 800351c:	e002      	b.n	8003524 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f007 fd10 	bl	800af44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695a      	ldr	r2, [r3, #20]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003532:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4618      	mov	r0, r3
 800353a:	f005 f923 	bl	8008784 <USB_ReadInterrupts>
 800353e:	4603      	mov	r3, r0
 8003540:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003544:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003548:	d112      	bne.n	8003570 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b01      	cmp	r3, #1
 8003558:	d102      	bne.n	8003560 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f007 fccc 	bl	800aef8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695a      	ldr	r2, [r3, #20]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800356e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f005 f905 	bl	8008784 <USB_ReadInterrupts>
 800357a:	4603      	mov	r3, r0
 800357c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003580:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003584:	f040 80b7 	bne.w	80036f6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	69fa      	ldr	r2, [r7, #28]
 8003592:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003596:	f023 0301 	bic.w	r3, r3, #1
 800359a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2110      	movs	r1, #16
 80035a2:	4618      	mov	r0, r3
 80035a4:	f004 f9d2 	bl	800794c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035a8:	2300      	movs	r3, #0
 80035aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035ac:	e046      	b.n	800363c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80035ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b0:	015a      	lsls	r2, r3, #5
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	4413      	add	r3, r2
 80035b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035ba:	461a      	mov	r2, r3
 80035bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80035c0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80035c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c4:	015a      	lsls	r2, r3, #5
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	4413      	add	r3, r2
 80035ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035d2:	0151      	lsls	r1, r2, #5
 80035d4:	69fa      	ldr	r2, [r7, #28]
 80035d6:	440a      	add	r2, r1
 80035d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80035dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80035e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80035e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035e4:	015a      	lsls	r2, r3, #5
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	4413      	add	r3, r2
 80035ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035ee:	461a      	mov	r2, r3
 80035f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80035f4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80035f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035f8:	015a      	lsls	r2, r3, #5
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	4413      	add	r3, r2
 80035fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003606:	0151      	lsls	r1, r2, #5
 8003608:	69fa      	ldr	r2, [r7, #28]
 800360a:	440a      	add	r2, r1
 800360c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003610:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003614:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003618:	015a      	lsls	r2, r3, #5
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	4413      	add	r3, r2
 800361e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003626:	0151      	lsls	r1, r2, #5
 8003628:	69fa      	ldr	r2, [r7, #28]
 800362a:	440a      	add	r2, r1
 800362c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003630:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003634:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003638:	3301      	adds	r3, #1
 800363a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	791b      	ldrb	r3, [r3, #4]
 8003640:	461a      	mov	r2, r3
 8003642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003644:	4293      	cmp	r3, r2
 8003646:	d3b2      	bcc.n	80035ae <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800364e:	69db      	ldr	r3, [r3, #28]
 8003650:	69fa      	ldr	r2, [r7, #28]
 8003652:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003656:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800365a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	7bdb      	ldrb	r3, [r3, #15]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d016      	beq.n	8003692 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800366a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800366e:	69fa      	ldr	r2, [r7, #28]
 8003670:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003674:	f043 030b 	orr.w	r3, r3, #11
 8003678:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003684:	69fa      	ldr	r2, [r7, #28]
 8003686:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800368a:	f043 030b 	orr.w	r3, r3, #11
 800368e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003690:	e015      	b.n	80036be <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	69fa      	ldr	r2, [r7, #28]
 800369c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80036a4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80036a8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	69fa      	ldr	r2, [r7, #28]
 80036b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036b8:	f043 030b 	orr.w	r3, r3, #11
 80036bc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	69fa      	ldr	r2, [r7, #28]
 80036c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036cc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80036d0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6818      	ldr	r0, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80036e0:	461a      	mov	r2, r3
 80036e2:	f005 f913 	bl	800890c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695a      	ldr	r2, [r3, #20]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80036f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f005 f842 	bl	8008784 <USB_ReadInterrupts>
 8003700:	4603      	mov	r3, r0
 8003702:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800370a:	d123      	bne.n	8003754 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f005 f8d8 	bl	80088c6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f004 f98f 	bl	8007a3e <USB_GetDevSpeed>
 8003720:	4603      	mov	r3, r0
 8003722:	461a      	mov	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681c      	ldr	r4, [r3, #0]
 800372c:	f001 fa0a 	bl	8004b44 <HAL_RCC_GetHCLKFreq>
 8003730:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003736:	461a      	mov	r2, r3
 8003738:	4620      	mov	r0, r4
 800373a:	f003 fe93 	bl	8007464 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f007 fbb1 	bl	800aea6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695a      	ldr	r2, [r3, #20]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003752:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f005 f813 	bl	8008784 <USB_ReadInterrupts>
 800375e:	4603      	mov	r3, r0
 8003760:	f003 0308 	and.w	r3, r3, #8
 8003764:	2b08      	cmp	r3, #8
 8003766:	d10a      	bne.n	800377e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f007 fb8e 	bl	800ae8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	695a      	ldr	r2, [r3, #20]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f002 0208 	and.w	r2, r2, #8
 800377c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f004 fffe 	bl	8008784 <USB_ReadInterrupts>
 8003788:	4603      	mov	r3, r0
 800378a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378e:	2b80      	cmp	r3, #128	@ 0x80
 8003790:	d123      	bne.n	80037da <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003792:	6a3b      	ldr	r3, [r7, #32]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800379e:	2301      	movs	r3, #1
 80037a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80037a2:	e014      	b.n	80037ce <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037a8:	4613      	mov	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4413      	add	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d105      	bne.n	80037c8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	4619      	mov	r1, r3
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 fb0a 	bl	8003ddc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ca:	3301      	adds	r3, #1
 80037cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	791b      	ldrb	r3, [r3, #4]
 80037d2:	461a      	mov	r2, r3
 80037d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d3e4      	bcc.n	80037a4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f004 ffd0 	bl	8008784 <USB_ReadInterrupts>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037ee:	d13c      	bne.n	800386a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037f0:	2301      	movs	r3, #1
 80037f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037f4:	e02b      	b.n	800384e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80037f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f8:	015a      	lsls	r2, r3, #5
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	4413      	add	r3, r2
 80037fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003806:	6879      	ldr	r1, [r7, #4]
 8003808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800380a:	4613      	mov	r3, r2
 800380c:	00db      	lsls	r3, r3, #3
 800380e:	4413      	add	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	440b      	add	r3, r1
 8003814:	3318      	adds	r3, #24
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d115      	bne.n	8003848 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800381c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800381e:	2b00      	cmp	r3, #0
 8003820:	da12      	bge.n	8003848 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003826:	4613      	mov	r3, r2
 8003828:	00db      	lsls	r3, r3, #3
 800382a:	4413      	add	r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	3317      	adds	r3, #23
 8003832:	2201      	movs	r2, #1
 8003834:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003838:	b2db      	uxtb	r3, r3
 800383a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800383e:	b2db      	uxtb	r3, r3
 8003840:	4619      	mov	r1, r3
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 faca 	bl	8003ddc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384a:	3301      	adds	r3, #1
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	791b      	ldrb	r3, [r3, #4]
 8003852:	461a      	mov	r2, r3
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	4293      	cmp	r3, r2
 8003858:	d3cd      	bcc.n	80037f6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695a      	ldr	r2, [r3, #20]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003868:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f004 ff88 	bl	8008784 <USB_ReadInterrupts>
 8003874:	4603      	mov	r3, r0
 8003876:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800387a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800387e:	d156      	bne.n	800392e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003880:	2301      	movs	r3, #1
 8003882:	627b      	str	r3, [r7, #36]	@ 0x24
 8003884:	e045      	b.n	8003912 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003888:	015a      	lsls	r2, r3, #5
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	4413      	add	r3, r2
 800388e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800389a:	4613      	mov	r3, r2
 800389c:	00db      	lsls	r3, r3, #3
 800389e:	4413      	add	r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	440b      	add	r3, r1
 80038a4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d12e      	bne.n	800390c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80038ae:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	da2b      	bge.n	800390c <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	0c1a      	lsrs	r2, r3, #16
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80038be:	4053      	eors	r3, r2
 80038c0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d121      	bne.n	800390c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038cc:	4613      	mov	r3, r2
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	4413      	add	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80038da:	2201      	movs	r2, #1
 80038dc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80038de:	6a3b      	ldr	r3, [r7, #32]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10a      	bne.n	800390c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	69fa      	ldr	r2, [r7, #28]
 8003900:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003904:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003908:	6053      	str	r3, [r2, #4]
            break;
 800390a:	e008      	b.n	800391e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800390c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390e:	3301      	adds	r3, #1
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	791b      	ldrb	r3, [r3, #4]
 8003916:	461a      	mov	r2, r3
 8003918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391a:	4293      	cmp	r3, r2
 800391c:	d3b3      	bcc.n	8003886 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695a      	ldr	r2, [r3, #20]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800392c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f004 ff26 	bl	8008784 <USB_ReadInterrupts>
 8003938:	4603      	mov	r3, r0
 800393a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800393e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003942:	d10a      	bne.n	800395a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f007 fb2f 	bl	800afa8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695a      	ldr	r2, [r3, #20]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003958:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f004 ff10 	bl	8008784 <USB_ReadInterrupts>
 8003964:	4603      	mov	r3, r0
 8003966:	f003 0304 	and.w	r3, r3, #4
 800396a:	2b04      	cmp	r3, #4
 800396c:	d115      	bne.n	800399a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f007 fb1f 	bl	800afc4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6859      	ldr	r1, [r3, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	430a      	orrs	r2, r1
 8003994:	605a      	str	r2, [r3, #4]
 8003996:	e000      	b.n	800399a <HAL_PCD_IRQHandler+0x93c>
      return;
 8003998:	bf00      	nop
    }
  }
}
 800399a:	3734      	adds	r7, #52	@ 0x34
 800399c:	46bd      	mov	sp, r7
 800399e:	bd90      	pop	{r4, r7, pc}

080039a0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d101      	bne.n	80039ba <HAL_PCD_SetAddress+0x1a>
 80039b6:	2302      	movs	r3, #2
 80039b8:	e012      	b.n	80039e0 <HAL_PCD_SetAddress+0x40>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	78fa      	ldrb	r2, [r7, #3]
 80039c6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	78fa      	ldrb	r2, [r7, #3]
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f004 fe6f 	bl	80086b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3708      	adds	r7, #8
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	4608      	mov	r0, r1
 80039f2:	4611      	mov	r1, r2
 80039f4:	461a      	mov	r2, r3
 80039f6:	4603      	mov	r3, r0
 80039f8:	70fb      	strb	r3, [r7, #3]
 80039fa:	460b      	mov	r3, r1
 80039fc:	803b      	strh	r3, [r7, #0]
 80039fe:	4613      	mov	r3, r2
 8003a00:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	da0f      	bge.n	8003a2e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a0e:	78fb      	ldrb	r3, [r7, #3]
 8003a10:	f003 020f 	and.w	r2, r3, #15
 8003a14:	4613      	mov	r3, r2
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	4413      	add	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	3310      	adds	r3, #16
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	4413      	add	r3, r2
 8003a22:	3304      	adds	r3, #4
 8003a24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	705a      	strb	r2, [r3, #1]
 8003a2c:	e00f      	b.n	8003a4e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a2e:	78fb      	ldrb	r3, [r7, #3]
 8003a30:	f003 020f 	and.w	r2, r3, #15
 8003a34:	4613      	mov	r3, r2
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	4413      	add	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	4413      	add	r3, r2
 8003a44:	3304      	adds	r3, #4
 8003a46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003a4e:	78fb      	ldrb	r3, [r7, #3]
 8003a50:	f003 030f 	and.w	r3, r3, #15
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003a5a:	883b      	ldrh	r3, [r7, #0]
 8003a5c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	78ba      	ldrb	r2, [r7, #2]
 8003a68:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	785b      	ldrb	r3, [r3, #1]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d004      	beq.n	8003a7c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003a7c:	78bb      	ldrb	r3, [r7, #2]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d102      	bne.n	8003a88 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_PCD_EP_Open+0xae>
 8003a92:	2302      	movs	r3, #2
 8003a94:	e00e      	b.n	8003ab4 <HAL_PCD_EP_Open+0xcc>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68f9      	ldr	r1, [r7, #12]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f003 ffef 	bl	8007a88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003ab2:	7afb      	ldrb	r3, [r7, #11]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ac8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	da0f      	bge.n	8003af0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ad0:	78fb      	ldrb	r3, [r7, #3]
 8003ad2:	f003 020f 	and.w	r2, r3, #15
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	4413      	add	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	3310      	adds	r3, #16
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2201      	movs	r2, #1
 8003aec:	705a      	strb	r2, [r3, #1]
 8003aee:	e00f      	b.n	8003b10 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003af0:	78fb      	ldrb	r3, [r7, #3]
 8003af2:	f003 020f 	and.w	r2, r3, #15
 8003af6:	4613      	mov	r3, r2
 8003af8:	00db      	lsls	r3, r3, #3
 8003afa:	4413      	add	r3, r2
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	4413      	add	r3, r2
 8003b06:	3304      	adds	r3, #4
 8003b08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b10:	78fb      	ldrb	r3, [r7, #3]
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	b2da      	uxtb	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_PCD_EP_Close+0x6e>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e00e      	b.n	8003b48 <HAL_PCD_EP_Close+0x8c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68f9      	ldr	r1, [r7, #12]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f004 f82d 	bl	8007b98 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	607a      	str	r2, [r7, #4]
 8003b5a:	603b      	str	r3, [r7, #0]
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b60:	7afb      	ldrb	r3, [r7, #11]
 8003b62:	f003 020f 	and.w	r2, r3, #15
 8003b66:	4613      	mov	r3, r2
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	4413      	add	r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	4413      	add	r3, r2
 8003b76:	3304      	adds	r3, #4
 8003b78:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b92:	7afb      	ldrb	r3, [r7, #11]
 8003b94:	f003 030f 	and.w	r3, r3, #15
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	799b      	ldrb	r3, [r3, #6]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d102      	bne.n	8003bac <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6818      	ldr	r0, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	799b      	ldrb	r3, [r3, #6]
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	6979      	ldr	r1, [r7, #20]
 8003bb8:	f004 f8ca 	bl	8007d50 <USB_EPStartXfer>

  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	460b      	mov	r3, r1
 8003bd0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003bd2:	78fb      	ldrb	r3, [r7, #3]
 8003bd4:	f003 020f 	and.w	r2, r3, #15
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	440b      	add	r3, r1
 8003be4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003be8:	681b      	ldr	r3, [r3, #0]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b086      	sub	sp, #24
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	60f8      	str	r0, [r7, #12]
 8003bfe:	607a      	str	r2, [r7, #4]
 8003c00:	603b      	str	r3, [r7, #0]
 8003c02:	460b      	mov	r3, r1
 8003c04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c06:	7afb      	ldrb	r3, [r7, #11]
 8003c08:	f003 020f 	and.w	r2, r3, #15
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	00db      	lsls	r3, r3, #3
 8003c10:	4413      	add	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	3310      	adds	r3, #16
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	4413      	add	r3, r2
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2201      	movs	r2, #1
 8003c34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c36:	7afb      	ldrb	r3, [r7, #11]
 8003c38:	f003 030f 	and.w	r3, r3, #15
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	799b      	ldrb	r3, [r3, #6]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d102      	bne.n	8003c50 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6818      	ldr	r0, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	799b      	ldrb	r3, [r3, #6]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	6979      	ldr	r1, [r7, #20]
 8003c5c:	f004 f878 	bl	8007d50 <USB_EPStartXfer>

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
 8003c72:	460b      	mov	r3, r1
 8003c74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003c76:	78fb      	ldrb	r3, [r7, #3]
 8003c78:	f003 030f 	and.w	r3, r3, #15
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	7912      	ldrb	r2, [r2, #4]
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d901      	bls.n	8003c88 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e04f      	b.n	8003d28 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	da0f      	bge.n	8003cb0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c90:	78fb      	ldrb	r3, [r7, #3]
 8003c92:	f003 020f 	and.w	r2, r3, #15
 8003c96:	4613      	mov	r3, r2
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	4413      	add	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	3310      	adds	r3, #16
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2201      	movs	r2, #1
 8003cac:	705a      	strb	r2, [r3, #1]
 8003cae:	e00d      	b.n	8003ccc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003cb0:	78fa      	ldrb	r2, [r7, #3]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	4413      	add	r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cd2:	78fb      	ldrb	r3, [r7, #3]
 8003cd4:	f003 030f 	and.w	r3, r3, #15
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d101      	bne.n	8003cec <HAL_PCD_EP_SetStall+0x82>
 8003ce8:	2302      	movs	r3, #2
 8003cea:	e01d      	b.n	8003d28 <HAL_PCD_EP_SetStall+0xbe>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68f9      	ldr	r1, [r7, #12]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f004 fc06 	bl	800850c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003d00:	78fb      	ldrb	r3, [r7, #3]
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d109      	bne.n	8003d1e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6818      	ldr	r0, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	7999      	ldrb	r1, [r3, #6]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003d18:	461a      	mov	r2, r3
 8003d1a:	f004 fdf7 	bl	800890c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3710      	adds	r7, #16
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	460b      	mov	r3, r1
 8003d3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003d3c:	78fb      	ldrb	r3, [r7, #3]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	7912      	ldrb	r2, [r2, #4]
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d901      	bls.n	8003d4e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e042      	b.n	8003dd4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003d4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	da0f      	bge.n	8003d76 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d56:	78fb      	ldrb	r3, [r7, #3]
 8003d58:	f003 020f 	and.w	r2, r3, #15
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	4413      	add	r3, r2
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	3310      	adds	r3, #16
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	4413      	add	r3, r2
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2201      	movs	r2, #1
 8003d72:	705a      	strb	r2, [r3, #1]
 8003d74:	e00f      	b.n	8003d96 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d76:	78fb      	ldrb	r3, [r7, #3]
 8003d78:	f003 020f 	and.w	r2, r3, #15
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	3304      	adds	r3, #4
 8003d8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d9c:	78fb      	ldrb	r3, [r7, #3]
 8003d9e:	f003 030f 	and.w	r3, r3, #15
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d101      	bne.n	8003db6 <HAL_PCD_EP_ClrStall+0x86>
 8003db2:	2302      	movs	r3, #2
 8003db4:	e00e      	b.n	8003dd4 <HAL_PCD_EP_ClrStall+0xa4>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68f9      	ldr	r1, [r7, #12]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f004 fc0f 	bl	80085e8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003de8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	da0c      	bge.n	8003e0a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	f003 020f 	and.w	r2, r3, #15
 8003df6:	4613      	mov	r3, r2
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	4413      	add	r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	3310      	adds	r3, #16
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	4413      	add	r3, r2
 8003e04:	3304      	adds	r3, #4
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	e00c      	b.n	8003e24 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e0a:	78fb      	ldrb	r3, [r7, #3]
 8003e0c:	f003 020f 	and.w	r2, r3, #15
 8003e10:	4613      	mov	r3, r2
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	4413      	add	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	4413      	add	r3, r2
 8003e20:	3304      	adds	r3, #4
 8003e22:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68f9      	ldr	r1, [r7, #12]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f004 fa2e 	bl	800828c <USB_EPStopXfer>
 8003e30:	4603      	mov	r3, r0
 8003e32:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003e34:	7afb      	ldrb	r3, [r7, #11]
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b08a      	sub	sp, #40	@ 0x28
 8003e42:	af02      	add	r7, sp, #8
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	4613      	mov	r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	4413      	add	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	3310      	adds	r3, #16
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	4413      	add	r3, r2
 8003e62:	3304      	adds	r3, #4
 8003e64:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	695a      	ldr	r2, [r3, #20]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d901      	bls.n	8003e76 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e06b      	b.n	8003f4e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	691a      	ldr	r2, [r3, #16]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	69fa      	ldr	r2, [r7, #28]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d902      	bls.n	8003e92 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	3303      	adds	r3, #3
 8003e96:	089b      	lsrs	r3, r3, #2
 8003e98:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e9a:	e02a      	b.n	8003ef2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	691a      	ldr	r2, [r3, #16]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	69fa      	ldr	r2, [r7, #28]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d902      	bls.n	8003eb8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	3303      	adds	r3, #3
 8003ebc:	089b      	lsrs	r3, r3, #2
 8003ebe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	68d9      	ldr	r1, [r3, #12]
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	b2da      	uxtb	r2, r3
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003ed0:	9300      	str	r3, [sp, #0]
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	6978      	ldr	r0, [r7, #20]
 8003ed6:	f004 fa83 	bl	80083e0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	441a      	add	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	695a      	ldr	r2, [r3, #20]
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	441a      	add	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	015a      	lsls	r2, r3, #5
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4413      	add	r3, r2
 8003efa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d809      	bhi.n	8003f1c <PCD_WriteEmptyTxFifo+0xde>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	695a      	ldr	r2, [r3, #20]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d203      	bcs.n	8003f1c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1bf      	bne.n	8003e9c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	691a      	ldr	r2, [r3, #16]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d811      	bhi.n	8003f4c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	2201      	movs	r2, #1
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	43db      	mvns	r3, r3
 8003f42:	6939      	ldr	r1, [r7, #16]
 8003f44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f48:	4013      	ands	r3, r2
 8003f4a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3720      	adds	r7, #32
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	333c      	adds	r3, #60	@ 0x3c
 8003f70:	3304      	adds	r3, #4
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	015a      	lsls	r2, r3, #5
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	799b      	ldrb	r3, [r3, #6]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d17b      	bne.n	8004086 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	f003 0308 	and.w	r3, r3, #8
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d015      	beq.n	8003fc4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	4a61      	ldr	r2, [pc, #388]	@ (8004120 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	f240 80b9 	bls.w	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 80b3 	beq.w	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	015a      	lsls	r2, r3, #5
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fba:	461a      	mov	r2, r3
 8003fbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fc0:	6093      	str	r3, [r2, #8]
 8003fc2:	e0a7      	b.n	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	f003 0320 	and.w	r3, r3, #32
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d009      	beq.n	8003fe2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	015a      	lsls	r2, r3, #5
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fda:	461a      	mov	r2, r3
 8003fdc:	2320      	movs	r3, #32
 8003fde:	6093      	str	r3, [r2, #8]
 8003fe0:	e098      	b.n	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f040 8093 	bne.w	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	4a4b      	ldr	r2, [pc, #300]	@ (8004120 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d90f      	bls.n	8004016 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00a      	beq.n	8004016 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	015a      	lsls	r2, r3, #5
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	4413      	add	r3, r2
 8004008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800400c:	461a      	mov	r2, r3
 800400e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004012:	6093      	str	r3, [r2, #8]
 8004014:	e07e      	b.n	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	4613      	mov	r3, r2
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	4413      	add	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	4413      	add	r3, r2
 8004028:	3304      	adds	r3, #4
 800402a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6a1a      	ldr	r2, [r3, #32]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	0159      	lsls	r1, r3, #5
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	440b      	add	r3, r1
 8004038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004042:	1ad2      	subs	r2, r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d114      	bne.n	8004078 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d109      	bne.n	800406a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6818      	ldr	r0, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004060:	461a      	mov	r2, r3
 8004062:	2101      	movs	r1, #1
 8004064:	f004 fc52 	bl	800890c <USB_EP0_OutStart>
 8004068:	e006      	b.n	8004078 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	441a      	add	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	b2db      	uxtb	r3, r3
 800407c:	4619      	mov	r1, r3
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f006 fece 	bl	800ae20 <HAL_PCD_DataOutStageCallback>
 8004084:	e046      	b.n	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	4a26      	ldr	r2, [pc, #152]	@ (8004124 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d124      	bne.n	80040d8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00a      	beq.n	80040ae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a4:	461a      	mov	r2, r3
 80040a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040aa:	6093      	str	r3, [r2, #8]
 80040ac:	e032      	b.n	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	f003 0320 	and.w	r3, r3, #32
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d008      	beq.n	80040ca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040c4:	461a      	mov	r2, r3
 80040c6:	2320      	movs	r3, #32
 80040c8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	4619      	mov	r1, r3
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f006 fea5 	bl	800ae20 <HAL_PCD_DataOutStageCallback>
 80040d6:	e01d      	b.n	8004114 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d114      	bne.n	8004108 <PCD_EP_OutXfrComplete_int+0x1b0>
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	4613      	mov	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	4413      	add	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	440b      	add	r3, r1
 80040ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d108      	bne.n	8004108 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6818      	ldr	r0, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004100:	461a      	mov	r2, r3
 8004102:	2100      	movs	r1, #0
 8004104:	f004 fc02 	bl	800890c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	4619      	mov	r1, r3
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f006 fe86 	bl	800ae20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3720      	adds	r7, #32
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	4f54300a 	.word	0x4f54300a
 8004124:	4f54310a 	.word	0x4f54310a

08004128 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	333c      	adds	r3, #60	@ 0x3c
 8004140:	3304      	adds	r3, #4
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	015a      	lsls	r2, r3, #5
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	4413      	add	r3, r2
 800414e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	4a15      	ldr	r2, [pc, #84]	@ (80041b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d90e      	bls.n	800417c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004164:	2b00      	cmp	r3, #0
 8004166:	d009      	beq.n	800417c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	015a      	lsls	r2, r3, #5
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	4413      	add	r3, r2
 8004170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004174:	461a      	mov	r2, r3
 8004176:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800417a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f006 fe3d 	bl	800adfc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	4a0a      	ldr	r2, [pc, #40]	@ (80041b0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d90c      	bls.n	80041a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	799b      	ldrb	r3, [r3, #6]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d108      	bne.n	80041a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6818      	ldr	r0, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800419c:	461a      	mov	r2, r3
 800419e:	2101      	movs	r1, #1
 80041a0:	f004 fbb4 	bl	800890c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	4f54300a 	.word	0x4f54300a

080041b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b085      	sub	sp, #20
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	70fb      	strb	r3, [r7, #3]
 80041c0:	4613      	mov	r3, r2
 80041c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d107      	bne.n	80041e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80041d2:	883b      	ldrh	r3, [r7, #0]
 80041d4:	0419      	lsls	r1, r3, #16
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	430a      	orrs	r2, r1
 80041de:	629a      	str	r2, [r3, #40]	@ 0x28
 80041e0:	e028      	b.n	8004234 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e8:	0c1b      	lsrs	r3, r3, #16
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	4413      	add	r3, r2
 80041ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80041f0:	2300      	movs	r3, #0
 80041f2:	73fb      	strb	r3, [r7, #15]
 80041f4:	e00d      	b.n	8004212 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
 80041fc:	3340      	adds	r3, #64	@ 0x40
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	0c1b      	lsrs	r3, r3, #16
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	4413      	add	r3, r2
 800420a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800420c:	7bfb      	ldrb	r3, [r7, #15]
 800420e:	3301      	adds	r3, #1
 8004210:	73fb      	strb	r3, [r7, #15]
 8004212:	7bfa      	ldrb	r2, [r7, #15]
 8004214:	78fb      	ldrb	r3, [r7, #3]
 8004216:	3b01      	subs	r3, #1
 8004218:	429a      	cmp	r2, r3
 800421a:	d3ec      	bcc.n	80041f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800421c:	883b      	ldrh	r3, [r7, #0]
 800421e:	0418      	lsls	r0, r3, #16
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6819      	ldr	r1, [r3, #0]
 8004224:	78fb      	ldrb	r3, [r7, #3]
 8004226:	3b01      	subs	r3, #1
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	4302      	orrs	r2, r0
 800422c:	3340      	adds	r3, #64	@ 0x40
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	460b      	mov	r3, r1
 800424c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	887a      	ldrh	r2, [r7, #2]
 8004254:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e267      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d075      	beq.n	8004386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800429a:	4b88      	ldr	r3, [pc, #544]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d00c      	beq.n	80042c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042a6:	4b85      	ldr	r3, [pc, #532]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d112      	bne.n	80042d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042b2:	4b82      	ldr	r3, [pc, #520]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042be:	d10b      	bne.n	80042d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c0:	4b7e      	ldr	r3, [pc, #504]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d05b      	beq.n	8004384 <HAL_RCC_OscConfig+0x108>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d157      	bne.n	8004384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e242      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e0:	d106      	bne.n	80042f0 <HAL_RCC_OscConfig+0x74>
 80042e2:	4b76      	ldr	r3, [pc, #472]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a75      	ldr	r2, [pc, #468]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	e01d      	b.n	800432c <HAL_RCC_OscConfig+0xb0>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0x98>
 80042fa:	4b70      	ldr	r3, [pc, #448]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a6f      	ldr	r2, [pc, #444]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004300:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	4b6d      	ldr	r3, [pc, #436]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a6c      	ldr	r2, [pc, #432]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800430c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e00b      	b.n	800432c <HAL_RCC_OscConfig+0xb0>
 8004314:	4b69      	ldr	r3, [pc, #420]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a68      	ldr	r2, [pc, #416]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800431a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b66      	ldr	r3, [pc, #408]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a65      	ldr	r2, [pc, #404]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800432a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004334:	f7fd fe3e 	bl	8001fb4 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800433c:	f7fd fe3a 	bl	8001fb4 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b64      	cmp	r3, #100	@ 0x64
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e207      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	4b5b      	ldr	r3, [pc, #364]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0xc0>
 800435a:	e014      	b.n	8004386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7fd fe2a 	bl	8001fb4 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004364:	f7fd fe26 	bl	8001fb4 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	@ 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e1f3      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004376:	4b51      	ldr	r3, [pc, #324]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0xe8>
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d063      	beq.n	800445a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004392:	4b4a      	ldr	r3, [pc, #296]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00b      	beq.n	80043b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800439e:	4b47      	ldr	r3, [pc, #284]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d11c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043aa:	4b44      	ldr	r3, [pc, #272]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	4b41      	ldr	r3, [pc, #260]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_RCC_OscConfig+0x152>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1c7      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ce:	4b3b      	ldr	r3, [pc, #236]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4937      	ldr	r1, [pc, #220]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	e03a      	b.n	800445a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d020      	beq.n	800442e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ec:	4b34      	ldr	r3, [pc, #208]	@ (80044c0 <HAL_RCC_OscConfig+0x244>)
 80043ee:	2201      	movs	r2, #1
 80043f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f2:	f7fd fddf 	bl	8001fb4 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043fa:	f7fd fddb 	bl	8001fb4 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e1a8      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440c:	4b2b      	ldr	r3, [pc, #172]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0f0      	beq.n	80043fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004418:	4b28      	ldr	r3, [pc, #160]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	4925      	ldr	r1, [pc, #148]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004428:	4313      	orrs	r3, r2
 800442a:	600b      	str	r3, [r1, #0]
 800442c:	e015      	b.n	800445a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800442e:	4b24      	ldr	r3, [pc, #144]	@ (80044c0 <HAL_RCC_OscConfig+0x244>)
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7fd fdbe 	bl	8001fb4 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800443c:	f7fd fdba 	bl	8001fb4 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e187      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444e:	4b1b      	ldr	r3, [pc, #108]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f0      	bne.n	800443c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d036      	beq.n	80044d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d016      	beq.n	800449c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800446e:	4b15      	ldr	r3, [pc, #84]	@ (80044c4 <HAL_RCC_OscConfig+0x248>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004474:	f7fd fd9e 	bl	8001fb4 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800447c:	f7fd fd9a 	bl	8001fb4 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e167      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448e:	4b0b      	ldr	r3, [pc, #44]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x200>
 800449a:	e01b      	b.n	80044d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800449c:	4b09      	ldr	r3, [pc, #36]	@ (80044c4 <HAL_RCC_OscConfig+0x248>)
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a2:	f7fd fd87 	bl	8001fb4 <HAL_GetTick>
 80044a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a8:	e00e      	b.n	80044c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044aa:	f7fd fd83 	bl	8001fb4 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d907      	bls.n	80044c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e150      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
 80044bc:	40023800 	.word	0x40023800
 80044c0:	42470000 	.word	0x42470000
 80044c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c8:	4b88      	ldr	r3, [pc, #544]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ea      	bne.n	80044aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8097 	beq.w	8004610 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044e2:	2300      	movs	r3, #0
 80044e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044e6:	4b81      	ldr	r3, [pc, #516]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10f      	bne.n	8004512 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f2:	2300      	movs	r3, #0
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	4b7d      	ldr	r3, [pc, #500]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fa:	4a7c      	ldr	r2, [pc, #496]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004500:	6413      	str	r3, [r2, #64]	@ 0x40
 8004502:	4b7a      	ldr	r3, [pc, #488]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800450a:	60bb      	str	r3, [r7, #8]
 800450c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800450e:	2301      	movs	r3, #1
 8004510:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004512:	4b77      	ldr	r3, [pc, #476]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800451a:	2b00      	cmp	r3, #0
 800451c:	d118      	bne.n	8004550 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800451e:	4b74      	ldr	r3, [pc, #464]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a73      	ldr	r2, [pc, #460]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800452a:	f7fd fd43 	bl	8001fb4 <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004532:	f7fd fd3f 	bl	8001fb4 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e10c      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	4b6a      	ldr	r3, [pc, #424]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d106      	bne.n	8004566 <HAL_RCC_OscConfig+0x2ea>
 8004558:	4b64      	ldr	r3, [pc, #400]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800455a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800455c:	4a63      	ldr	r2, [pc, #396]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	6713      	str	r3, [r2, #112]	@ 0x70
 8004564:	e01c      	b.n	80045a0 <HAL_RCC_OscConfig+0x324>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b05      	cmp	r3, #5
 800456c:	d10c      	bne.n	8004588 <HAL_RCC_OscConfig+0x30c>
 800456e:	4b5f      	ldr	r3, [pc, #380]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004572:	4a5e      	ldr	r2, [pc, #376]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004574:	f043 0304 	orr.w	r3, r3, #4
 8004578:	6713      	str	r3, [r2, #112]	@ 0x70
 800457a:	4b5c      	ldr	r3, [pc, #368]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800457c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457e:	4a5b      	ldr	r2, [pc, #364]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	6713      	str	r3, [r2, #112]	@ 0x70
 8004586:	e00b      	b.n	80045a0 <HAL_RCC_OscConfig+0x324>
 8004588:	4b58      	ldr	r3, [pc, #352]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458c:	4a57      	ldr	r2, [pc, #348]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6713      	str	r3, [r2, #112]	@ 0x70
 8004594:	4b55      	ldr	r3, [pc, #340]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004598:	4a54      	ldr	r2, [pc, #336]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800459a:	f023 0304 	bic.w	r3, r3, #4
 800459e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d015      	beq.n	80045d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a8:	f7fd fd04 	bl	8001fb4 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ae:	e00a      	b.n	80045c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b0:	f7fd fd00 	bl	8001fb4 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045be:	4293      	cmp	r3, r2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e0cb      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c6:	4b49      	ldr	r3, [pc, #292]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80045c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0ee      	beq.n	80045b0 <HAL_RCC_OscConfig+0x334>
 80045d2:	e014      	b.n	80045fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d4:	f7fd fcee 	bl	8001fb4 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045da:	e00a      	b.n	80045f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045dc:	f7fd fcea 	bl	8001fb4 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e0b5      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f2:	4b3e      	ldr	r3, [pc, #248]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1ee      	bne.n	80045dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045fe:	7dfb      	ldrb	r3, [r7, #23]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d105      	bne.n	8004610 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004604:	4b39      	ldr	r3, [pc, #228]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004608:	4a38      	ldr	r2, [pc, #224]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800460a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800460e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80a1 	beq.w	800475c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800461a:	4b34      	ldr	r3, [pc, #208]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b08      	cmp	r3, #8
 8004624:	d05c      	beq.n	80046e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	2b02      	cmp	r3, #2
 800462c:	d141      	bne.n	80046b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800462e:	4b31      	ldr	r3, [pc, #196]	@ (80046f4 <HAL_RCC_OscConfig+0x478>)
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004634:	f7fd fcbe 	bl	8001fb4 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463c:	f7fd fcba 	bl	8001fb4 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e087      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800464e:	4b27      	ldr	r3, [pc, #156]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69da      	ldr	r2, [r3, #28]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	019b      	lsls	r3, r3, #6
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004670:	085b      	lsrs	r3, r3, #1
 8004672:	3b01      	subs	r3, #1
 8004674:	041b      	lsls	r3, r3, #16
 8004676:	431a      	orrs	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467c:	061b      	lsls	r3, r3, #24
 800467e:	491b      	ldr	r1, [pc, #108]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004680:	4313      	orrs	r3, r2
 8004682:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004684:	4b1b      	ldr	r3, [pc, #108]	@ (80046f4 <HAL_RCC_OscConfig+0x478>)
 8004686:	2201      	movs	r2, #1
 8004688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468a:	f7fd fc93 	bl	8001fb4 <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004692:	f7fd fc8f 	bl	8001fb4 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e05c      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046a4:	4b11      	ldr	r3, [pc, #68]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d0f0      	beq.n	8004692 <HAL_RCC_OscConfig+0x416>
 80046b0:	e054      	b.n	800475c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b2:	4b10      	ldr	r3, [pc, #64]	@ (80046f4 <HAL_RCC_OscConfig+0x478>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b8:	f7fd fc7c 	bl	8001fb4 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c0:	f7fd fc78 	bl	8001fb4 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e045      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d2:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x444>
 80046de:	e03d      	b.n	800475c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d107      	bne.n	80046f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e038      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
 80046ec:	40023800 	.word	0x40023800
 80046f0:	40007000 	.word	0x40007000
 80046f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004768 <HAL_RCC_OscConfig+0x4ec>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d028      	beq.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004710:	429a      	cmp	r2, r3
 8004712:	d121      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800471e:	429a      	cmp	r2, r3
 8004720:	d11a      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004728:	4013      	ands	r3, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800472e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004730:	4293      	cmp	r3, r2
 8004732:	d111      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	085b      	lsrs	r3, r3, #1
 8004740:	3b01      	subs	r3, #1
 8004742:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004744:	429a      	cmp	r2, r3
 8004746:	d107      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004752:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004754:	429a      	cmp	r2, r3
 8004756:	d001      	beq.n	800475c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e000      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	40023800 	.word	0x40023800

0800476c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e0cc      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004780:	4b68      	ldr	r3, [pc, #416]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	429a      	cmp	r2, r3
 800478c:	d90c      	bls.n	80047a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478e:	4b65      	ldr	r3, [pc, #404]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004796:	4b63      	ldr	r3, [pc, #396]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d001      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0b8      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d020      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d005      	beq.n	80047cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047c0:	4b59      	ldr	r3, [pc, #356]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	4a58      	ldr	r2, [pc, #352]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d8:	4b53      	ldr	r3, [pc, #332]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	4a52      	ldr	r2, [pc, #328]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80047e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047e4:	4b50      	ldr	r3, [pc, #320]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	494d      	ldr	r1, [pc, #308]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d044      	beq.n	800488c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d107      	bne.n	800481a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480a:	4b47      	ldr	r3, [pc, #284]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d119      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e07f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b02      	cmp	r3, #2
 8004820:	d003      	beq.n	800482a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004826:	2b03      	cmp	r3, #3
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800482a:	4b3f      	ldr	r3, [pc, #252]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d109      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e06f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800483a:	4b3b      	ldr	r3, [pc, #236]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e067      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800484a:	4b37      	ldr	r3, [pc, #220]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f023 0203 	bic.w	r2, r3, #3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	4934      	ldr	r1, [pc, #208]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 8004858:	4313      	orrs	r3, r2
 800485a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800485c:	f7fd fbaa 	bl	8001fb4 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004862:	e00a      	b.n	800487a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004864:	f7fd fba6 	bl	8001fb4 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004872:	4293      	cmp	r3, r2
 8004874:	d901      	bls.n	800487a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e04f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487a:	4b2b      	ldr	r3, [pc, #172]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 020c 	and.w	r2, r3, #12
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	429a      	cmp	r2, r3
 800488a:	d1eb      	bne.n	8004864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800488c:	4b25      	ldr	r3, [pc, #148]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d20c      	bcs.n	80048b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489a:	4b22      	ldr	r3, [pc, #136]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 800489c:	683a      	ldr	r2, [r7, #0]
 800489e:	b2d2      	uxtb	r2, r2
 80048a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a2:	4b20      	ldr	r3, [pc, #128]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d001      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e032      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d008      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048c0:	4b19      	ldr	r3, [pc, #100]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	4916      	ldr	r1, [pc, #88]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d009      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048de:	4b12      	ldr	r3, [pc, #72]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	490e      	ldr	r1, [pc, #56]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048f2:	f000 f821 	bl	8004938 <HAL_RCC_GetSysClockFreq>
 80048f6:	4602      	mov	r2, r0
 80048f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	091b      	lsrs	r3, r3, #4
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	490a      	ldr	r1, [pc, #40]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 8004904:	5ccb      	ldrb	r3, [r1, r3]
 8004906:	fa22 f303 	lsr.w	r3, r2, r3
 800490a:	4a09      	ldr	r2, [pc, #36]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 800490c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800490e:	4b09      	ldr	r3, [pc, #36]	@ (8004934 <HAL_RCC_ClockConfig+0x1c8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f7fd fb0a 	bl	8001f2c <HAL_InitTick>

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023c00 	.word	0x40023c00
 8004928:	40023800 	.word	0x40023800
 800492c:	0800c418 	.word	0x0800c418
 8004930:	20000000 	.word	0x20000000
 8004934:	20000004 	.word	0x20000004

08004938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800493c:	b094      	sub	sp, #80	@ 0x50
 800493e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004940:	2300      	movs	r3, #0
 8004942:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004948:	2300      	movs	r3, #0
 800494a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004950:	4b79      	ldr	r3, [pc, #484]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 030c 	and.w	r3, r3, #12
 8004958:	2b08      	cmp	r3, #8
 800495a:	d00d      	beq.n	8004978 <HAL_RCC_GetSysClockFreq+0x40>
 800495c:	2b08      	cmp	r3, #8
 800495e:	f200 80e1 	bhi.w	8004b24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_RCC_GetSysClockFreq+0x34>
 8004966:	2b04      	cmp	r3, #4
 8004968:	d003      	beq.n	8004972 <HAL_RCC_GetSysClockFreq+0x3a>
 800496a:	e0db      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800496c:	4b73      	ldr	r3, [pc, #460]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x204>)
 800496e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004970:	e0db      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004972:	4b73      	ldr	r3, [pc, #460]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x208>)
 8004974:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004976:	e0d8      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004978:	4b6f      	ldr	r3, [pc, #444]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004980:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004982:	4b6d      	ldr	r3, [pc, #436]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d063      	beq.n	8004a56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800498e:	4b6a      	ldr	r3, [pc, #424]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	099b      	lsrs	r3, r3, #6
 8004994:	2200      	movs	r2, #0
 8004996:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004998:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800499a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80049a2:	2300      	movs	r3, #0
 80049a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80049a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80049aa:	4622      	mov	r2, r4
 80049ac:	462b      	mov	r3, r5
 80049ae:	f04f 0000 	mov.w	r0, #0
 80049b2:	f04f 0100 	mov.w	r1, #0
 80049b6:	0159      	lsls	r1, r3, #5
 80049b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049bc:	0150      	lsls	r0, r2, #5
 80049be:	4602      	mov	r2, r0
 80049c0:	460b      	mov	r3, r1
 80049c2:	4621      	mov	r1, r4
 80049c4:	1a51      	subs	r1, r2, r1
 80049c6:	6139      	str	r1, [r7, #16]
 80049c8:	4629      	mov	r1, r5
 80049ca:	eb63 0301 	sbc.w	r3, r3, r1
 80049ce:	617b      	str	r3, [r7, #20]
 80049d0:	f04f 0200 	mov.w	r2, #0
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049dc:	4659      	mov	r1, fp
 80049de:	018b      	lsls	r3, r1, #6
 80049e0:	4651      	mov	r1, sl
 80049e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049e6:	4651      	mov	r1, sl
 80049e8:	018a      	lsls	r2, r1, #6
 80049ea:	4651      	mov	r1, sl
 80049ec:	ebb2 0801 	subs.w	r8, r2, r1
 80049f0:	4659      	mov	r1, fp
 80049f2:	eb63 0901 	sbc.w	r9, r3, r1
 80049f6:	f04f 0200 	mov.w	r2, #0
 80049fa:	f04f 0300 	mov.w	r3, #0
 80049fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a0a:	4690      	mov	r8, r2
 8004a0c:	4699      	mov	r9, r3
 8004a0e:	4623      	mov	r3, r4
 8004a10:	eb18 0303 	adds.w	r3, r8, r3
 8004a14:	60bb      	str	r3, [r7, #8]
 8004a16:	462b      	mov	r3, r5
 8004a18:	eb49 0303 	adc.w	r3, r9, r3
 8004a1c:	60fb      	str	r3, [r7, #12]
 8004a1e:	f04f 0200 	mov.w	r2, #0
 8004a22:	f04f 0300 	mov.w	r3, #0
 8004a26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	024b      	lsls	r3, r1, #9
 8004a2e:	4621      	mov	r1, r4
 8004a30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a34:	4621      	mov	r1, r4
 8004a36:	024a      	lsls	r2, r1, #9
 8004a38:	4610      	mov	r0, r2
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a3e:	2200      	movs	r2, #0
 8004a40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a48:	f7fb fbbe 	bl	80001c8 <__aeabi_uldivmod>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4613      	mov	r3, r2
 8004a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a54:	e058      	b.n	8004b08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a56:	4b38      	ldr	r3, [pc, #224]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	099b      	lsrs	r3, r3, #6
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	4618      	mov	r0, r3
 8004a60:	4611      	mov	r1, r2
 8004a62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a66:	623b      	str	r3, [r7, #32]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004a70:	4642      	mov	r2, r8
 8004a72:	464b      	mov	r3, r9
 8004a74:	f04f 0000 	mov.w	r0, #0
 8004a78:	f04f 0100 	mov.w	r1, #0
 8004a7c:	0159      	lsls	r1, r3, #5
 8004a7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a82:	0150      	lsls	r0, r2, #5
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4641      	mov	r1, r8
 8004a8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a8e:	4649      	mov	r1, r9
 8004a90:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a94:	f04f 0200 	mov.w	r2, #0
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004aa0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004aa4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004aa8:	ebb2 040a 	subs.w	r4, r2, sl
 8004aac:	eb63 050b 	sbc.w	r5, r3, fp
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	00eb      	lsls	r3, r5, #3
 8004aba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004abe:	00e2      	lsls	r2, r4, #3
 8004ac0:	4614      	mov	r4, r2
 8004ac2:	461d      	mov	r5, r3
 8004ac4:	4643      	mov	r3, r8
 8004ac6:	18e3      	adds	r3, r4, r3
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	464b      	mov	r3, r9
 8004acc:	eb45 0303 	adc.w	r3, r5, r3
 8004ad0:	607b      	str	r3, [r7, #4]
 8004ad2:	f04f 0200 	mov.w	r2, #0
 8004ad6:	f04f 0300 	mov.w	r3, #0
 8004ada:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ade:	4629      	mov	r1, r5
 8004ae0:	028b      	lsls	r3, r1, #10
 8004ae2:	4621      	mov	r1, r4
 8004ae4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ae8:	4621      	mov	r1, r4
 8004aea:	028a      	lsls	r2, r1, #10
 8004aec:	4610      	mov	r0, r2
 8004aee:	4619      	mov	r1, r3
 8004af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004af2:	2200      	movs	r2, #0
 8004af4:	61bb      	str	r3, [r7, #24]
 8004af6:	61fa      	str	r2, [r7, #28]
 8004af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004afc:	f7fb fb64 	bl	80001c8 <__aeabi_uldivmod>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4613      	mov	r3, r2
 8004b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b08:	4b0b      	ldr	r3, [pc, #44]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	0c1b      	lsrs	r3, r3, #16
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	3301      	adds	r3, #1
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004b18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b22:	e002      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b24:	4b05      	ldr	r3, [pc, #20]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3750      	adds	r7, #80	@ 0x50
 8004b30:	46bd      	mov	sp, r7
 8004b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b36:	bf00      	nop
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	00f42400 	.word	0x00f42400
 8004b40:	007a1200 	.word	0x007a1200

08004b44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b48:	4b03      	ldr	r3, [pc, #12]	@ (8004b58 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	20000000 	.word	0x20000000

08004b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b60:	f7ff fff0 	bl	8004b44 <HAL_RCC_GetHCLKFreq>
 8004b64:	4602      	mov	r2, r0
 8004b66:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	0a9b      	lsrs	r3, r3, #10
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	4903      	ldr	r1, [pc, #12]	@ (8004b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b72:	5ccb      	ldrb	r3, [r1, r3]
 8004b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	0800c428 	.word	0x0800c428

08004b84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b88:	f7ff ffdc 	bl	8004b44 <HAL_RCC_GetHCLKFreq>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	4b05      	ldr	r3, [pc, #20]	@ (8004ba4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	0b5b      	lsrs	r3, r3, #13
 8004b94:	f003 0307 	and.w	r3, r3, #7
 8004b98:	4903      	ldr	r1, [pc, #12]	@ (8004ba8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b9a:	5ccb      	ldrb	r3, [r1, r3]
 8004b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40023800 	.word	0x40023800
 8004ba8:	0800c428 	.word	0x0800c428

08004bac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e041      	b.n	8004c42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d106      	bne.n	8004bd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f7fc ff3c 	bl	8001a50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3304      	adds	r3, #4
 8004be8:	4619      	mov	r1, r3
 8004bea:	4610      	mov	r0, r2
 8004bec:	f000 fd14 	bl	8005618 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
	...

08004c4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d001      	beq.n	8004c64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e04e      	b.n	8004d02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68da      	ldr	r2, [r3, #12]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f042 0201 	orr.w	r2, r2, #1
 8004c7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a23      	ldr	r2, [pc, #140]	@ (8004d10 <HAL_TIM_Base_Start_IT+0xc4>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d022      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c8e:	d01d      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1f      	ldr	r2, [pc, #124]	@ (8004d14 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d018      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a1e      	ldr	r2, [pc, #120]	@ (8004d18 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d013      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8004d1c <HAL_TIM_Base_Start_IT+0xd0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00e      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a1b      	ldr	r2, [pc, #108]	@ (8004d20 <HAL_TIM_Base_Start_IT+0xd4>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d009      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a19      	ldr	r2, [pc, #100]	@ (8004d24 <HAL_TIM_Base_Start_IT+0xd8>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d004      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a18      	ldr	r2, [pc, #96]	@ (8004d28 <HAL_TIM_Base_Start_IT+0xdc>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d111      	bne.n	8004cf0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 0307 	and.w	r3, r3, #7
 8004cd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2b06      	cmp	r3, #6
 8004cdc:	d010      	beq.n	8004d00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0201 	orr.w	r2, r2, #1
 8004cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cee:	e007      	b.n	8004d00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0201 	orr.w	r2, r2, #1
 8004cfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	40010000 	.word	0x40010000
 8004d14:	40000400 	.word	0x40000400
 8004d18:	40000800 	.word	0x40000800
 8004d1c:	40000c00 	.word	0x40000c00
 8004d20:	40010400 	.word	0x40010400
 8004d24:	40014000 	.word	0x40014000
 8004d28:	40001800 	.word	0x40001800

08004d2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e041      	b.n	8004dc2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f839 	bl	8004dca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3304      	adds	r3, #4
 8004d68:	4619      	mov	r1, r3
 8004d6a:	4610      	mov	r0, r2
 8004d6c:	f000 fc54 	bl	8005618 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
	...

08004de0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d109      	bne.n	8004e04 <HAL_TIM_PWM_Start+0x24>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	bf14      	ite	ne
 8004dfc:	2301      	movne	r3, #1
 8004dfe:	2300      	moveq	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	e022      	b.n	8004e4a <HAL_TIM_PWM_Start+0x6a>
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	d109      	bne.n	8004e1e <HAL_TIM_PWM_Start+0x3e>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	bf14      	ite	ne
 8004e16:	2301      	movne	r3, #1
 8004e18:	2300      	moveq	r3, #0
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	e015      	b.n	8004e4a <HAL_TIM_PWM_Start+0x6a>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b08      	cmp	r3, #8
 8004e22:	d109      	bne.n	8004e38 <HAL_TIM_PWM_Start+0x58>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	bf14      	ite	ne
 8004e30:	2301      	movne	r3, #1
 8004e32:	2300      	moveq	r3, #0
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	e008      	b.n	8004e4a <HAL_TIM_PWM_Start+0x6a>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	bf14      	ite	ne
 8004e44:	2301      	movne	r3, #1
 8004e46:	2300      	moveq	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e07c      	b.n	8004f4c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d104      	bne.n	8004e62 <HAL_TIM_PWM_Start+0x82>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e60:	e013      	b.n	8004e8a <HAL_TIM_PWM_Start+0xaa>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	d104      	bne.n	8004e72 <HAL_TIM_PWM_Start+0x92>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e70:	e00b      	b.n	8004e8a <HAL_TIM_PWM_Start+0xaa>
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d104      	bne.n	8004e82 <HAL_TIM_PWM_Start+0xa2>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e80:	e003      	b.n	8004e8a <HAL_TIM_PWM_Start+0xaa>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2202      	movs	r2, #2
 8004e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	6839      	ldr	r1, [r7, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f000 ff41 	bl	8005d1a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a2d      	ldr	r2, [pc, #180]	@ (8004f54 <HAL_TIM_PWM_Start+0x174>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d004      	beq.n	8004eac <HAL_TIM_PWM_Start+0xcc>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a2c      	ldr	r2, [pc, #176]	@ (8004f58 <HAL_TIM_PWM_Start+0x178>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d101      	bne.n	8004eb0 <HAL_TIM_PWM_Start+0xd0>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <HAL_TIM_PWM_Start+0xd2>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d007      	beq.n	8004ec6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ec4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a22      	ldr	r2, [pc, #136]	@ (8004f54 <HAL_TIM_PWM_Start+0x174>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d022      	beq.n	8004f16 <HAL_TIM_PWM_Start+0x136>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ed8:	d01d      	beq.n	8004f16 <HAL_TIM_PWM_Start+0x136>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a1f      	ldr	r2, [pc, #124]	@ (8004f5c <HAL_TIM_PWM_Start+0x17c>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d018      	beq.n	8004f16 <HAL_TIM_PWM_Start+0x136>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8004f60 <HAL_TIM_PWM_Start+0x180>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d013      	beq.n	8004f16 <HAL_TIM_PWM_Start+0x136>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8004f64 <HAL_TIM_PWM_Start+0x184>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d00e      	beq.n	8004f16 <HAL_TIM_PWM_Start+0x136>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a16      	ldr	r2, [pc, #88]	@ (8004f58 <HAL_TIM_PWM_Start+0x178>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d009      	beq.n	8004f16 <HAL_TIM_PWM_Start+0x136>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a18      	ldr	r2, [pc, #96]	@ (8004f68 <HAL_TIM_PWM_Start+0x188>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d004      	beq.n	8004f16 <HAL_TIM_PWM_Start+0x136>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a16      	ldr	r2, [pc, #88]	@ (8004f6c <HAL_TIM_PWM_Start+0x18c>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d111      	bne.n	8004f3a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f003 0307 	and.w	r3, r3, #7
 8004f20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2b06      	cmp	r3, #6
 8004f26:	d010      	beq.n	8004f4a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f042 0201 	orr.w	r2, r2, #1
 8004f36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f38:	e007      	b.n	8004f4a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f042 0201 	orr.w	r2, r2, #1
 8004f48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40010000 	.word	0x40010000
 8004f58:	40010400 	.word	0x40010400
 8004f5c:	40000400 	.word	0x40000400
 8004f60:	40000800 	.word	0x40000800
 8004f64:	40000c00 	.word	0x40000c00
 8004f68:	40014000 	.word	0x40014000
 8004f6c:	40001800 	.word	0x40001800

08004f70 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	6839      	ldr	r1, [r7, #0]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 fec9 	bl	8005d1a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a2e      	ldr	r2, [pc, #184]	@ (8005048 <HAL_TIM_PWM_Stop+0xd8>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_TIM_PWM_Stop+0x2c>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a2d      	ldr	r2, [pc, #180]	@ (800504c <HAL_TIM_PWM_Stop+0xdc>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d101      	bne.n	8004fa0 <HAL_TIM_PWM_Stop+0x30>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e000      	b.n	8004fa2 <HAL_TIM_PWM_Stop+0x32>
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d017      	beq.n	8004fd6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6a1a      	ldr	r2, [r3, #32]
 8004fac:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10f      	bne.n	8004fd6 <HAL_TIM_PWM_Stop+0x66>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	6a1a      	ldr	r2, [r3, #32]
 8004fbc:	f240 4344 	movw	r3, #1092	@ 0x444
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d107      	bne.n	8004fd6 <HAL_TIM_PWM_Stop+0x66>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6a1a      	ldr	r2, [r3, #32]
 8004fdc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10f      	bne.n	8005006 <HAL_TIM_PWM_Stop+0x96>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6a1a      	ldr	r2, [r3, #32]
 8004fec:	f240 4344 	movw	r3, #1092	@ 0x444
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d107      	bne.n	8005006 <HAL_TIM_PWM_Stop+0x96>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 0201 	bic.w	r2, r2, #1
 8005004:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d104      	bne.n	8005016 <HAL_TIM_PWM_Stop+0xa6>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005014:	e013      	b.n	800503e <HAL_TIM_PWM_Stop+0xce>
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b04      	cmp	r3, #4
 800501a:	d104      	bne.n	8005026 <HAL_TIM_PWM_Stop+0xb6>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005024:	e00b      	b.n	800503e <HAL_TIM_PWM_Stop+0xce>
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2b08      	cmp	r3, #8
 800502a:	d104      	bne.n	8005036 <HAL_TIM_PWM_Stop+0xc6>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005034:	e003      	b.n	800503e <HAL_TIM_PWM_Stop+0xce>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40010000 	.word	0x40010000
 800504c:	40010400 	.word	0x40010400

08005050 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	2b00      	cmp	r3, #0
 8005070:	d020      	beq.n	80050b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01b      	beq.n	80050b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f06f 0202 	mvn.w	r2, #2
 8005084:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 fa9d 	bl	80055da <HAL_TIM_IC_CaptureCallback>
 80050a0:	e005      	b.n	80050ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 fa8f 	bl	80055c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 faa0 	bl	80055ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f003 0304 	and.w	r3, r3, #4
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d020      	beq.n	8005100 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f003 0304 	and.w	r3, r3, #4
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d01b      	beq.n	8005100 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f06f 0204 	mvn.w	r2, #4
 80050d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2202      	movs	r2, #2
 80050d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d003      	beq.n	80050ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 fa77 	bl	80055da <HAL_TIM_IC_CaptureCallback>
 80050ec:	e005      	b.n	80050fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 fa69 	bl	80055c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 fa7a 	bl	80055ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	f003 0308 	and.w	r3, r3, #8
 8005106:	2b00      	cmp	r3, #0
 8005108:	d020      	beq.n	800514c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f003 0308 	and.w	r3, r3, #8
 8005110:	2b00      	cmp	r3, #0
 8005112:	d01b      	beq.n	800514c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f06f 0208 	mvn.w	r2, #8
 800511c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2204      	movs	r2, #4
 8005122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	69db      	ldr	r3, [r3, #28]
 800512a:	f003 0303 	and.w	r3, r3, #3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 fa51 	bl	80055da <HAL_TIM_IC_CaptureCallback>
 8005138:	e005      	b.n	8005146 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 fa43 	bl	80055c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 fa54 	bl	80055ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	f003 0310 	and.w	r3, r3, #16
 8005152:	2b00      	cmp	r3, #0
 8005154:	d020      	beq.n	8005198 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f003 0310 	and.w	r3, r3, #16
 800515c:	2b00      	cmp	r3, #0
 800515e:	d01b      	beq.n	8005198 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0210 	mvn.w	r2, #16
 8005168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2208      	movs	r2, #8
 800516e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	69db      	ldr	r3, [r3, #28]
 8005176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fa2b 	bl	80055da <HAL_TIM_IC_CaptureCallback>
 8005184:	e005      	b.n	8005192 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 fa1d 	bl	80055c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fa2e 	bl	80055ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00c      	beq.n	80051bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d007      	beq.n	80051bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0201 	mvn.w	r2, #1
 80051b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f006 f988 	bl	800b4cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00c      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d007      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80051d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fe9a 	bl	8005f14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00c      	beq.n	8005204 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d007      	beq.n	8005204 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f9ff 	bl	8005602 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00c      	beq.n	8005228 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f003 0320 	and.w	r3, r3, #32
 8005214:	2b00      	cmp	r3, #0
 8005216:	d007      	beq.n	8005228 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f06f 0220 	mvn.w	r2, #32
 8005220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 fe6c 	bl	8005f00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005228:	bf00      	nop
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b086      	sub	sp, #24
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800523c:	2300      	movs	r3, #0
 800523e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005246:	2b01      	cmp	r3, #1
 8005248:	d101      	bne.n	800524e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800524a:	2302      	movs	r3, #2
 800524c:	e0ae      	b.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2b0c      	cmp	r3, #12
 800525a:	f200 809f 	bhi.w	800539c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800525e:	a201      	add	r2, pc, #4	@ (adr r2, 8005264 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005264:	08005299 	.word	0x08005299
 8005268:	0800539d 	.word	0x0800539d
 800526c:	0800539d 	.word	0x0800539d
 8005270:	0800539d 	.word	0x0800539d
 8005274:	080052d9 	.word	0x080052d9
 8005278:	0800539d 	.word	0x0800539d
 800527c:	0800539d 	.word	0x0800539d
 8005280:	0800539d 	.word	0x0800539d
 8005284:	0800531b 	.word	0x0800531b
 8005288:	0800539d 	.word	0x0800539d
 800528c:	0800539d 	.word	0x0800539d
 8005290:	0800539d 	.word	0x0800539d
 8005294:	0800535b 	.word	0x0800535b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68b9      	ldr	r1, [r7, #8]
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 fa60 	bl	8005764 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	699a      	ldr	r2, [r3, #24]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0208 	orr.w	r2, r2, #8
 80052b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699a      	ldr	r2, [r3, #24]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f022 0204 	bic.w	r2, r2, #4
 80052c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6999      	ldr	r1, [r3, #24]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	691a      	ldr	r2, [r3, #16]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	619a      	str	r2, [r3, #24]
      break;
 80052d6:	e064      	b.n	80053a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68b9      	ldr	r1, [r7, #8]
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fab0 	bl	8005844 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	699a      	ldr	r2, [r3, #24]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	699a      	ldr	r2, [r3, #24]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6999      	ldr	r1, [r3, #24]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	021a      	lsls	r2, r3, #8
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	619a      	str	r2, [r3, #24]
      break;
 8005318:	e043      	b.n	80053a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68b9      	ldr	r1, [r7, #8]
 8005320:	4618      	mov	r0, r3
 8005322:	f000 fb05 	bl	8005930 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69da      	ldr	r2, [r3, #28]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f042 0208 	orr.w	r2, r2, #8
 8005334:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	69da      	ldr	r2, [r3, #28]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f022 0204 	bic.w	r2, r2, #4
 8005344:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	69d9      	ldr	r1, [r3, #28]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	691a      	ldr	r2, [r3, #16]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	430a      	orrs	r2, r1
 8005356:	61da      	str	r2, [r3, #28]
      break;
 8005358:	e023      	b.n	80053a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68b9      	ldr	r1, [r7, #8]
 8005360:	4618      	mov	r0, r3
 8005362:	f000 fb59 	bl	8005a18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	69da      	ldr	r2, [r3, #28]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005374:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	69da      	ldr	r2, [r3, #28]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005384:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	69d9      	ldr	r1, [r3, #28]
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	021a      	lsls	r2, r3, #8
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	430a      	orrs	r2, r1
 8005398:	61da      	str	r2, [r3, #28]
      break;
 800539a:	e002      	b.n	80053a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	75fb      	strb	r3, [r7, #23]
      break;
 80053a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3718      	adds	r7, #24
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053be:	2300      	movs	r3, #0
 80053c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d101      	bne.n	80053d0 <HAL_TIM_ConfigClockSource+0x1c>
 80053cc:	2302      	movs	r3, #2
 80053ce:	e0b4      	b.n	800553a <HAL_TIM_ConfigClockSource+0x186>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005408:	d03e      	beq.n	8005488 <HAL_TIM_ConfigClockSource+0xd4>
 800540a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800540e:	f200 8087 	bhi.w	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005416:	f000 8086 	beq.w	8005526 <HAL_TIM_ConfigClockSource+0x172>
 800541a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800541e:	d87f      	bhi.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005420:	2b70      	cmp	r3, #112	@ 0x70
 8005422:	d01a      	beq.n	800545a <HAL_TIM_ConfigClockSource+0xa6>
 8005424:	2b70      	cmp	r3, #112	@ 0x70
 8005426:	d87b      	bhi.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005428:	2b60      	cmp	r3, #96	@ 0x60
 800542a:	d050      	beq.n	80054ce <HAL_TIM_ConfigClockSource+0x11a>
 800542c:	2b60      	cmp	r3, #96	@ 0x60
 800542e:	d877      	bhi.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005430:	2b50      	cmp	r3, #80	@ 0x50
 8005432:	d03c      	beq.n	80054ae <HAL_TIM_ConfigClockSource+0xfa>
 8005434:	2b50      	cmp	r3, #80	@ 0x50
 8005436:	d873      	bhi.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005438:	2b40      	cmp	r3, #64	@ 0x40
 800543a:	d058      	beq.n	80054ee <HAL_TIM_ConfigClockSource+0x13a>
 800543c:	2b40      	cmp	r3, #64	@ 0x40
 800543e:	d86f      	bhi.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005440:	2b30      	cmp	r3, #48	@ 0x30
 8005442:	d064      	beq.n	800550e <HAL_TIM_ConfigClockSource+0x15a>
 8005444:	2b30      	cmp	r3, #48	@ 0x30
 8005446:	d86b      	bhi.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005448:	2b20      	cmp	r3, #32
 800544a:	d060      	beq.n	800550e <HAL_TIM_ConfigClockSource+0x15a>
 800544c:	2b20      	cmp	r3, #32
 800544e:	d867      	bhi.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d05c      	beq.n	800550e <HAL_TIM_ConfigClockSource+0x15a>
 8005454:	2b10      	cmp	r3, #16
 8005456:	d05a      	beq.n	800550e <HAL_TIM_ConfigClockSource+0x15a>
 8005458:	e062      	b.n	8005520 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800546a:	f000 fc36 	bl	8005cda <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800547c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68ba      	ldr	r2, [r7, #8]
 8005484:	609a      	str	r2, [r3, #8]
      break;
 8005486:	e04f      	b.n	8005528 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005498:	f000 fc1f 	bl	8005cda <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	689a      	ldr	r2, [r3, #8]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054aa:	609a      	str	r2, [r3, #8]
      break;
 80054ac:	e03c      	b.n	8005528 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ba:	461a      	mov	r2, r3
 80054bc:	f000 fb93 	bl	8005be6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2150      	movs	r1, #80	@ 0x50
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 fbec 	bl	8005ca4 <TIM_ITRx_SetConfig>
      break;
 80054cc:	e02c      	b.n	8005528 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054da:	461a      	mov	r2, r3
 80054dc:	f000 fbb2 	bl	8005c44 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2160      	movs	r1, #96	@ 0x60
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 fbdc 	bl	8005ca4 <TIM_ITRx_SetConfig>
      break;
 80054ec:	e01c      	b.n	8005528 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054fa:	461a      	mov	r2, r3
 80054fc:	f000 fb73 	bl	8005be6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2140      	movs	r1, #64	@ 0x40
 8005506:	4618      	mov	r0, r3
 8005508:	f000 fbcc 	bl	8005ca4 <TIM_ITRx_SetConfig>
      break;
 800550c:	e00c      	b.n	8005528 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4619      	mov	r1, r3
 8005518:	4610      	mov	r0, r2
 800551a:	f000 fbc3 	bl	8005ca4 <TIM_ITRx_SetConfig>
      break;
 800551e:	e003      	b.n	8005528 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	73fb      	strb	r3, [r7, #15]
      break;
 8005524:	e000      	b.n	8005528 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005526:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005538:	7bfb      	ldrb	r3, [r7, #15]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b082      	sub	sp, #8
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
 800554a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005552:	2b01      	cmp	r3, #1
 8005554:	d101      	bne.n	800555a <HAL_TIM_SlaveConfigSynchro+0x18>
 8005556:	2302      	movs	r3, #2
 8005558:	e031      	b.n	80055be <HAL_TIM_SlaveConfigSynchro+0x7c>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2202      	movs	r2, #2
 8005566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800556a:	6839      	ldr	r1, [r7, #0]
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 faa9 	bl	8005ac4 <TIM_SlaveTimer_SetConfig>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d009      	beq.n	800558c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e018      	b.n	80055be <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800559a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80055aa:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3708      	adds	r7, #8
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055ce:	bf00      	nop
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055ee:	b480      	push	{r7}
 80055f0:	b083      	sub	sp, #12
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055f6:	bf00      	nop
 80055f8:	370c      	adds	r7, #12
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr

08005602 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
	...

08005618 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a43      	ldr	r2, [pc, #268]	@ (8005738 <TIM_Base_SetConfig+0x120>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d013      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005636:	d00f      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a40      	ldr	r2, [pc, #256]	@ (800573c <TIM_Base_SetConfig+0x124>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d00b      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a3f      	ldr	r2, [pc, #252]	@ (8005740 <TIM_Base_SetConfig+0x128>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d007      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a3e      	ldr	r2, [pc, #248]	@ (8005744 <TIM_Base_SetConfig+0x12c>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d003      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a3d      	ldr	r2, [pc, #244]	@ (8005748 <TIM_Base_SetConfig+0x130>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d108      	bne.n	800566a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800565e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	4313      	orrs	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a32      	ldr	r2, [pc, #200]	@ (8005738 <TIM_Base_SetConfig+0x120>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d02b      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005678:	d027      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a2f      	ldr	r2, [pc, #188]	@ (800573c <TIM_Base_SetConfig+0x124>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d023      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a2e      	ldr	r2, [pc, #184]	@ (8005740 <TIM_Base_SetConfig+0x128>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d01f      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a2d      	ldr	r2, [pc, #180]	@ (8005744 <TIM_Base_SetConfig+0x12c>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d01b      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a2c      	ldr	r2, [pc, #176]	@ (8005748 <TIM_Base_SetConfig+0x130>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d017      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a2b      	ldr	r2, [pc, #172]	@ (800574c <TIM_Base_SetConfig+0x134>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d013      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a2a      	ldr	r2, [pc, #168]	@ (8005750 <TIM_Base_SetConfig+0x138>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00f      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a29      	ldr	r2, [pc, #164]	@ (8005754 <TIM_Base_SetConfig+0x13c>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d00b      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a28      	ldr	r2, [pc, #160]	@ (8005758 <TIM_Base_SetConfig+0x140>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d007      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a27      	ldr	r2, [pc, #156]	@ (800575c <TIM_Base_SetConfig+0x144>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d003      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a26      	ldr	r2, [pc, #152]	@ (8005760 <TIM_Base_SetConfig+0x148>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d108      	bne.n	80056dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a0e      	ldr	r2, [pc, #56]	@ (8005738 <TIM_Base_SetConfig+0x120>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d003      	beq.n	800570a <TIM_Base_SetConfig+0xf2>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a10      	ldr	r2, [pc, #64]	@ (8005748 <TIM_Base_SetConfig+0x130>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d103      	bne.n	8005712 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	691a      	ldr	r2, [r3, #16]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f043 0204 	orr.w	r2, r3, #4
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	601a      	str	r2, [r3, #0]
}
 800572a:	bf00      	nop
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	40010000 	.word	0x40010000
 800573c:	40000400 	.word	0x40000400
 8005740:	40000800 	.word	0x40000800
 8005744:	40000c00 	.word	0x40000c00
 8005748:	40010400 	.word	0x40010400
 800574c:	40014000 	.word	0x40014000
 8005750:	40014400 	.word	0x40014400
 8005754:	40014800 	.word	0x40014800
 8005758:	40001800 	.word	0x40001800
 800575c:	40001c00 	.word	0x40001c00
 8005760:	40002000 	.word	0x40002000

08005764 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005764:	b480      	push	{r7}
 8005766:	b087      	sub	sp, #28
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	f023 0201 	bic.w	r2, r3, #1
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f023 0303 	bic.w	r3, r3, #3
 800579a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f023 0302 	bic.w	r3, r3, #2
 80057ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a20      	ldr	r2, [pc, #128]	@ (800583c <TIM_OC1_SetConfig+0xd8>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d003      	beq.n	80057c8 <TIM_OC1_SetConfig+0x64>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005840 <TIM_OC1_SetConfig+0xdc>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d10c      	bne.n	80057e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	f023 0308 	bic.w	r3, r3, #8
 80057ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	697a      	ldr	r2, [r7, #20]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f023 0304 	bic.w	r3, r3, #4
 80057e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a15      	ldr	r2, [pc, #84]	@ (800583c <TIM_OC1_SetConfig+0xd8>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d003      	beq.n	80057f2 <TIM_OC1_SetConfig+0x8e>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a14      	ldr	r2, [pc, #80]	@ (8005840 <TIM_OC1_SetConfig+0xdc>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d111      	bne.n	8005816 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	4313      	orrs	r3, r2
 8005814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	621a      	str	r2, [r3, #32]
}
 8005830:	bf00      	nop
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	40010000 	.word	0x40010000
 8005840:	40010400 	.word	0x40010400

08005844 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	f023 0210 	bic.w	r2, r3, #16
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800587a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	4313      	orrs	r3, r2
 8005886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f023 0320 	bic.w	r3, r3, #32
 800588e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	011b      	lsls	r3, r3, #4
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a22      	ldr	r2, [pc, #136]	@ (8005928 <TIM_OC2_SetConfig+0xe4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d003      	beq.n	80058ac <TIM_OC2_SetConfig+0x68>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a21      	ldr	r2, [pc, #132]	@ (800592c <TIM_OC2_SetConfig+0xe8>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d10d      	bne.n	80058c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	011b      	lsls	r3, r3, #4
 80058ba:	697a      	ldr	r2, [r7, #20]
 80058bc:	4313      	orrs	r3, r2
 80058be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a17      	ldr	r2, [pc, #92]	@ (8005928 <TIM_OC2_SetConfig+0xe4>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d003      	beq.n	80058d8 <TIM_OC2_SetConfig+0x94>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a16      	ldr	r2, [pc, #88]	@ (800592c <TIM_OC2_SetConfig+0xe8>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d113      	bne.n	8005900 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	693a      	ldr	r2, [r7, #16]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	621a      	str	r2, [r3, #32]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	40010000 	.word	0x40010000
 800592c:	40010400 	.word	0x40010400

08005930 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800595e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0303 	bic.w	r3, r3, #3
 8005966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	021b      	lsls	r3, r3, #8
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	4313      	orrs	r3, r2
 8005984:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a21      	ldr	r2, [pc, #132]	@ (8005a10 <TIM_OC3_SetConfig+0xe0>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d003      	beq.n	8005996 <TIM_OC3_SetConfig+0x66>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a20      	ldr	r2, [pc, #128]	@ (8005a14 <TIM_OC3_SetConfig+0xe4>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d10d      	bne.n	80059b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800599c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	021b      	lsls	r3, r3, #8
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a16      	ldr	r2, [pc, #88]	@ (8005a10 <TIM_OC3_SetConfig+0xe0>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d003      	beq.n	80059c2 <TIM_OC3_SetConfig+0x92>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a15      	ldr	r2, [pc, #84]	@ (8005a14 <TIM_OC3_SetConfig+0xe4>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d113      	bne.n	80059ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	011b      	lsls	r3, r3, #4
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	011b      	lsls	r3, r3, #4
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	697a      	ldr	r2, [r7, #20]
 8005a02:	621a      	str	r2, [r3, #32]
}
 8005a04:	bf00      	nop
 8005a06:	371c      	adds	r7, #28
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr
 8005a10:	40010000 	.word	0x40010000
 8005a14:	40010400 	.word	0x40010400

08005a18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	021b      	lsls	r3, r3, #8
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	031b      	lsls	r3, r3, #12
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a12      	ldr	r2, [pc, #72]	@ (8005abc <TIM_OC4_SetConfig+0xa4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d003      	beq.n	8005a80 <TIM_OC4_SetConfig+0x68>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a11      	ldr	r2, [pc, #68]	@ (8005ac0 <TIM_OC4_SetConfig+0xa8>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d109      	bne.n	8005a94 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	695b      	ldr	r3, [r3, #20]
 8005a8c:	019b      	lsls	r3, r3, #6
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685a      	ldr	r2, [r3, #4]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	621a      	str	r2, [r3, #32]
}
 8005aae:	bf00      	nop
 8005ab0:	371c      	adds	r7, #28
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	40010000 	.word	0x40010000
 8005ac0:	40010400 	.word	0x40010400

08005ac4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b086      	sub	sp, #24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ae0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	f023 0307 	bic.w	r3, r3, #7
 8005af2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	2b70      	cmp	r3, #112	@ 0x70
 8005b0c:	d01a      	beq.n	8005b44 <TIM_SlaveTimer_SetConfig+0x80>
 8005b0e:	2b70      	cmp	r3, #112	@ 0x70
 8005b10:	d860      	bhi.n	8005bd4 <TIM_SlaveTimer_SetConfig+0x110>
 8005b12:	2b60      	cmp	r3, #96	@ 0x60
 8005b14:	d054      	beq.n	8005bc0 <TIM_SlaveTimer_SetConfig+0xfc>
 8005b16:	2b60      	cmp	r3, #96	@ 0x60
 8005b18:	d85c      	bhi.n	8005bd4 <TIM_SlaveTimer_SetConfig+0x110>
 8005b1a:	2b50      	cmp	r3, #80	@ 0x50
 8005b1c:	d046      	beq.n	8005bac <TIM_SlaveTimer_SetConfig+0xe8>
 8005b1e:	2b50      	cmp	r3, #80	@ 0x50
 8005b20:	d858      	bhi.n	8005bd4 <TIM_SlaveTimer_SetConfig+0x110>
 8005b22:	2b40      	cmp	r3, #64	@ 0x40
 8005b24:	d019      	beq.n	8005b5a <TIM_SlaveTimer_SetConfig+0x96>
 8005b26:	2b40      	cmp	r3, #64	@ 0x40
 8005b28:	d854      	bhi.n	8005bd4 <TIM_SlaveTimer_SetConfig+0x110>
 8005b2a:	2b30      	cmp	r3, #48	@ 0x30
 8005b2c:	d055      	beq.n	8005bda <TIM_SlaveTimer_SetConfig+0x116>
 8005b2e:	2b30      	cmp	r3, #48	@ 0x30
 8005b30:	d850      	bhi.n	8005bd4 <TIM_SlaveTimer_SetConfig+0x110>
 8005b32:	2b20      	cmp	r3, #32
 8005b34:	d051      	beq.n	8005bda <TIM_SlaveTimer_SetConfig+0x116>
 8005b36:	2b20      	cmp	r3, #32
 8005b38:	d84c      	bhi.n	8005bd4 <TIM_SlaveTimer_SetConfig+0x110>
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d04d      	beq.n	8005bda <TIM_SlaveTimer_SetConfig+0x116>
 8005b3e:	2b10      	cmp	r3, #16
 8005b40:	d04b      	beq.n	8005bda <TIM_SlaveTimer_SetConfig+0x116>
 8005b42:	e047      	b.n	8005bd4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005b54:	f000 f8c1 	bl	8005cda <TIM_ETR_SetConfig>
      break;
 8005b58:	e040      	b.n	8005bdc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2b05      	cmp	r3, #5
 8005b60:	d101      	bne.n	8005b66 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e03b      	b.n	8005bde <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6a1a      	ldr	r2, [r3, #32]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 0201 	bic.w	r2, r2, #1
 8005b7c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b8c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	011b      	lsls	r3, r3, #4
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68ba      	ldr	r2, [r7, #8]
 8005ba0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	621a      	str	r2, [r3, #32]
      break;
 8005baa:	e017      	b.n	8005bdc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bb8:	461a      	mov	r2, r3
 8005bba:	f000 f814 	bl	8005be6 <TIM_TI1_ConfigInputStage>
      break;
 8005bbe:	e00d      	b.n	8005bdc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bcc:	461a      	mov	r2, r3
 8005bce:	f000 f839 	bl	8005c44 <TIM_TI2_ConfigInputStage>
      break;
 8005bd2:	e003      	b.n	8005bdc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	75fb      	strb	r3, [r7, #23]
      break;
 8005bd8:	e000      	b.n	8005bdc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005bda:	bf00      	nop
  }

  return status;
 8005bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3718      	adds	r7, #24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b087      	sub	sp, #28
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	f023 0201 	bic.w	r2, r3, #1
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f023 030a 	bic.w	r3, r3, #10
 8005c22:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	621a      	str	r2, [r3, #32]
}
 8005c38:	bf00      	nop
 8005c3a:	371c      	adds	r7, #28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6a1b      	ldr	r3, [r3, #32]
 8005c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f023 0210 	bic.w	r2, r3, #16
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	031b      	lsls	r3, r3, #12
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c80:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	621a      	str	r2, [r3, #32]
}
 8005c98:	bf00      	nop
 8005c9a:	371c      	adds	r7, #28
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	f043 0307 	orr.w	r3, r3, #7
 8005cc6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	609a      	str	r2, [r3, #8]
}
 8005cce:	bf00      	nop
 8005cd0:	3714      	adds	r7, #20
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b087      	sub	sp, #28
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	60f8      	str	r0, [r7, #12]
 8005ce2:	60b9      	str	r1, [r7, #8]
 8005ce4:	607a      	str	r2, [r7, #4]
 8005ce6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005cf4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	021a      	lsls	r2, r3, #8
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	609a      	str	r2, [r3, #8]
}
 8005d0e:	bf00      	nop
 8005d10:	371c      	adds	r7, #28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b087      	sub	sp, #28
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	60f8      	str	r0, [r7, #12]
 8005d22:	60b9      	str	r1, [r7, #8]
 8005d24:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d32:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6a1a      	ldr	r2, [r3, #32]
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	43db      	mvns	r3, r3
 8005d3c:	401a      	ands	r2, r3
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a1a      	ldr	r2, [r3, #32]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	f003 031f 	and.w	r3, r3, #31
 8005d4c:	6879      	ldr	r1, [r7, #4]
 8005d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d52:	431a      	orrs	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	621a      	str	r2, [r3, #32]
}
 8005d58:	bf00      	nop
 8005d5a:	371c      	adds	r7, #28
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b085      	sub	sp, #20
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d101      	bne.n	8005d7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d78:	2302      	movs	r3, #2
 8005d7a:	e05a      	b.n	8005e32 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2202      	movs	r2, #2
 8005d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005da2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a21      	ldr	r2, [pc, #132]	@ (8005e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d022      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dc8:	d01d      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a1d      	ldr	r2, [pc, #116]	@ (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d018      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d013      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a1a      	ldr	r2, [pc, #104]	@ (8005e4c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d00e      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a18      	ldr	r2, [pc, #96]	@ (8005e50 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d009      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a17      	ldr	r2, [pc, #92]	@ (8005e54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d004      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a15      	ldr	r2, [pc, #84]	@ (8005e58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d10c      	bne.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	40010000 	.word	0x40010000
 8005e44:	40000400 	.word	0x40000400
 8005e48:	40000800 	.word	0x40000800
 8005e4c:	40000c00 	.word	0x40000c00
 8005e50:	40010400 	.word	0x40010400
 8005e54:	40014000 	.word	0x40014000
 8005e58:	40001800 	.word	0x40001800

08005e5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e66:	2300      	movs	r3, #0
 8005e68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e74:	2302      	movs	r3, #2
 8005e76:	e03d      	b.n	8005ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	69db      	ldr	r3, [r3, #28]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68fa      	ldr	r2, [r7, #12]
 8005ee8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ef2:	2300      	movs	r3, #0
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3714      	adds	r7, #20
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e042      	b.n	8005fc0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d106      	bne.n	8005f54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7fb feb2 	bl	8001cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2224      	movs	r2, #36	@ 0x24
 8005f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 ffa1 	bl	8006eb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	691a      	ldr	r2, [r3, #16]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	695a      	ldr	r2, [r3, #20]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68da      	ldr	r2, [r3, #12]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fa0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2220      	movs	r2, #32
 8005fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2220      	movs	r2, #32
 8005fb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3708      	adds	r7, #8
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b08a      	sub	sp, #40	@ 0x28
 8005fcc:	af02      	add	r7, sp, #8
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	603b      	str	r3, [r7, #0]
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	2b20      	cmp	r3, #32
 8005fe6:	d175      	bne.n	80060d4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d002      	beq.n	8005ff4 <HAL_UART_Transmit+0x2c>
 8005fee:	88fb      	ldrh	r3, [r7, #6]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d101      	bne.n	8005ff8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e06e      	b.n	80060d6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2221      	movs	r2, #33	@ 0x21
 8006002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006006:	f7fb ffd5 	bl	8001fb4 <HAL_GetTick>
 800600a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	88fa      	ldrh	r2, [r7, #6]
 8006010:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	88fa      	ldrh	r2, [r7, #6]
 8006016:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006020:	d108      	bne.n	8006034 <HAL_UART_Transmit+0x6c>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d104      	bne.n	8006034 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800602a:	2300      	movs	r3, #0
 800602c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	61bb      	str	r3, [r7, #24]
 8006032:	e003      	b.n	800603c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006038:	2300      	movs	r3, #0
 800603a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800603c:	e02e      	b.n	800609c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	2200      	movs	r2, #0
 8006046:	2180      	movs	r1, #128	@ 0x80
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f000 fc71 	bl	8006930 <UART_WaitOnFlagUntilTimeout>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d005      	beq.n	8006060 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2220      	movs	r2, #32
 8006058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e03a      	b.n	80060d6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10b      	bne.n	800607e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	881b      	ldrh	r3, [r3, #0]
 800606a:	461a      	mov	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006074:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	3302      	adds	r3, #2
 800607a:	61bb      	str	r3, [r7, #24]
 800607c:	e007      	b.n	800608e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	781a      	ldrb	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	3301      	adds	r3, #1
 800608c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006092:	b29b      	uxth	r3, r3
 8006094:	3b01      	subs	r3, #1
 8006096:	b29a      	uxth	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1cb      	bne.n	800603e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	9300      	str	r3, [sp, #0]
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	2200      	movs	r2, #0
 80060ae:	2140      	movs	r1, #64	@ 0x40
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f000 fc3d 	bl	8006930 <UART_WaitOnFlagUntilTimeout>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d005      	beq.n	80060c8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2220      	movs	r2, #32
 80060c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e006      	b.n	80060d6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2220      	movs	r2, #32
 80060cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80060d0:	2300      	movs	r3, #0
 80060d2:	e000      	b.n	80060d6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80060d4:	2302      	movs	r3, #2
  }
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3720      	adds	r7, #32
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b08c      	sub	sp, #48	@ 0x30
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	60f8      	str	r0, [r7, #12]
 80060e6:	60b9      	str	r1, [r7, #8]
 80060e8:	4613      	mov	r3, r2
 80060ea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	d146      	bne.n	8006186 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d002      	beq.n	8006104 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80060fe:	88fb      	ldrh	r3, [r7, #6]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e03f      	b.n	8006188 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2201      	movs	r2, #1
 800610c:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006114:	88fb      	ldrh	r3, [r7, #6]
 8006116:	461a      	mov	r2, r3
 8006118:	68b9      	ldr	r1, [r7, #8]
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f000 fc62 	bl	80069e4 <UART_Start_Receive_DMA>
 8006120:	4603      	mov	r3, r0
 8006122:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612a:	2b01      	cmp	r3, #1
 800612c:	d125      	bne.n	800617a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800612e:	2300      	movs	r3, #0
 8006130:	613b      	str	r3, [r7, #16]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	613b      	str	r3, [r7, #16]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	613b      	str	r3, [r7, #16]
 8006142:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	330c      	adds	r3, #12
 800614a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	e853 3f00 	ldrex	r3, [r3]
 8006152:	617b      	str	r3, [r7, #20]
   return(result);
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f043 0310 	orr.w	r3, r3, #16
 800615a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	330c      	adds	r3, #12
 8006162:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006164:	627a      	str	r2, [r7, #36]	@ 0x24
 8006166:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006168:	6a39      	ldr	r1, [r7, #32]
 800616a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800616c:	e841 2300 	strex	r3, r2, [r1]
 8006170:	61fb      	str	r3, [r7, #28]
   return(result);
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1e5      	bne.n	8006144 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8006178:	e002      	b.n	8006180 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006180:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006184:	e000      	b.n	8006188 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006186:	2302      	movs	r3, #2
  }
}
 8006188:	4618      	mov	r0, r3
 800618a:	3730      	adds	r7, #48	@ 0x30
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b0ba      	sub	sp, #232	@ 0xe8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80061b6:	2300      	movs	r3, #0
 80061b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80061bc:	2300      	movs	r3, #0
 80061be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80061c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061c6:	f003 030f 	and.w	r3, r3, #15
 80061ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80061ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d10f      	bne.n	80061f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d009      	beq.n	80061f6 <HAL_UART_IRQHandler+0x66>
 80061e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061e6:	f003 0320 	and.w	r3, r3, #32
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 fda2 	bl	8006d38 <UART_Receive_IT>
      return;
 80061f4:	e273      	b.n	80066de <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80061f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 80de 	beq.w	80063bc <HAL_UART_IRQHandler+0x22c>
 8006200:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	2b00      	cmp	r3, #0
 800620a:	d106      	bne.n	800621a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800620c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006210:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006214:	2b00      	cmp	r3, #0
 8006216:	f000 80d1 	beq.w	80063bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800621a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00b      	beq.n	800623e <HAL_UART_IRQHandler+0xae>
 8006226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800622a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800622e:	2b00      	cmp	r3, #0
 8006230:	d005      	beq.n	800623e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006236:	f043 0201 	orr.w	r2, r3, #1
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800623e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006242:	f003 0304 	and.w	r3, r3, #4
 8006246:	2b00      	cmp	r3, #0
 8006248:	d00b      	beq.n	8006262 <HAL_UART_IRQHandler+0xd2>
 800624a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	2b00      	cmp	r3, #0
 8006254:	d005      	beq.n	8006262 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800625a:	f043 0202 	orr.w	r2, r3, #2
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00b      	beq.n	8006286 <HAL_UART_IRQHandler+0xf6>
 800626e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006272:	f003 0301 	and.w	r3, r3, #1
 8006276:	2b00      	cmp	r3, #0
 8006278:	d005      	beq.n	8006286 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800627e:	f043 0204 	orr.w	r2, r3, #4
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800628a:	f003 0308 	and.w	r3, r3, #8
 800628e:	2b00      	cmp	r3, #0
 8006290:	d011      	beq.n	80062b6 <HAL_UART_IRQHandler+0x126>
 8006292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006296:	f003 0320 	and.w	r3, r3, #32
 800629a:	2b00      	cmp	r3, #0
 800629c:	d105      	bne.n	80062aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800629e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d005      	beq.n	80062b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ae:	f043 0208 	orr.w	r2, r3, #8
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f000 820a 	beq.w	80066d4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062c4:	f003 0320 	and.w	r3, r3, #32
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <HAL_UART_IRQHandler+0x14e>
 80062cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062d0:	f003 0320 	and.w	r3, r3, #32
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d002      	beq.n	80062de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 fd2d 	bl	8006d38 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	695b      	ldr	r3, [r3, #20]
 80062e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062e8:	2b40      	cmp	r3, #64	@ 0x40
 80062ea:	bf0c      	ite	eq
 80062ec:	2301      	moveq	r3, #1
 80062ee:	2300      	movne	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062fa:	f003 0308 	and.w	r3, r3, #8
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d103      	bne.n	800630a <HAL_UART_IRQHandler+0x17a>
 8006302:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006306:	2b00      	cmp	r3, #0
 8006308:	d04f      	beq.n	80063aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 fc38 	bl	8006b80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800631a:	2b40      	cmp	r3, #64	@ 0x40
 800631c:	d141      	bne.n	80063a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	3314      	adds	r3, #20
 8006324:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006328:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800632c:	e853 3f00 	ldrex	r3, [r3]
 8006330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006334:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006338:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800633c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	3314      	adds	r3, #20
 8006346:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800634a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800634e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006352:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006356:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800635a:	e841 2300 	strex	r3, r2, [r1]
 800635e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1d9      	bne.n	800631e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800636e:	2b00      	cmp	r3, #0
 8006370:	d013      	beq.n	800639a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006376:	4a8a      	ldr	r2, [pc, #552]	@ (80065a0 <HAL_UART_IRQHandler+0x410>)
 8006378:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800637e:	4618      	mov	r0, r3
 8006380:	f7fc f8d0 	bl	8002524 <HAL_DMA_Abort_IT>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d016      	beq.n	80063b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006394:	4610      	mov	r0, r2
 8006396:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006398:	e00e      	b.n	80063b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 f9c0 	bl	8006720 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a0:	e00a      	b.n	80063b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f9bc 	bl	8006720 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a8:	e006      	b.n	80063b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f9b8 	bl	8006720 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80063b6:	e18d      	b.n	80066d4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b8:	bf00      	nop
    return;
 80063ba:	e18b      	b.n	80066d4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	f040 8167 	bne.w	8006694 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80063c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ca:	f003 0310 	and.w	r3, r3, #16
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	f000 8160 	beq.w	8006694 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80063d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063d8:	f003 0310 	and.w	r3, r3, #16
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 8159 	beq.w	8006694 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063e2:	2300      	movs	r3, #0
 80063e4:	60bb      	str	r3, [r7, #8]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	60bb      	str	r3, [r7, #8]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	60bb      	str	r3, [r7, #8]
 80063f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006402:	2b40      	cmp	r3, #64	@ 0x40
 8006404:	f040 80ce 	bne.w	80065a4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006414:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006418:	2b00      	cmp	r3, #0
 800641a:	f000 80a9 	beq.w	8006570 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006426:	429a      	cmp	r2, r3
 8006428:	f080 80a2 	bcs.w	8006570 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006432:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006438:	69db      	ldr	r3, [r3, #28]
 800643a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800643e:	f000 8088 	beq.w	8006552 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	330c      	adds	r3, #12
 8006448:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006450:	e853 3f00 	ldrex	r3, [r3]
 8006454:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006458:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800645c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006460:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	330c      	adds	r3, #12
 800646a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800646e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006476:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800647a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800647e:	e841 2300 	strex	r3, r2, [r1]
 8006482:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006486:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1d9      	bne.n	8006442 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3314      	adds	r3, #20
 8006494:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006496:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006498:	e853 3f00 	ldrex	r3, [r3]
 800649c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800649e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80064a0:	f023 0301 	bic.w	r3, r3, #1
 80064a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	3314      	adds	r3, #20
 80064ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80064b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80064b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80064ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80064be:	e841 2300 	strex	r3, r2, [r1]
 80064c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80064c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1e1      	bne.n	800648e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3314      	adds	r3, #20
 80064d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064d4:	e853 3f00 	ldrex	r3, [r3]
 80064d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80064da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3314      	adds	r3, #20
 80064ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80064ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80064f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80064f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80064f6:	e841 2300 	strex	r3, r2, [r1]
 80064fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80064fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1e3      	bne.n	80064ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	330c      	adds	r3, #12
 8006516:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006518:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800651a:	e853 3f00 	ldrex	r3, [r3]
 800651e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006520:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006522:	f023 0310 	bic.w	r3, r3, #16
 8006526:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	330c      	adds	r3, #12
 8006530:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006534:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006536:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006538:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800653a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800653c:	e841 2300 	strex	r3, r2, [r1]
 8006540:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006542:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1e3      	bne.n	8006510 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800654c:	4618      	mov	r0, r3
 800654e:	f7fb ff79 	bl	8002444 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2202      	movs	r2, #2
 8006556:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006560:	b29b      	uxth	r3, r3
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	b29b      	uxth	r3, r3
 8006566:	4619      	mov	r1, r3
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f004 ff47 	bl	800b3fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800656e:	e0b3      	b.n	80066d8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006574:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006578:	429a      	cmp	r2, r3
 800657a:	f040 80ad 	bne.w	80066d8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006582:	69db      	ldr	r3, [r3, #28]
 8006584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006588:	f040 80a6 	bne.w	80066d8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006596:	4619      	mov	r1, r3
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f004 ff2f 	bl	800b3fc <HAL_UARTEx_RxEventCallback>
      return;
 800659e:	e09b      	b.n	80066d8 <HAL_UART_IRQHandler+0x548>
 80065a0:	08006c47 	.word	0x08006c47
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	1ad3      	subs	r3, r2, r3
 80065b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f000 808e 	beq.w	80066dc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80065c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 8089 	beq.w	80066dc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	330c      	adds	r3, #12
 80065d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d4:	e853 3f00 	ldrex	r3, [r3]
 80065d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	330c      	adds	r3, #12
 80065ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80065ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80065f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e3      	bne.n	80065ca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	3314      	adds	r3, #20
 8006608:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	623b      	str	r3, [r7, #32]
   return(result);
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	f023 0301 	bic.w	r3, r3, #1
 8006618:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3314      	adds	r3, #20
 8006622:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006626:	633a      	str	r2, [r7, #48]	@ 0x30
 8006628:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800662c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800662e:	e841 2300 	strex	r3, r2, [r1]
 8006632:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1e3      	bne.n	8006602 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2220      	movs	r2, #32
 800663e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	330c      	adds	r3, #12
 800664e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	e853 3f00 	ldrex	r3, [r3]
 8006656:	60fb      	str	r3, [r7, #12]
   return(result);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f023 0310 	bic.w	r3, r3, #16
 800665e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	330c      	adds	r3, #12
 8006668:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800666c:	61fa      	str	r2, [r7, #28]
 800666e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006670:	69b9      	ldr	r1, [r7, #24]
 8006672:	69fa      	ldr	r2, [r7, #28]
 8006674:	e841 2300 	strex	r3, r2, [r1]
 8006678:	617b      	str	r3, [r7, #20]
   return(result);
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e3      	bne.n	8006648 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2202      	movs	r2, #2
 8006684:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006686:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800668a:	4619      	mov	r1, r3
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f004 feb5 	bl	800b3fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006692:	e023      	b.n	80066dc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669c:	2b00      	cmp	r3, #0
 800669e:	d009      	beq.n	80066b4 <HAL_UART_IRQHandler+0x524>
 80066a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d003      	beq.n	80066b4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f000 fadb 	bl	8006c68 <UART_Transmit_IT>
    return;
 80066b2:	e014      	b.n	80066de <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80066b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00e      	beq.n	80066de <HAL_UART_IRQHandler+0x54e>
 80066c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d008      	beq.n	80066de <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 fb1b 	bl	8006d08 <UART_EndTransmit_IT>
    return;
 80066d2:	e004      	b.n	80066de <HAL_UART_IRQHandler+0x54e>
    return;
 80066d4:	bf00      	nop
 80066d6:	e002      	b.n	80066de <HAL_UART_IRQHandler+0x54e>
      return;
 80066d8:	bf00      	nop
 80066da:	e000      	b.n	80066de <HAL_UART_IRQHandler+0x54e>
      return;
 80066dc:	bf00      	nop
  }
}
 80066de:	37e8      	adds	r7, #232	@ 0xe8
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b09c      	sub	sp, #112	@ 0x70
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006740:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800674c:	2b00      	cmp	r3, #0
 800674e:	d172      	bne.n	8006836 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006750:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006752:	2200      	movs	r2, #0
 8006754:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	330c      	adds	r3, #12
 800675c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800676c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800676e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	330c      	adds	r3, #12
 8006774:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006776:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006778:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800677c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006784:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e5      	bne.n	8006756 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3314      	adds	r3, #20
 8006790:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006794:	e853 3f00 	ldrex	r3, [r3]
 8006798:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800679a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800679c:	f023 0301 	bic.w	r3, r3, #1
 80067a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80067a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	3314      	adds	r3, #20
 80067a8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80067aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80067ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067b2:	e841 2300 	strex	r3, r2, [r1]
 80067b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1e5      	bne.n	800678a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3314      	adds	r3, #20
 80067c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	623b      	str	r3, [r7, #32]
   return(result);
 80067ce:	6a3b      	ldr	r3, [r7, #32]
 80067d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80067d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	3314      	adds	r3, #20
 80067dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80067de:	633a      	str	r2, [r7, #48]	@ 0x30
 80067e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067e6:	e841 2300 	strex	r3, r2, [r1]
 80067ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d1e5      	bne.n	80067be <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80067f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d119      	bne.n	8006836 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006802:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	330c      	adds	r3, #12
 8006808:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	e853 3f00 	ldrex	r3, [r3]
 8006810:	60fb      	str	r3, [r7, #12]
   return(result);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f023 0310 	bic.w	r3, r3, #16
 8006818:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800681a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	330c      	adds	r3, #12
 8006820:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006822:	61fa      	str	r2, [r7, #28]
 8006824:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	69b9      	ldr	r1, [r7, #24]
 8006828:	69fa      	ldr	r2, [r7, #28]
 800682a:	e841 2300 	strex	r3, r2, [r1]
 800682e:	617b      	str	r3, [r7, #20]
   return(result);
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1e5      	bne.n	8006802 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006836:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006838:	2200      	movs	r2, #0
 800683a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800683c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800683e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006840:	2b01      	cmp	r3, #1
 8006842:	d106      	bne.n	8006852 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006846:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006848:	4619      	mov	r1, r3
 800684a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800684c:	f004 fdd6 	bl	800b3fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006850:	e002      	b.n	8006858 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006852:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006854:	f7ff ff50 	bl	80066f8 <HAL_UART_RxCpltCallback>
}
 8006858:	bf00      	nop
 800685a:	3770      	adds	r7, #112	@ 0x70
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2201      	movs	r2, #1
 8006872:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006878:	2b01      	cmp	r3, #1
 800687a:	d108      	bne.n	800688e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006880:	085b      	lsrs	r3, r3, #1
 8006882:	b29b      	uxth	r3, r3
 8006884:	4619      	mov	r1, r3
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f004 fdb8 	bl	800b3fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800688c:	e002      	b.n	8006894 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f7ff ff3c 	bl	800670c <HAL_UART_RxHalfCpltCallback>
}
 8006894:	bf00      	nop
 8006896:	3710      	adds	r7, #16
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}

0800689c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80068a4:	2300      	movs	r3, #0
 80068a6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ac:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068b8:	2b80      	cmp	r3, #128	@ 0x80
 80068ba:	bf0c      	ite	eq
 80068bc:	2301      	moveq	r3, #1
 80068be:	2300      	movne	r3, #0
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b21      	cmp	r3, #33	@ 0x21
 80068ce:	d108      	bne.n	80068e2 <UART_DMAError+0x46>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d005      	beq.n	80068e2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	2200      	movs	r2, #0
 80068da:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80068dc:	68b8      	ldr	r0, [r7, #8]
 80068de:	f000 f927 	bl	8006b30 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ec:	2b40      	cmp	r3, #64	@ 0x40
 80068ee:	bf0c      	ite	eq
 80068f0:	2301      	moveq	r3, #1
 80068f2:	2300      	movne	r3, #0
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b22      	cmp	r3, #34	@ 0x22
 8006902:	d108      	bne.n	8006916 <UART_DMAError+0x7a>
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d005      	beq.n	8006916 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	2200      	movs	r2, #0
 800690e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006910:	68b8      	ldr	r0, [r7, #8]
 8006912:	f000 f935 	bl	8006b80 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800691a:	f043 0210 	orr.w	r2, r3, #16
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006922:	68b8      	ldr	r0, [r7, #8]
 8006924:	f7ff fefc 	bl	8006720 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006928:	bf00      	nop
 800692a:	3710      	adds	r7, #16
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	603b      	str	r3, [r7, #0]
 800693c:	4613      	mov	r3, r2
 800693e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006940:	e03b      	b.n	80069ba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006948:	d037      	beq.n	80069ba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800694a:	f7fb fb33 	bl	8001fb4 <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	6a3a      	ldr	r2, [r7, #32]
 8006956:	429a      	cmp	r2, r3
 8006958:	d302      	bcc.n	8006960 <UART_WaitOnFlagUntilTimeout+0x30>
 800695a:	6a3b      	ldr	r3, [r7, #32]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d101      	bne.n	8006964 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	e03a      	b.n	80069da <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b00      	cmp	r3, #0
 8006970:	d023      	beq.n	80069ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	2b80      	cmp	r3, #128	@ 0x80
 8006976:	d020      	beq.n	80069ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b40      	cmp	r3, #64	@ 0x40
 800697c:	d01d      	beq.n	80069ba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0308 	and.w	r3, r3, #8
 8006988:	2b08      	cmp	r3, #8
 800698a:	d116      	bne.n	80069ba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800698c:	2300      	movs	r3, #0
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	617b      	str	r3, [r7, #20]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	617b      	str	r3, [r7, #20]
 80069a0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f000 f8ec 	bl	8006b80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2208      	movs	r2, #8
 80069ac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e00f      	b.n	80069da <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	4013      	ands	r3, r2
 80069c4:	68ba      	ldr	r2, [r7, #8]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	bf0c      	ite	eq
 80069ca:	2301      	moveq	r3, #1
 80069cc:	2300      	movne	r3, #0
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	461a      	mov	r2, r3
 80069d2:	79fb      	ldrb	r3, [r7, #7]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d0b4      	beq.n	8006942 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3718      	adds	r7, #24
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
	...

080069e4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b098      	sub	sp, #96	@ 0x60
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	4613      	mov	r3, r2
 80069f0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80069f2:	68ba      	ldr	r2, [r7, #8]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	88fa      	ldrh	r2, [r7, #6]
 80069fc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2222      	movs	r2, #34	@ 0x22
 8006a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a10:	4a44      	ldr	r2, [pc, #272]	@ (8006b24 <UART_Start_Receive_DMA+0x140>)
 8006a12:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a18:	4a43      	ldr	r2, [pc, #268]	@ (8006b28 <UART_Start_Receive_DMA+0x144>)
 8006a1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a20:	4a42      	ldr	r2, [pc, #264]	@ (8006b2c <UART_Start_Receive_DMA+0x148>)
 8006a22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a28:	2200      	movs	r2, #0
 8006a2a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006a2c:	f107 0308 	add.w	r3, r7, #8
 8006a30:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	88fb      	ldrh	r3, [r7, #6]
 8006a44:	f7fb fca6 	bl	8002394 <HAL_DMA_Start_IT>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d008      	beq.n	8006a60 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2210      	movs	r2, #16
 8006a52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2220      	movs	r2, #32
 8006a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e05d      	b.n	8006b1c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006a60:	2300      	movs	r3, #0
 8006a62:	613b      	str	r3, [r7, #16]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	613b      	str	r3, [r7, #16]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	613b      	str	r3, [r7, #16]
 8006a74:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d019      	beq.n	8006ab2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	330c      	adds	r3, #12
 8006a84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	330c      	adds	r3, #12
 8006a9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a9e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006aa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006aa6:	e841 2300 	strex	r3, r2, [r1]
 8006aaa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006aac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1e5      	bne.n	8006a7e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	3314      	adds	r3, #20
 8006ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac4:	f043 0301 	orr.w	r3, r3, #1
 8006ac8:	657b      	str	r3, [r7, #84]	@ 0x54
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	3314      	adds	r3, #20
 8006ad0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006ad2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006ad4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006ad8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006ada:	e841 2300 	strex	r3, r2, [r1]
 8006ade:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1e5      	bne.n	8006ab2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3314      	adds	r3, #20
 8006aec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	e853 3f00 	ldrex	r3, [r3]
 8006af4:	617b      	str	r3, [r7, #20]
   return(result);
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006afc:	653b      	str	r3, [r7, #80]	@ 0x50
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3314      	adds	r3, #20
 8006b04:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006b06:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0a:	6a39      	ldr	r1, [r7, #32]
 8006b0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b0e:	e841 2300 	strex	r3, r2, [r1]
 8006b12:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b14:	69fb      	ldr	r3, [r7, #28]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1e5      	bne.n	8006ae6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3760      	adds	r7, #96	@ 0x60
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	08006735 	.word	0x08006735
 8006b28:	08006861 	.word	0x08006861
 8006b2c:	0800689d 	.word	0x0800689d

08006b30 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b089      	sub	sp, #36	@ 0x24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	330c      	adds	r3, #12
 8006b3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006b4e:	61fb      	str	r3, [r7, #28]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	330c      	adds	r3, #12
 8006b56:	69fa      	ldr	r2, [r7, #28]
 8006b58:	61ba      	str	r2, [r7, #24]
 8006b5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5c:	6979      	ldr	r1, [r7, #20]
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	613b      	str	r3, [r7, #16]
   return(result);
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e5      	bne.n	8006b38 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006b74:	bf00      	nop
 8006b76:	3724      	adds	r7, #36	@ 0x24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b095      	sub	sp, #84	@ 0x54
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	330c      	adds	r3, #12
 8006b8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b92:	e853 3f00 	ldrex	r3, [r3]
 8006b96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	330c      	adds	r3, #12
 8006ba6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ba8:	643a      	str	r2, [r7, #64]	@ 0x40
 8006baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006bae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006bb0:	e841 2300 	strex	r3, r2, [r1]
 8006bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1e5      	bne.n	8006b88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	3314      	adds	r3, #20
 8006bc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	e853 3f00 	ldrex	r3, [r3]
 8006bca:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	f023 0301 	bic.w	r3, r3, #1
 8006bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	3314      	adds	r3, #20
 8006bda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006be2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006be4:	e841 2300 	strex	r3, r2, [r1]
 8006be8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e5      	bne.n	8006bbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d119      	bne.n	8006c2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	330c      	adds	r3, #12
 8006bfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	e853 3f00 	ldrex	r3, [r3]
 8006c06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	f023 0310 	bic.w	r3, r3, #16
 8006c0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	330c      	adds	r3, #12
 8006c16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c18:	61ba      	str	r2, [r7, #24]
 8006c1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1c:	6979      	ldr	r1, [r7, #20]
 8006c1e:	69ba      	ldr	r2, [r7, #24]
 8006c20:	e841 2300 	strex	r3, r2, [r1]
 8006c24:	613b      	str	r3, [r7, #16]
   return(result);
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1e5      	bne.n	8006bf8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006c3a:	bf00      	nop
 8006c3c:	3754      	adds	r7, #84	@ 0x54
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr

08006c46 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b084      	sub	sp, #16
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f7ff fd60 	bl	8006720 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c60:	bf00      	nop
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b21      	cmp	r3, #33	@ 0x21
 8006c7a:	d13e      	bne.n	8006cfa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c84:	d114      	bne.n	8006cb0 <UART_Transmit_IT+0x48>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d110      	bne.n	8006cb0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	881b      	ldrh	r3, [r3, #0]
 8006c98:	461a      	mov	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ca2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a1b      	ldr	r3, [r3, #32]
 8006ca8:	1c9a      	adds	r2, r3, #2
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	621a      	str	r2, [r3, #32]
 8006cae:	e008      	b.n	8006cc2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6a1b      	ldr	r3, [r3, #32]
 8006cb4:	1c59      	adds	r1, r3, #1
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	6211      	str	r1, [r2, #32]
 8006cba:	781a      	ldrb	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	4619      	mov	r1, r3
 8006cd0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10f      	bne.n	8006cf6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68da      	ldr	r2, [r3, #12]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ce4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68da      	ldr	r2, [r3, #12]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cf4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	e000      	b.n	8006cfc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006cfa:	2302      	movs	r3, #2
  }
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3714      	adds	r7, #20
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68da      	ldr	r2, [r3, #12]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d1e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7ff fcdb 	bl	80066e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3708      	adds	r7, #8
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b08c      	sub	sp, #48	@ 0x30
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006d40:	2300      	movs	r3, #0
 8006d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006d44:	2300      	movs	r3, #0
 8006d46:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	2b22      	cmp	r3, #34	@ 0x22
 8006d52:	f040 80aa 	bne.w	8006eaa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d5e:	d115      	bne.n	8006d8c <UART_Receive_IT+0x54>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	691b      	ldr	r3, [r3, #16]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d111      	bne.n	8006d8c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d7e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d84:	1c9a      	adds	r2, r3, #2
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d8a:	e024      	b.n	8006dd6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d9a:	d007      	beq.n	8006dac <UART_Receive_IT+0x74>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10a      	bne.n	8006dba <UART_Receive_IT+0x82>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d106      	bne.n	8006dba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db6:	701a      	strb	r2, [r3, #0]
 8006db8:	e008      	b.n	8006dcc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dc6:	b2da      	uxtb	r2, r3
 8006dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd0:	1c5a      	adds	r2, r3, #1
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	4619      	mov	r1, r3
 8006de4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d15d      	bne.n	8006ea6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0220 	bic.w	r2, r2, #32
 8006df8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68da      	ldr	r2, [r3, #12]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	695a      	ldr	r2, [r3, #20]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0201 	bic.w	r2, r2, #1
 8006e18:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2220      	movs	r2, #32
 8006e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2200      	movs	r2, #0
 8006e26:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d135      	bne.n	8006e9c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	330c      	adds	r3, #12
 8006e3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	e853 3f00 	ldrex	r3, [r3]
 8006e44:	613b      	str	r3, [r7, #16]
   return(result);
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	f023 0310 	bic.w	r3, r3, #16
 8006e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	330c      	adds	r3, #12
 8006e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e56:	623a      	str	r2, [r7, #32]
 8006e58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5a:	69f9      	ldr	r1, [r7, #28]
 8006e5c:	6a3a      	ldr	r2, [r7, #32]
 8006e5e:	e841 2300 	strex	r3, r2, [r1]
 8006e62:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d1e5      	bne.n	8006e36 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0310 	and.w	r3, r3, #16
 8006e74:	2b10      	cmp	r3, #16
 8006e76:	d10a      	bne.n	8006e8e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e78:	2300      	movs	r3, #0
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	60fb      	str	r3, [r7, #12]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	60fb      	str	r3, [r7, #12]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e92:	4619      	mov	r1, r3
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f004 fab1 	bl	800b3fc <HAL_UARTEx_RxEventCallback>
 8006e9a:	e002      	b.n	8006ea2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f7ff fc2b 	bl	80066f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	e002      	b.n	8006eac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	e000      	b.n	8006eac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006eaa:	2302      	movs	r3, #2
  }
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3730      	adds	r7, #48	@ 0x30
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006eb8:	b0c0      	sub	sp, #256	@ 0x100
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed0:	68d9      	ldr	r1, [r3, #12]
 8006ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	ea40 0301 	orr.w	r3, r0, r1
 8006edc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	431a      	orrs	r2, r3
 8006eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	431a      	orrs	r2, r3
 8006ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f0c:	f021 010c 	bic.w	r1, r1, #12
 8006f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f1a:	430b      	orrs	r3, r1
 8006f1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f2e:	6999      	ldr	r1, [r3, #24]
 8006f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	ea40 0301 	orr.w	r3, r0, r1
 8006f3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	4b8f      	ldr	r3, [pc, #572]	@ (8007180 <UART_SetConfig+0x2cc>)
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d005      	beq.n	8006f54 <UART_SetConfig+0xa0>
 8006f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8007184 <UART_SetConfig+0x2d0>)
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d104      	bne.n	8006f5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f54:	f7fd fe16 	bl	8004b84 <HAL_RCC_GetPCLK2Freq>
 8006f58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006f5c:	e003      	b.n	8006f66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f5e:	f7fd fdfd 	bl	8004b5c <HAL_RCC_GetPCLK1Freq>
 8006f62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f6a:	69db      	ldr	r3, [r3, #28]
 8006f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f70:	f040 810c 	bne.w	800718c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f86:	4622      	mov	r2, r4
 8006f88:	462b      	mov	r3, r5
 8006f8a:	1891      	adds	r1, r2, r2
 8006f8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006f8e:	415b      	adcs	r3, r3
 8006f90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006f96:	4621      	mov	r1, r4
 8006f98:	eb12 0801 	adds.w	r8, r2, r1
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	eb43 0901 	adc.w	r9, r3, r1
 8006fa2:	f04f 0200 	mov.w	r2, #0
 8006fa6:	f04f 0300 	mov.w	r3, #0
 8006faa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006fae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006fb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fb6:	4690      	mov	r8, r2
 8006fb8:	4699      	mov	r9, r3
 8006fba:	4623      	mov	r3, r4
 8006fbc:	eb18 0303 	adds.w	r3, r8, r3
 8006fc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fc4:	462b      	mov	r3, r5
 8006fc6:	eb49 0303 	adc.w	r3, r9, r3
 8006fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006fda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006fde:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	18db      	adds	r3, r3, r3
 8006fe6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fe8:	4613      	mov	r3, r2
 8006fea:	eb42 0303 	adc.w	r3, r2, r3
 8006fee:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ff0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ff4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ff8:	f7f9 f8e6 	bl	80001c8 <__aeabi_uldivmod>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	460b      	mov	r3, r1
 8007000:	4b61      	ldr	r3, [pc, #388]	@ (8007188 <UART_SetConfig+0x2d4>)
 8007002:	fba3 2302 	umull	r2, r3, r3, r2
 8007006:	095b      	lsrs	r3, r3, #5
 8007008:	011c      	lsls	r4, r3, #4
 800700a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800700e:	2200      	movs	r2, #0
 8007010:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007014:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007018:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800701c:	4642      	mov	r2, r8
 800701e:	464b      	mov	r3, r9
 8007020:	1891      	adds	r1, r2, r2
 8007022:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007024:	415b      	adcs	r3, r3
 8007026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007028:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800702c:	4641      	mov	r1, r8
 800702e:	eb12 0a01 	adds.w	sl, r2, r1
 8007032:	4649      	mov	r1, r9
 8007034:	eb43 0b01 	adc.w	fp, r3, r1
 8007038:	f04f 0200 	mov.w	r2, #0
 800703c:	f04f 0300 	mov.w	r3, #0
 8007040:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007044:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007048:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800704c:	4692      	mov	sl, r2
 800704e:	469b      	mov	fp, r3
 8007050:	4643      	mov	r3, r8
 8007052:	eb1a 0303 	adds.w	r3, sl, r3
 8007056:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800705a:	464b      	mov	r3, r9
 800705c:	eb4b 0303 	adc.w	r3, fp, r3
 8007060:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007070:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007074:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007078:	460b      	mov	r3, r1
 800707a:	18db      	adds	r3, r3, r3
 800707c:	643b      	str	r3, [r7, #64]	@ 0x40
 800707e:	4613      	mov	r3, r2
 8007080:	eb42 0303 	adc.w	r3, r2, r3
 8007084:	647b      	str	r3, [r7, #68]	@ 0x44
 8007086:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800708a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800708e:	f7f9 f89b 	bl	80001c8 <__aeabi_uldivmod>
 8007092:	4602      	mov	r2, r0
 8007094:	460b      	mov	r3, r1
 8007096:	4611      	mov	r1, r2
 8007098:	4b3b      	ldr	r3, [pc, #236]	@ (8007188 <UART_SetConfig+0x2d4>)
 800709a:	fba3 2301 	umull	r2, r3, r3, r1
 800709e:	095b      	lsrs	r3, r3, #5
 80070a0:	2264      	movs	r2, #100	@ 0x64
 80070a2:	fb02 f303 	mul.w	r3, r2, r3
 80070a6:	1acb      	subs	r3, r1, r3
 80070a8:	00db      	lsls	r3, r3, #3
 80070aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80070ae:	4b36      	ldr	r3, [pc, #216]	@ (8007188 <UART_SetConfig+0x2d4>)
 80070b0:	fba3 2302 	umull	r2, r3, r3, r2
 80070b4:	095b      	lsrs	r3, r3, #5
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80070bc:	441c      	add	r4, r3
 80070be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070c2:	2200      	movs	r2, #0
 80070c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80070cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80070d0:	4642      	mov	r2, r8
 80070d2:	464b      	mov	r3, r9
 80070d4:	1891      	adds	r1, r2, r2
 80070d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80070d8:	415b      	adcs	r3, r3
 80070da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80070e0:	4641      	mov	r1, r8
 80070e2:	1851      	adds	r1, r2, r1
 80070e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80070e6:	4649      	mov	r1, r9
 80070e8:	414b      	adcs	r3, r1
 80070ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ec:	f04f 0200 	mov.w	r2, #0
 80070f0:	f04f 0300 	mov.w	r3, #0
 80070f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80070f8:	4659      	mov	r1, fp
 80070fa:	00cb      	lsls	r3, r1, #3
 80070fc:	4651      	mov	r1, sl
 80070fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007102:	4651      	mov	r1, sl
 8007104:	00ca      	lsls	r2, r1, #3
 8007106:	4610      	mov	r0, r2
 8007108:	4619      	mov	r1, r3
 800710a:	4603      	mov	r3, r0
 800710c:	4642      	mov	r2, r8
 800710e:	189b      	adds	r3, r3, r2
 8007110:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007114:	464b      	mov	r3, r9
 8007116:	460a      	mov	r2, r1
 8007118:	eb42 0303 	adc.w	r3, r2, r3
 800711c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800712c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007130:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007134:	460b      	mov	r3, r1
 8007136:	18db      	adds	r3, r3, r3
 8007138:	62bb      	str	r3, [r7, #40]	@ 0x28
 800713a:	4613      	mov	r3, r2
 800713c:	eb42 0303 	adc.w	r3, r2, r3
 8007140:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007142:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007146:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800714a:	f7f9 f83d 	bl	80001c8 <__aeabi_uldivmod>
 800714e:	4602      	mov	r2, r0
 8007150:	460b      	mov	r3, r1
 8007152:	4b0d      	ldr	r3, [pc, #52]	@ (8007188 <UART_SetConfig+0x2d4>)
 8007154:	fba3 1302 	umull	r1, r3, r3, r2
 8007158:	095b      	lsrs	r3, r3, #5
 800715a:	2164      	movs	r1, #100	@ 0x64
 800715c:	fb01 f303 	mul.w	r3, r1, r3
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	3332      	adds	r3, #50	@ 0x32
 8007166:	4a08      	ldr	r2, [pc, #32]	@ (8007188 <UART_SetConfig+0x2d4>)
 8007168:	fba2 2303 	umull	r2, r3, r2, r3
 800716c:	095b      	lsrs	r3, r3, #5
 800716e:	f003 0207 	and.w	r2, r3, #7
 8007172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4422      	add	r2, r4
 800717a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800717c:	e106      	b.n	800738c <UART_SetConfig+0x4d8>
 800717e:	bf00      	nop
 8007180:	40011000 	.word	0x40011000
 8007184:	40011400 	.word	0x40011400
 8007188:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800718c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007190:	2200      	movs	r2, #0
 8007192:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007196:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800719a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800719e:	4642      	mov	r2, r8
 80071a0:	464b      	mov	r3, r9
 80071a2:	1891      	adds	r1, r2, r2
 80071a4:	6239      	str	r1, [r7, #32]
 80071a6:	415b      	adcs	r3, r3
 80071a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80071aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80071ae:	4641      	mov	r1, r8
 80071b0:	1854      	adds	r4, r2, r1
 80071b2:	4649      	mov	r1, r9
 80071b4:	eb43 0501 	adc.w	r5, r3, r1
 80071b8:	f04f 0200 	mov.w	r2, #0
 80071bc:	f04f 0300 	mov.w	r3, #0
 80071c0:	00eb      	lsls	r3, r5, #3
 80071c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071c6:	00e2      	lsls	r2, r4, #3
 80071c8:	4614      	mov	r4, r2
 80071ca:	461d      	mov	r5, r3
 80071cc:	4643      	mov	r3, r8
 80071ce:	18e3      	adds	r3, r4, r3
 80071d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80071d4:	464b      	mov	r3, r9
 80071d6:	eb45 0303 	adc.w	r3, r5, r3
 80071da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80071de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80071ee:	f04f 0200 	mov.w	r2, #0
 80071f2:	f04f 0300 	mov.w	r3, #0
 80071f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80071fa:	4629      	mov	r1, r5
 80071fc:	008b      	lsls	r3, r1, #2
 80071fe:	4621      	mov	r1, r4
 8007200:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007204:	4621      	mov	r1, r4
 8007206:	008a      	lsls	r2, r1, #2
 8007208:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800720c:	f7f8 ffdc 	bl	80001c8 <__aeabi_uldivmod>
 8007210:	4602      	mov	r2, r0
 8007212:	460b      	mov	r3, r1
 8007214:	4b60      	ldr	r3, [pc, #384]	@ (8007398 <UART_SetConfig+0x4e4>)
 8007216:	fba3 2302 	umull	r2, r3, r3, r2
 800721a:	095b      	lsrs	r3, r3, #5
 800721c:	011c      	lsls	r4, r3, #4
 800721e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007222:	2200      	movs	r2, #0
 8007224:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007228:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800722c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007230:	4642      	mov	r2, r8
 8007232:	464b      	mov	r3, r9
 8007234:	1891      	adds	r1, r2, r2
 8007236:	61b9      	str	r1, [r7, #24]
 8007238:	415b      	adcs	r3, r3
 800723a:	61fb      	str	r3, [r7, #28]
 800723c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007240:	4641      	mov	r1, r8
 8007242:	1851      	adds	r1, r2, r1
 8007244:	6139      	str	r1, [r7, #16]
 8007246:	4649      	mov	r1, r9
 8007248:	414b      	adcs	r3, r1
 800724a:	617b      	str	r3, [r7, #20]
 800724c:	f04f 0200 	mov.w	r2, #0
 8007250:	f04f 0300 	mov.w	r3, #0
 8007254:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007258:	4659      	mov	r1, fp
 800725a:	00cb      	lsls	r3, r1, #3
 800725c:	4651      	mov	r1, sl
 800725e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007262:	4651      	mov	r1, sl
 8007264:	00ca      	lsls	r2, r1, #3
 8007266:	4610      	mov	r0, r2
 8007268:	4619      	mov	r1, r3
 800726a:	4603      	mov	r3, r0
 800726c:	4642      	mov	r2, r8
 800726e:	189b      	adds	r3, r3, r2
 8007270:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007274:	464b      	mov	r3, r9
 8007276:	460a      	mov	r2, r1
 8007278:	eb42 0303 	adc.w	r3, r2, r3
 800727c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	67bb      	str	r3, [r7, #120]	@ 0x78
 800728a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800728c:	f04f 0200 	mov.w	r2, #0
 8007290:	f04f 0300 	mov.w	r3, #0
 8007294:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007298:	4649      	mov	r1, r9
 800729a:	008b      	lsls	r3, r1, #2
 800729c:	4641      	mov	r1, r8
 800729e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072a2:	4641      	mov	r1, r8
 80072a4:	008a      	lsls	r2, r1, #2
 80072a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80072aa:	f7f8 ff8d 	bl	80001c8 <__aeabi_uldivmod>
 80072ae:	4602      	mov	r2, r0
 80072b0:	460b      	mov	r3, r1
 80072b2:	4611      	mov	r1, r2
 80072b4:	4b38      	ldr	r3, [pc, #224]	@ (8007398 <UART_SetConfig+0x4e4>)
 80072b6:	fba3 2301 	umull	r2, r3, r3, r1
 80072ba:	095b      	lsrs	r3, r3, #5
 80072bc:	2264      	movs	r2, #100	@ 0x64
 80072be:	fb02 f303 	mul.w	r3, r2, r3
 80072c2:	1acb      	subs	r3, r1, r3
 80072c4:	011b      	lsls	r3, r3, #4
 80072c6:	3332      	adds	r3, #50	@ 0x32
 80072c8:	4a33      	ldr	r2, [pc, #204]	@ (8007398 <UART_SetConfig+0x4e4>)
 80072ca:	fba2 2303 	umull	r2, r3, r2, r3
 80072ce:	095b      	lsrs	r3, r3, #5
 80072d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072d4:	441c      	add	r4, r3
 80072d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072da:	2200      	movs	r2, #0
 80072dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80072de:	677a      	str	r2, [r7, #116]	@ 0x74
 80072e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80072e4:	4642      	mov	r2, r8
 80072e6:	464b      	mov	r3, r9
 80072e8:	1891      	adds	r1, r2, r2
 80072ea:	60b9      	str	r1, [r7, #8]
 80072ec:	415b      	adcs	r3, r3
 80072ee:	60fb      	str	r3, [r7, #12]
 80072f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072f4:	4641      	mov	r1, r8
 80072f6:	1851      	adds	r1, r2, r1
 80072f8:	6039      	str	r1, [r7, #0]
 80072fa:	4649      	mov	r1, r9
 80072fc:	414b      	adcs	r3, r1
 80072fe:	607b      	str	r3, [r7, #4]
 8007300:	f04f 0200 	mov.w	r2, #0
 8007304:	f04f 0300 	mov.w	r3, #0
 8007308:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800730c:	4659      	mov	r1, fp
 800730e:	00cb      	lsls	r3, r1, #3
 8007310:	4651      	mov	r1, sl
 8007312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007316:	4651      	mov	r1, sl
 8007318:	00ca      	lsls	r2, r1, #3
 800731a:	4610      	mov	r0, r2
 800731c:	4619      	mov	r1, r3
 800731e:	4603      	mov	r3, r0
 8007320:	4642      	mov	r2, r8
 8007322:	189b      	adds	r3, r3, r2
 8007324:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007326:	464b      	mov	r3, r9
 8007328:	460a      	mov	r2, r1
 800732a:	eb42 0303 	adc.w	r3, r2, r3
 800732e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	663b      	str	r3, [r7, #96]	@ 0x60
 800733a:	667a      	str	r2, [r7, #100]	@ 0x64
 800733c:	f04f 0200 	mov.w	r2, #0
 8007340:	f04f 0300 	mov.w	r3, #0
 8007344:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007348:	4649      	mov	r1, r9
 800734a:	008b      	lsls	r3, r1, #2
 800734c:	4641      	mov	r1, r8
 800734e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007352:	4641      	mov	r1, r8
 8007354:	008a      	lsls	r2, r1, #2
 8007356:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800735a:	f7f8 ff35 	bl	80001c8 <__aeabi_uldivmod>
 800735e:	4602      	mov	r2, r0
 8007360:	460b      	mov	r3, r1
 8007362:	4b0d      	ldr	r3, [pc, #52]	@ (8007398 <UART_SetConfig+0x4e4>)
 8007364:	fba3 1302 	umull	r1, r3, r3, r2
 8007368:	095b      	lsrs	r3, r3, #5
 800736a:	2164      	movs	r1, #100	@ 0x64
 800736c:	fb01 f303 	mul.w	r3, r1, r3
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	011b      	lsls	r3, r3, #4
 8007374:	3332      	adds	r3, #50	@ 0x32
 8007376:	4a08      	ldr	r2, [pc, #32]	@ (8007398 <UART_SetConfig+0x4e4>)
 8007378:	fba2 2303 	umull	r2, r3, r2, r3
 800737c:	095b      	lsrs	r3, r3, #5
 800737e:	f003 020f 	and.w	r2, r3, #15
 8007382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4422      	add	r2, r4
 800738a:	609a      	str	r2, [r3, #8]
}
 800738c:	bf00      	nop
 800738e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007392:	46bd      	mov	sp, r7
 8007394:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007398:	51eb851f 	.word	0x51eb851f

0800739c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800739c:	b084      	sub	sp, #16
 800739e:	b580      	push	{r7, lr}
 80073a0:	b084      	sub	sp, #16
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
 80073a6:	f107 001c 	add.w	r0, r7, #28
 80073aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80073ae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d123      	bne.n	80073fe <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80073ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80073de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d105      	bne.n	80073f2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f001 fae8 	bl	80089c8 <USB_CoreReset>
 80073f8:	4603      	mov	r3, r0
 80073fa:	73fb      	strb	r3, [r7, #15]
 80073fc:	e01b      	b.n	8007436 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f001 fadc 	bl	80089c8 <USB_CoreReset>
 8007410:	4603      	mov	r3, r0
 8007412:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007414:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007418:	2b00      	cmp	r3, #0
 800741a:	d106      	bne.n	800742a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007420:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	639a      	str	r2, [r3, #56]	@ 0x38
 8007428:	e005      	b.n	8007436 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007436:	7fbb      	ldrb	r3, [r7, #30]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d10b      	bne.n	8007454 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	f043 0206 	orr.w	r2, r3, #6
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	f043 0220 	orr.w	r2, r3, #32
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007454:	7bfb      	ldrb	r3, [r7, #15]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3710      	adds	r7, #16
 800745a:	46bd      	mov	sp, r7
 800745c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007460:	b004      	add	sp, #16
 8007462:	4770      	bx	lr

08007464 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007464:	b480      	push	{r7}
 8007466:	b087      	sub	sp, #28
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	4613      	mov	r3, r2
 8007470:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007472:	79fb      	ldrb	r3, [r7, #7]
 8007474:	2b02      	cmp	r3, #2
 8007476:	d165      	bne.n	8007544 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	4a41      	ldr	r2, [pc, #260]	@ (8007580 <USB_SetTurnaroundTime+0x11c>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d906      	bls.n	800748e <USB_SetTurnaroundTime+0x2a>
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	4a40      	ldr	r2, [pc, #256]	@ (8007584 <USB_SetTurnaroundTime+0x120>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d202      	bcs.n	800748e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007488:	230f      	movs	r3, #15
 800748a:	617b      	str	r3, [r7, #20]
 800748c:	e062      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	4a3c      	ldr	r2, [pc, #240]	@ (8007584 <USB_SetTurnaroundTime+0x120>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d306      	bcc.n	80074a4 <USB_SetTurnaroundTime+0x40>
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	4a3b      	ldr	r2, [pc, #236]	@ (8007588 <USB_SetTurnaroundTime+0x124>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d202      	bcs.n	80074a4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800749e:	230e      	movs	r3, #14
 80074a0:	617b      	str	r3, [r7, #20]
 80074a2:	e057      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	4a38      	ldr	r2, [pc, #224]	@ (8007588 <USB_SetTurnaroundTime+0x124>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d306      	bcc.n	80074ba <USB_SetTurnaroundTime+0x56>
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	4a37      	ldr	r2, [pc, #220]	@ (800758c <USB_SetTurnaroundTime+0x128>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d202      	bcs.n	80074ba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80074b4:	230d      	movs	r3, #13
 80074b6:	617b      	str	r3, [r7, #20]
 80074b8:	e04c      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	4a33      	ldr	r2, [pc, #204]	@ (800758c <USB_SetTurnaroundTime+0x128>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d306      	bcc.n	80074d0 <USB_SetTurnaroundTime+0x6c>
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	4a32      	ldr	r2, [pc, #200]	@ (8007590 <USB_SetTurnaroundTime+0x12c>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d802      	bhi.n	80074d0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80074ca:	230c      	movs	r3, #12
 80074cc:	617b      	str	r3, [r7, #20]
 80074ce:	e041      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	4a2f      	ldr	r2, [pc, #188]	@ (8007590 <USB_SetTurnaroundTime+0x12c>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d906      	bls.n	80074e6 <USB_SetTurnaroundTime+0x82>
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	4a2e      	ldr	r2, [pc, #184]	@ (8007594 <USB_SetTurnaroundTime+0x130>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d802      	bhi.n	80074e6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80074e0:	230b      	movs	r3, #11
 80074e2:	617b      	str	r3, [r7, #20]
 80074e4:	e036      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	4a2a      	ldr	r2, [pc, #168]	@ (8007594 <USB_SetTurnaroundTime+0x130>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d906      	bls.n	80074fc <USB_SetTurnaroundTime+0x98>
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	4a29      	ldr	r2, [pc, #164]	@ (8007598 <USB_SetTurnaroundTime+0x134>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d802      	bhi.n	80074fc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80074f6:	230a      	movs	r3, #10
 80074f8:	617b      	str	r3, [r7, #20]
 80074fa:	e02b      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	4a26      	ldr	r2, [pc, #152]	@ (8007598 <USB_SetTurnaroundTime+0x134>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d906      	bls.n	8007512 <USB_SetTurnaroundTime+0xae>
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	4a25      	ldr	r2, [pc, #148]	@ (800759c <USB_SetTurnaroundTime+0x138>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d202      	bcs.n	8007512 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800750c:	2309      	movs	r3, #9
 800750e:	617b      	str	r3, [r7, #20]
 8007510:	e020      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	4a21      	ldr	r2, [pc, #132]	@ (800759c <USB_SetTurnaroundTime+0x138>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d306      	bcc.n	8007528 <USB_SetTurnaroundTime+0xc4>
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	4a20      	ldr	r2, [pc, #128]	@ (80075a0 <USB_SetTurnaroundTime+0x13c>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d802      	bhi.n	8007528 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007522:	2308      	movs	r3, #8
 8007524:	617b      	str	r3, [r7, #20]
 8007526:	e015      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	4a1d      	ldr	r2, [pc, #116]	@ (80075a0 <USB_SetTurnaroundTime+0x13c>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d906      	bls.n	800753e <USB_SetTurnaroundTime+0xda>
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	4a1c      	ldr	r2, [pc, #112]	@ (80075a4 <USB_SetTurnaroundTime+0x140>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d202      	bcs.n	800753e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007538:	2307      	movs	r3, #7
 800753a:	617b      	str	r3, [r7, #20]
 800753c:	e00a      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800753e:	2306      	movs	r3, #6
 8007540:	617b      	str	r3, [r7, #20]
 8007542:	e007      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007544:	79fb      	ldrb	r3, [r7, #7]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d102      	bne.n	8007550 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800754a:	2309      	movs	r3, #9
 800754c:	617b      	str	r3, [r7, #20]
 800754e:	e001      	b.n	8007554 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007550:	2309      	movs	r3, #9
 8007552:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	68da      	ldr	r2, [r3, #12]
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	029b      	lsls	r3, r3, #10
 8007568:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800756c:	431a      	orrs	r2, r3
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	371c      	adds	r7, #28
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr
 8007580:	00d8acbf 	.word	0x00d8acbf
 8007584:	00e4e1c0 	.word	0x00e4e1c0
 8007588:	00f42400 	.word	0x00f42400
 800758c:	01067380 	.word	0x01067380
 8007590:	011a499f 	.word	0x011a499f
 8007594:	01312cff 	.word	0x01312cff
 8007598:	014ca43f 	.word	0x014ca43f
 800759c:	016e3600 	.word	0x016e3600
 80075a0:	01a6ab1f 	.word	0x01a6ab1f
 80075a4:	01e84800 	.word	0x01e84800

080075a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	f043 0201 	orr.w	r2, r3, #1
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	370c      	adds	r7, #12
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b083      	sub	sp, #12
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f023 0201 	bic.w	r2, r3, #1
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80075de:	2300      	movs	r3, #0
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	460b      	mov	r3, r1
 80075f6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80075f8:	2300      	movs	r3, #0
 80075fa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007608:	78fb      	ldrb	r3, [r7, #3]
 800760a:	2b01      	cmp	r3, #1
 800760c:	d115      	bne.n	800763a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800761a:	200a      	movs	r0, #10
 800761c:	f7fa fcd6 	bl	8001fcc <HAL_Delay>
      ms += 10U;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	330a      	adds	r3, #10
 8007624:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f001 f93f 	bl	80088aa <USB_GetMode>
 800762c:	4603      	mov	r3, r0
 800762e:	2b01      	cmp	r3, #1
 8007630:	d01e      	beq.n	8007670 <USB_SetCurrentMode+0x84>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2bc7      	cmp	r3, #199	@ 0xc7
 8007636:	d9f0      	bls.n	800761a <USB_SetCurrentMode+0x2e>
 8007638:	e01a      	b.n	8007670 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800763a:	78fb      	ldrb	r3, [r7, #3]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d115      	bne.n	800766c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800764c:	200a      	movs	r0, #10
 800764e:	f7fa fcbd 	bl	8001fcc <HAL_Delay>
      ms += 10U;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	330a      	adds	r3, #10
 8007656:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f001 f926 	bl	80088aa <USB_GetMode>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d005      	beq.n	8007670 <USB_SetCurrentMode+0x84>
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2bc7      	cmp	r3, #199	@ 0xc7
 8007668:	d9f0      	bls.n	800764c <USB_SetCurrentMode+0x60>
 800766a:	e001      	b.n	8007670 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e005      	b.n	800767c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2bc8      	cmp	r3, #200	@ 0xc8
 8007674:	d101      	bne.n	800767a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e000      	b.n	800767c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007684:	b084      	sub	sp, #16
 8007686:	b580      	push	{r7, lr}
 8007688:	b086      	sub	sp, #24
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
 800768e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007692:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007696:	2300      	movs	r3, #0
 8007698:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800769e:	2300      	movs	r3, #0
 80076a0:	613b      	str	r3, [r7, #16]
 80076a2:	e009      	b.n	80076b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	3340      	adds	r3, #64	@ 0x40
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	2200      	movs	r2, #0
 80076b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	3301      	adds	r3, #1
 80076b6:	613b      	str	r3, [r7, #16]
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	2b0e      	cmp	r3, #14
 80076bc:	d9f2      	bls.n	80076a4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80076be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d11c      	bne.n	8007700 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80076d4:	f043 0302 	orr.w	r3, r3, #2
 80076d8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80076fe:	e00b      	b.n	8007718 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007704:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007710:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800771e:	461a      	mov	r2, r3
 8007720:	2300      	movs	r3, #0
 8007722:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007724:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007728:	2b01      	cmp	r3, #1
 800772a:	d10d      	bne.n	8007748 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800772c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007730:	2b00      	cmp	r3, #0
 8007732:	d104      	bne.n	800773e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007734:	2100      	movs	r1, #0
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 f968 	bl	8007a0c <USB_SetDevSpeed>
 800773c:	e008      	b.n	8007750 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800773e:	2101      	movs	r1, #1
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 f963 	bl	8007a0c <USB_SetDevSpeed>
 8007746:	e003      	b.n	8007750 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007748:	2103      	movs	r1, #3
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 f95e 	bl	8007a0c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007750:	2110      	movs	r1, #16
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f8fa 	bl	800794c <USB_FlushTxFifo>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f924 	bl	80079b0 <USB_FlushRxFifo>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d001      	beq.n	8007772 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007778:	461a      	mov	r2, r3
 800777a:	2300      	movs	r3, #0
 800777c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007784:	461a      	mov	r2, r3
 8007786:	2300      	movs	r3, #0
 8007788:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007790:	461a      	mov	r2, r3
 8007792:	2300      	movs	r3, #0
 8007794:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007796:	2300      	movs	r3, #0
 8007798:	613b      	str	r3, [r7, #16]
 800779a:	e043      	b.n	8007824 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	015a      	lsls	r2, r3, #5
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	4413      	add	r3, r2
 80077a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077b2:	d118      	bne.n	80077e6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d10a      	bne.n	80077d0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077c6:	461a      	mov	r2, r3
 80077c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80077cc:	6013      	str	r3, [r2, #0]
 80077ce:	e013      	b.n	80077f8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	015a      	lsls	r2, r3, #5
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	4413      	add	r3, r2
 80077d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077dc:	461a      	mov	r2, r3
 80077de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	e008      	b.n	80077f8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	015a      	lsls	r2, r3, #5
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	4413      	add	r3, r2
 80077ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077f2:	461a      	mov	r2, r3
 80077f4:	2300      	movs	r3, #0
 80077f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	015a      	lsls	r2, r3, #5
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	4413      	add	r3, r2
 8007800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007804:	461a      	mov	r2, r3
 8007806:	2300      	movs	r3, #0
 8007808:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	015a      	lsls	r2, r3, #5
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	4413      	add	r3, r2
 8007812:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007816:	461a      	mov	r2, r3
 8007818:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800781c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	3301      	adds	r3, #1
 8007822:	613b      	str	r3, [r7, #16]
 8007824:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007828:	461a      	mov	r2, r3
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	4293      	cmp	r3, r2
 800782e:	d3b5      	bcc.n	800779c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007830:	2300      	movs	r3, #0
 8007832:	613b      	str	r3, [r7, #16]
 8007834:	e043      	b.n	80078be <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	015a      	lsls	r2, r3, #5
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	4413      	add	r3, r2
 800783e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007848:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800784c:	d118      	bne.n	8007880 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d10a      	bne.n	800786a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	015a      	lsls	r2, r3, #5
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	4413      	add	r3, r2
 800785c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007860:	461a      	mov	r2, r3
 8007862:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007866:	6013      	str	r3, [r2, #0]
 8007868:	e013      	b.n	8007892 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	015a      	lsls	r2, r3, #5
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	4413      	add	r3, r2
 8007872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007876:	461a      	mov	r2, r3
 8007878:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800787c:	6013      	str	r3, [r2, #0]
 800787e:	e008      	b.n	8007892 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	015a      	lsls	r2, r3, #5
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	4413      	add	r3, r2
 8007888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800788c:	461a      	mov	r2, r3
 800788e:	2300      	movs	r3, #0
 8007890:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	015a      	lsls	r2, r3, #5
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	4413      	add	r3, r2
 800789a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800789e:	461a      	mov	r2, r3
 80078a0:	2300      	movs	r3, #0
 80078a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b0:	461a      	mov	r2, r3
 80078b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80078b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	3301      	adds	r3, #1
 80078bc:	613b      	str	r3, [r7, #16]
 80078be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80078c2:	461a      	mov	r2, r3
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d3b5      	bcc.n	8007836 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80078ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80078ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d105      	bne.n	8007900 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	699b      	ldr	r3, [r3, #24]
 80078f8:	f043 0210 	orr.w	r2, r3, #16
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	699a      	ldr	r2, [r3, #24]
 8007904:	4b10      	ldr	r3, [pc, #64]	@ (8007948 <USB_DevInit+0x2c4>)
 8007906:	4313      	orrs	r3, r2
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800790c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007910:	2b00      	cmp	r3, #0
 8007912:	d005      	beq.n	8007920 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	f043 0208 	orr.w	r2, r3, #8
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007920:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007924:	2b01      	cmp	r3, #1
 8007926:	d107      	bne.n	8007938 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007930:	f043 0304 	orr.w	r3, r3, #4
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007938:	7dfb      	ldrb	r3, [r7, #23]
}
 800793a:	4618      	mov	r0, r3
 800793c:	3718      	adds	r7, #24
 800793e:	46bd      	mov	sp, r7
 8007940:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007944:	b004      	add	sp, #16
 8007946:	4770      	bx	lr
 8007948:	803c3800 	.word	0x803c3800

0800794c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800794c:	b480      	push	{r7}
 800794e:	b085      	sub	sp, #20
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007956:	2300      	movs	r3, #0
 8007958:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	3301      	adds	r3, #1
 800795e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007966:	d901      	bls.n	800796c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007968:	2303      	movs	r3, #3
 800796a:	e01b      	b.n	80079a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	2b00      	cmp	r3, #0
 8007972:	daf2      	bge.n	800795a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	019b      	lsls	r3, r3, #6
 800797c:	f043 0220 	orr.w	r2, r3, #32
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	3301      	adds	r3, #1
 8007988:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007990:	d901      	bls.n	8007996 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007992:	2303      	movs	r3, #3
 8007994:	e006      	b.n	80079a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	f003 0320 	and.w	r3, r3, #32
 800799e:	2b20      	cmp	r3, #32
 80079a0:	d0f0      	beq.n	8007984 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3714      	adds	r7, #20
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80079b8:	2300      	movs	r3, #0
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	3301      	adds	r3, #1
 80079c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80079c8:	d901      	bls.n	80079ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e018      	b.n	8007a00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	daf2      	bge.n	80079bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80079d6:	2300      	movs	r3, #0
 80079d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2210      	movs	r2, #16
 80079de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	3301      	adds	r3, #1
 80079e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80079ec:	d901      	bls.n	80079f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80079ee:	2303      	movs	r3, #3
 80079f0:	e006      	b.n	8007a00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	f003 0310 	and.w	r3, r3, #16
 80079fa:	2b10      	cmp	r3, #16
 80079fc:	d0f0      	beq.n	80079e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3714      	adds	r7, #20
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	460b      	mov	r3, r1
 8007a16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	78fb      	ldrb	r3, [r7, #3]
 8007a26:	68f9      	ldr	r1, [r7, #12]
 8007a28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007a30:	2300      	movs	r3, #0
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3714      	adds	r7, #20
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr

08007a3e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a3e:	b480      	push	{r7}
 8007a40:	b087      	sub	sp, #28
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	f003 0306 	and.w	r3, r3, #6
 8007a56:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d102      	bne.n	8007a64 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	75fb      	strb	r3, [r7, #23]
 8007a62:	e00a      	b.n	8007a7a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d002      	beq.n	8007a70 <USB_GetDevSpeed+0x32>
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2b06      	cmp	r3, #6
 8007a6e:	d102      	bne.n	8007a76 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007a70:	2302      	movs	r3, #2
 8007a72:	75fb      	strb	r3, [r7, #23]
 8007a74:	e001      	b.n	8007a7a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007a76:	230f      	movs	r3, #15
 8007a78:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007a7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	371c      	adds	r7, #28
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	781b      	ldrb	r3, [r3, #0]
 8007a9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	785b      	ldrb	r3, [r3, #1]
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d13a      	bne.n	8007b1a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aaa:	69da      	ldr	r2, [r3, #28]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	f003 030f 	and.w	r3, r3, #15
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	68f9      	ldr	r1, [r7, #12]
 8007abe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d155      	bne.n	8007b88 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	791b      	ldrb	r3, [r3, #4]
 8007af6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007af8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	059b      	lsls	r3, r3, #22
 8007afe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007b00:	4313      	orrs	r3, r2
 8007b02:	68ba      	ldr	r2, [r7, #8]
 8007b04:	0151      	lsls	r1, r2, #5
 8007b06:	68fa      	ldr	r2, [r7, #12]
 8007b08:	440a      	add	r2, r1
 8007b0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b16:	6013      	str	r3, [r2, #0]
 8007b18:	e036      	b.n	8007b88 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b20:	69da      	ldr	r2, [r3, #28]
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	f003 030f 	and.w	r3, r3, #15
 8007b2a:	2101      	movs	r1, #1
 8007b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b30:	041b      	lsls	r3, r3, #16
 8007b32:	68f9      	ldr	r1, [r7, #12]
 8007b34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	015a      	lsls	r2, r3, #5
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	4413      	add	r3, r2
 8007b44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d11a      	bne.n	8007b88 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	015a      	lsls	r2, r3, #5
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	4413      	add	r3, r2
 8007b5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	791b      	ldrb	r3, [r3, #4]
 8007b6c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007b6e:	430b      	orrs	r3, r1
 8007b70:	4313      	orrs	r3, r2
 8007b72:	68ba      	ldr	r2, [r7, #8]
 8007b74:	0151      	lsls	r1, r2, #5
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	440a      	add	r2, r1
 8007b7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b86:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3714      	adds	r7, #20
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr
	...

08007b98 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	785b      	ldrb	r3, [r3, #1]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d161      	bne.n	8007c78 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	015a      	lsls	r2, r3, #5
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007bc6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bca:	d11f      	bne.n	8007c0c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	015a      	lsls	r2, r3, #5
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68ba      	ldr	r2, [r7, #8]
 8007bdc:	0151      	lsls	r1, r2, #5
 8007bde:	68fa      	ldr	r2, [r7, #12]
 8007be0:	440a      	add	r2, r1
 8007be2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007be6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007bea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	015a      	lsls	r2, r3, #5
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	4413      	add	r3, r2
 8007bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	0151      	lsls	r1, r2, #5
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	440a      	add	r2, r1
 8007c02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	f003 030f 	and.w	r3, r3, #15
 8007c1c:	2101      	movs	r1, #1
 8007c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	43db      	mvns	r3, r3
 8007c26:	68f9      	ldr	r1, [r7, #12]
 8007c28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c36:	69da      	ldr	r2, [r3, #28]
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	f003 030f 	and.w	r3, r3, #15
 8007c40:	2101      	movs	r1, #1
 8007c42:	fa01 f303 	lsl.w	r3, r1, r3
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	43db      	mvns	r3, r3
 8007c4a:	68f9      	ldr	r1, [r7, #12]
 8007c4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c50:	4013      	ands	r3, r2
 8007c52:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	015a      	lsls	r2, r3, #5
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	0159      	lsls	r1, r3, #5
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	440b      	add	r3, r1
 8007c6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4b35      	ldr	r3, [pc, #212]	@ (8007d48 <USB_DeactivateEndpoint+0x1b0>)
 8007c72:	4013      	ands	r3, r2
 8007c74:	600b      	str	r3, [r1, #0]
 8007c76:	e060      	b.n	8007d3a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c8e:	d11f      	bne.n	8007cd0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	015a      	lsls	r2, r3, #5
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	4413      	add	r3, r2
 8007c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	0151      	lsls	r1, r2, #5
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	440a      	add	r2, r1
 8007ca6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007caa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007cae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	015a      	lsls	r2, r3, #5
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68ba      	ldr	r2, [r7, #8]
 8007cc0:	0151      	lsls	r1, r2, #5
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	440a      	add	r2, r1
 8007cc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007cce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	f003 030f 	and.w	r3, r3, #15
 8007ce0:	2101      	movs	r1, #1
 8007ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce6:	041b      	lsls	r3, r3, #16
 8007ce8:	43db      	mvns	r3, r3
 8007cea:	68f9      	ldr	r1, [r7, #12]
 8007cec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cfa:	69da      	ldr	r2, [r3, #28]
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	f003 030f 	and.w	r3, r3, #15
 8007d04:	2101      	movs	r1, #1
 8007d06:	fa01 f303 	lsl.w	r3, r1, r3
 8007d0a:	041b      	lsls	r3, r3, #16
 8007d0c:	43db      	mvns	r3, r3
 8007d0e:	68f9      	ldr	r1, [r7, #12]
 8007d10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d14:	4013      	ands	r3, r2
 8007d16:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	015a      	lsls	r2, r3, #5
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	4413      	add	r3, r2
 8007d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	0159      	lsls	r1, r3, #5
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	440b      	add	r3, r1
 8007d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d32:	4619      	mov	r1, r3
 8007d34:	4b05      	ldr	r3, [pc, #20]	@ (8007d4c <USB_DeactivateEndpoint+0x1b4>)
 8007d36:	4013      	ands	r3, r2
 8007d38:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3714      	adds	r7, #20
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	ec337800 	.word	0xec337800
 8007d4c:	eff37800 	.word	0xeff37800

08007d50 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b08a      	sub	sp, #40	@ 0x28
 8007d54:	af02      	add	r7, sp, #8
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	785b      	ldrb	r3, [r3, #1]
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	f040 817f 	bne.w	8008070 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d132      	bne.n	8007de0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	015a      	lsls	r2, r3, #5
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	4413      	add	r3, r2
 8007d82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	69ba      	ldr	r2, [r7, #24]
 8007d8a:	0151      	lsls	r1, r2, #5
 8007d8c:	69fa      	ldr	r2, [r7, #28]
 8007d8e:	440a      	add	r2, r1
 8007d90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d94:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007d98:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007d9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	015a      	lsls	r2, r3, #5
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	4413      	add	r3, r2
 8007da6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	69ba      	ldr	r2, [r7, #24]
 8007dae:	0151      	lsls	r1, r2, #5
 8007db0:	69fa      	ldr	r2, [r7, #28]
 8007db2:	440a      	add	r2, r1
 8007db4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007db8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007dbc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	015a      	lsls	r2, r3, #5
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	0151      	lsls	r1, r2, #5
 8007dd0:	69fa      	ldr	r2, [r7, #28]
 8007dd2:	440a      	add	r2, r1
 8007dd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dd8:	0cdb      	lsrs	r3, r3, #19
 8007dda:	04db      	lsls	r3, r3, #19
 8007ddc:	6113      	str	r3, [r2, #16]
 8007dde:	e097      	b.n	8007f10 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	69ba      	ldr	r2, [r7, #24]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	69fa      	ldr	r2, [r7, #28]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dfa:	0cdb      	lsrs	r3, r3, #19
 8007dfc:	04db      	lsls	r3, r3, #19
 8007dfe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	69fa      	ldr	r2, [r7, #28]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e1a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007e1e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007e22:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007e24:	69bb      	ldr	r3, [r7, #24]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d11a      	bne.n	8007e60 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	691a      	ldr	r2, [r3, #16]
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d903      	bls.n	8007e3e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	689a      	ldr	r2, [r3, #8]
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	015a      	lsls	r2, r3, #5
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	4413      	add	r3, r2
 8007e46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e4a:	691b      	ldr	r3, [r3, #16]
 8007e4c:	69ba      	ldr	r2, [r7, #24]
 8007e4e:	0151      	lsls	r1, r2, #5
 8007e50:	69fa      	ldr	r2, [r7, #28]
 8007e52:	440a      	add	r2, r1
 8007e54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e5c:	6113      	str	r3, [r2, #16]
 8007e5e:	e044      	b.n	8007eea <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	691a      	ldr	r2, [r3, #16]
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	4413      	add	r3, r2
 8007e6a:	1e5a      	subs	r2, r3, #1
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e74:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	015a      	lsls	r2, r3, #5
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e82:	691a      	ldr	r2, [r3, #16]
 8007e84:	8afb      	ldrh	r3, [r7, #22]
 8007e86:	04d9      	lsls	r1, r3, #19
 8007e88:	4ba4      	ldr	r3, [pc, #656]	@ (800811c <USB_EPStartXfer+0x3cc>)
 8007e8a:	400b      	ands	r3, r1
 8007e8c:	69b9      	ldr	r1, [r7, #24]
 8007e8e:	0148      	lsls	r0, r1, #5
 8007e90:	69f9      	ldr	r1, [r7, #28]
 8007e92:	4401      	add	r1, r0
 8007e94:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	791b      	ldrb	r3, [r3, #4]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d122      	bne.n	8007eea <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007ea4:	69bb      	ldr	r3, [r7, #24]
 8007ea6:	015a      	lsls	r2, r3, #5
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	4413      	add	r3, r2
 8007eac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	69ba      	ldr	r2, [r7, #24]
 8007eb4:	0151      	lsls	r1, r2, #5
 8007eb6:	69fa      	ldr	r2, [r7, #28]
 8007eb8:	440a      	add	r2, r1
 8007eba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ebe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007ec2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	015a      	lsls	r2, r3, #5
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ed0:	691a      	ldr	r2, [r3, #16]
 8007ed2:	8afb      	ldrh	r3, [r7, #22]
 8007ed4:	075b      	lsls	r3, r3, #29
 8007ed6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007eda:	69b9      	ldr	r1, [r7, #24]
 8007edc:	0148      	lsls	r0, r1, #5
 8007ede:	69f9      	ldr	r1, [r7, #28]
 8007ee0:	4401      	add	r1, r0
 8007ee2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	015a      	lsls	r2, r3, #5
 8007eee:	69fb      	ldr	r3, [r7, #28]
 8007ef0:	4413      	add	r3, r2
 8007ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ef6:	691a      	ldr	r2, [r3, #16]
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f00:	69b9      	ldr	r1, [r7, #24]
 8007f02:	0148      	lsls	r0, r1, #5
 8007f04:	69f9      	ldr	r1, [r7, #28]
 8007f06:	4401      	add	r1, r0
 8007f08:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007f10:	79fb      	ldrb	r3, [r7, #7]
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d14b      	bne.n	8007fae <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	69db      	ldr	r3, [r3, #28]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d009      	beq.n	8007f32 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	015a      	lsls	r2, r3, #5
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	4413      	add	r3, r2
 8007f26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	69db      	ldr	r3, [r3, #28]
 8007f30:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	791b      	ldrb	r3, [r3, #4]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d128      	bne.n	8007f8c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d110      	bne.n	8007f6c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	015a      	lsls	r2, r3, #5
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	4413      	add	r3, r2
 8007f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	69ba      	ldr	r2, [r7, #24]
 8007f5a:	0151      	lsls	r1, r2, #5
 8007f5c:	69fa      	ldr	r2, [r7, #28]
 8007f5e:	440a      	add	r2, r1
 8007f60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f68:	6013      	str	r3, [r2, #0]
 8007f6a:	e00f      	b.n	8007f8c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	015a      	lsls	r2, r3, #5
 8007f70:	69fb      	ldr	r3, [r7, #28]
 8007f72:	4413      	add	r3, r2
 8007f74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	69ba      	ldr	r2, [r7, #24]
 8007f7c:	0151      	lsls	r1, r2, #5
 8007f7e:	69fa      	ldr	r2, [r7, #28]
 8007f80:	440a      	add	r2, r1
 8007f82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f8a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007f8c:	69bb      	ldr	r3, [r7, #24]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	0151      	lsls	r1, r2, #5
 8007f9e:	69fa      	ldr	r2, [r7, #28]
 8007fa0:	440a      	add	r2, r1
 8007fa2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fa6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007faa:	6013      	str	r3, [r2, #0]
 8007fac:	e166      	b.n	800827c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007fae:	69bb      	ldr	r3, [r7, #24]
 8007fb0:	015a      	lsls	r2, r3, #5
 8007fb2:	69fb      	ldr	r3, [r7, #28]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	69ba      	ldr	r2, [r7, #24]
 8007fbe:	0151      	lsls	r1, r2, #5
 8007fc0:	69fa      	ldr	r2, [r7, #28]
 8007fc2:	440a      	add	r2, r1
 8007fc4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fc8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007fcc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	791b      	ldrb	r3, [r3, #4]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d015      	beq.n	8008002 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f000 814e 	beq.w	800827c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	f003 030f 	and.w	r3, r3, #15
 8007ff0:	2101      	movs	r1, #1
 8007ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ff6:	69f9      	ldr	r1, [r7, #28]
 8007ff8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	634b      	str	r3, [r1, #52]	@ 0x34
 8008000:	e13c      	b.n	800827c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008002:	69fb      	ldr	r3, [r7, #28]
 8008004:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800800e:	2b00      	cmp	r3, #0
 8008010:	d110      	bne.n	8008034 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	015a      	lsls	r2, r3, #5
 8008016:	69fb      	ldr	r3, [r7, #28]
 8008018:	4413      	add	r3, r2
 800801a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	69ba      	ldr	r2, [r7, #24]
 8008022:	0151      	lsls	r1, r2, #5
 8008024:	69fa      	ldr	r2, [r7, #28]
 8008026:	440a      	add	r2, r1
 8008028:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800802c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008030:	6013      	str	r3, [r2, #0]
 8008032:	e00f      	b.n	8008054 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008034:	69bb      	ldr	r3, [r7, #24]
 8008036:	015a      	lsls	r2, r3, #5
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	4413      	add	r3, r2
 800803c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	69ba      	ldr	r2, [r7, #24]
 8008044:	0151      	lsls	r1, r2, #5
 8008046:	69fa      	ldr	r2, [r7, #28]
 8008048:	440a      	add	r2, r1
 800804a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800804e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008052:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	68d9      	ldr	r1, [r3, #12]
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	781a      	ldrb	r2, [r3, #0]
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	b298      	uxth	r0, r3
 8008062:	79fb      	ldrb	r3, [r7, #7]
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	4603      	mov	r3, r0
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f000 f9b9 	bl	80083e0 <USB_WritePacket>
 800806e:	e105      	b.n	800827c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	015a      	lsls	r2, r3, #5
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	4413      	add	r3, r2
 8008078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	69ba      	ldr	r2, [r7, #24]
 8008080:	0151      	lsls	r1, r2, #5
 8008082:	69fa      	ldr	r2, [r7, #28]
 8008084:	440a      	add	r2, r1
 8008086:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800808a:	0cdb      	lsrs	r3, r3, #19
 800808c:	04db      	lsls	r3, r3, #19
 800808e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	015a      	lsls	r2, r3, #5
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	4413      	add	r3, r2
 8008098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	69ba      	ldr	r2, [r7, #24]
 80080a0:	0151      	lsls	r1, r2, #5
 80080a2:	69fa      	ldr	r2, [r7, #28]
 80080a4:	440a      	add	r2, r1
 80080a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080aa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80080ae:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80080b2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d132      	bne.n	8008120 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	691b      	ldr	r3, [r3, #16]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d003      	beq.n	80080ca <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	689a      	ldr	r2, [r3, #8]
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	689a      	ldr	r2, [r3, #8]
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	015a      	lsls	r2, r3, #5
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	4413      	add	r3, r2
 80080da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080de:	691a      	ldr	r2, [r3, #16]
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	6a1b      	ldr	r3, [r3, #32]
 80080e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080e8:	69b9      	ldr	r1, [r7, #24]
 80080ea:	0148      	lsls	r0, r1, #5
 80080ec:	69f9      	ldr	r1, [r7, #28]
 80080ee:	4401      	add	r1, r0
 80080f0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80080f4:	4313      	orrs	r3, r2
 80080f6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	015a      	lsls	r2, r3, #5
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	4413      	add	r3, r2
 8008100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	0151      	lsls	r1, r2, #5
 800810a:	69fa      	ldr	r2, [r7, #28]
 800810c:	440a      	add	r2, r1
 800810e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008112:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008116:	6113      	str	r3, [r2, #16]
 8008118:	e062      	b.n	80081e0 <USB_EPStartXfer+0x490>
 800811a:	bf00      	nop
 800811c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d123      	bne.n	8008170 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008128:	69bb      	ldr	r3, [r7, #24]
 800812a:	015a      	lsls	r2, r3, #5
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	4413      	add	r3, r2
 8008130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008134:	691a      	ldr	r2, [r3, #16]
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800813e:	69b9      	ldr	r1, [r7, #24]
 8008140:	0148      	lsls	r0, r1, #5
 8008142:	69f9      	ldr	r1, [r7, #28]
 8008144:	4401      	add	r1, r0
 8008146:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800814a:	4313      	orrs	r3, r2
 800814c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	4413      	add	r3, r2
 8008156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800815a:	691b      	ldr	r3, [r3, #16]
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	0151      	lsls	r1, r2, #5
 8008160:	69fa      	ldr	r2, [r7, #28]
 8008162:	440a      	add	r2, r1
 8008164:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008168:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800816c:	6113      	str	r3, [r2, #16]
 800816e:	e037      	b.n	80081e0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	691a      	ldr	r2, [r3, #16]
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	4413      	add	r3, r2
 800817a:	1e5a      	subs	r2, r3, #1
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	fbb2 f3f3 	udiv	r3, r2, r3
 8008184:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	8afa      	ldrh	r2, [r7, #22]
 800818c:	fb03 f202 	mul.w	r2, r3, r2
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	015a      	lsls	r2, r3, #5
 8008198:	69fb      	ldr	r3, [r7, #28]
 800819a:	4413      	add	r3, r2
 800819c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081a0:	691a      	ldr	r2, [r3, #16]
 80081a2:	8afb      	ldrh	r3, [r7, #22]
 80081a4:	04d9      	lsls	r1, r3, #19
 80081a6:	4b38      	ldr	r3, [pc, #224]	@ (8008288 <USB_EPStartXfer+0x538>)
 80081a8:	400b      	ands	r3, r1
 80081aa:	69b9      	ldr	r1, [r7, #24]
 80081ac:	0148      	lsls	r0, r1, #5
 80081ae:	69f9      	ldr	r1, [r7, #28]
 80081b0:	4401      	add	r1, r0
 80081b2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80081b6:	4313      	orrs	r3, r2
 80081b8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	015a      	lsls	r2, r3, #5
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	4413      	add	r3, r2
 80081c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081c6:	691a      	ldr	r2, [r3, #16]
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081d0:	69b9      	ldr	r1, [r7, #24]
 80081d2:	0148      	lsls	r0, r1, #5
 80081d4:	69f9      	ldr	r1, [r7, #28]
 80081d6:	4401      	add	r1, r0
 80081d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80081dc:	4313      	orrs	r3, r2
 80081de:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80081e0:	79fb      	ldrb	r3, [r7, #7]
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d10d      	bne.n	8008202 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d009      	beq.n	8008202 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	68d9      	ldr	r1, [r3, #12]
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	015a      	lsls	r2, r3, #5
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	4413      	add	r3, r2
 80081fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081fe:	460a      	mov	r2, r1
 8008200:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	791b      	ldrb	r3, [r3, #4]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d128      	bne.n	800825c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008216:	2b00      	cmp	r3, #0
 8008218:	d110      	bne.n	800823c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	4413      	add	r3, r2
 8008222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	69ba      	ldr	r2, [r7, #24]
 800822a:	0151      	lsls	r1, r2, #5
 800822c:	69fa      	ldr	r2, [r7, #28]
 800822e:	440a      	add	r2, r1
 8008230:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008234:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008238:	6013      	str	r3, [r2, #0]
 800823a:	e00f      	b.n	800825c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	015a      	lsls	r2, r3, #5
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	4413      	add	r3, r2
 8008244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	69ba      	ldr	r2, [r7, #24]
 800824c:	0151      	lsls	r1, r2, #5
 800824e:	69fa      	ldr	r2, [r7, #28]
 8008250:	440a      	add	r2, r1
 8008252:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800825a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800825c:	69bb      	ldr	r3, [r7, #24]
 800825e:	015a      	lsls	r2, r3, #5
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	4413      	add	r3, r2
 8008264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	69ba      	ldr	r2, [r7, #24]
 800826c:	0151      	lsls	r1, r2, #5
 800826e:	69fa      	ldr	r2, [r7, #28]
 8008270:	440a      	add	r2, r1
 8008272:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008276:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800827a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	3720      	adds	r7, #32
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	1ff80000 	.word	0x1ff80000

0800828c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800828c:	b480      	push	{r7}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008296:	2300      	movs	r3, #0
 8008298:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800829a:	2300      	movs	r3, #0
 800829c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	785b      	ldrb	r3, [r3, #1]
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d14a      	bne.n	8008340 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	015a      	lsls	r2, r3, #5
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	4413      	add	r3, r2
 80082b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082c2:	f040 8086 	bne.w	80083d2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	015a      	lsls	r2, r3, #5
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	4413      	add	r3, r2
 80082d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	683a      	ldr	r2, [r7, #0]
 80082d8:	7812      	ldrb	r2, [r2, #0]
 80082da:	0151      	lsls	r1, r2, #5
 80082dc:	693a      	ldr	r2, [r7, #16]
 80082de:	440a      	add	r2, r1
 80082e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80082e8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	015a      	lsls	r2, r3, #5
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	4413      	add	r3, r2
 80082f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	683a      	ldr	r2, [r7, #0]
 80082fc:	7812      	ldrb	r2, [r2, #0]
 80082fe:	0151      	lsls	r1, r2, #5
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	440a      	add	r2, r1
 8008304:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008308:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800830c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	3301      	adds	r3, #1
 8008312:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f242 7210 	movw	r2, #10000	@ 0x2710
 800831a:	4293      	cmp	r3, r2
 800831c:	d902      	bls.n	8008324 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	75fb      	strb	r3, [r7, #23]
          break;
 8008322:	e056      	b.n	80083d2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	015a      	lsls	r2, r3, #5
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	4413      	add	r3, r2
 800832e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008338:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800833c:	d0e7      	beq.n	800830e <USB_EPStopXfer+0x82>
 800833e:	e048      	b.n	80083d2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	015a      	lsls	r2, r3, #5
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	4413      	add	r3, r2
 800834a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008354:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008358:	d13b      	bne.n	80083d2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	015a      	lsls	r2, r3, #5
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	4413      	add	r3, r2
 8008364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	683a      	ldr	r2, [r7, #0]
 800836c:	7812      	ldrb	r2, [r2, #0]
 800836e:	0151      	lsls	r1, r2, #5
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	440a      	add	r2, r1
 8008374:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008378:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800837c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	015a      	lsls	r2, r3, #5
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	4413      	add	r3, r2
 8008388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	683a      	ldr	r2, [r7, #0]
 8008390:	7812      	ldrb	r2, [r2, #0]
 8008392:	0151      	lsls	r1, r2, #5
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	440a      	add	r2, r1
 8008398:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800839c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	3301      	adds	r3, #1
 80083a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d902      	bls.n	80083b8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80083b2:	2301      	movs	r3, #1
 80083b4:	75fb      	strb	r3, [r7, #23]
          break;
 80083b6:	e00c      	b.n	80083d2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	015a      	lsls	r2, r3, #5
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	4413      	add	r3, r2
 80083c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083d0:	d0e7      	beq.n	80083a2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80083d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	371c      	adds	r7, #28
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b089      	sub	sp, #36	@ 0x24
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	60b9      	str	r1, [r7, #8]
 80083ea:	4611      	mov	r1, r2
 80083ec:	461a      	mov	r2, r3
 80083ee:	460b      	mov	r3, r1
 80083f0:	71fb      	strb	r3, [r7, #7]
 80083f2:	4613      	mov	r3, r2
 80083f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80083fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008402:	2b00      	cmp	r3, #0
 8008404:	d123      	bne.n	800844e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008406:	88bb      	ldrh	r3, [r7, #4]
 8008408:	3303      	adds	r3, #3
 800840a:	089b      	lsrs	r3, r3, #2
 800840c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800840e:	2300      	movs	r3, #0
 8008410:	61bb      	str	r3, [r7, #24]
 8008412:	e018      	b.n	8008446 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008414:	79fb      	ldrb	r3, [r7, #7]
 8008416:	031a      	lsls	r2, r3, #12
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	4413      	add	r3, r2
 800841c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008420:	461a      	mov	r2, r3
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	3301      	adds	r3, #1
 800842c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	3301      	adds	r3, #1
 8008432:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	3301      	adds	r3, #1
 8008438:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	3301      	adds	r3, #1
 800843e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008440:	69bb      	ldr	r3, [r7, #24]
 8008442:	3301      	adds	r3, #1
 8008444:	61bb      	str	r3, [r7, #24]
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	429a      	cmp	r2, r3
 800844c:	d3e2      	bcc.n	8008414 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3724      	adds	r7, #36	@ 0x24
 8008454:	46bd      	mov	sp, r7
 8008456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845a:	4770      	bx	lr

0800845c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800845c:	b480      	push	{r7}
 800845e:	b08b      	sub	sp, #44	@ 0x2c
 8008460:	af00      	add	r7, sp, #0
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	4613      	mov	r3, r2
 8008468:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008472:	88fb      	ldrh	r3, [r7, #6]
 8008474:	089b      	lsrs	r3, r3, #2
 8008476:	b29b      	uxth	r3, r3
 8008478:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800847a:	88fb      	ldrh	r3, [r7, #6]
 800847c:	f003 0303 	and.w	r3, r3, #3
 8008480:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008482:	2300      	movs	r3, #0
 8008484:	623b      	str	r3, [r7, #32]
 8008486:	e014      	b.n	80084b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008492:	601a      	str	r2, [r3, #0]
    pDest++;
 8008494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008496:	3301      	adds	r3, #1
 8008498:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800849a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849c:	3301      	adds	r3, #1
 800849e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80084a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a2:	3301      	adds	r3, #1
 80084a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	3301      	adds	r3, #1
 80084aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80084ac:	6a3b      	ldr	r3, [r7, #32]
 80084ae:	3301      	adds	r3, #1
 80084b0:	623b      	str	r3, [r7, #32]
 80084b2:	6a3a      	ldr	r2, [r7, #32]
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d3e6      	bcc.n	8008488 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80084ba:	8bfb      	ldrh	r3, [r7, #30]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d01e      	beq.n	80084fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80084c0:	2300      	movs	r3, #0
 80084c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80084ca:	461a      	mov	r2, r3
 80084cc:	f107 0310 	add.w	r3, r7, #16
 80084d0:	6812      	ldr	r2, [r2, #0]
 80084d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80084d4:	693a      	ldr	r2, [r7, #16]
 80084d6:	6a3b      	ldr	r3, [r7, #32]
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	00db      	lsls	r3, r3, #3
 80084dc:	fa22 f303 	lsr.w	r3, r2, r3
 80084e0:	b2da      	uxtb	r2, r3
 80084e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e4:	701a      	strb	r2, [r3, #0]
      i++;
 80084e6:	6a3b      	ldr	r3, [r7, #32]
 80084e8:	3301      	adds	r3, #1
 80084ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80084ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ee:	3301      	adds	r3, #1
 80084f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80084f2:	8bfb      	ldrh	r3, [r7, #30]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80084f8:	8bfb      	ldrh	r3, [r7, #30]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1ea      	bne.n	80084d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80084fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008500:	4618      	mov	r0, r3
 8008502:	372c      	adds	r7, #44	@ 0x2c
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	785b      	ldrb	r3, [r3, #1]
 8008524:	2b01      	cmp	r3, #1
 8008526:	d12c      	bne.n	8008582 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	015a      	lsls	r2, r3, #5
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	4413      	add	r3, r2
 8008530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	db12      	blt.n	8008560 <USB_EPSetStall+0x54>
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00f      	beq.n	8008560 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	015a      	lsls	r2, r3, #5
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	4413      	add	r3, r2
 8008548:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	0151      	lsls	r1, r2, #5
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	440a      	add	r2, r1
 8008556:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800855a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800855e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	015a      	lsls	r2, r3, #5
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	4413      	add	r3, r2
 8008568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68ba      	ldr	r2, [r7, #8]
 8008570:	0151      	lsls	r1, r2, #5
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	440a      	add	r2, r1
 8008576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800857a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800857e:	6013      	str	r3, [r2, #0]
 8008580:	e02b      	b.n	80085da <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	015a      	lsls	r2, r3, #5
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	4413      	add	r3, r2
 800858a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	db12      	blt.n	80085ba <USB_EPSetStall+0xae>
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00f      	beq.n	80085ba <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	015a      	lsls	r2, r3, #5
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	4413      	add	r3, r2
 80085a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	68ba      	ldr	r2, [r7, #8]
 80085aa:	0151      	lsls	r1, r2, #5
 80085ac:	68fa      	ldr	r2, [r7, #12]
 80085ae:	440a      	add	r2, r1
 80085b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80085b8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	015a      	lsls	r2, r3, #5
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	4413      	add	r3, r2
 80085c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	0151      	lsls	r1, r2, #5
 80085cc:	68fa      	ldr	r2, [r7, #12]
 80085ce:	440a      	add	r2, r1
 80085d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80085d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3714      	adds	r7, #20
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr

080085e8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b085      	sub	sp, #20
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	785b      	ldrb	r3, [r3, #1]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d128      	bne.n	8008656 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	015a      	lsls	r2, r3, #5
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	4413      	add	r3, r2
 800860c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	0151      	lsls	r1, r2, #5
 8008616:	68fa      	ldr	r2, [r7, #12]
 8008618:	440a      	add	r2, r1
 800861a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800861e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008622:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	791b      	ldrb	r3, [r3, #4]
 8008628:	2b03      	cmp	r3, #3
 800862a:	d003      	beq.n	8008634 <USB_EPClearStall+0x4c>
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	791b      	ldrb	r3, [r3, #4]
 8008630:	2b02      	cmp	r3, #2
 8008632:	d138      	bne.n	80086a6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	4413      	add	r3, r2
 800863c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	0151      	lsls	r1, r2, #5
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	440a      	add	r2, r1
 800864a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800864e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008652:	6013      	str	r3, [r2, #0]
 8008654:	e027      	b.n	80086a6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	015a      	lsls	r2, r3, #5
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	4413      	add	r3, r2
 800865e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	68ba      	ldr	r2, [r7, #8]
 8008666:	0151      	lsls	r1, r2, #5
 8008668:	68fa      	ldr	r2, [r7, #12]
 800866a:	440a      	add	r2, r1
 800866c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008670:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008674:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	791b      	ldrb	r3, [r3, #4]
 800867a:	2b03      	cmp	r3, #3
 800867c:	d003      	beq.n	8008686 <USB_EPClearStall+0x9e>
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	791b      	ldrb	r3, [r3, #4]
 8008682:	2b02      	cmp	r3, #2
 8008684:	d10f      	bne.n	80086a6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	015a      	lsls	r2, r3, #5
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	4413      	add	r3, r2
 800868e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	68ba      	ldr	r2, [r7, #8]
 8008696:	0151      	lsls	r1, r2, #5
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	440a      	add	r2, r1
 800869c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086a4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b085      	sub	sp, #20
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	460b      	mov	r3, r1
 80086be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80086d2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80086d6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	78fb      	ldrb	r3, [r7, #3]
 80086e2:	011b      	lsls	r3, r3, #4
 80086e4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80086e8:	68f9      	ldr	r1, [r7, #12]
 80086ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086ee:	4313      	orrs	r3, r2
 80086f0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3714      	adds	r7, #20
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008700:	b480      	push	{r7}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800871a:	f023 0303 	bic.w	r3, r3, #3
 800871e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	68fa      	ldr	r2, [r7, #12]
 800872a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800872e:	f023 0302 	bic.w	r3, r3, #2
 8008732:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3714      	adds	r7, #20
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr

08008742 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008742:	b480      	push	{r7}
 8008744:	b085      	sub	sp, #20
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68fa      	ldr	r2, [r7, #12]
 8008758:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800875c:	f023 0303 	bic.w	r3, r3, #3
 8008760:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008770:	f043 0302 	orr.w	r3, r3, #2
 8008774:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3714      	adds	r7, #20
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008784:	b480      	push	{r7}
 8008786:	b085      	sub	sp, #20
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	695b      	ldr	r3, [r3, #20]
 8008790:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	699b      	ldr	r3, [r3, #24]
 8008796:	68fa      	ldr	r2, [r7, #12]
 8008798:	4013      	ands	r3, r2
 800879a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800879c:	68fb      	ldr	r3, [r7, #12]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr

080087aa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80087aa:	b480      	push	{r7}
 80087ac:	b085      	sub	sp, #20
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087bc:	699b      	ldr	r3, [r3, #24]
 80087be:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087c6:	69db      	ldr	r3, [r3, #28]
 80087c8:	68ba      	ldr	r2, [r7, #8]
 80087ca:	4013      	ands	r3, r2
 80087cc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	0c1b      	lsrs	r3, r3, #16
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3714      	adds	r7, #20
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80087de:	b480      	push	{r7}
 80087e0:	b085      	sub	sp, #20
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087f0:	699b      	ldr	r3, [r3, #24]
 80087f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087fa:	69db      	ldr	r3, [r3, #28]
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	4013      	ands	r3, r2
 8008800:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	b29b      	uxth	r3, r3
}
 8008806:	4618      	mov	r0, r3
 8008808:	3714      	adds	r7, #20
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr

08008812 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008812:	b480      	push	{r7}
 8008814:	b085      	sub	sp, #20
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
 800881a:	460b      	mov	r3, r1
 800881c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008822:	78fb      	ldrb	r3, [r7, #3]
 8008824:	015a      	lsls	r2, r3, #5
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	4413      	add	r3, r2
 800882a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008838:	695b      	ldr	r3, [r3, #20]
 800883a:	68ba      	ldr	r2, [r7, #8]
 800883c:	4013      	ands	r3, r2
 800883e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008840:	68bb      	ldr	r3, [r7, #8]
}
 8008842:	4618      	mov	r0, r3
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr

0800884e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800884e:	b480      	push	{r7}
 8008850:	b087      	sub	sp, #28
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	460b      	mov	r3, r1
 8008858:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008864:	691b      	ldr	r3, [r3, #16]
 8008866:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800886e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008870:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008872:	78fb      	ldrb	r3, [r7, #3]
 8008874:	f003 030f 	and.w	r3, r3, #15
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	fa22 f303 	lsr.w	r3, r2, r3
 800887e:	01db      	lsls	r3, r3, #7
 8008880:	b2db      	uxtb	r3, r3
 8008882:	693a      	ldr	r2, [r7, #16]
 8008884:	4313      	orrs	r3, r2
 8008886:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008888:	78fb      	ldrb	r3, [r7, #3]
 800888a:	015a      	lsls	r2, r3, #5
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	4413      	add	r3, r2
 8008890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	693a      	ldr	r2, [r7, #16]
 8008898:	4013      	ands	r3, r2
 800889a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800889c:	68bb      	ldr	r3, [r7, #8]
}
 800889e:	4618      	mov	r0, r3
 80088a0:	371c      	adds	r7, #28
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr

080088aa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80088aa:	b480      	push	{r7}
 80088ac:	b083      	sub	sp, #12
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	f003 0301 	and.w	r3, r3, #1
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	370c      	adds	r7, #12
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr

080088c6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80088c6:	b480      	push	{r7}
 80088c8:	b085      	sub	sp, #20
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68fa      	ldr	r2, [r7, #12]
 80088dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088e0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80088e4:	f023 0307 	bic.w	r3, r3, #7
 80088e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	68fa      	ldr	r2, [r7, #12]
 80088f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3714      	adds	r7, #20
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800890c:	b480      	push	{r7}
 800890e:	b087      	sub	sp, #28
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	460b      	mov	r3, r1
 8008916:	607a      	str	r2, [r7, #4]
 8008918:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	333c      	adds	r3, #60	@ 0x3c
 8008922:	3304      	adds	r3, #4
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	4a26      	ldr	r2, [pc, #152]	@ (80089c4 <USB_EP0_OutStart+0xb8>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d90a      	bls.n	8008946 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800893c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008940:	d101      	bne.n	8008946 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008942:	2300      	movs	r3, #0
 8008944:	e037      	b.n	80089b6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800894c:	461a      	mov	r2, r3
 800894e:	2300      	movs	r3, #0
 8008950:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	697a      	ldr	r2, [r7, #20]
 800895c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008960:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008964:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800896c:	691b      	ldr	r3, [r3, #16]
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008974:	f043 0318 	orr.w	r3, r3, #24
 8008978:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	697a      	ldr	r2, [r7, #20]
 8008984:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008988:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800898c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800898e:	7afb      	ldrb	r3, [r7, #11]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d10f      	bne.n	80089b4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800899a:	461a      	mov	r2, r3
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	697a      	ldr	r2, [r7, #20]
 80089aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089ae:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80089b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80089b4:	2300      	movs	r3, #0
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	371c      	adds	r7, #28
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	4f54300a 	.word	0x4f54300a

080089c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80089d0:	2300      	movs	r3, #0
 80089d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	3301      	adds	r3, #1
 80089d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089e0:	d901      	bls.n	80089e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e022      	b.n	8008a2c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	daf2      	bge.n	80089d4 <USB_CoreReset+0xc>

  count = 10U;
 80089ee:	230a      	movs	r3, #10
 80089f0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80089f2:	e002      	b.n	80089fa <USB_CoreReset+0x32>
  {
    count--;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	3b01      	subs	r3, #1
 80089f8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d1f9      	bne.n	80089f4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	f043 0201 	orr.w	r2, r3, #1
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	3301      	adds	r3, #1
 8008a10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a18:	d901      	bls.n	8008a1e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008a1a:	2303      	movs	r3, #3
 8008a1c:	e006      	b.n	8008a2c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	f003 0301 	and.w	r3, r3, #1
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d0f0      	beq.n	8008a0c <USB_CoreReset+0x44>

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3714      	adds	r7, #20
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	460b      	mov	r3, r1
 8008a42:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008a44:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008a48:	f002 fc54 	bl	800b2f4 <USBD_static_malloc>
 8008a4c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d109      	bne.n	8008a68 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	32b0      	adds	r2, #176	@ 0xb0
 8008a5e:	2100      	movs	r1, #0
 8008a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008a64:	2302      	movs	r3, #2
 8008a66:	e0d4      	b.n	8008c12 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008a68:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	68f8      	ldr	r0, [r7, #12]
 8008a70:	f003 fb48 	bl	800c104 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	32b0      	adds	r2, #176	@ 0xb0
 8008a7e:	68f9      	ldr	r1, [r7, #12]
 8008a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	32b0      	adds	r2, #176	@ 0xb0
 8008a8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	7c1b      	ldrb	r3, [r3, #16]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d138      	bne.n	8008b12 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008aa0:	4b5e      	ldr	r3, [pc, #376]	@ (8008c1c <USBD_CDC_Init+0x1e4>)
 8008aa2:	7819      	ldrb	r1, [r3, #0]
 8008aa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008aa8:	2202      	movs	r2, #2
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f002 faff 	bl	800b0ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008ab0:	4b5a      	ldr	r3, [pc, #360]	@ (8008c1c <USBD_CDC_Init+0x1e4>)
 8008ab2:	781b      	ldrb	r3, [r3, #0]
 8008ab4:	f003 020f 	and.w	r2, r3, #15
 8008ab8:	6879      	ldr	r1, [r7, #4]
 8008aba:	4613      	mov	r3, r2
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	4413      	add	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	440b      	add	r3, r1
 8008ac4:	3323      	adds	r3, #35	@ 0x23
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008aca:	4b55      	ldr	r3, [pc, #340]	@ (8008c20 <USBD_CDC_Init+0x1e8>)
 8008acc:	7819      	ldrb	r1, [r3, #0]
 8008ace:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f002 faea 	bl	800b0ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008ada:	4b51      	ldr	r3, [pc, #324]	@ (8008c20 <USBD_CDC_Init+0x1e8>)
 8008adc:	781b      	ldrb	r3, [r3, #0]
 8008ade:	f003 020f 	and.w	r2, r3, #15
 8008ae2:	6879      	ldr	r1, [r7, #4]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	4413      	add	r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	440b      	add	r3, r1
 8008aee:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008af2:	2201      	movs	r2, #1
 8008af4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008af6:	4b4b      	ldr	r3, [pc, #300]	@ (8008c24 <USBD_CDC_Init+0x1ec>)
 8008af8:	781b      	ldrb	r3, [r3, #0]
 8008afa:	f003 020f 	and.w	r2, r3, #15
 8008afe:	6879      	ldr	r1, [r7, #4]
 8008b00:	4613      	mov	r3, r2
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	4413      	add	r3, r2
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	440b      	add	r3, r1
 8008b0a:	331c      	adds	r3, #28
 8008b0c:	2210      	movs	r2, #16
 8008b0e:	601a      	str	r2, [r3, #0]
 8008b10:	e035      	b.n	8008b7e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008b12:	4b42      	ldr	r3, [pc, #264]	@ (8008c1c <USBD_CDC_Init+0x1e4>)
 8008b14:	7819      	ldrb	r1, [r3, #0]
 8008b16:	2340      	movs	r3, #64	@ 0x40
 8008b18:	2202      	movs	r2, #2
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f002 fac7 	bl	800b0ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008b20:	4b3e      	ldr	r3, [pc, #248]	@ (8008c1c <USBD_CDC_Init+0x1e4>)
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	f003 020f 	and.w	r2, r3, #15
 8008b28:	6879      	ldr	r1, [r7, #4]
 8008b2a:	4613      	mov	r3, r2
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	4413      	add	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	440b      	add	r3, r1
 8008b34:	3323      	adds	r3, #35	@ 0x23
 8008b36:	2201      	movs	r2, #1
 8008b38:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008b3a:	4b39      	ldr	r3, [pc, #228]	@ (8008c20 <USBD_CDC_Init+0x1e8>)
 8008b3c:	7819      	ldrb	r1, [r3, #0]
 8008b3e:	2340      	movs	r3, #64	@ 0x40
 8008b40:	2202      	movs	r2, #2
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f002 fab3 	bl	800b0ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008b48:	4b35      	ldr	r3, [pc, #212]	@ (8008c20 <USBD_CDC_Init+0x1e8>)
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	f003 020f 	and.w	r2, r3, #15
 8008b50:	6879      	ldr	r1, [r7, #4]
 8008b52:	4613      	mov	r3, r2
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	4413      	add	r3, r2
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008b60:	2201      	movs	r2, #1
 8008b62:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008b64:	4b2f      	ldr	r3, [pc, #188]	@ (8008c24 <USBD_CDC_Init+0x1ec>)
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	f003 020f 	and.w	r2, r3, #15
 8008b6c:	6879      	ldr	r1, [r7, #4]
 8008b6e:	4613      	mov	r3, r2
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	4413      	add	r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	440b      	add	r3, r1
 8008b78:	331c      	adds	r3, #28
 8008b7a:	2210      	movs	r2, #16
 8008b7c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008b7e:	4b29      	ldr	r3, [pc, #164]	@ (8008c24 <USBD_CDC_Init+0x1ec>)
 8008b80:	7819      	ldrb	r1, [r3, #0]
 8008b82:	2308      	movs	r3, #8
 8008b84:	2203      	movs	r2, #3
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f002 fa91 	bl	800b0ae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008b8c:	4b25      	ldr	r3, [pc, #148]	@ (8008c24 <USBD_CDC_Init+0x1ec>)
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	f003 020f 	and.w	r2, r3, #15
 8008b94:	6879      	ldr	r1, [r7, #4]
 8008b96:	4613      	mov	r3, r2
 8008b98:	009b      	lsls	r3, r3, #2
 8008b9a:	4413      	add	r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	440b      	add	r3, r1
 8008ba0:	3323      	adds	r3, #35	@ 0x23
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	33b0      	adds	r3, #176	@ 0xb0
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4413      	add	r3, r2
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d101      	bne.n	8008be0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008bdc:	2302      	movs	r3, #2
 8008bde:	e018      	b.n	8008c12 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	7c1b      	ldrb	r3, [r3, #16]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d10a      	bne.n	8008bfe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008be8:	4b0d      	ldr	r3, [pc, #52]	@ (8008c20 <USBD_CDC_Init+0x1e8>)
 8008bea:	7819      	ldrb	r1, [r3, #0]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bf2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f002 fb48 	bl	800b28c <USBD_LL_PrepareReceive>
 8008bfc:	e008      	b.n	8008c10 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008bfe:	4b08      	ldr	r3, [pc, #32]	@ (8008c20 <USBD_CDC_Init+0x1e8>)
 8008c00:	7819      	ldrb	r1, [r3, #0]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008c08:	2340      	movs	r3, #64	@ 0x40
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f002 fb3e 	bl	800b28c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	20000093 	.word	0x20000093
 8008c20:	20000094 	.word	0x20000094
 8008c24:	20000095 	.word	0x20000095

08008c28 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	460b      	mov	r3, r1
 8008c32:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008c34:	4b3a      	ldr	r3, [pc, #232]	@ (8008d20 <USBD_CDC_DeInit+0xf8>)
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	4619      	mov	r1, r3
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f002 fa5d 	bl	800b0fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008c40:	4b37      	ldr	r3, [pc, #220]	@ (8008d20 <USBD_CDC_DeInit+0xf8>)
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	f003 020f 	and.w	r2, r3, #15
 8008c48:	6879      	ldr	r1, [r7, #4]
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	4413      	add	r3, r2
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	440b      	add	r3, r1
 8008c54:	3323      	adds	r3, #35	@ 0x23
 8008c56:	2200      	movs	r2, #0
 8008c58:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008c5a:	4b32      	ldr	r3, [pc, #200]	@ (8008d24 <USBD_CDC_DeInit+0xfc>)
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f002 fa4a 	bl	800b0fa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008c66:	4b2f      	ldr	r3, [pc, #188]	@ (8008d24 <USBD_CDC_DeInit+0xfc>)
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	f003 020f 	and.w	r2, r3, #15
 8008c6e:	6879      	ldr	r1, [r7, #4]
 8008c70:	4613      	mov	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4413      	add	r3, r2
 8008c76:	009b      	lsls	r3, r3, #2
 8008c78:	440b      	add	r3, r1
 8008c7a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008c7e:	2200      	movs	r2, #0
 8008c80:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008c82:	4b29      	ldr	r3, [pc, #164]	@ (8008d28 <USBD_CDC_DeInit+0x100>)
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	4619      	mov	r1, r3
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f002 fa36 	bl	800b0fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008c8e:	4b26      	ldr	r3, [pc, #152]	@ (8008d28 <USBD_CDC_DeInit+0x100>)
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	f003 020f 	and.w	r2, r3, #15
 8008c96:	6879      	ldr	r1, [r7, #4]
 8008c98:	4613      	mov	r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	4413      	add	r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	440b      	add	r3, r1
 8008ca2:	3323      	adds	r3, #35	@ 0x23
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8008d28 <USBD_CDC_DeInit+0x100>)
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	f003 020f 	and.w	r2, r3, #15
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	331c      	adds	r3, #28
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	32b0      	adds	r2, #176	@ 0xb0
 8008ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d01f      	beq.n	8008d14 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008cda:	687a      	ldr	r2, [r7, #4]
 8008cdc:	33b0      	adds	r3, #176	@ 0xb0
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	32b0      	adds	r2, #176	@ 0xb0
 8008cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f002 fb0a 	bl	800b310 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	32b0      	adds	r2, #176	@ 0xb0
 8008d06:	2100      	movs	r1, #0
 8008d08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008d14:	2300      	movs	r3, #0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3708      	adds	r7, #8
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
 8008d1e:	bf00      	nop
 8008d20:	20000093 	.word	0x20000093
 8008d24:	20000094 	.word	0x20000094
 8008d28:	20000095 	.word	0x20000095

08008d2c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b086      	sub	sp, #24
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	32b0      	adds	r2, #176	@ 0xb0
 8008d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d44:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008d46:	2300      	movs	r3, #0
 8008d48:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d101      	bne.n	8008d5c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	e0bf      	b.n	8008edc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d050      	beq.n	8008e0a <USBD_CDC_Setup+0xde>
 8008d68:	2b20      	cmp	r3, #32
 8008d6a:	f040 80af 	bne.w	8008ecc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	88db      	ldrh	r3, [r3, #6]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d03a      	beq.n	8008dec <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	b25b      	sxtb	r3, r3
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	da1b      	bge.n	8008db8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	33b0      	adds	r3, #176	@ 0xb0
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	683a      	ldr	r2, [r7, #0]
 8008d94:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008d96:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008d98:	683a      	ldr	r2, [r7, #0]
 8008d9a:	88d2      	ldrh	r2, [r2, #6]
 8008d9c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	88db      	ldrh	r3, [r3, #6]
 8008da2:	2b07      	cmp	r3, #7
 8008da4:	bf28      	it	cs
 8008da6:	2307      	movcs	r3, #7
 8008da8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	89fa      	ldrh	r2, [r7, #14]
 8008dae:	4619      	mov	r1, r3
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f001 fd67 	bl	800a884 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008db6:	e090      	b.n	8008eda <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	785a      	ldrb	r2, [r3, #1]
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	88db      	ldrh	r3, [r3, #6]
 8008dc6:	2b3f      	cmp	r3, #63	@ 0x3f
 8008dc8:	d803      	bhi.n	8008dd2 <USBD_CDC_Setup+0xa6>
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	88db      	ldrh	r3, [r3, #6]
 8008dce:	b2da      	uxtb	r2, r3
 8008dd0:	e000      	b.n	8008dd4 <USBD_CDC_Setup+0xa8>
 8008dd2:	2240      	movs	r2, #64	@ 0x40
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008dda:	6939      	ldr	r1, [r7, #16]
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008de2:	461a      	mov	r2, r3
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f001 fd7c 	bl	800a8e2 <USBD_CtlPrepareRx>
      break;
 8008dea:	e076      	b.n	8008eda <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	33b0      	adds	r3, #176	@ 0xb0
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	4413      	add	r3, r2
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	683a      	ldr	r2, [r7, #0]
 8008e00:	7850      	ldrb	r0, [r2, #1]
 8008e02:	2200      	movs	r2, #0
 8008e04:	6839      	ldr	r1, [r7, #0]
 8008e06:	4798      	blx	r3
      break;
 8008e08:	e067      	b.n	8008eda <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	785b      	ldrb	r3, [r3, #1]
 8008e0e:	2b0b      	cmp	r3, #11
 8008e10:	d851      	bhi.n	8008eb6 <USBD_CDC_Setup+0x18a>
 8008e12:	a201      	add	r2, pc, #4	@ (adr r2, 8008e18 <USBD_CDC_Setup+0xec>)
 8008e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e18:	08008e49 	.word	0x08008e49
 8008e1c:	08008ec5 	.word	0x08008ec5
 8008e20:	08008eb7 	.word	0x08008eb7
 8008e24:	08008eb7 	.word	0x08008eb7
 8008e28:	08008eb7 	.word	0x08008eb7
 8008e2c:	08008eb7 	.word	0x08008eb7
 8008e30:	08008eb7 	.word	0x08008eb7
 8008e34:	08008eb7 	.word	0x08008eb7
 8008e38:	08008eb7 	.word	0x08008eb7
 8008e3c:	08008eb7 	.word	0x08008eb7
 8008e40:	08008e73 	.word	0x08008e73
 8008e44:	08008e9d 	.word	0x08008e9d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	2b03      	cmp	r3, #3
 8008e52:	d107      	bne.n	8008e64 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008e54:	f107 030a 	add.w	r3, r7, #10
 8008e58:	2202      	movs	r2, #2
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f001 fd11 	bl	800a884 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e62:	e032      	b.n	8008eca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008e64:	6839      	ldr	r1, [r7, #0]
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f001 fc8f 	bl	800a78a <USBD_CtlError>
            ret = USBD_FAIL;
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	75fb      	strb	r3, [r7, #23]
          break;
 8008e70:	e02b      	b.n	8008eca <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	2b03      	cmp	r3, #3
 8008e7c:	d107      	bne.n	8008e8e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008e7e:	f107 030d 	add.w	r3, r7, #13
 8008e82:	2201      	movs	r2, #1
 8008e84:	4619      	mov	r1, r3
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f001 fcfc 	bl	800a884 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e8c:	e01d      	b.n	8008eca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008e8e:	6839      	ldr	r1, [r7, #0]
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f001 fc7a 	bl	800a78a <USBD_CtlError>
            ret = USBD_FAIL;
 8008e96:	2303      	movs	r3, #3
 8008e98:	75fb      	strb	r3, [r7, #23]
          break;
 8008e9a:	e016      	b.n	8008eca <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	2b03      	cmp	r3, #3
 8008ea6:	d00f      	beq.n	8008ec8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f001 fc6d 	bl	800a78a <USBD_CtlError>
            ret = USBD_FAIL;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008eb4:	e008      	b.n	8008ec8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008eb6:	6839      	ldr	r1, [r7, #0]
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f001 fc66 	bl	800a78a <USBD_CtlError>
          ret = USBD_FAIL;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	75fb      	strb	r3, [r7, #23]
          break;
 8008ec2:	e002      	b.n	8008eca <USBD_CDC_Setup+0x19e>
          break;
 8008ec4:	bf00      	nop
 8008ec6:	e008      	b.n	8008eda <USBD_CDC_Setup+0x1ae>
          break;
 8008ec8:	bf00      	nop
      }
      break;
 8008eca:	e006      	b.n	8008eda <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008ecc:	6839      	ldr	r1, [r7, #0]
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f001 fc5b 	bl	800a78a <USBD_CtlError>
      ret = USBD_FAIL;
 8008ed4:	2303      	movs	r3, #3
 8008ed6:	75fb      	strb	r3, [r7, #23]
      break;
 8008ed8:	bf00      	nop
  }

  return (uint8_t)ret;
 8008eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3718      	adds	r7, #24
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	460b      	mov	r3, r1
 8008eee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ef6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	32b0      	adds	r2, #176	@ 0xb0
 8008f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d101      	bne.n	8008f0e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e065      	b.n	8008fda <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	32b0      	adds	r2, #176	@ 0xb0
 8008f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f1c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008f1e:	78fb      	ldrb	r3, [r7, #3]
 8008f20:	f003 020f 	and.w	r2, r3, #15
 8008f24:	6879      	ldr	r1, [r7, #4]
 8008f26:	4613      	mov	r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	4413      	add	r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	440b      	add	r3, r1
 8008f30:	3314      	adds	r3, #20
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d02f      	beq.n	8008f98 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008f38:	78fb      	ldrb	r3, [r7, #3]
 8008f3a:	f003 020f 	and.w	r2, r3, #15
 8008f3e:	6879      	ldr	r1, [r7, #4]
 8008f40:	4613      	mov	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	440b      	add	r3, r1
 8008f4a:	3314      	adds	r3, #20
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	78fb      	ldrb	r3, [r7, #3]
 8008f50:	f003 010f 	and.w	r1, r3, #15
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	460b      	mov	r3, r1
 8008f58:	00db      	lsls	r3, r3, #3
 8008f5a:	440b      	add	r3, r1
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	4403      	add	r3, r0
 8008f60:	331c      	adds	r3, #28
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	fbb2 f1f3 	udiv	r1, r2, r3
 8008f68:	fb01 f303 	mul.w	r3, r1, r3
 8008f6c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d112      	bne.n	8008f98 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008f72:	78fb      	ldrb	r3, [r7, #3]
 8008f74:	f003 020f 	and.w	r2, r3, #15
 8008f78:	6879      	ldr	r1, [r7, #4]
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	4413      	add	r3, r2
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	440b      	add	r3, r1
 8008f84:	3314      	adds	r3, #20
 8008f86:	2200      	movs	r2, #0
 8008f88:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008f8a:	78f9      	ldrb	r1, [r7, #3]
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	2200      	movs	r2, #0
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f002 f95a 	bl	800b24a <USBD_LL_Transmit>
 8008f96:	e01f      	b.n	8008fd8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	33b0      	adds	r3, #176	@ 0xb0
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	4413      	add	r3, r2
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d010      	beq.n	8008fd8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	33b0      	adds	r3, #176	@ 0xb0
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	4413      	add	r3, r2
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008fd4:	78fa      	ldrb	r2, [r7, #3]
 8008fd6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b084      	sub	sp, #16
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
 8008fea:	460b      	mov	r3, r1
 8008fec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	32b0      	adds	r2, #176	@ 0xb0
 8008ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ffc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	32b0      	adds	r2, #176	@ 0xb0
 8009008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009010:	2303      	movs	r3, #3
 8009012:	e01a      	b.n	800904a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009014:	78fb      	ldrb	r3, [r7, #3]
 8009016:	4619      	mov	r1, r3
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f002 f958 	bl	800b2ce <USBD_LL_GetRxDataSize>
 800901e:	4602      	mov	r2, r0
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	33b0      	adds	r3, #176	@ 0xb0
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	4413      	add	r3, r2
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009044:	4611      	mov	r1, r2
 8009046:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009048:	2300      	movs	r3, #0
}
 800904a:	4618      	mov	r0, r3
 800904c:	3710      	adds	r7, #16
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}

08009052 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009052:	b580      	push	{r7, lr}
 8009054:	b084      	sub	sp, #16
 8009056:	af00      	add	r7, sp, #0
 8009058:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	32b0      	adds	r2, #176	@ 0xb0
 8009064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009068:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d101      	bne.n	8009074 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009070:	2303      	movs	r3, #3
 8009072:	e024      	b.n	80090be <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	33b0      	adds	r3, #176	@ 0xb0
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d019      	beq.n	80090bc <USBD_CDC_EP0_RxReady+0x6a>
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800908e:	2bff      	cmp	r3, #255	@ 0xff
 8009090:	d014      	beq.n	80090bc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	33b0      	adds	r3, #176	@ 0xb0
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	4413      	add	r3, r2
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80090aa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80090b2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	22ff      	movs	r2, #255	@ 0xff
 80090b8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
	...

080090c8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80090d0:	2182      	movs	r1, #130	@ 0x82
 80090d2:	4818      	ldr	r0, [pc, #96]	@ (8009134 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80090d4:	f000 fd22 	bl	8009b1c <USBD_GetEpDesc>
 80090d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80090da:	2101      	movs	r1, #1
 80090dc:	4815      	ldr	r0, [pc, #84]	@ (8009134 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80090de:	f000 fd1d 	bl	8009b1c <USBD_GetEpDesc>
 80090e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80090e4:	2181      	movs	r1, #129	@ 0x81
 80090e6:	4813      	ldr	r0, [pc, #76]	@ (8009134 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80090e8:	f000 fd18 	bl	8009b1c <USBD_GetEpDesc>
 80090ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d002      	beq.n	80090fa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	2210      	movs	r2, #16
 80090f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d006      	beq.n	800910e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	2200      	movs	r2, #0
 8009104:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009108:	711a      	strb	r2, [r3, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d006      	beq.n	8009122 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2200      	movs	r2, #0
 8009118:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800911c:	711a      	strb	r2, [r3, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2243      	movs	r2, #67	@ 0x43
 8009126:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009128:	4b02      	ldr	r3, [pc, #8]	@ (8009134 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800912a:	4618      	mov	r0, r3
 800912c:	3718      	adds	r7, #24
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	20000050 	.word	0x20000050

08009138 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b086      	sub	sp, #24
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009140:	2182      	movs	r1, #130	@ 0x82
 8009142:	4818      	ldr	r0, [pc, #96]	@ (80091a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009144:	f000 fcea 	bl	8009b1c <USBD_GetEpDesc>
 8009148:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800914a:	2101      	movs	r1, #1
 800914c:	4815      	ldr	r0, [pc, #84]	@ (80091a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800914e:	f000 fce5 	bl	8009b1c <USBD_GetEpDesc>
 8009152:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009154:	2181      	movs	r1, #129	@ 0x81
 8009156:	4813      	ldr	r0, [pc, #76]	@ (80091a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009158:	f000 fce0 	bl	8009b1c <USBD_GetEpDesc>
 800915c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d002      	beq.n	800916a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	2210      	movs	r2, #16
 8009168:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d006      	beq.n	800917e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	2200      	movs	r2, #0
 8009174:	711a      	strb	r2, [r3, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	f042 0202 	orr.w	r2, r2, #2
 800917c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d006      	beq.n	8009192 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2200      	movs	r2, #0
 8009188:	711a      	strb	r2, [r3, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	f042 0202 	orr.w	r2, r2, #2
 8009190:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2243      	movs	r2, #67	@ 0x43
 8009196:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009198:	4b02      	ldr	r3, [pc, #8]	@ (80091a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800919a:	4618      	mov	r0, r3
 800919c:	3718      	adds	r7, #24
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	20000050 	.word	0x20000050

080091a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b086      	sub	sp, #24
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80091b0:	2182      	movs	r1, #130	@ 0x82
 80091b2:	4818      	ldr	r0, [pc, #96]	@ (8009214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80091b4:	f000 fcb2 	bl	8009b1c <USBD_GetEpDesc>
 80091b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80091ba:	2101      	movs	r1, #1
 80091bc:	4815      	ldr	r0, [pc, #84]	@ (8009214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80091be:	f000 fcad 	bl	8009b1c <USBD_GetEpDesc>
 80091c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80091c4:	2181      	movs	r1, #129	@ 0x81
 80091c6:	4813      	ldr	r0, [pc, #76]	@ (8009214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80091c8:	f000 fca8 	bl	8009b1c <USBD_GetEpDesc>
 80091cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d002      	beq.n	80091da <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	2210      	movs	r2, #16
 80091d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d006      	beq.n	80091ee <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	2200      	movs	r2, #0
 80091e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091e8:	711a      	strb	r2, [r3, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d006      	beq.n	8009202 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2200      	movs	r2, #0
 80091f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091fc:	711a      	strb	r2, [r3, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2243      	movs	r2, #67	@ 0x43
 8009206:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009208:	4b02      	ldr	r3, [pc, #8]	@ (8009214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800920a:	4618      	mov	r0, r3
 800920c:	3718      	adds	r7, #24
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	20000050 	.word	0x20000050

08009218 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009218:	b480      	push	{r7}
 800921a:	b083      	sub	sp, #12
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	220a      	movs	r2, #10
 8009224:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009226:	4b03      	ldr	r3, [pc, #12]	@ (8009234 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009228:	4618      	mov	r0, r3
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	2000000c 	.word	0x2000000c

08009238 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009238:	b480      	push	{r7}
 800923a:	b083      	sub	sp, #12
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
 8009240:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d101      	bne.n	800924c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009248:	2303      	movs	r3, #3
 800924a:	e009      	b.n	8009260 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	33b0      	adds	r3, #176	@ 0xb0
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	683a      	ldr	r2, [r7, #0]
 800925c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800926c:	b480      	push	{r7}
 800926e:	b087      	sub	sp, #28
 8009270:	af00      	add	r7, sp, #0
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	32b0      	adds	r2, #176	@ 0xb0
 8009282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009286:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d101      	bne.n	8009292 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800928e:	2303      	movs	r3, #3
 8009290:	e008      	b.n	80092a4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	68ba      	ldr	r2, [r7, #8]
 8009296:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80092a2:	2300      	movs	r3, #0
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	371c      	adds	r7, #28
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b085      	sub	sp, #20
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	32b0      	adds	r2, #176	@ 0xb0
 80092c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092c8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d101      	bne.n	80092d4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80092d0:	2303      	movs	r3, #3
 80092d2:	e004      	b.n	80092de <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	683a      	ldr	r2, [r7, #0]
 80092d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3714      	adds	r7, #20
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
	...

080092ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	32b0      	adds	r2, #176	@ 0xb0
 80092fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009302:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	32b0      	adds	r2, #176	@ 0xb0
 800930e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d101      	bne.n	800931a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009316:	2303      	movs	r3, #3
 8009318:	e018      	b.n	800934c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	7c1b      	ldrb	r3, [r3, #16]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10a      	bne.n	8009338 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009322:	4b0c      	ldr	r3, [pc, #48]	@ (8009354 <USBD_CDC_ReceivePacket+0x68>)
 8009324:	7819      	ldrb	r1, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800932c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f001 ffab 	bl	800b28c <USBD_LL_PrepareReceive>
 8009336:	e008      	b.n	800934a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009338:	4b06      	ldr	r3, [pc, #24]	@ (8009354 <USBD_CDC_ReceivePacket+0x68>)
 800933a:	7819      	ldrb	r1, [r3, #0]
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009342:	2340      	movs	r3, #64	@ 0x40
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f001 ffa1 	bl	800b28c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3710      	adds	r7, #16
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}
 8009354:	20000094 	.word	0x20000094

08009358 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	4613      	mov	r3, r2
 8009364:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d101      	bne.n	8009370 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800936c:	2303      	movs	r3, #3
 800936e:	e01f      	b.n	80093b0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2200      	movs	r2, #0
 8009384:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d003      	beq.n	8009396 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	79fa      	ldrb	r2, [r7, #7]
 80093a2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f001 fe1b 	bl	800afe0 <USBD_LL_Init>
 80093aa:	4603      	mov	r3, r0
 80093ac:	75fb      	strb	r3, [r7, #23]

  return ret;
 80093ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3718      	adds	r7, #24
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b084      	sub	sp, #16
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80093c2:	2300      	movs	r3, #0
 80093c4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d101      	bne.n	80093d0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80093cc:	2303      	movs	r3, #3
 80093ce:	e025      	b.n	800941c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	683a      	ldr	r2, [r7, #0]
 80093d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	32ae      	adds	r2, #174	@ 0xae
 80093e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d00f      	beq.n	800940c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	32ae      	adds	r2, #174	@ 0xae
 80093f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093fc:	f107 020e 	add.w	r2, r7, #14
 8009400:	4610      	mov	r0, r2
 8009402:	4798      	blx	r3
 8009404:	4602      	mov	r2, r0
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009412:	1c5a      	adds	r2, r3, #1
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800941a:	2300      	movs	r3, #0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f001 fe23 	bl	800b078 <USBD_LL_Start>
 8009432:	4603      	mov	r3, r0
}
 8009434:	4618      	mov	r0, r3
 8009436:	3708      	adds	r7, #8
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009444:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009446:	4618      	mov	r0, r3
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr

08009452 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009452:	b580      	push	{r7, lr}
 8009454:	b084      	sub	sp, #16
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
 800945a:	460b      	mov	r3, r1
 800945c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800945e:	2300      	movs	r3, #0
 8009460:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009468:	2b00      	cmp	r3, #0
 800946a:	d009      	beq.n	8009480 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	78fa      	ldrb	r2, [r7, #3]
 8009476:	4611      	mov	r1, r2
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	4798      	blx	r3
 800947c:	4603      	mov	r3, r0
 800947e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009480:	7bfb      	ldrb	r3, [r7, #15]
}
 8009482:	4618      	mov	r0, r3
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b084      	sub	sp, #16
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
 8009492:	460b      	mov	r3, r1
 8009494:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009496:	2300      	movs	r3, #0
 8009498:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	78fa      	ldrb	r2, [r7, #3]
 80094a4:	4611      	mov	r1, r2
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	4798      	blx	r3
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d001      	beq.n	80094b4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80094b0:	2303      	movs	r3, #3
 80094b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80094b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3710      	adds	r7, #16
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80094be:	b580      	push	{r7, lr}
 80094c0:	b084      	sub	sp, #16
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
 80094c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80094ce:	6839      	ldr	r1, [r7, #0]
 80094d0:	4618      	mov	r0, r3
 80094d2:	f001 f920 	bl	800a716 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80094e4:	461a      	mov	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80094f2:	f003 031f 	and.w	r3, r3, #31
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d01a      	beq.n	8009530 <USBD_LL_SetupStage+0x72>
 80094fa:	2b02      	cmp	r3, #2
 80094fc:	d822      	bhi.n	8009544 <USBD_LL_SetupStage+0x86>
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d002      	beq.n	8009508 <USBD_LL_SetupStage+0x4a>
 8009502:	2b01      	cmp	r3, #1
 8009504:	d00a      	beq.n	800951c <USBD_LL_SetupStage+0x5e>
 8009506:	e01d      	b.n	8009544 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 fb75 	bl	8009c00 <USBD_StdDevReq>
 8009516:	4603      	mov	r3, r0
 8009518:	73fb      	strb	r3, [r7, #15]
      break;
 800951a:	e020      	b.n	800955e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009522:	4619      	mov	r1, r3
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f000 fbdd 	bl	8009ce4 <USBD_StdItfReq>
 800952a:	4603      	mov	r3, r0
 800952c:	73fb      	strb	r3, [r7, #15]
      break;
 800952e:	e016      	b.n	800955e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009536:	4619      	mov	r1, r3
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f000 fc3f 	bl	8009dbc <USBD_StdEPReq>
 800953e:	4603      	mov	r3, r0
 8009540:	73fb      	strb	r3, [r7, #15]
      break;
 8009542:	e00c      	b.n	800955e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800954a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800954e:	b2db      	uxtb	r3, r3
 8009550:	4619      	mov	r1, r3
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f001 fdf0 	bl	800b138 <USBD_LL_StallEP>
 8009558:	4603      	mov	r3, r0
 800955a:	73fb      	strb	r3, [r7, #15]
      break;
 800955c:	bf00      	nop
  }

  return ret;
 800955e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009560:	4618      	mov	r0, r3
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b086      	sub	sp, #24
 800956c:	af00      	add	r7, sp, #0
 800956e:	60f8      	str	r0, [r7, #12]
 8009570:	460b      	mov	r3, r1
 8009572:	607a      	str	r2, [r7, #4]
 8009574:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009576:	2300      	movs	r3, #0
 8009578:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800957a:	7afb      	ldrb	r3, [r7, #11]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d177      	bne.n	8009670 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009586:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800958e:	2b03      	cmp	r3, #3
 8009590:	f040 80a1 	bne.w	80096d6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	693a      	ldr	r2, [r7, #16]
 800959a:	8992      	ldrh	r2, [r2, #12]
 800959c:	4293      	cmp	r3, r2
 800959e:	d91c      	bls.n	80095da <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	693a      	ldr	r2, [r7, #16]
 80095a6:	8992      	ldrh	r2, [r2, #12]
 80095a8:	1a9a      	subs	r2, r3, r2
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80095ae:	693b      	ldr	r3, [r7, #16]
 80095b0:	691b      	ldr	r3, [r3, #16]
 80095b2:	693a      	ldr	r2, [r7, #16]
 80095b4:	8992      	ldrh	r2, [r2, #12]
 80095b6:	441a      	add	r2, r3
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	6919      	ldr	r1, [r3, #16]
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	899b      	ldrh	r3, [r3, #12]
 80095c4:	461a      	mov	r2, r3
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	4293      	cmp	r3, r2
 80095cc:	bf38      	it	cc
 80095ce:	4613      	movcc	r3, r2
 80095d0:	461a      	mov	r2, r3
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f001 f9a6 	bl	800a924 <USBD_CtlContinueRx>
 80095d8:	e07d      	b.n	80096d6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80095e0:	f003 031f 	and.w	r3, r3, #31
 80095e4:	2b02      	cmp	r3, #2
 80095e6:	d014      	beq.n	8009612 <USBD_LL_DataOutStage+0xaa>
 80095e8:	2b02      	cmp	r3, #2
 80095ea:	d81d      	bhi.n	8009628 <USBD_LL_DataOutStage+0xc0>
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d002      	beq.n	80095f6 <USBD_LL_DataOutStage+0x8e>
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d003      	beq.n	80095fc <USBD_LL_DataOutStage+0x94>
 80095f4:	e018      	b.n	8009628 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80095f6:	2300      	movs	r3, #0
 80095f8:	75bb      	strb	r3, [r7, #22]
            break;
 80095fa:	e018      	b.n	800962e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009602:	b2db      	uxtb	r3, r3
 8009604:	4619      	mov	r1, r3
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 fa6e 	bl	8009ae8 <USBD_CoreFindIF>
 800960c:	4603      	mov	r3, r0
 800960e:	75bb      	strb	r3, [r7, #22]
            break;
 8009610:	e00d      	b.n	800962e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009618:	b2db      	uxtb	r3, r3
 800961a:	4619      	mov	r1, r3
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f000 fa70 	bl	8009b02 <USBD_CoreFindEP>
 8009622:	4603      	mov	r3, r0
 8009624:	75bb      	strb	r3, [r7, #22]
            break;
 8009626:	e002      	b.n	800962e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009628:	2300      	movs	r3, #0
 800962a:	75bb      	strb	r3, [r7, #22]
            break;
 800962c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800962e:	7dbb      	ldrb	r3, [r7, #22]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d119      	bne.n	8009668 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800963a:	b2db      	uxtb	r3, r3
 800963c:	2b03      	cmp	r3, #3
 800963e:	d113      	bne.n	8009668 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009640:	7dba      	ldrb	r2, [r7, #22]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	32ae      	adds	r2, #174	@ 0xae
 8009646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d00b      	beq.n	8009668 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009650:	7dba      	ldrb	r2, [r7, #22]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009658:	7dba      	ldrb	r2, [r7, #22]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	32ae      	adds	r2, #174	@ 0xae
 800965e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009662:	691b      	ldr	r3, [r3, #16]
 8009664:	68f8      	ldr	r0, [r7, #12]
 8009666:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f001 f96c 	bl	800a946 <USBD_CtlSendStatus>
 800966e:	e032      	b.n	80096d6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009670:	7afb      	ldrb	r3, [r7, #11]
 8009672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009676:	b2db      	uxtb	r3, r3
 8009678:	4619      	mov	r1, r3
 800967a:	68f8      	ldr	r0, [r7, #12]
 800967c:	f000 fa41 	bl	8009b02 <USBD_CoreFindEP>
 8009680:	4603      	mov	r3, r0
 8009682:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009684:	7dbb      	ldrb	r3, [r7, #22]
 8009686:	2bff      	cmp	r3, #255	@ 0xff
 8009688:	d025      	beq.n	80096d6 <USBD_LL_DataOutStage+0x16e>
 800968a:	7dbb      	ldrb	r3, [r7, #22]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d122      	bne.n	80096d6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009696:	b2db      	uxtb	r3, r3
 8009698:	2b03      	cmp	r3, #3
 800969a:	d117      	bne.n	80096cc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800969c:	7dba      	ldrb	r2, [r7, #22]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	32ae      	adds	r2, #174	@ 0xae
 80096a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096a6:	699b      	ldr	r3, [r3, #24]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d00f      	beq.n	80096cc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80096ac:	7dba      	ldrb	r2, [r7, #22]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80096b4:	7dba      	ldrb	r2, [r7, #22]
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	32ae      	adds	r2, #174	@ 0xae
 80096ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	7afa      	ldrb	r2, [r7, #11]
 80096c2:	4611      	mov	r1, r2
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	4798      	blx	r3
 80096c8:	4603      	mov	r3, r0
 80096ca:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80096cc:	7dfb      	ldrb	r3, [r7, #23]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d001      	beq.n	80096d6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80096d2:	7dfb      	ldrb	r3, [r7, #23]
 80096d4:	e000      	b.n	80096d8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80096d6:	2300      	movs	r3, #0
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3718      	adds	r7, #24
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}

080096e0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b086      	sub	sp, #24
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	60f8      	str	r0, [r7, #12]
 80096e8:	460b      	mov	r3, r1
 80096ea:	607a      	str	r2, [r7, #4]
 80096ec:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80096ee:	7afb      	ldrb	r3, [r7, #11]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d178      	bne.n	80097e6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	3314      	adds	r3, #20
 80096f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009700:	2b02      	cmp	r3, #2
 8009702:	d163      	bne.n	80097cc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	693a      	ldr	r2, [r7, #16]
 800970a:	8992      	ldrh	r2, [r2, #12]
 800970c:	4293      	cmp	r3, r2
 800970e:	d91c      	bls.n	800974a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	693a      	ldr	r2, [r7, #16]
 8009716:	8992      	ldrh	r2, [r2, #12]
 8009718:	1a9a      	subs	r2, r3, r2
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	691b      	ldr	r3, [r3, #16]
 8009722:	693a      	ldr	r2, [r7, #16]
 8009724:	8992      	ldrh	r2, [r2, #12]
 8009726:	441a      	add	r2, r3
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	6919      	ldr	r1, [r3, #16]
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	461a      	mov	r2, r3
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f001 f8c2 	bl	800a8c0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800973c:	2300      	movs	r3, #0
 800973e:	2200      	movs	r2, #0
 8009740:	2100      	movs	r1, #0
 8009742:	68f8      	ldr	r0, [r7, #12]
 8009744:	f001 fda2 	bl	800b28c <USBD_LL_PrepareReceive>
 8009748:	e040      	b.n	80097cc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	899b      	ldrh	r3, [r3, #12]
 800974e:	461a      	mov	r2, r3
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	429a      	cmp	r2, r3
 8009756:	d11c      	bne.n	8009792 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	693a      	ldr	r2, [r7, #16]
 800975e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009760:	4293      	cmp	r3, r2
 8009762:	d316      	bcc.n	8009792 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800976e:	429a      	cmp	r2, r3
 8009770:	d20f      	bcs.n	8009792 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009772:	2200      	movs	r2, #0
 8009774:	2100      	movs	r1, #0
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f001 f8a2 	bl	800a8c0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2200      	movs	r2, #0
 8009780:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009784:	2300      	movs	r3, #0
 8009786:	2200      	movs	r2, #0
 8009788:	2100      	movs	r1, #0
 800978a:	68f8      	ldr	r0, [r7, #12]
 800978c:	f001 fd7e 	bl	800b28c <USBD_LL_PrepareReceive>
 8009790:	e01c      	b.n	80097cc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009798:	b2db      	uxtb	r3, r3
 800979a:	2b03      	cmp	r3, #3
 800979c:	d10f      	bne.n	80097be <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097a4:	68db      	ldr	r3, [r3, #12]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d009      	beq.n	80097be <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	68f8      	ldr	r0, [r7, #12]
 80097bc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80097be:	2180      	movs	r1, #128	@ 0x80
 80097c0:	68f8      	ldr	r0, [r7, #12]
 80097c2:	f001 fcb9 	bl	800b138 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80097c6:	68f8      	ldr	r0, [r7, #12]
 80097c8:	f001 f8d0 	bl	800a96c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d03a      	beq.n	800984c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80097d6:	68f8      	ldr	r0, [r7, #12]
 80097d8:	f7ff fe30 	bl	800943c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80097e4:	e032      	b.n	800984c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80097e6:	7afb      	ldrb	r3, [r7, #11]
 80097e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	4619      	mov	r1, r3
 80097f0:	68f8      	ldr	r0, [r7, #12]
 80097f2:	f000 f986 	bl	8009b02 <USBD_CoreFindEP>
 80097f6:	4603      	mov	r3, r0
 80097f8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097fa:	7dfb      	ldrb	r3, [r7, #23]
 80097fc:	2bff      	cmp	r3, #255	@ 0xff
 80097fe:	d025      	beq.n	800984c <USBD_LL_DataInStage+0x16c>
 8009800:	7dfb      	ldrb	r3, [r7, #23]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d122      	bne.n	800984c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800980c:	b2db      	uxtb	r3, r3
 800980e:	2b03      	cmp	r3, #3
 8009810:	d11c      	bne.n	800984c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009812:	7dfa      	ldrb	r2, [r7, #23]
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	32ae      	adds	r2, #174	@ 0xae
 8009818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d014      	beq.n	800984c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009822:	7dfa      	ldrb	r2, [r7, #23]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800982a:	7dfa      	ldrb	r2, [r7, #23]
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	32ae      	adds	r2, #174	@ 0xae
 8009830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	7afa      	ldrb	r2, [r7, #11]
 8009838:	4611      	mov	r1, r2
 800983a:	68f8      	ldr	r0, [r7, #12]
 800983c:	4798      	blx	r3
 800983e:	4603      	mov	r3, r0
 8009840:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009842:	7dbb      	ldrb	r3, [r7, #22]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d001      	beq.n	800984c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009848:	7dbb      	ldrb	r3, [r7, #22]
 800984a:	e000      	b.n	800984e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800984c:	2300      	movs	r3, #0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3718      	adds	r7, #24
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b084      	sub	sp, #16
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2201      	movs	r2, #1
 8009866:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800988e:	2b00      	cmp	r3, #0
 8009890:	d014      	beq.n	80098bc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00e      	beq.n	80098bc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098a4:	685b      	ldr	r3, [r3, #4]
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	6852      	ldr	r2, [r2, #4]
 80098aa:	b2d2      	uxtb	r2, r2
 80098ac:	4611      	mov	r1, r2
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	4798      	blx	r3
 80098b2:	4603      	mov	r3, r0
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d001      	beq.n	80098bc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80098b8:	2303      	movs	r3, #3
 80098ba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80098bc:	2340      	movs	r3, #64	@ 0x40
 80098be:	2200      	movs	r2, #0
 80098c0:	2100      	movs	r1, #0
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f001 fbf3 	bl	800b0ae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2240      	movs	r2, #64	@ 0x40
 80098d4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80098d8:	2340      	movs	r3, #64	@ 0x40
 80098da:	2200      	movs	r2, #0
 80098dc:	2180      	movs	r1, #128	@ 0x80
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f001 fbe5 	bl	800b0ae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2201      	movs	r2, #1
 80098e8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2240      	movs	r2, #64	@ 0x40
 80098f0:	841a      	strh	r2, [r3, #32]

  return ret;
 80098f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3710      	adds	r7, #16
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80098fc:	b480      	push	{r7}
 80098fe:	b083      	sub	sp, #12
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	460b      	mov	r3, r1
 8009906:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	78fa      	ldrb	r2, [r7, #3]
 800990c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800990e:	2300      	movs	r3, #0
}
 8009910:	4618      	mov	r0, r3
 8009912:	370c      	adds	r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b04      	cmp	r3, #4
 800992e:	d006      	beq.n	800993e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009936:	b2da      	uxtb	r2, r3
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2204      	movs	r2, #4
 8009942:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009962:	b2db      	uxtb	r3, r3
 8009964:	2b04      	cmp	r3, #4
 8009966:	d106      	bne.n	8009976 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800996e:	b2da      	uxtb	r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009976:	2300      	movs	r3, #0
}
 8009978:	4618      	mov	r0, r3
 800997a:	370c      	adds	r7, #12
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr

08009984 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009992:	b2db      	uxtb	r3, r3
 8009994:	2b03      	cmp	r3, #3
 8009996:	d110      	bne.n	80099ba <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d00b      	beq.n	80099ba <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099a8:	69db      	ldr	r3, [r3, #28]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d005      	beq.n	80099ba <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099b4:	69db      	ldr	r3, [r3, #28]
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80099ba:	2300      	movs	r3, #0
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3708      	adds	r7, #8
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b082      	sub	sp, #8
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	460b      	mov	r3, r1
 80099ce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	32ae      	adds	r2, #174	@ 0xae
 80099da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d101      	bne.n	80099e6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80099e2:	2303      	movs	r3, #3
 80099e4:	e01c      	b.n	8009a20 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	2b03      	cmp	r3, #3
 80099f0:	d115      	bne.n	8009a1e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	32ae      	adds	r2, #174	@ 0xae
 80099fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a00:	6a1b      	ldr	r3, [r3, #32]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00b      	beq.n	8009a1e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	32ae      	adds	r2, #174	@ 0xae
 8009a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a14:	6a1b      	ldr	r3, [r3, #32]
 8009a16:	78fa      	ldrb	r2, [r7, #3]
 8009a18:	4611      	mov	r1, r2
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009a1e:	2300      	movs	r3, #0
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3708      	adds	r7, #8
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b082      	sub	sp, #8
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	460b      	mov	r3, r1
 8009a32:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	32ae      	adds	r2, #174	@ 0xae
 8009a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d101      	bne.n	8009a4a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e01c      	b.n	8009a84 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	2b03      	cmp	r3, #3
 8009a54:	d115      	bne.n	8009a82 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	32ae      	adds	r2, #174	@ 0xae
 8009a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00b      	beq.n	8009a82 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	32ae      	adds	r2, #174	@ 0xae
 8009a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a7a:	78fa      	ldrb	r2, [r7, #3]
 8009a7c:	4611      	mov	r1, r2
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009a82:	2300      	movs	r3, #0
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3708      	adds	r7, #8
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009a94:	2300      	movs	r3, #0
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	370c      	adds	r7, #12
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa0:	4770      	bx	lr

08009aa2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009aa2:	b580      	push	{r7, lr}
 8009aa4:	b084      	sub	sp, #16
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d00e      	beq.n	8009ade <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	6852      	ldr	r2, [r2, #4]
 8009acc:	b2d2      	uxtb	r2, r2
 8009ace:	4611      	mov	r1, r2
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	4798      	blx	r3
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d001      	beq.n	8009ade <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009ada:	2303      	movs	r3, #3
 8009adc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3710      	adds	r7, #16
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}

08009ae8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b083      	sub	sp, #12
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	460b      	mov	r3, r1
 8009af2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009af4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	370c      	adds	r7, #12
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr

08009b02 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009b02:	b480      	push	{r7}
 8009b04:	b083      	sub	sp, #12
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009b0e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b086      	sub	sp, #24
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	460b      	mov	r3, r1
 8009b26:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009b30:	2300      	movs	r3, #0
 8009b32:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	885b      	ldrh	r3, [r3, #2]
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	68fa      	ldr	r2, [r7, #12]
 8009b3c:	7812      	ldrb	r2, [r2, #0]
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d91f      	bls.n	8009b82 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009b48:	e013      	b.n	8009b72 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009b4a:	f107 030a 	add.w	r3, r7, #10
 8009b4e:	4619      	mov	r1, r3
 8009b50:	6978      	ldr	r0, [r7, #20]
 8009b52:	f000 f81b 	bl	8009b8c <USBD_GetNextDesc>
 8009b56:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	785b      	ldrb	r3, [r3, #1]
 8009b5c:	2b05      	cmp	r3, #5
 8009b5e:	d108      	bne.n	8009b72 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	789b      	ldrb	r3, [r3, #2]
 8009b68:	78fa      	ldrb	r2, [r7, #3]
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d008      	beq.n	8009b80 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	885b      	ldrh	r3, [r3, #2]
 8009b76:	b29a      	uxth	r2, r3
 8009b78:	897b      	ldrh	r3, [r7, #10]
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d8e5      	bhi.n	8009b4a <USBD_GetEpDesc+0x2e>
 8009b7e:	e000      	b.n	8009b82 <USBD_GetEpDesc+0x66>
          break;
 8009b80:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009b82:	693b      	ldr	r3, [r7, #16]
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3718      	adds	r7, #24
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b085      	sub	sp, #20
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	881b      	ldrh	r3, [r3, #0]
 8009b9e:	68fa      	ldr	r2, [r7, #12]
 8009ba0:	7812      	ldrb	r2, [r2, #0]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	b29a      	uxth	r2, r3
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4413      	add	r3, r2
 8009bb4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3714      	adds	r7, #20
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr

08009bc4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b087      	sub	sp, #28
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	781b      	ldrb	r3, [r3, #0]
 8009bd4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009be2:	8a3b      	ldrh	r3, [r7, #16]
 8009be4:	021b      	lsls	r3, r3, #8
 8009be6:	b21a      	sxth	r2, r3
 8009be8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	b21b      	sxth	r3, r3
 8009bf0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009bf2:	89fb      	ldrh	r3, [r7, #14]
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	371c      	adds	r7, #28
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr

08009c00 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c16:	2b40      	cmp	r3, #64	@ 0x40
 8009c18:	d005      	beq.n	8009c26 <USBD_StdDevReq+0x26>
 8009c1a:	2b40      	cmp	r3, #64	@ 0x40
 8009c1c:	d857      	bhi.n	8009cce <USBD_StdDevReq+0xce>
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d00f      	beq.n	8009c42 <USBD_StdDevReq+0x42>
 8009c22:	2b20      	cmp	r3, #32
 8009c24:	d153      	bne.n	8009cce <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	32ae      	adds	r2, #174	@ 0xae
 8009c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c34:	689b      	ldr	r3, [r3, #8]
 8009c36:	6839      	ldr	r1, [r7, #0]
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	4798      	blx	r3
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	73fb      	strb	r3, [r7, #15]
      break;
 8009c40:	e04a      	b.n	8009cd8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	785b      	ldrb	r3, [r3, #1]
 8009c46:	2b09      	cmp	r3, #9
 8009c48:	d83b      	bhi.n	8009cc2 <USBD_StdDevReq+0xc2>
 8009c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c50 <USBD_StdDevReq+0x50>)
 8009c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c50:	08009ca5 	.word	0x08009ca5
 8009c54:	08009cb9 	.word	0x08009cb9
 8009c58:	08009cc3 	.word	0x08009cc3
 8009c5c:	08009caf 	.word	0x08009caf
 8009c60:	08009cc3 	.word	0x08009cc3
 8009c64:	08009c83 	.word	0x08009c83
 8009c68:	08009c79 	.word	0x08009c79
 8009c6c:	08009cc3 	.word	0x08009cc3
 8009c70:	08009c9b 	.word	0x08009c9b
 8009c74:	08009c8d 	.word	0x08009c8d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009c78:	6839      	ldr	r1, [r7, #0]
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 fa3e 	bl	800a0fc <USBD_GetDescriptor>
          break;
 8009c80:	e024      	b.n	8009ccc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009c82:	6839      	ldr	r1, [r7, #0]
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 fba3 	bl	800a3d0 <USBD_SetAddress>
          break;
 8009c8a:	e01f      	b.n	8009ccc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 fbe2 	bl	800a458 <USBD_SetConfig>
 8009c94:	4603      	mov	r3, r0
 8009c96:	73fb      	strb	r3, [r7, #15]
          break;
 8009c98:	e018      	b.n	8009ccc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009c9a:	6839      	ldr	r1, [r7, #0]
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 fc85 	bl	800a5ac <USBD_GetConfig>
          break;
 8009ca2:	e013      	b.n	8009ccc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009ca4:	6839      	ldr	r1, [r7, #0]
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 fcb6 	bl	800a618 <USBD_GetStatus>
          break;
 8009cac:	e00e      	b.n	8009ccc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009cae:	6839      	ldr	r1, [r7, #0]
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 fce5 	bl	800a680 <USBD_SetFeature>
          break;
 8009cb6:	e009      	b.n	8009ccc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009cb8:	6839      	ldr	r1, [r7, #0]
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 fd09 	bl	800a6d2 <USBD_ClrFeature>
          break;
 8009cc0:	e004      	b.n	8009ccc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009cc2:	6839      	ldr	r1, [r7, #0]
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 fd60 	bl	800a78a <USBD_CtlError>
          break;
 8009cca:	bf00      	nop
      }
      break;
 8009ccc:	e004      	b.n	8009cd8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009cce:	6839      	ldr	r1, [r7, #0]
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f000 fd5a 	bl	800a78a <USBD_CtlError>
      break;
 8009cd6:	bf00      	nop
  }

  return ret;
 8009cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3710      	adds	r7, #16
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}
 8009ce2:	bf00      	nop

08009ce4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b084      	sub	sp, #16
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cfa:	2b40      	cmp	r3, #64	@ 0x40
 8009cfc:	d005      	beq.n	8009d0a <USBD_StdItfReq+0x26>
 8009cfe:	2b40      	cmp	r3, #64	@ 0x40
 8009d00:	d852      	bhi.n	8009da8 <USBD_StdItfReq+0xc4>
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d001      	beq.n	8009d0a <USBD_StdItfReq+0x26>
 8009d06:	2b20      	cmp	r3, #32
 8009d08:	d14e      	bne.n	8009da8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	3b01      	subs	r3, #1
 8009d14:	2b02      	cmp	r3, #2
 8009d16:	d840      	bhi.n	8009d9a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	889b      	ldrh	r3, [r3, #4]
 8009d1c:	b2db      	uxtb	r3, r3
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d836      	bhi.n	8009d90 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	889b      	ldrh	r3, [r3, #4]
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	4619      	mov	r1, r3
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f7ff fedc 	bl	8009ae8 <USBD_CoreFindIF>
 8009d30:	4603      	mov	r3, r0
 8009d32:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d34:	7bbb      	ldrb	r3, [r7, #14]
 8009d36:	2bff      	cmp	r3, #255	@ 0xff
 8009d38:	d01d      	beq.n	8009d76 <USBD_StdItfReq+0x92>
 8009d3a:	7bbb      	ldrb	r3, [r7, #14]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d11a      	bne.n	8009d76 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009d40:	7bba      	ldrb	r2, [r7, #14]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	32ae      	adds	r2, #174	@ 0xae
 8009d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d00f      	beq.n	8009d70 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009d50:	7bba      	ldrb	r2, [r7, #14]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009d58:	7bba      	ldrb	r2, [r7, #14]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	32ae      	adds	r2, #174	@ 0xae
 8009d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	6839      	ldr	r1, [r7, #0]
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	4798      	blx	r3
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009d6e:	e004      	b.n	8009d7a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009d70:	2303      	movs	r3, #3
 8009d72:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009d74:	e001      	b.n	8009d7a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009d76:	2303      	movs	r3, #3
 8009d78:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	88db      	ldrh	r3, [r3, #6]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d110      	bne.n	8009da4 <USBD_StdItfReq+0xc0>
 8009d82:	7bfb      	ldrb	r3, [r7, #15]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10d      	bne.n	8009da4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 fddc 	bl	800a946 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009d8e:	e009      	b.n	8009da4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009d90:	6839      	ldr	r1, [r7, #0]
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fcf9 	bl	800a78a <USBD_CtlError>
          break;
 8009d98:	e004      	b.n	8009da4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009d9a:	6839      	ldr	r1, [r7, #0]
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 fcf4 	bl	800a78a <USBD_CtlError>
          break;
 8009da2:	e000      	b.n	8009da6 <USBD_StdItfReq+0xc2>
          break;
 8009da4:	bf00      	nop
      }
      break;
 8009da6:	e004      	b.n	8009db2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009da8:	6839      	ldr	r1, [r7, #0]
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 fced 	bl	800a78a <USBD_CtlError>
      break;
 8009db0:	bf00      	nop
  }

  return ret;
 8009db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	889b      	ldrh	r3, [r3, #4]
 8009dce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dd8:	2b40      	cmp	r3, #64	@ 0x40
 8009dda:	d007      	beq.n	8009dec <USBD_StdEPReq+0x30>
 8009ddc:	2b40      	cmp	r3, #64	@ 0x40
 8009dde:	f200 8181 	bhi.w	800a0e4 <USBD_StdEPReq+0x328>
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d02a      	beq.n	8009e3c <USBD_StdEPReq+0x80>
 8009de6:	2b20      	cmp	r3, #32
 8009de8:	f040 817c 	bne.w	800a0e4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009dec:	7bbb      	ldrb	r3, [r7, #14]
 8009dee:	4619      	mov	r1, r3
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f7ff fe86 	bl	8009b02 <USBD_CoreFindEP>
 8009df6:	4603      	mov	r3, r0
 8009df8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009dfa:	7b7b      	ldrb	r3, [r7, #13]
 8009dfc:	2bff      	cmp	r3, #255	@ 0xff
 8009dfe:	f000 8176 	beq.w	800a0ee <USBD_StdEPReq+0x332>
 8009e02:	7b7b      	ldrb	r3, [r7, #13]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f040 8172 	bne.w	800a0ee <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009e0a:	7b7a      	ldrb	r2, [r7, #13]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009e12:	7b7a      	ldrb	r2, [r7, #13]
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	32ae      	adds	r2, #174	@ 0xae
 8009e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e1c:	689b      	ldr	r3, [r3, #8]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f000 8165 	beq.w	800a0ee <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009e24:	7b7a      	ldrb	r2, [r7, #13]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	32ae      	adds	r2, #174	@ 0xae
 8009e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e2e:	689b      	ldr	r3, [r3, #8]
 8009e30:	6839      	ldr	r1, [r7, #0]
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	4798      	blx	r3
 8009e36:	4603      	mov	r3, r0
 8009e38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009e3a:	e158      	b.n	800a0ee <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	785b      	ldrb	r3, [r3, #1]
 8009e40:	2b03      	cmp	r3, #3
 8009e42:	d008      	beq.n	8009e56 <USBD_StdEPReq+0x9a>
 8009e44:	2b03      	cmp	r3, #3
 8009e46:	f300 8147 	bgt.w	800a0d8 <USBD_StdEPReq+0x31c>
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f000 809b 	beq.w	8009f86 <USBD_StdEPReq+0x1ca>
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d03c      	beq.n	8009ece <USBD_StdEPReq+0x112>
 8009e54:	e140      	b.n	800a0d8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	2b02      	cmp	r3, #2
 8009e60:	d002      	beq.n	8009e68 <USBD_StdEPReq+0xac>
 8009e62:	2b03      	cmp	r3, #3
 8009e64:	d016      	beq.n	8009e94 <USBD_StdEPReq+0xd8>
 8009e66:	e02c      	b.n	8009ec2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e68:	7bbb      	ldrb	r3, [r7, #14]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d00d      	beq.n	8009e8a <USBD_StdEPReq+0xce>
 8009e6e:	7bbb      	ldrb	r3, [r7, #14]
 8009e70:	2b80      	cmp	r3, #128	@ 0x80
 8009e72:	d00a      	beq.n	8009e8a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e74:	7bbb      	ldrb	r3, [r7, #14]
 8009e76:	4619      	mov	r1, r3
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f001 f95d 	bl	800b138 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e7e:	2180      	movs	r1, #128	@ 0x80
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f001 f959 	bl	800b138 <USBD_LL_StallEP>
 8009e86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e88:	e020      	b.n	8009ecc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009e8a:	6839      	ldr	r1, [r7, #0]
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fc7c 	bl	800a78a <USBD_CtlError>
              break;
 8009e92:	e01b      	b.n	8009ecc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	885b      	ldrh	r3, [r3, #2]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d10e      	bne.n	8009eba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009e9c:	7bbb      	ldrb	r3, [r7, #14]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d00b      	beq.n	8009eba <USBD_StdEPReq+0xfe>
 8009ea2:	7bbb      	ldrb	r3, [r7, #14]
 8009ea4:	2b80      	cmp	r3, #128	@ 0x80
 8009ea6:	d008      	beq.n	8009eba <USBD_StdEPReq+0xfe>
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	88db      	ldrh	r3, [r3, #6]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d104      	bne.n	8009eba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009eb0:	7bbb      	ldrb	r3, [r7, #14]
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f001 f93f 	bl	800b138 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 fd43 	bl	800a946 <USBD_CtlSendStatus>

              break;
 8009ec0:	e004      	b.n	8009ecc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009ec2:	6839      	ldr	r1, [r7, #0]
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 fc60 	bl	800a78a <USBD_CtlError>
              break;
 8009eca:	bf00      	nop
          }
          break;
 8009ecc:	e109      	b.n	800a0e2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d002      	beq.n	8009ee0 <USBD_StdEPReq+0x124>
 8009eda:	2b03      	cmp	r3, #3
 8009edc:	d016      	beq.n	8009f0c <USBD_StdEPReq+0x150>
 8009ede:	e04b      	b.n	8009f78 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ee0:	7bbb      	ldrb	r3, [r7, #14]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00d      	beq.n	8009f02 <USBD_StdEPReq+0x146>
 8009ee6:	7bbb      	ldrb	r3, [r7, #14]
 8009ee8:	2b80      	cmp	r3, #128	@ 0x80
 8009eea:	d00a      	beq.n	8009f02 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009eec:	7bbb      	ldrb	r3, [r7, #14]
 8009eee:	4619      	mov	r1, r3
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f001 f921 	bl	800b138 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ef6:	2180      	movs	r1, #128	@ 0x80
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f001 f91d 	bl	800b138 <USBD_LL_StallEP>
 8009efe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009f00:	e040      	b.n	8009f84 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009f02:	6839      	ldr	r1, [r7, #0]
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fc40 	bl	800a78a <USBD_CtlError>
              break;
 8009f0a:	e03b      	b.n	8009f84 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	885b      	ldrh	r3, [r3, #2]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d136      	bne.n	8009f82 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009f14:	7bbb      	ldrb	r3, [r7, #14]
 8009f16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d004      	beq.n	8009f28 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009f1e:	7bbb      	ldrb	r3, [r7, #14]
 8009f20:	4619      	mov	r1, r3
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f001 f927 	bl	800b176 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 fd0c 	bl	800a946 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009f2e:	7bbb      	ldrb	r3, [r7, #14]
 8009f30:	4619      	mov	r1, r3
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f7ff fde5 	bl	8009b02 <USBD_CoreFindEP>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f3c:	7b7b      	ldrb	r3, [r7, #13]
 8009f3e:	2bff      	cmp	r3, #255	@ 0xff
 8009f40:	d01f      	beq.n	8009f82 <USBD_StdEPReq+0x1c6>
 8009f42:	7b7b      	ldrb	r3, [r7, #13]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d11c      	bne.n	8009f82 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009f48:	7b7a      	ldrb	r2, [r7, #13]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009f50:	7b7a      	ldrb	r2, [r7, #13]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	32ae      	adds	r2, #174	@ 0xae
 8009f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d010      	beq.n	8009f82 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009f60:	7b7a      	ldrb	r2, [r7, #13]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	32ae      	adds	r2, #174	@ 0xae
 8009f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f6a:	689b      	ldr	r3, [r3, #8]
 8009f6c:	6839      	ldr	r1, [r7, #0]
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	4798      	blx	r3
 8009f72:	4603      	mov	r3, r0
 8009f74:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009f76:	e004      	b.n	8009f82 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009f78:	6839      	ldr	r1, [r7, #0]
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 fc05 	bl	800a78a <USBD_CtlError>
              break;
 8009f80:	e000      	b.n	8009f84 <USBD_StdEPReq+0x1c8>
              break;
 8009f82:	bf00      	nop
          }
          break;
 8009f84:	e0ad      	b.n	800a0e2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f8c:	b2db      	uxtb	r3, r3
 8009f8e:	2b02      	cmp	r3, #2
 8009f90:	d002      	beq.n	8009f98 <USBD_StdEPReq+0x1dc>
 8009f92:	2b03      	cmp	r3, #3
 8009f94:	d033      	beq.n	8009ffe <USBD_StdEPReq+0x242>
 8009f96:	e099      	b.n	800a0cc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f98:	7bbb      	ldrb	r3, [r7, #14]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d007      	beq.n	8009fae <USBD_StdEPReq+0x1f2>
 8009f9e:	7bbb      	ldrb	r3, [r7, #14]
 8009fa0:	2b80      	cmp	r3, #128	@ 0x80
 8009fa2:	d004      	beq.n	8009fae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009fa4:	6839      	ldr	r1, [r7, #0]
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 fbef 	bl	800a78a <USBD_CtlError>
                break;
 8009fac:	e093      	b.n	800a0d6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009fae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	da0b      	bge.n	8009fce <USBD_StdEPReq+0x212>
 8009fb6:	7bbb      	ldrb	r3, [r7, #14]
 8009fb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	009b      	lsls	r3, r3, #2
 8009fc4:	3310      	adds	r3, #16
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	4413      	add	r3, r2
 8009fca:	3304      	adds	r3, #4
 8009fcc:	e00b      	b.n	8009fe6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009fce:	7bbb      	ldrb	r3, [r7, #14]
 8009fd0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009fd4:	4613      	mov	r3, r2
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	4413      	add	r3, r2
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009fe0:	687a      	ldr	r2, [r7, #4]
 8009fe2:	4413      	add	r3, r2
 8009fe4:	3304      	adds	r3, #4
 8009fe6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	2200      	movs	r2, #0
 8009fec:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	330e      	adds	r3, #14
 8009ff2:	2202      	movs	r2, #2
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 fc44 	bl	800a884 <USBD_CtlSendData>
              break;
 8009ffc:	e06b      	b.n	800a0d6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009ffe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a002:	2b00      	cmp	r3, #0
 800a004:	da11      	bge.n	800a02a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a006:	7bbb      	ldrb	r3, [r7, #14]
 800a008:	f003 020f 	and.w	r2, r3, #15
 800a00c:	6879      	ldr	r1, [r7, #4]
 800a00e:	4613      	mov	r3, r2
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	4413      	add	r3, r2
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	440b      	add	r3, r1
 800a018:	3323      	adds	r3, #35	@ 0x23
 800a01a:	781b      	ldrb	r3, [r3, #0]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d117      	bne.n	800a050 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a020:	6839      	ldr	r1, [r7, #0]
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fbb1 	bl	800a78a <USBD_CtlError>
                  break;
 800a028:	e055      	b.n	800a0d6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a02a:	7bbb      	ldrb	r3, [r7, #14]
 800a02c:	f003 020f 	and.w	r2, r3, #15
 800a030:	6879      	ldr	r1, [r7, #4]
 800a032:	4613      	mov	r3, r2
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	4413      	add	r3, r2
 800a038:	009b      	lsls	r3, r3, #2
 800a03a:	440b      	add	r3, r1
 800a03c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d104      	bne.n	800a050 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a046:	6839      	ldr	r1, [r7, #0]
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 fb9e 	bl	800a78a <USBD_CtlError>
                  break;
 800a04e:	e042      	b.n	800a0d6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a050:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a054:	2b00      	cmp	r3, #0
 800a056:	da0b      	bge.n	800a070 <USBD_StdEPReq+0x2b4>
 800a058:	7bbb      	ldrb	r3, [r7, #14]
 800a05a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a05e:	4613      	mov	r3, r2
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	4413      	add	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	3310      	adds	r3, #16
 800a068:	687a      	ldr	r2, [r7, #4]
 800a06a:	4413      	add	r3, r2
 800a06c:	3304      	adds	r3, #4
 800a06e:	e00b      	b.n	800a088 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a070:	7bbb      	ldrb	r3, [r7, #14]
 800a072:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a076:	4613      	mov	r3, r2
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	4413      	add	r3, r2
 800a07c:	009b      	lsls	r3, r3, #2
 800a07e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a082:	687a      	ldr	r2, [r7, #4]
 800a084:	4413      	add	r3, r2
 800a086:	3304      	adds	r3, #4
 800a088:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a08a:	7bbb      	ldrb	r3, [r7, #14]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d002      	beq.n	800a096 <USBD_StdEPReq+0x2da>
 800a090:	7bbb      	ldrb	r3, [r7, #14]
 800a092:	2b80      	cmp	r3, #128	@ 0x80
 800a094:	d103      	bne.n	800a09e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	2200      	movs	r2, #0
 800a09a:	739a      	strb	r2, [r3, #14]
 800a09c:	e00e      	b.n	800a0bc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a09e:	7bbb      	ldrb	r3, [r7, #14]
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f001 f886 	bl	800b1b4 <USBD_LL_IsStallEP>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d003      	beq.n	800a0b6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	739a      	strb	r2, [r3, #14]
 800a0b4:	e002      	b.n	800a0bc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	330e      	adds	r3, #14
 800a0c0:	2202      	movs	r2, #2
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f000 fbdd 	bl	800a884 <USBD_CtlSendData>
              break;
 800a0ca:	e004      	b.n	800a0d6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a0cc:	6839      	ldr	r1, [r7, #0]
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 fb5b 	bl	800a78a <USBD_CtlError>
              break;
 800a0d4:	bf00      	nop
          }
          break;
 800a0d6:	e004      	b.n	800a0e2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a0d8:	6839      	ldr	r1, [r7, #0]
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 fb55 	bl	800a78a <USBD_CtlError>
          break;
 800a0e0:	bf00      	nop
      }
      break;
 800a0e2:	e005      	b.n	800a0f0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a0e4:	6839      	ldr	r1, [r7, #0]
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f000 fb4f 	bl	800a78a <USBD_CtlError>
      break;
 800a0ec:	e000      	b.n	800a0f0 <USBD_StdEPReq+0x334>
      break;
 800a0ee:	bf00      	nop
  }

  return ret;
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3710      	adds	r7, #16
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}
	...

0800a0fc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b084      	sub	sp, #16
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a106:	2300      	movs	r3, #0
 800a108:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a10a:	2300      	movs	r3, #0
 800a10c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a10e:	2300      	movs	r3, #0
 800a110:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	885b      	ldrh	r3, [r3, #2]
 800a116:	0a1b      	lsrs	r3, r3, #8
 800a118:	b29b      	uxth	r3, r3
 800a11a:	3b01      	subs	r3, #1
 800a11c:	2b06      	cmp	r3, #6
 800a11e:	f200 8128 	bhi.w	800a372 <USBD_GetDescriptor+0x276>
 800a122:	a201      	add	r2, pc, #4	@ (adr r2, 800a128 <USBD_GetDescriptor+0x2c>)
 800a124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a128:	0800a145 	.word	0x0800a145
 800a12c:	0800a15d 	.word	0x0800a15d
 800a130:	0800a19d 	.word	0x0800a19d
 800a134:	0800a373 	.word	0x0800a373
 800a138:	0800a373 	.word	0x0800a373
 800a13c:	0800a313 	.word	0x0800a313
 800a140:	0800a33f 	.word	0x0800a33f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	7c12      	ldrb	r2, [r2, #16]
 800a150:	f107 0108 	add.w	r1, r7, #8
 800a154:	4610      	mov	r0, r2
 800a156:	4798      	blx	r3
 800a158:	60f8      	str	r0, [r7, #12]
      break;
 800a15a:	e112      	b.n	800a382 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	7c1b      	ldrb	r3, [r3, #16]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d10d      	bne.n	800a180 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a16a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a16c:	f107 0208 	add.w	r2, r7, #8
 800a170:	4610      	mov	r0, r2
 800a172:	4798      	blx	r3
 800a174:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	3301      	adds	r3, #1
 800a17a:	2202      	movs	r2, #2
 800a17c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a17e:	e100      	b.n	800a382 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a188:	f107 0208 	add.w	r2, r7, #8
 800a18c:	4610      	mov	r0, r2
 800a18e:	4798      	blx	r3
 800a190:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	3301      	adds	r3, #1
 800a196:	2202      	movs	r2, #2
 800a198:	701a      	strb	r2, [r3, #0]
      break;
 800a19a:	e0f2      	b.n	800a382 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	885b      	ldrh	r3, [r3, #2]
 800a1a0:	b2db      	uxtb	r3, r3
 800a1a2:	2b05      	cmp	r3, #5
 800a1a4:	f200 80ac 	bhi.w	800a300 <USBD_GetDescriptor+0x204>
 800a1a8:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b0 <USBD_GetDescriptor+0xb4>)
 800a1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ae:	bf00      	nop
 800a1b0:	0800a1c9 	.word	0x0800a1c9
 800a1b4:	0800a1fd 	.word	0x0800a1fd
 800a1b8:	0800a231 	.word	0x0800a231
 800a1bc:	0800a265 	.word	0x0800a265
 800a1c0:	0800a299 	.word	0x0800a299
 800a1c4:	0800a2cd 	.word	0x0800a2cd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d00b      	beq.n	800a1ec <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	687a      	ldr	r2, [r7, #4]
 800a1de:	7c12      	ldrb	r2, [r2, #16]
 800a1e0:	f107 0108 	add.w	r1, r7, #8
 800a1e4:	4610      	mov	r0, r2
 800a1e6:	4798      	blx	r3
 800a1e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1ea:	e091      	b.n	800a310 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1ec:	6839      	ldr	r1, [r7, #0]
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 facb 	bl	800a78a <USBD_CtlError>
            err++;
 800a1f4:	7afb      	ldrb	r3, [r7, #11]
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a1fa:	e089      	b.n	800a310 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a202:	689b      	ldr	r3, [r3, #8]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d00b      	beq.n	800a220 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a20e:	689b      	ldr	r3, [r3, #8]
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	7c12      	ldrb	r2, [r2, #16]
 800a214:	f107 0108 	add.w	r1, r7, #8
 800a218:	4610      	mov	r0, r2
 800a21a:	4798      	blx	r3
 800a21c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a21e:	e077      	b.n	800a310 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a220:	6839      	ldr	r1, [r7, #0]
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f000 fab1 	bl	800a78a <USBD_CtlError>
            err++;
 800a228:	7afb      	ldrb	r3, [r7, #11]
 800a22a:	3301      	adds	r3, #1
 800a22c:	72fb      	strb	r3, [r7, #11]
          break;
 800a22e:	e06f      	b.n	800a310 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a236:	68db      	ldr	r3, [r3, #12]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d00b      	beq.n	800a254 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a242:	68db      	ldr	r3, [r3, #12]
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	7c12      	ldrb	r2, [r2, #16]
 800a248:	f107 0108 	add.w	r1, r7, #8
 800a24c:	4610      	mov	r0, r2
 800a24e:	4798      	blx	r3
 800a250:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a252:	e05d      	b.n	800a310 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a254:	6839      	ldr	r1, [r7, #0]
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f000 fa97 	bl	800a78a <USBD_CtlError>
            err++;
 800a25c:	7afb      	ldrb	r3, [r7, #11]
 800a25e:	3301      	adds	r3, #1
 800a260:	72fb      	strb	r3, [r7, #11]
          break;
 800a262:	e055      	b.n	800a310 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a26a:	691b      	ldr	r3, [r3, #16]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00b      	beq.n	800a288 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a276:	691b      	ldr	r3, [r3, #16]
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	7c12      	ldrb	r2, [r2, #16]
 800a27c:	f107 0108 	add.w	r1, r7, #8
 800a280:	4610      	mov	r0, r2
 800a282:	4798      	blx	r3
 800a284:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a286:	e043      	b.n	800a310 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a288:	6839      	ldr	r1, [r7, #0]
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 fa7d 	bl	800a78a <USBD_CtlError>
            err++;
 800a290:	7afb      	ldrb	r3, [r7, #11]
 800a292:	3301      	adds	r3, #1
 800a294:	72fb      	strb	r3, [r7, #11]
          break;
 800a296:	e03b      	b.n	800a310 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a29e:	695b      	ldr	r3, [r3, #20]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d00b      	beq.n	800a2bc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2aa:	695b      	ldr	r3, [r3, #20]
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	7c12      	ldrb	r2, [r2, #16]
 800a2b0:	f107 0108 	add.w	r1, r7, #8
 800a2b4:	4610      	mov	r0, r2
 800a2b6:	4798      	blx	r3
 800a2b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2ba:	e029      	b.n	800a310 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2bc:	6839      	ldr	r1, [r7, #0]
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 fa63 	bl	800a78a <USBD_CtlError>
            err++;
 800a2c4:	7afb      	ldrb	r3, [r7, #11]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	72fb      	strb	r3, [r7, #11]
          break;
 800a2ca:	e021      	b.n	800a310 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2d2:	699b      	ldr	r3, [r3, #24]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d00b      	beq.n	800a2f0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2de:	699b      	ldr	r3, [r3, #24]
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	7c12      	ldrb	r2, [r2, #16]
 800a2e4:	f107 0108 	add.w	r1, r7, #8
 800a2e8:	4610      	mov	r0, r2
 800a2ea:	4798      	blx	r3
 800a2ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2ee:	e00f      	b.n	800a310 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2f0:	6839      	ldr	r1, [r7, #0]
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 fa49 	bl	800a78a <USBD_CtlError>
            err++;
 800a2f8:	7afb      	ldrb	r3, [r7, #11]
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	72fb      	strb	r3, [r7, #11]
          break;
 800a2fe:	e007      	b.n	800a310 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a300:	6839      	ldr	r1, [r7, #0]
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f000 fa41 	bl	800a78a <USBD_CtlError>
          err++;
 800a308:	7afb      	ldrb	r3, [r7, #11]
 800a30a:	3301      	adds	r3, #1
 800a30c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a30e:	bf00      	nop
      }
      break;
 800a310:	e037      	b.n	800a382 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	7c1b      	ldrb	r3, [r3, #16]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d109      	bne.n	800a32e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a322:	f107 0208 	add.w	r2, r7, #8
 800a326:	4610      	mov	r0, r2
 800a328:	4798      	blx	r3
 800a32a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a32c:	e029      	b.n	800a382 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a32e:	6839      	ldr	r1, [r7, #0]
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 fa2a 	bl	800a78a <USBD_CtlError>
        err++;
 800a336:	7afb      	ldrb	r3, [r7, #11]
 800a338:	3301      	adds	r3, #1
 800a33a:	72fb      	strb	r3, [r7, #11]
      break;
 800a33c:	e021      	b.n	800a382 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	7c1b      	ldrb	r3, [r3, #16]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d10d      	bne.n	800a362 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a34c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a34e:	f107 0208 	add.w	r2, r7, #8
 800a352:	4610      	mov	r0, r2
 800a354:	4798      	blx	r3
 800a356:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	3301      	adds	r3, #1
 800a35c:	2207      	movs	r2, #7
 800a35e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a360:	e00f      	b.n	800a382 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a362:	6839      	ldr	r1, [r7, #0]
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f000 fa10 	bl	800a78a <USBD_CtlError>
        err++;
 800a36a:	7afb      	ldrb	r3, [r7, #11]
 800a36c:	3301      	adds	r3, #1
 800a36e:	72fb      	strb	r3, [r7, #11]
      break;
 800a370:	e007      	b.n	800a382 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a372:	6839      	ldr	r1, [r7, #0]
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 fa08 	bl	800a78a <USBD_CtlError>
      err++;
 800a37a:	7afb      	ldrb	r3, [r7, #11]
 800a37c:	3301      	adds	r3, #1
 800a37e:	72fb      	strb	r3, [r7, #11]
      break;
 800a380:	bf00      	nop
  }

  if (err != 0U)
 800a382:	7afb      	ldrb	r3, [r7, #11]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d11e      	bne.n	800a3c6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	88db      	ldrh	r3, [r3, #6]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d016      	beq.n	800a3be <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a390:	893b      	ldrh	r3, [r7, #8]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00e      	beq.n	800a3b4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	88da      	ldrh	r2, [r3, #6]
 800a39a:	893b      	ldrh	r3, [r7, #8]
 800a39c:	4293      	cmp	r3, r2
 800a39e:	bf28      	it	cs
 800a3a0:	4613      	movcs	r3, r2
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a3a6:	893b      	ldrh	r3, [r7, #8]
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	68f9      	ldr	r1, [r7, #12]
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 fa69 	bl	800a884 <USBD_CtlSendData>
 800a3b2:	e009      	b.n	800a3c8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a3b4:	6839      	ldr	r1, [r7, #0]
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 f9e7 	bl	800a78a <USBD_CtlError>
 800a3bc:	e004      	b.n	800a3c8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 fac1 	bl	800a946 <USBD_CtlSendStatus>
 800a3c4:	e000      	b.n	800a3c8 <USBD_GetDescriptor+0x2cc>
    return;
 800a3c6:	bf00      	nop
  }
}
 800a3c8:	3710      	adds	r7, #16
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop

0800a3d0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b084      	sub	sp, #16
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	889b      	ldrh	r3, [r3, #4]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d131      	bne.n	800a446 <USBD_SetAddress+0x76>
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	88db      	ldrh	r3, [r3, #6]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d12d      	bne.n	800a446 <USBD_SetAddress+0x76>
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	885b      	ldrh	r3, [r3, #2]
 800a3ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3f0:	d829      	bhi.n	800a446 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	885b      	ldrh	r3, [r3, #2]
 800a3f6:	b2db      	uxtb	r3, r3
 800a3f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3fc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a404:	b2db      	uxtb	r3, r3
 800a406:	2b03      	cmp	r3, #3
 800a408:	d104      	bne.n	800a414 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a40a:	6839      	ldr	r1, [r7, #0]
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f000 f9bc 	bl	800a78a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a412:	e01d      	b.n	800a450 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	7bfa      	ldrb	r2, [r7, #15]
 800a418:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
 800a41e:	4619      	mov	r1, r3
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 fef3 	bl	800b20c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 fa8d 	bl	800a946 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a42c:	7bfb      	ldrb	r3, [r7, #15]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d004      	beq.n	800a43c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2202      	movs	r2, #2
 800a436:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a43a:	e009      	b.n	800a450 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2201      	movs	r2, #1
 800a440:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a444:	e004      	b.n	800a450 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a446:	6839      	ldr	r1, [r7, #0]
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f000 f99e 	bl	800a78a <USBD_CtlError>
  }
}
 800a44e:	bf00      	nop
 800a450:	bf00      	nop
 800a452:	3710      	adds	r7, #16
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}

0800a458 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a462:	2300      	movs	r3, #0
 800a464:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	885b      	ldrh	r3, [r3, #2]
 800a46a:	b2da      	uxtb	r2, r3
 800a46c:	4b4e      	ldr	r3, [pc, #312]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a46e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a470:	4b4d      	ldr	r3, [pc, #308]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a472:	781b      	ldrb	r3, [r3, #0]
 800a474:	2b01      	cmp	r3, #1
 800a476:	d905      	bls.n	800a484 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a478:	6839      	ldr	r1, [r7, #0]
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 f985 	bl	800a78a <USBD_CtlError>
    return USBD_FAIL;
 800a480:	2303      	movs	r3, #3
 800a482:	e08c      	b.n	800a59e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	2b02      	cmp	r3, #2
 800a48e:	d002      	beq.n	800a496 <USBD_SetConfig+0x3e>
 800a490:	2b03      	cmp	r3, #3
 800a492:	d029      	beq.n	800a4e8 <USBD_SetConfig+0x90>
 800a494:	e075      	b.n	800a582 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a496:	4b44      	ldr	r3, [pc, #272]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d020      	beq.n	800a4e0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a49e:	4b42      	ldr	r3, [pc, #264]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a4a0:	781b      	ldrb	r3, [r3, #0]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a4a8:	4b3f      	ldr	r3, [pc, #252]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a4aa:	781b      	ldrb	r3, [r3, #0]
 800a4ac:	4619      	mov	r1, r3
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f7fe ffcf 	bl	8009452 <USBD_SetClassConfig>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a4b8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d008      	beq.n	800a4d0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a4be:	6839      	ldr	r1, [r7, #0]
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 f962 	bl	800a78a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2202      	movs	r2, #2
 800a4ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a4ce:	e065      	b.n	800a59c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f000 fa38 	bl	800a946 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2203      	movs	r2, #3
 800a4da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a4de:	e05d      	b.n	800a59c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f000 fa30 	bl	800a946 <USBD_CtlSendStatus>
      break;
 800a4e6:	e059      	b.n	800a59c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a4e8:	4b2f      	ldr	r3, [pc, #188]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d112      	bne.n	800a516 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2202      	movs	r2, #2
 800a4f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a4f8:	4b2b      	ldr	r3, [pc, #172]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	461a      	mov	r2, r3
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a502:	4b29      	ldr	r3, [pc, #164]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	4619      	mov	r1, r3
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f7fe ffbe 	bl	800948a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f000 fa19 	bl	800a946 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a514:	e042      	b.n	800a59c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a516:	4b24      	ldr	r3, [pc, #144]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	461a      	mov	r2, r3
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	429a      	cmp	r2, r3
 800a522:	d02a      	beq.n	800a57a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	685b      	ldr	r3, [r3, #4]
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	4619      	mov	r1, r3
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f7fe ffac 	bl	800948a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a532:	4b1d      	ldr	r3, [pc, #116]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	461a      	mov	r2, r3
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a53c:	4b1a      	ldr	r3, [pc, #104]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a53e:	781b      	ldrb	r3, [r3, #0]
 800a540:	4619      	mov	r1, r3
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f7fe ff85 	bl	8009452 <USBD_SetClassConfig>
 800a548:	4603      	mov	r3, r0
 800a54a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a54c:	7bfb      	ldrb	r3, [r7, #15]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d00f      	beq.n	800a572 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a552:	6839      	ldr	r1, [r7, #0]
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f000 f918 	bl	800a78a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	4619      	mov	r1, r3
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f7fe ff91 	bl	800948a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2202      	movs	r2, #2
 800a56c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a570:	e014      	b.n	800a59c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 f9e7 	bl	800a946 <USBD_CtlSendStatus>
      break;
 800a578:	e010      	b.n	800a59c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 f9e3 	bl	800a946 <USBD_CtlSendStatus>
      break;
 800a580:	e00c      	b.n	800a59c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a582:	6839      	ldr	r1, [r7, #0]
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f000 f900 	bl	800a78a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a58a:	4b07      	ldr	r3, [pc, #28]	@ (800a5a8 <USBD_SetConfig+0x150>)
 800a58c:	781b      	ldrb	r3, [r3, #0]
 800a58e:	4619      	mov	r1, r3
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f7fe ff7a 	bl	800948a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a596:	2303      	movs	r3, #3
 800a598:	73fb      	strb	r3, [r7, #15]
      break;
 800a59a:	bf00      	nop
  }

  return ret;
 800a59c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3710      	adds	r7, #16
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	20000560 	.word	0x20000560

0800a5ac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	88db      	ldrh	r3, [r3, #6]
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d004      	beq.n	800a5c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a5be:	6839      	ldr	r1, [r7, #0]
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 f8e2 	bl	800a78a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a5c6:	e023      	b.n	800a610 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	2b02      	cmp	r3, #2
 800a5d2:	dc02      	bgt.n	800a5da <USBD_GetConfig+0x2e>
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	dc03      	bgt.n	800a5e0 <USBD_GetConfig+0x34>
 800a5d8:	e015      	b.n	800a606 <USBD_GetConfig+0x5a>
 800a5da:	2b03      	cmp	r3, #3
 800a5dc:	d00b      	beq.n	800a5f6 <USBD_GetConfig+0x4a>
 800a5de:	e012      	b.n	800a606 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	3308      	adds	r3, #8
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 f948 	bl	800a884 <USBD_CtlSendData>
        break;
 800a5f4:	e00c      	b.n	800a610 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	3304      	adds	r3, #4
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	4619      	mov	r1, r3
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 f940 	bl	800a884 <USBD_CtlSendData>
        break;
 800a604:	e004      	b.n	800a610 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a606:	6839      	ldr	r1, [r7, #0]
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 f8be 	bl	800a78a <USBD_CtlError>
        break;
 800a60e:	bf00      	nop
}
 800a610:	bf00      	nop
 800a612:	3708      	adds	r7, #8
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}

0800a618 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b082      	sub	sp, #8
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a628:	b2db      	uxtb	r3, r3
 800a62a:	3b01      	subs	r3, #1
 800a62c:	2b02      	cmp	r3, #2
 800a62e:	d81e      	bhi.n	800a66e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	88db      	ldrh	r3, [r3, #6]
 800a634:	2b02      	cmp	r3, #2
 800a636:	d004      	beq.n	800a642 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a638:	6839      	ldr	r1, [r7, #0]
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 f8a5 	bl	800a78a <USBD_CtlError>
        break;
 800a640:	e01a      	b.n	800a678 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2201      	movs	r2, #1
 800a646:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d005      	beq.n	800a65e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	68db      	ldr	r3, [r3, #12]
 800a656:	f043 0202 	orr.w	r2, r3, #2
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	330c      	adds	r3, #12
 800a662:	2202      	movs	r2, #2
 800a664:	4619      	mov	r1, r3
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f90c 	bl	800a884 <USBD_CtlSendData>
      break;
 800a66c:	e004      	b.n	800a678 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a66e:	6839      	ldr	r1, [r7, #0]
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f000 f88a 	bl	800a78a <USBD_CtlError>
      break;
 800a676:	bf00      	nop
  }
}
 800a678:	bf00      	nop
 800a67a:	3708      	adds	r7, #8
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	885b      	ldrh	r3, [r3, #2]
 800a68e:	2b01      	cmp	r3, #1
 800a690:	d107      	bne.n	800a6a2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2201      	movs	r2, #1
 800a696:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 f953 	bl	800a946 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a6a0:	e013      	b.n	800a6ca <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	885b      	ldrh	r3, [r3, #2]
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d10b      	bne.n	800a6c2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	889b      	ldrh	r3, [r3, #4]
 800a6ae:	0a1b      	lsrs	r3, r3, #8
 800a6b0:	b29b      	uxth	r3, r3
 800a6b2:	b2da      	uxtb	r2, r3
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 f943 	bl	800a946 <USBD_CtlSendStatus>
}
 800a6c0:	e003      	b.n	800a6ca <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a6c2:	6839      	ldr	r1, [r7, #0]
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 f860 	bl	800a78a <USBD_CtlError>
}
 800a6ca:	bf00      	nop
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}

0800a6d2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6d2:	b580      	push	{r7, lr}
 800a6d4:	b082      	sub	sp, #8
 800a6d6:	af00      	add	r7, sp, #0
 800a6d8:	6078      	str	r0, [r7, #4]
 800a6da:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6e2:	b2db      	uxtb	r3, r3
 800a6e4:	3b01      	subs	r3, #1
 800a6e6:	2b02      	cmp	r3, #2
 800a6e8:	d80b      	bhi.n	800a702 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	885b      	ldrh	r3, [r3, #2]
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	d10c      	bne.n	800a70c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 f923 	bl	800a946 <USBD_CtlSendStatus>
      }
      break;
 800a700:	e004      	b.n	800a70c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a702:	6839      	ldr	r1, [r7, #0]
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 f840 	bl	800a78a <USBD_CtlError>
      break;
 800a70a:	e000      	b.n	800a70e <USBD_ClrFeature+0x3c>
      break;
 800a70c:	bf00      	nop
  }
}
 800a70e:	bf00      	nop
 800a710:	3708      	adds	r7, #8
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b084      	sub	sp, #16
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
 800a71e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	781a      	ldrb	r2, [r3, #0]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	3301      	adds	r3, #1
 800a730:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	781a      	ldrb	r2, [r3, #0]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	3301      	adds	r3, #1
 800a73e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a740:	68f8      	ldr	r0, [r7, #12]
 800a742:	f7ff fa3f 	bl	8009bc4 <SWAPBYTE>
 800a746:	4603      	mov	r3, r0
 800a748:	461a      	mov	r2, r3
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	3301      	adds	r3, #1
 800a752:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	3301      	adds	r3, #1
 800a758:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a75a:	68f8      	ldr	r0, [r7, #12]
 800a75c:	f7ff fa32 	bl	8009bc4 <SWAPBYTE>
 800a760:	4603      	mov	r3, r0
 800a762:	461a      	mov	r2, r3
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	3301      	adds	r3, #1
 800a76c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	3301      	adds	r3, #1
 800a772:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a774:	68f8      	ldr	r0, [r7, #12]
 800a776:	f7ff fa25 	bl	8009bc4 <SWAPBYTE>
 800a77a:	4603      	mov	r3, r0
 800a77c:	461a      	mov	r2, r3
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	80da      	strh	r2, [r3, #6]
}
 800a782:	bf00      	nop
 800a784:	3710      	adds	r7, #16
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}

0800a78a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a78a:	b580      	push	{r7, lr}
 800a78c:	b082      	sub	sp, #8
 800a78e:	af00      	add	r7, sp, #0
 800a790:	6078      	str	r0, [r7, #4]
 800a792:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a794:	2180      	movs	r1, #128	@ 0x80
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 fcce 	bl	800b138 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a79c:	2100      	movs	r1, #0
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 fcca 	bl	800b138 <USBD_LL_StallEP>
}
 800a7a4:	bf00      	nop
 800a7a6:	3708      	adds	r7, #8
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}

0800a7ac <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b086      	sub	sp, #24
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	60b9      	str	r1, [r7, #8]
 800a7b6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d042      	beq.n	800a848 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a7c6:	6938      	ldr	r0, [r7, #16]
 800a7c8:	f000 f842 	bl	800a850 <USBD_GetLen>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	005b      	lsls	r3, r3, #1
 800a7d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7d6:	d808      	bhi.n	800a7ea <USBD_GetString+0x3e>
 800a7d8:	6938      	ldr	r0, [r7, #16]
 800a7da:	f000 f839 	bl	800a850 <USBD_GetLen>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	3301      	adds	r3, #1
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	005b      	lsls	r3, r3, #1
 800a7e6:	b29a      	uxth	r2, r3
 800a7e8:	e001      	b.n	800a7ee <USBD_GetString+0x42>
 800a7ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a7f2:	7dfb      	ldrb	r3, [r7, #23]
 800a7f4:	68ba      	ldr	r2, [r7, #8]
 800a7f6:	4413      	add	r3, r2
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	7812      	ldrb	r2, [r2, #0]
 800a7fc:	701a      	strb	r2, [r3, #0]
  idx++;
 800a7fe:	7dfb      	ldrb	r3, [r7, #23]
 800a800:	3301      	adds	r3, #1
 800a802:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a804:	7dfb      	ldrb	r3, [r7, #23]
 800a806:	68ba      	ldr	r2, [r7, #8]
 800a808:	4413      	add	r3, r2
 800a80a:	2203      	movs	r2, #3
 800a80c:	701a      	strb	r2, [r3, #0]
  idx++;
 800a80e:	7dfb      	ldrb	r3, [r7, #23]
 800a810:	3301      	adds	r3, #1
 800a812:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a814:	e013      	b.n	800a83e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a816:	7dfb      	ldrb	r3, [r7, #23]
 800a818:	68ba      	ldr	r2, [r7, #8]
 800a81a:	4413      	add	r3, r2
 800a81c:	693a      	ldr	r2, [r7, #16]
 800a81e:	7812      	ldrb	r2, [r2, #0]
 800a820:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	3301      	adds	r3, #1
 800a826:	613b      	str	r3, [r7, #16]
    idx++;
 800a828:	7dfb      	ldrb	r3, [r7, #23]
 800a82a:	3301      	adds	r3, #1
 800a82c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a82e:	7dfb      	ldrb	r3, [r7, #23]
 800a830:	68ba      	ldr	r2, [r7, #8]
 800a832:	4413      	add	r3, r2
 800a834:	2200      	movs	r2, #0
 800a836:	701a      	strb	r2, [r3, #0]
    idx++;
 800a838:	7dfb      	ldrb	r3, [r7, #23]
 800a83a:	3301      	adds	r3, #1
 800a83c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d1e7      	bne.n	800a816 <USBD_GetString+0x6a>
 800a846:	e000      	b.n	800a84a <USBD_GetString+0x9e>
    return;
 800a848:	bf00      	nop
  }
}
 800a84a:	3718      	adds	r7, #24
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}

0800a850 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a850:	b480      	push	{r7}
 800a852:	b085      	sub	sp, #20
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a858:	2300      	movs	r3, #0
 800a85a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a860:	e005      	b.n	800a86e <USBD_GetLen+0x1e>
  {
    len++;
 800a862:	7bfb      	ldrb	r3, [r7, #15]
 800a864:	3301      	adds	r3, #1
 800a866:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	3301      	adds	r3, #1
 800a86c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d1f5      	bne.n	800a862 <USBD_GetLen+0x12>
  }

  return len;
 800a876:	7bfb      	ldrb	r3, [r7, #15]
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3714      	adds	r7, #20
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	60f8      	str	r0, [r7, #12]
 800a88c:	60b9      	str	r1, [r7, #8]
 800a88e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2202      	movs	r2, #2
 800a894:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	68ba      	ldr	r2, [r7, #8]
 800a8a2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	68ba      	ldr	r2, [r7, #8]
 800a8ae:	2100      	movs	r1, #0
 800a8b0:	68f8      	ldr	r0, [r7, #12]
 800a8b2:	f000 fcca 	bl	800b24a <USBD_LL_Transmit>

  return USBD_OK;
 800a8b6:	2300      	movs	r3, #0
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3710      	adds	r7, #16
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}

0800a8c0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	60f8      	str	r0, [r7, #12]
 800a8c8:	60b9      	str	r1, [r7, #8]
 800a8ca:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	68ba      	ldr	r2, [r7, #8]
 800a8d0:	2100      	movs	r1, #0
 800a8d2:	68f8      	ldr	r0, [r7, #12]
 800a8d4:	f000 fcb9 	bl	800b24a <USBD_LL_Transmit>

  return USBD_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3710      	adds	r7, #16
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}

0800a8e2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b084      	sub	sp, #16
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	60f8      	str	r0, [r7, #12]
 800a8ea:	60b9      	str	r1, [r7, #8]
 800a8ec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2203      	movs	r2, #3
 800a8f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	687a      	ldr	r2, [r7, #4]
 800a8fa:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	68ba      	ldr	r2, [r7, #8]
 800a902:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	687a      	ldr	r2, [r7, #4]
 800a90a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	68ba      	ldr	r2, [r7, #8]
 800a912:	2100      	movs	r1, #0
 800a914:	68f8      	ldr	r0, [r7, #12]
 800a916:	f000 fcb9 	bl	800b28c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3710      	adds	r7, #16
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}

0800a924 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	68ba      	ldr	r2, [r7, #8]
 800a934:	2100      	movs	r1, #0
 800a936:	68f8      	ldr	r0, [r7, #12]
 800a938:	f000 fca8 	bl	800b28c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a93c:	2300      	movs	r3, #0
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b082      	sub	sp, #8
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2204      	movs	r2, #4
 800a952:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a956:	2300      	movs	r3, #0
 800a958:	2200      	movs	r2, #0
 800a95a:	2100      	movs	r1, #0
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 fc74 	bl	800b24a <USBD_LL_Transmit>

  return USBD_OK;
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	3708      	adds	r7, #8
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2205      	movs	r2, #5
 800a978:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a97c:	2300      	movs	r3, #0
 800a97e:	2200      	movs	r2, #0
 800a980:	2100      	movs	r1, #0
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 fc82 	bl	800b28c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}
	...

0800a994 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a998:	2200      	movs	r2, #0
 800a99a:	4912      	ldr	r1, [pc, #72]	@ (800a9e4 <MX_USB_DEVICE_Init+0x50>)
 800a99c:	4812      	ldr	r0, [pc, #72]	@ (800a9e8 <MX_USB_DEVICE_Init+0x54>)
 800a99e:	f7fe fcdb 	bl	8009358 <USBD_Init>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d001      	beq.n	800a9ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a9a8:	f7f7 f824 	bl	80019f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a9ac:	490f      	ldr	r1, [pc, #60]	@ (800a9ec <MX_USB_DEVICE_Init+0x58>)
 800a9ae:	480e      	ldr	r0, [pc, #56]	@ (800a9e8 <MX_USB_DEVICE_Init+0x54>)
 800a9b0:	f7fe fd02 	bl	80093b8 <USBD_RegisterClass>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d001      	beq.n	800a9be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a9ba:	f7f7 f81b 	bl	80019f4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a9be:	490c      	ldr	r1, [pc, #48]	@ (800a9f0 <MX_USB_DEVICE_Init+0x5c>)
 800a9c0:	4809      	ldr	r0, [pc, #36]	@ (800a9e8 <MX_USB_DEVICE_Init+0x54>)
 800a9c2:	f7fe fc39 	bl	8009238 <USBD_CDC_RegisterInterface>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d001      	beq.n	800a9d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a9cc:	f7f7 f812 	bl	80019f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a9d0:	4805      	ldr	r0, [pc, #20]	@ (800a9e8 <MX_USB_DEVICE_Init+0x54>)
 800a9d2:	f7fe fd27 	bl	8009424 <USBD_Start>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d001      	beq.n	800a9e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a9dc:	f7f7 f80a 	bl	80019f4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a9e0:	bf00      	nop
 800a9e2:	bd80      	pop	{r7, pc}
 800a9e4:	200000ac 	.word	0x200000ac
 800a9e8:	20000564 	.word	0x20000564
 800a9ec:	20000018 	.word	0x20000018
 800a9f0:	20000098 	.word	0x20000098

0800a9f4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	4905      	ldr	r1, [pc, #20]	@ (800aa10 <CDC_Init_FS+0x1c>)
 800a9fc:	4805      	ldr	r0, [pc, #20]	@ (800aa14 <CDC_Init_FS+0x20>)
 800a9fe:	f7fe fc35 	bl	800926c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aa02:	4905      	ldr	r1, [pc, #20]	@ (800aa18 <CDC_Init_FS+0x24>)
 800aa04:	4803      	ldr	r0, [pc, #12]	@ (800aa14 <CDC_Init_FS+0x20>)
 800aa06:	f7fe fc53 	bl	80092b0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aa0a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	bd80      	pop	{r7, pc}
 800aa10:	20001040 	.word	0x20001040
 800aa14:	20000564 	.word	0x20000564
 800aa18:	20000840 	.word	0x20000840

0800aa1c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aa20:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	46bd      	mov	sp, r7
 800aa26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2a:	4770      	bx	lr

0800aa2c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b083      	sub	sp, #12
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	4603      	mov	r3, r0
 800aa34:	6039      	str	r1, [r7, #0]
 800aa36:	71fb      	strb	r3, [r7, #7]
 800aa38:	4613      	mov	r3, r2
 800aa3a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aa3c:	79fb      	ldrb	r3, [r7, #7]
 800aa3e:	2b23      	cmp	r3, #35	@ 0x23
 800aa40:	d84a      	bhi.n	800aad8 <CDC_Control_FS+0xac>
 800aa42:	a201      	add	r2, pc, #4	@ (adr r2, 800aa48 <CDC_Control_FS+0x1c>)
 800aa44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa48:	0800aad9 	.word	0x0800aad9
 800aa4c:	0800aad9 	.word	0x0800aad9
 800aa50:	0800aad9 	.word	0x0800aad9
 800aa54:	0800aad9 	.word	0x0800aad9
 800aa58:	0800aad9 	.word	0x0800aad9
 800aa5c:	0800aad9 	.word	0x0800aad9
 800aa60:	0800aad9 	.word	0x0800aad9
 800aa64:	0800aad9 	.word	0x0800aad9
 800aa68:	0800aad9 	.word	0x0800aad9
 800aa6c:	0800aad9 	.word	0x0800aad9
 800aa70:	0800aad9 	.word	0x0800aad9
 800aa74:	0800aad9 	.word	0x0800aad9
 800aa78:	0800aad9 	.word	0x0800aad9
 800aa7c:	0800aad9 	.word	0x0800aad9
 800aa80:	0800aad9 	.word	0x0800aad9
 800aa84:	0800aad9 	.word	0x0800aad9
 800aa88:	0800aad9 	.word	0x0800aad9
 800aa8c:	0800aad9 	.word	0x0800aad9
 800aa90:	0800aad9 	.word	0x0800aad9
 800aa94:	0800aad9 	.word	0x0800aad9
 800aa98:	0800aad9 	.word	0x0800aad9
 800aa9c:	0800aad9 	.word	0x0800aad9
 800aaa0:	0800aad9 	.word	0x0800aad9
 800aaa4:	0800aad9 	.word	0x0800aad9
 800aaa8:	0800aad9 	.word	0x0800aad9
 800aaac:	0800aad9 	.word	0x0800aad9
 800aab0:	0800aad9 	.word	0x0800aad9
 800aab4:	0800aad9 	.word	0x0800aad9
 800aab8:	0800aad9 	.word	0x0800aad9
 800aabc:	0800aad9 	.word	0x0800aad9
 800aac0:	0800aad9 	.word	0x0800aad9
 800aac4:	0800aad9 	.word	0x0800aad9
 800aac8:	0800aad9 	.word	0x0800aad9
 800aacc:	0800aad9 	.word	0x0800aad9
 800aad0:	0800aad9 	.word	0x0800aad9
 800aad4:	0800aad9 	.word	0x0800aad9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aad8:	bf00      	nop
  }

  return (USBD_OK);
 800aada:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aadc:	4618      	mov	r0, r3
 800aade:	370c      	adds	r7, #12
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr

0800aae8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b082      	sub	sp, #8
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
 800aaf0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800aaf2:	6879      	ldr	r1, [r7, #4]
 800aaf4:	4805      	ldr	r0, [pc, #20]	@ (800ab0c <CDC_Receive_FS+0x24>)
 800aaf6:	f7fe fbdb 	bl	80092b0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aafa:	4804      	ldr	r0, [pc, #16]	@ (800ab0c <CDC_Receive_FS+0x24>)
 800aafc:	f7fe fbf6 	bl	80092ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ab00:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3708      	adds	r7, #8
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	20000564 	.word	0x20000564

0800ab10 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b087      	sub	sp, #28
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	4613      	mov	r3, r2
 800ab1c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ab22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	371c      	adds	r7, #28
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr
	...

0800ab34 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab34:	b480      	push	{r7}
 800ab36:	b083      	sub	sp, #12
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	6039      	str	r1, [r7, #0]
 800ab3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	2212      	movs	r2, #18
 800ab44:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ab46:	4b03      	ldr	r3, [pc, #12]	@ (800ab54 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	370c      	adds	r7, #12
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr
 800ab54:	200000c8 	.word	0x200000c8

0800ab58 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	b083      	sub	sp, #12
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	4603      	mov	r3, r0
 800ab60:	6039      	str	r1, [r7, #0]
 800ab62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	2204      	movs	r2, #4
 800ab68:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ab6a:	4b03      	ldr	r3, [pc, #12]	@ (800ab78 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	370c      	adds	r7, #12
 800ab70:	46bd      	mov	sp, r7
 800ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab76:	4770      	bx	lr
 800ab78:	200000dc 	.word	0x200000dc

0800ab7c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b082      	sub	sp, #8
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	4603      	mov	r3, r0
 800ab84:	6039      	str	r1, [r7, #0]
 800ab86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab88:	79fb      	ldrb	r3, [r7, #7]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d105      	bne.n	800ab9a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ab8e:	683a      	ldr	r2, [r7, #0]
 800ab90:	4907      	ldr	r1, [pc, #28]	@ (800abb0 <USBD_FS_ProductStrDescriptor+0x34>)
 800ab92:	4808      	ldr	r0, [pc, #32]	@ (800abb4 <USBD_FS_ProductStrDescriptor+0x38>)
 800ab94:	f7ff fe0a 	bl	800a7ac <USBD_GetString>
 800ab98:	e004      	b.n	800aba4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ab9a:	683a      	ldr	r2, [r7, #0]
 800ab9c:	4904      	ldr	r1, [pc, #16]	@ (800abb0 <USBD_FS_ProductStrDescriptor+0x34>)
 800ab9e:	4805      	ldr	r0, [pc, #20]	@ (800abb4 <USBD_FS_ProductStrDescriptor+0x38>)
 800aba0:	f7ff fe04 	bl	800a7ac <USBD_GetString>
  }
  return USBD_StrDesc;
 800aba4:	4b02      	ldr	r3, [pc, #8]	@ (800abb0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3708      	adds	r7, #8
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	20001840 	.word	0x20001840
 800abb4:	0800c174 	.word	0x0800c174

0800abb8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b082      	sub	sp, #8
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	4603      	mov	r3, r0
 800abc0:	6039      	str	r1, [r7, #0]
 800abc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800abc4:	683a      	ldr	r2, [r7, #0]
 800abc6:	4904      	ldr	r1, [pc, #16]	@ (800abd8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800abc8:	4804      	ldr	r0, [pc, #16]	@ (800abdc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800abca:	f7ff fdef 	bl	800a7ac <USBD_GetString>
  return USBD_StrDesc;
 800abce:	4b02      	ldr	r3, [pc, #8]	@ (800abd8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3708      	adds	r7, #8
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}
 800abd8:	20001840 	.word	0x20001840
 800abdc:	0800c18c 	.word	0x0800c18c

0800abe0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b082      	sub	sp, #8
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	4603      	mov	r3, r0
 800abe8:	6039      	str	r1, [r7, #0]
 800abea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	221a      	movs	r2, #26
 800abf0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800abf2:	f000 f843 	bl	800ac7c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800abf6:	4b02      	ldr	r3, [pc, #8]	@ (800ac00 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3708      	adds	r7, #8
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}
 800ac00:	200000e0 	.word	0x200000e0

0800ac04 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	6039      	str	r1, [r7, #0]
 800ac0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ac10:	79fb      	ldrb	r3, [r7, #7]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d105      	bne.n	800ac22 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac16:	683a      	ldr	r2, [r7, #0]
 800ac18:	4907      	ldr	r1, [pc, #28]	@ (800ac38 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ac1a:	4808      	ldr	r0, [pc, #32]	@ (800ac3c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac1c:	f7ff fdc6 	bl	800a7ac <USBD_GetString>
 800ac20:	e004      	b.n	800ac2c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac22:	683a      	ldr	r2, [r7, #0]
 800ac24:	4904      	ldr	r1, [pc, #16]	@ (800ac38 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ac26:	4805      	ldr	r0, [pc, #20]	@ (800ac3c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac28:	f7ff fdc0 	bl	800a7ac <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac2c:	4b02      	ldr	r3, [pc, #8]	@ (800ac38 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3708      	adds	r7, #8
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
 800ac36:	bf00      	nop
 800ac38:	20001840 	.word	0x20001840
 800ac3c:	0800c1a0 	.word	0x0800c1a0

0800ac40 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	4603      	mov	r3, r0
 800ac48:	6039      	str	r1, [r7, #0]
 800ac4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac4c:	79fb      	ldrb	r3, [r7, #7]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d105      	bne.n	800ac5e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ac52:	683a      	ldr	r2, [r7, #0]
 800ac54:	4907      	ldr	r1, [pc, #28]	@ (800ac74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ac56:	4808      	ldr	r0, [pc, #32]	@ (800ac78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ac58:	f7ff fda8 	bl	800a7ac <USBD_GetString>
 800ac5c:	e004      	b.n	800ac68 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ac5e:	683a      	ldr	r2, [r7, #0]
 800ac60:	4904      	ldr	r1, [pc, #16]	@ (800ac74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ac62:	4805      	ldr	r0, [pc, #20]	@ (800ac78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ac64:	f7ff fda2 	bl	800a7ac <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac68:	4b02      	ldr	r3, [pc, #8]	@ (800ac74 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3708      	adds	r7, #8
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
 800ac72:	bf00      	nop
 800ac74:	20001840 	.word	0x20001840
 800ac78:	0800c1ac 	.word	0x0800c1ac

0800ac7c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b084      	sub	sp, #16
 800ac80:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ac82:	4b0f      	ldr	r3, [pc, #60]	@ (800acc0 <Get_SerialNum+0x44>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ac88:	4b0e      	ldr	r3, [pc, #56]	@ (800acc4 <Get_SerialNum+0x48>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ac8e:	4b0e      	ldr	r3, [pc, #56]	@ (800acc8 <Get_SerialNum+0x4c>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ac94:	68fa      	ldr	r2, [r7, #12]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	4413      	add	r3, r2
 800ac9a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d009      	beq.n	800acb6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800aca2:	2208      	movs	r2, #8
 800aca4:	4909      	ldr	r1, [pc, #36]	@ (800accc <Get_SerialNum+0x50>)
 800aca6:	68f8      	ldr	r0, [r7, #12]
 800aca8:	f000 f814 	bl	800acd4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800acac:	2204      	movs	r2, #4
 800acae:	4908      	ldr	r1, [pc, #32]	@ (800acd0 <Get_SerialNum+0x54>)
 800acb0:	68b8      	ldr	r0, [r7, #8]
 800acb2:	f000 f80f 	bl	800acd4 <IntToUnicode>
  }
}
 800acb6:	bf00      	nop
 800acb8:	3710      	adds	r7, #16
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}
 800acbe:	bf00      	nop
 800acc0:	1fff7a10 	.word	0x1fff7a10
 800acc4:	1fff7a14 	.word	0x1fff7a14
 800acc8:	1fff7a18 	.word	0x1fff7a18
 800accc:	200000e2 	.word	0x200000e2
 800acd0:	200000f2 	.word	0x200000f2

0800acd4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b087      	sub	sp, #28
 800acd8:	af00      	add	r7, sp, #0
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	4613      	mov	r3, r2
 800ace0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ace2:	2300      	movs	r3, #0
 800ace4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ace6:	2300      	movs	r3, #0
 800ace8:	75fb      	strb	r3, [r7, #23]
 800acea:	e027      	b.n	800ad3c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	0f1b      	lsrs	r3, r3, #28
 800acf0:	2b09      	cmp	r3, #9
 800acf2:	d80b      	bhi.n	800ad0c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	0f1b      	lsrs	r3, r3, #28
 800acf8:	b2da      	uxtb	r2, r3
 800acfa:	7dfb      	ldrb	r3, [r7, #23]
 800acfc:	005b      	lsls	r3, r3, #1
 800acfe:	4619      	mov	r1, r3
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	440b      	add	r3, r1
 800ad04:	3230      	adds	r2, #48	@ 0x30
 800ad06:	b2d2      	uxtb	r2, r2
 800ad08:	701a      	strb	r2, [r3, #0]
 800ad0a:	e00a      	b.n	800ad22 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	0f1b      	lsrs	r3, r3, #28
 800ad10:	b2da      	uxtb	r2, r3
 800ad12:	7dfb      	ldrb	r3, [r7, #23]
 800ad14:	005b      	lsls	r3, r3, #1
 800ad16:	4619      	mov	r1, r3
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	440b      	add	r3, r1
 800ad1c:	3237      	adds	r2, #55	@ 0x37
 800ad1e:	b2d2      	uxtb	r2, r2
 800ad20:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	011b      	lsls	r3, r3, #4
 800ad26:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ad28:	7dfb      	ldrb	r3, [r7, #23]
 800ad2a:	005b      	lsls	r3, r3, #1
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	68ba      	ldr	r2, [r7, #8]
 800ad30:	4413      	add	r3, r2
 800ad32:	2200      	movs	r2, #0
 800ad34:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ad36:	7dfb      	ldrb	r3, [r7, #23]
 800ad38:	3301      	adds	r3, #1
 800ad3a:	75fb      	strb	r3, [r7, #23]
 800ad3c:	7dfa      	ldrb	r2, [r7, #23]
 800ad3e:	79fb      	ldrb	r3, [r7, #7]
 800ad40:	429a      	cmp	r2, r3
 800ad42:	d3d3      	bcc.n	800acec <IntToUnicode+0x18>
  }
}
 800ad44:	bf00      	nop
 800ad46:	bf00      	nop
 800ad48:	371c      	adds	r7, #28
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad50:	4770      	bx	lr
	...

0800ad54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b08a      	sub	sp, #40	@ 0x28
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad5c:	f107 0314 	add.w	r3, r7, #20
 800ad60:	2200      	movs	r2, #0
 800ad62:	601a      	str	r2, [r3, #0]
 800ad64:	605a      	str	r2, [r3, #4]
 800ad66:	609a      	str	r2, [r3, #8]
 800ad68:	60da      	str	r2, [r3, #12]
 800ad6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad74:	d13a      	bne.n	800adec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ad76:	2300      	movs	r3, #0
 800ad78:	613b      	str	r3, [r7, #16]
 800ad7a:	4b1e      	ldr	r3, [pc, #120]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800ad7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad7e:	4a1d      	ldr	r2, [pc, #116]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800ad80:	f043 0301 	orr.w	r3, r3, #1
 800ad84:	6313      	str	r3, [r2, #48]	@ 0x30
 800ad86:	4b1b      	ldr	r3, [pc, #108]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800ad88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad8a:	f003 0301 	and.w	r3, r3, #1
 800ad8e:	613b      	str	r3, [r7, #16]
 800ad90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ad92:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ad96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad98:	2302      	movs	r3, #2
 800ad9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ada0:	2303      	movs	r3, #3
 800ada2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ada4:	230a      	movs	r3, #10
 800ada6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ada8:	f107 0314 	add.w	r3, r7, #20
 800adac:	4619      	mov	r1, r3
 800adae:	4812      	ldr	r0, [pc, #72]	@ (800adf8 <HAL_PCD_MspInit+0xa4>)
 800adb0:	f7f7 fe44 	bl	8002a3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800adb4:	4b0f      	ldr	r3, [pc, #60]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800adb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adb8:	4a0e      	ldr	r2, [pc, #56]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800adba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adbe:	6353      	str	r3, [r2, #52]	@ 0x34
 800adc0:	2300      	movs	r3, #0
 800adc2:	60fb      	str	r3, [r7, #12]
 800adc4:	4b0b      	ldr	r3, [pc, #44]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800adc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adc8:	4a0a      	ldr	r2, [pc, #40]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800adca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800adce:	6453      	str	r3, [r2, #68]	@ 0x44
 800add0:	4b08      	ldr	r3, [pc, #32]	@ (800adf4 <HAL_PCD_MspInit+0xa0>)
 800add2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800add4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800add8:	60fb      	str	r3, [r7, #12]
 800adda:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800addc:	2200      	movs	r2, #0
 800adde:	2100      	movs	r1, #0
 800ade0:	2043      	movs	r0, #67	@ 0x43
 800ade2:	f7f7 f9f2 	bl	80021ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ade6:	2043      	movs	r0, #67	@ 0x43
 800ade8:	f7f7 fa0b 	bl	8002202 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800adec:	bf00      	nop
 800adee:	3728      	adds	r7, #40	@ 0x28
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	40023800 	.word	0x40023800
 800adf8:	40020000 	.word	0x40020000

0800adfc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ae10:	4619      	mov	r1, r3
 800ae12:	4610      	mov	r0, r2
 800ae14:	f7fe fb53 	bl	80094be <USBD_LL_SetupStage>
}
 800ae18:	bf00      	nop
 800ae1a:	3708      	adds	r7, #8
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b082      	sub	sp, #8
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	460b      	mov	r3, r1
 800ae2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ae32:	78fa      	ldrb	r2, [r7, #3]
 800ae34:	6879      	ldr	r1, [r7, #4]
 800ae36:	4613      	mov	r3, r2
 800ae38:	00db      	lsls	r3, r3, #3
 800ae3a:	4413      	add	r3, r2
 800ae3c:	009b      	lsls	r3, r3, #2
 800ae3e:	440b      	add	r3, r1
 800ae40:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	78fb      	ldrb	r3, [r7, #3]
 800ae48:	4619      	mov	r1, r3
 800ae4a:	f7fe fb8d 	bl	8009568 <USBD_LL_DataOutStage>
}
 800ae4e:	bf00      	nop
 800ae50:	3708      	adds	r7, #8
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}

0800ae56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae56:	b580      	push	{r7, lr}
 800ae58:	b082      	sub	sp, #8
 800ae5a:	af00      	add	r7, sp, #0
 800ae5c:	6078      	str	r0, [r7, #4]
 800ae5e:	460b      	mov	r3, r1
 800ae60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ae68:	78fa      	ldrb	r2, [r7, #3]
 800ae6a:	6879      	ldr	r1, [r7, #4]
 800ae6c:	4613      	mov	r3, r2
 800ae6e:	00db      	lsls	r3, r3, #3
 800ae70:	4413      	add	r3, r2
 800ae72:	009b      	lsls	r3, r3, #2
 800ae74:	440b      	add	r3, r1
 800ae76:	3320      	adds	r3, #32
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	78fb      	ldrb	r3, [r7, #3]
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	f7fe fc2f 	bl	80096e0 <USBD_LL_DataInStage>
}
 800ae82:	bf00      	nop
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}

0800ae8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae8a:	b580      	push	{r7, lr}
 800ae8c:	b082      	sub	sp, #8
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f7fe fd73 	bl	8009984 <USBD_LL_SOF>
}
 800ae9e:	bf00      	nop
 800aea0:	3708      	adds	r7, #8
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}

0800aea6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aea6:	b580      	push	{r7, lr}
 800aea8:	b084      	sub	sp, #16
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aeae:	2301      	movs	r3, #1
 800aeb0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	79db      	ldrb	r3, [r3, #7]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d102      	bne.n	800aec0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800aeba:	2300      	movs	r3, #0
 800aebc:	73fb      	strb	r3, [r7, #15]
 800aebe:	e008      	b.n	800aed2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	79db      	ldrb	r3, [r3, #7]
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	d102      	bne.n	800aece <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800aec8:	2301      	movs	r3, #1
 800aeca:	73fb      	strb	r3, [r7, #15]
 800aecc:	e001      	b.n	800aed2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800aece:	f7f6 fd91 	bl	80019f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aed8:	7bfa      	ldrb	r2, [r7, #15]
 800aeda:	4611      	mov	r1, r2
 800aedc:	4618      	mov	r0, r3
 800aede:	f7fe fd0d 	bl	80098fc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aee8:	4618      	mov	r0, r3
 800aeea:	f7fe fcb4 	bl	8009856 <USBD_LL_Reset>
}
 800aeee:	bf00      	nop
 800aef0:	3710      	adds	r7, #16
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
	...

0800aef8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af06:	4618      	mov	r0, r3
 800af08:	f7fe fd08 	bl	800991c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	6812      	ldr	r2, [r2, #0]
 800af1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800af1e:	f043 0301 	orr.w	r3, r3, #1
 800af22:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	7adb      	ldrb	r3, [r3, #11]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d005      	beq.n	800af38 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800af2c:	4b04      	ldr	r3, [pc, #16]	@ (800af40 <HAL_PCD_SuspendCallback+0x48>)
 800af2e:	691b      	ldr	r3, [r3, #16]
 800af30:	4a03      	ldr	r2, [pc, #12]	@ (800af40 <HAL_PCD_SuspendCallback+0x48>)
 800af32:	f043 0306 	orr.w	r3, r3, #6
 800af36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800af38:	bf00      	nop
 800af3a:	3708      	adds	r7, #8
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	e000ed00 	.word	0xe000ed00

0800af44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b082      	sub	sp, #8
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af52:	4618      	mov	r0, r3
 800af54:	f7fe fcfe 	bl	8009954 <USBD_LL_Resume>
}
 800af58:	bf00      	nop
 800af5a:	3708      	adds	r7, #8
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b082      	sub	sp, #8
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	460b      	mov	r3, r1
 800af6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af72:	78fa      	ldrb	r2, [r7, #3]
 800af74:	4611      	mov	r1, r2
 800af76:	4618      	mov	r0, r3
 800af78:	f7fe fd56 	bl	8009a28 <USBD_LL_IsoOUTIncomplete>
}
 800af7c:	bf00      	nop
 800af7e:	3708      	adds	r7, #8
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b082      	sub	sp, #8
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	460b      	mov	r3, r1
 800af8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af96:	78fa      	ldrb	r2, [r7, #3]
 800af98:	4611      	mov	r1, r2
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7fe fd12 	bl	80099c4 <USBD_LL_IsoINIncomplete>
}
 800afa0:	bf00      	nop
 800afa2:	3708      	adds	r7, #8
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}

0800afa8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b082      	sub	sp, #8
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800afb6:	4618      	mov	r0, r3
 800afb8:	f7fe fd68 	bl	8009a8c <USBD_LL_DevConnected>
}
 800afbc:	bf00      	nop
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b082      	sub	sp, #8
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800afd2:	4618      	mov	r0, r3
 800afd4:	f7fe fd65 	bl	8009aa2 <USBD_LL_DevDisconnected>
}
 800afd8:	bf00      	nop
 800afda:	3708      	adds	r7, #8
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}

0800afe0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b082      	sub	sp, #8
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	781b      	ldrb	r3, [r3, #0]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d13c      	bne.n	800b06a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800aff0:	4a20      	ldr	r2, [pc, #128]	@ (800b074 <USBD_LL_Init+0x94>)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	4a1e      	ldr	r2, [pc, #120]	@ (800b074 <USBD_LL_Init+0x94>)
 800affc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b000:	4b1c      	ldr	r3, [pc, #112]	@ (800b074 <USBD_LL_Init+0x94>)
 800b002:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b006:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b008:	4b1a      	ldr	r3, [pc, #104]	@ (800b074 <USBD_LL_Init+0x94>)
 800b00a:	2204      	movs	r2, #4
 800b00c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b00e:	4b19      	ldr	r3, [pc, #100]	@ (800b074 <USBD_LL_Init+0x94>)
 800b010:	2202      	movs	r2, #2
 800b012:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b014:	4b17      	ldr	r3, [pc, #92]	@ (800b074 <USBD_LL_Init+0x94>)
 800b016:	2200      	movs	r2, #0
 800b018:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b01a:	4b16      	ldr	r3, [pc, #88]	@ (800b074 <USBD_LL_Init+0x94>)
 800b01c:	2202      	movs	r2, #2
 800b01e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b020:	4b14      	ldr	r3, [pc, #80]	@ (800b074 <USBD_LL_Init+0x94>)
 800b022:	2200      	movs	r2, #0
 800b024:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b026:	4b13      	ldr	r3, [pc, #76]	@ (800b074 <USBD_LL_Init+0x94>)
 800b028:	2200      	movs	r2, #0
 800b02a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b02c:	4b11      	ldr	r3, [pc, #68]	@ (800b074 <USBD_LL_Init+0x94>)
 800b02e:	2200      	movs	r2, #0
 800b030:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b032:	4b10      	ldr	r3, [pc, #64]	@ (800b074 <USBD_LL_Init+0x94>)
 800b034:	2200      	movs	r2, #0
 800b036:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b038:	4b0e      	ldr	r3, [pc, #56]	@ (800b074 <USBD_LL_Init+0x94>)
 800b03a:	2200      	movs	r2, #0
 800b03c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b03e:	480d      	ldr	r0, [pc, #52]	@ (800b074 <USBD_LL_Init+0x94>)
 800b040:	f7f7 fec9 	bl	8002dd6 <HAL_PCD_Init>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d001      	beq.n	800b04e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b04a:	f7f6 fcd3 	bl	80019f4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b04e:	2180      	movs	r1, #128	@ 0x80
 800b050:	4808      	ldr	r0, [pc, #32]	@ (800b074 <USBD_LL_Init+0x94>)
 800b052:	f7f9 f8f6 	bl	8004242 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b056:	2240      	movs	r2, #64	@ 0x40
 800b058:	2100      	movs	r1, #0
 800b05a:	4806      	ldr	r0, [pc, #24]	@ (800b074 <USBD_LL_Init+0x94>)
 800b05c:	f7f9 f8aa 	bl	80041b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b060:	2280      	movs	r2, #128	@ 0x80
 800b062:	2101      	movs	r1, #1
 800b064:	4803      	ldr	r0, [pc, #12]	@ (800b074 <USBD_LL_Init+0x94>)
 800b066:	f7f9 f8a5 	bl	80041b4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b06a:	2300      	movs	r3, #0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3708      	adds	r7, #8
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}
 800b074:	20001a40 	.word	0x20001a40

0800b078 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b080:	2300      	movs	r3, #0
 800b082:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b084:	2300      	movs	r3, #0
 800b086:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b08e:	4618      	mov	r0, r3
 800b090:	f7f7 ffb0 	bl	8002ff4 <HAL_PCD_Start>
 800b094:	4603      	mov	r3, r0
 800b096:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b098:	7bfb      	ldrb	r3, [r7, #15]
 800b09a:	4618      	mov	r0, r3
 800b09c:	f000 f942 	bl	800b324 <USBD_Get_USB_Status>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3710      	adds	r7, #16
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bd80      	pop	{r7, pc}

0800b0ae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b0ae:	b580      	push	{r7, lr}
 800b0b0:	b084      	sub	sp, #16
 800b0b2:	af00      	add	r7, sp, #0
 800b0b4:	6078      	str	r0, [r7, #4]
 800b0b6:	4608      	mov	r0, r1
 800b0b8:	4611      	mov	r1, r2
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	4603      	mov	r3, r0
 800b0be:	70fb      	strb	r3, [r7, #3]
 800b0c0:	460b      	mov	r3, r1
 800b0c2:	70bb      	strb	r3, [r7, #2]
 800b0c4:	4613      	mov	r3, r2
 800b0c6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b0d6:	78bb      	ldrb	r3, [r7, #2]
 800b0d8:	883a      	ldrh	r2, [r7, #0]
 800b0da:	78f9      	ldrb	r1, [r7, #3]
 800b0dc:	f7f8 fc84 	bl	80039e8 <HAL_PCD_EP_Open>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0e4:	7bfb      	ldrb	r3, [r7, #15]
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f000 f91c 	bl	800b324 <USBD_Get_USB_Status>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3710      	adds	r7, #16
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}

0800b0fa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0fa:	b580      	push	{r7, lr}
 800b0fc:	b084      	sub	sp, #16
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	6078      	str	r0, [r7, #4]
 800b102:	460b      	mov	r3, r1
 800b104:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b106:	2300      	movs	r3, #0
 800b108:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b10a:	2300      	movs	r3, #0
 800b10c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b114:	78fa      	ldrb	r2, [r7, #3]
 800b116:	4611      	mov	r1, r2
 800b118:	4618      	mov	r0, r3
 800b11a:	f7f8 fccf 	bl	8003abc <HAL_PCD_EP_Close>
 800b11e:	4603      	mov	r3, r0
 800b120:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b122:	7bfb      	ldrb	r3, [r7, #15]
 800b124:	4618      	mov	r0, r3
 800b126:	f000 f8fd 	bl	800b324 <USBD_Get_USB_Status>
 800b12a:	4603      	mov	r3, r0
 800b12c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b12e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b130:	4618      	mov	r0, r3
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	460b      	mov	r3, r1
 800b142:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b144:	2300      	movs	r3, #0
 800b146:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b148:	2300      	movs	r3, #0
 800b14a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b152:	78fa      	ldrb	r2, [r7, #3]
 800b154:	4611      	mov	r1, r2
 800b156:	4618      	mov	r0, r3
 800b158:	f7f8 fd87 	bl	8003c6a <HAL_PCD_EP_SetStall>
 800b15c:	4603      	mov	r3, r0
 800b15e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b160:	7bfb      	ldrb	r3, [r7, #15]
 800b162:	4618      	mov	r0, r3
 800b164:	f000 f8de 	bl	800b324 <USBD_Get_USB_Status>
 800b168:	4603      	mov	r3, r0
 800b16a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b16c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3710      	adds	r7, #16
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}

0800b176 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b176:	b580      	push	{r7, lr}
 800b178:	b084      	sub	sp, #16
 800b17a:	af00      	add	r7, sp, #0
 800b17c:	6078      	str	r0, [r7, #4]
 800b17e:	460b      	mov	r3, r1
 800b180:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b182:	2300      	movs	r3, #0
 800b184:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b186:	2300      	movs	r3, #0
 800b188:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b190:	78fa      	ldrb	r2, [r7, #3]
 800b192:	4611      	mov	r1, r2
 800b194:	4618      	mov	r0, r3
 800b196:	f7f8 fdcb 	bl	8003d30 <HAL_PCD_EP_ClrStall>
 800b19a:	4603      	mov	r3, r0
 800b19c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b19e:	7bfb      	ldrb	r3, [r7, #15]
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f000 f8bf 	bl	800b324 <USBD_Get_USB_Status>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	3710      	adds	r7, #16
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd80      	pop	{r7, pc}

0800b1b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b085      	sub	sp, #20
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
 800b1bc:	460b      	mov	r3, r1
 800b1be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b1c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	da0b      	bge.n	800b1e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b1d0:	78fb      	ldrb	r3, [r7, #3]
 800b1d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b1d6:	68f9      	ldr	r1, [r7, #12]
 800b1d8:	4613      	mov	r3, r2
 800b1da:	00db      	lsls	r3, r3, #3
 800b1dc:	4413      	add	r3, r2
 800b1de:	009b      	lsls	r3, r3, #2
 800b1e0:	440b      	add	r3, r1
 800b1e2:	3316      	adds	r3, #22
 800b1e4:	781b      	ldrb	r3, [r3, #0]
 800b1e6:	e00b      	b.n	800b200 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b1e8:	78fb      	ldrb	r3, [r7, #3]
 800b1ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b1ee:	68f9      	ldr	r1, [r7, #12]
 800b1f0:	4613      	mov	r3, r2
 800b1f2:	00db      	lsls	r3, r3, #3
 800b1f4:	4413      	add	r3, r2
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	440b      	add	r3, r1
 800b1fa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b1fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b200:	4618      	mov	r0, r3
 800b202:	3714      	adds	r7, #20
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr

0800b20c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	460b      	mov	r3, r1
 800b216:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b218:	2300      	movs	r3, #0
 800b21a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b21c:	2300      	movs	r3, #0
 800b21e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b226:	78fa      	ldrb	r2, [r7, #3]
 800b228:	4611      	mov	r1, r2
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7f8 fbb8 	bl	80039a0 <HAL_PCD_SetAddress>
 800b230:	4603      	mov	r3, r0
 800b232:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b234:	7bfb      	ldrb	r3, [r7, #15]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 f874 	bl	800b324 <USBD_Get_USB_Status>
 800b23c:	4603      	mov	r3, r0
 800b23e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b240:	7bbb      	ldrb	r3, [r7, #14]
}
 800b242:	4618      	mov	r0, r3
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b086      	sub	sp, #24
 800b24e:	af00      	add	r7, sp, #0
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	607a      	str	r2, [r7, #4]
 800b254:	603b      	str	r3, [r7, #0]
 800b256:	460b      	mov	r3, r1
 800b258:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b25a:	2300      	movs	r3, #0
 800b25c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b25e:	2300      	movs	r3, #0
 800b260:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b268:	7af9      	ldrb	r1, [r7, #11]
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	f7f8 fcc2 	bl	8003bf6 <HAL_PCD_EP_Transmit>
 800b272:	4603      	mov	r3, r0
 800b274:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b276:	7dfb      	ldrb	r3, [r7, #23]
 800b278:	4618      	mov	r0, r3
 800b27a:	f000 f853 	bl	800b324 <USBD_Get_USB_Status>
 800b27e:	4603      	mov	r3, r0
 800b280:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b282:	7dbb      	ldrb	r3, [r7, #22]
}
 800b284:	4618      	mov	r0, r3
 800b286:	3718      	adds	r7, #24
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b086      	sub	sp, #24
 800b290:	af00      	add	r7, sp, #0
 800b292:	60f8      	str	r0, [r7, #12]
 800b294:	607a      	str	r2, [r7, #4]
 800b296:	603b      	str	r3, [r7, #0]
 800b298:	460b      	mov	r3, r1
 800b29a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b29c:	2300      	movs	r3, #0
 800b29e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b2aa:	7af9      	ldrb	r1, [r7, #11]
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	687a      	ldr	r2, [r7, #4]
 800b2b0:	f7f8 fc4e 	bl	8003b50 <HAL_PCD_EP_Receive>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2b8:	7dfb      	ldrb	r3, [r7, #23]
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f000 f832 	bl	800b324 <USBD_Get_USB_Status>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b2c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3718      	adds	r7, #24
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}

0800b2ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2ce:	b580      	push	{r7, lr}
 800b2d0:	b082      	sub	sp, #8
 800b2d2:	af00      	add	r7, sp, #0
 800b2d4:	6078      	str	r0, [r7, #4]
 800b2d6:	460b      	mov	r3, r1
 800b2d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2e0:	78fa      	ldrb	r2, [r7, #3]
 800b2e2:	4611      	mov	r1, r2
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7f8 fc6e 	bl	8003bc6 <HAL_PCD_EP_GetRxCount>
 800b2ea:	4603      	mov	r3, r0
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3708      	adds	r7, #8
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b2fc:	4b03      	ldr	r3, [pc, #12]	@ (800b30c <USBD_static_malloc+0x18>)
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	370c      	adds	r7, #12
 800b302:	46bd      	mov	sp, r7
 800b304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b308:	4770      	bx	lr
 800b30a:	bf00      	nop
 800b30c:	20001f24 	.word	0x20001f24

0800b310 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b310:	b480      	push	{r7}
 800b312:	b083      	sub	sp, #12
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]

}
 800b318:	bf00      	nop
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr

0800b324 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b32e:	2300      	movs	r3, #0
 800b330:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b332:	79fb      	ldrb	r3, [r7, #7]
 800b334:	2b03      	cmp	r3, #3
 800b336:	d817      	bhi.n	800b368 <USBD_Get_USB_Status+0x44>
 800b338:	a201      	add	r2, pc, #4	@ (adr r2, 800b340 <USBD_Get_USB_Status+0x1c>)
 800b33a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b33e:	bf00      	nop
 800b340:	0800b351 	.word	0x0800b351
 800b344:	0800b357 	.word	0x0800b357
 800b348:	0800b35d 	.word	0x0800b35d
 800b34c:	0800b363 	.word	0x0800b363
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b350:	2300      	movs	r3, #0
 800b352:	73fb      	strb	r3, [r7, #15]
    break;
 800b354:	e00b      	b.n	800b36e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b356:	2303      	movs	r3, #3
 800b358:	73fb      	strb	r3, [r7, #15]
    break;
 800b35a:	e008      	b.n	800b36e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b35c:	2301      	movs	r3, #1
 800b35e:	73fb      	strb	r3, [r7, #15]
    break;
 800b360:	e005      	b.n	800b36e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b362:	2303      	movs	r3, #3
 800b364:	73fb      	strb	r3, [r7, #15]
    break;
 800b366:	e002      	b.n	800b36e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b368:	2303      	movs	r3, #3
 800b36a:	73fb      	strb	r3, [r7, #15]
    break;
 800b36c:	bf00      	nop
  }
  return usb_status;
 800b36e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b370:	4618      	mov	r0, r3
 800b372:	3714      	adds	r7, #20
 800b374:	46bd      	mov	sp, r7
 800b376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37a:	4770      	bx	lr

0800b37c <HMI_Init>:

uint16_t* Mark = &Holding_Registers_Database[3];
uint16_t Glass_Index = 0;
uint8_t end_Cover = 25;

void HMI_Init(void){
 800b37c:	b580      	push	{r7, lr}
 800b37e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800b380:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b384:	4902      	ldr	r1, [pc, #8]	@ (800b390 <HMI_Init+0x14>)
 800b386:	4803      	ldr	r0, [pc, #12]	@ (800b394 <HMI_Init+0x18>)
 800b388:	f7fa fea9 	bl	80060de <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800b38c:	bf00      	nop
 800b38e:	bd80      	pop	{r7, pc}
 800b390:	20002144 	.word	0x20002144
 800b394:	20000468 	.word	0x20000468

0800b398 <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b084      	sub	sp, #16
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800b3a4:	887b      	ldrh	r3, [r7, #2]
 800b3a6:	3b02      	subs	r3, #2
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	4413      	add	r3, r2
 800b3ac:	781b      	ldrb	r3, [r3, #0]
 800b3ae:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800b3b0:	887b      	ldrh	r3, [r7, #2]
 800b3b2:	3b01      	subs	r3, #1
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	4413      	add	r3, r2
 800b3b8:	781b      	ldrb	r3, [r3, #0]
 800b3ba:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800b3bc:	7bbb      	ldrb	r3, [r7, #14]
 800b3be:	b29b      	uxth	r3, r3
 800b3c0:	021b      	lsls	r3, r3, #8
 800b3c2:	b29a      	uxth	r2, r3
 800b3c4:	7bfb      	ldrb	r3, [r7, #15]
 800b3c6:	b29b      	uxth	r3, r3
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800b3cc:	887b      	ldrh	r3, [r7, #2]
 800b3ce:	3b02      	subs	r3, #2
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 fd25 	bl	800be24 <crc16>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	461a      	mov	r2, r3
 800b3de:	89bb      	ldrh	r3, [r7, #12]
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d105      	bne.n	800b3f0 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	781b      	ldrb	r3, [r3, #0]
 800b3e8:	2b01      	cmp	r3, #1
 800b3ea:	d101      	bne.n	800b3f0 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	e000      	b.n	800b3f2 <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800b3f0:	2300      	movs	r3, #0
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3710      	adds	r7, #16
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}
	...

0800b3fc <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b082      	sub	sp, #8
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	460b      	mov	r3, r1
 800b406:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	4a2c      	ldr	r2, [pc, #176]	@ (800b4c0 <HAL_UARTEx_RxEventCallback+0xc4>)
 800b40e:	4293      	cmp	r3, r2
 800b410:	d152      	bne.n	800b4b8 <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800b412:	887b      	ldrh	r3, [r7, #2]
 800b414:	4619      	mov	r1, r3
 800b416:	482b      	ldr	r0, [pc, #172]	@ (800b4c4 <HAL_UARTEx_RxEventCallback+0xc8>)
 800b418:	f7ff ffbe 	bl	800b398 <DecodeModbusRtu>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d044      	beq.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800b422:	4b28      	ldr	r3, [pc, #160]	@ (800b4c4 <HAL_UARTEx_RxEventCallback+0xc8>)
 800b424:	785b      	ldrb	r3, [r3, #1]
 800b426:	3b01      	subs	r3, #1
 800b428:	2b0f      	cmp	r3, #15
 800b42a:	d83b      	bhi.n	800b4a4 <HAL_UARTEx_RxEventCallback+0xa8>
 800b42c:	a201      	add	r2, pc, #4	@ (adr r2, 800b434 <HAL_UARTEx_RxEventCallback+0x38>)
 800b42e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b432:	bf00      	nop
 800b434:	0800b481 	.word	0x0800b481
 800b438:	0800b487 	.word	0x0800b487
 800b43c:	0800b475 	.word	0x0800b475
 800b440:	0800b47b 	.word	0x0800b47b
 800b444:	0800b499 	.word	0x0800b499
 800b448:	0800b48d 	.word	0x0800b48d
 800b44c:	0800b4a5 	.word	0x0800b4a5
 800b450:	0800b4a5 	.word	0x0800b4a5
 800b454:	0800b4a5 	.word	0x0800b4a5
 800b458:	0800b4a5 	.word	0x0800b4a5
 800b45c:	0800b4a5 	.word	0x0800b4a5
 800b460:	0800b4a5 	.word	0x0800b4a5
 800b464:	0800b4a5 	.word	0x0800b4a5
 800b468:	0800b4a5 	.word	0x0800b4a5
 800b46c:	0800b49f 	.word	0x0800b49f
 800b470:	0800b493 	.word	0x0800b493
					case 0x03:
						readHoldingRegs();
 800b474:	f000 f898 	bl	800b5a8 <readHoldingRegs>
						break;
 800b478:	e018      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800b47a:	f000 f907 	bl	800b68c <readInputRegs>
						break;
 800b47e:	e015      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800b480:	f000 f976 	bl	800b770 <readCoils>
						break;
 800b484:	e012      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800b486:	f000 fa23 	bl	800b8d0 <readInputs>
						break;
 800b48a:	e00f      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800b48c:	f000 fb4c 	bl	800bb28 <writeSingleReg>
						break;
 800b490:	e00c      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800b492:	f000 facd 	bl	800ba30 <writeHoldingRegs>
						break;
 800b496:	e009      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800b498:	f000 fb90 	bl	800bbbc <writeSingleCoil>
						break;
 800b49c:	e006      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800b49e:	f000 fc09 	bl	800bcb4 <writeMultiCoils>
						break;
 800b4a2:	e003      	b.n	800b4ac <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800b4a4:	2001      	movs	r0, #1
 800b4a6:	f000 f85f 	bl	800b568 <modbusException>
						break;
 800b4aa:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800b4ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b4b0:	4904      	ldr	r1, [pc, #16]	@ (800b4c4 <HAL_UARTEx_RxEventCallback+0xc8>)
 800b4b2:	4805      	ldr	r0, [pc, #20]	@ (800b4c8 <HAL_UARTEx_RxEventCallback+0xcc>)
 800b4b4:	f7fa fe13 	bl	80060de <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800b4b8:	bf00      	nop
 800b4ba:	3708      	adds	r7, #8
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	40004400 	.word	0x40004400
 800b4c4:	20002144 	.word	0x20002144
 800b4c8:	20000468 	.word	0x20000468

0800b4cc <HAL_TIM_PeriodElapsedCallback>:
}
/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b083      	sub	sp, #12
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  if(htim->Instance == TIM6)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	4a06      	ldr	r2, [pc, #24]	@ (800b4f4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	d104      	bne.n	800b4e8 <HAL_TIM_PeriodElapsedCallback+0x1c>
	  Tick++;
 800b4de:	4b06      	ldr	r3, [pc, #24]	@ (800b4f8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	4a04      	ldr	r2, [pc, #16]	@ (800b4f8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800b4e6:	6013      	str	r3, [r2, #0]
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b4e8:	bf00      	nop
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr
 800b4f4:	40001000 	.word	0x40001000
 800b4f8:	2000238c 	.word	0x2000238c

0800b4fc <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800b500:	4802      	ldr	r0, [pc, #8]	@ (800b50c <TIM6_DAC_IRQHandler+0x10>)
 800b502:	f7f9 fda5 	bl	8005050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800b506:	bf00      	nop
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	20002344 	.word	0x20002344

0800b510 <sendData>:
uint16_t Holding_Registers_Database[50]={0,};
uint8_t Coils_Database[50]={0,};
uint8_t Inputs_Database[50]={ 0,};
uint16_t Input_Registers_Database[50]={0,};
void sendData (uint8_t *data, int size)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
 800b518:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	b29b      	uxth	r3, r3
 800b51e:	4619      	mov	r1, r3
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f000 fc7f 	bl	800be24 <crc16>
 800b526:	4603      	mov	r3, r0
 800b528:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	4413      	add	r3, r2
 800b530:	89fa      	ldrh	r2, [r7, #14]
 800b532:	b2d2      	uxtb	r2, r2
 800b534:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800b536:	89fb      	ldrh	r3, [r7, #14]
 800b538:	0a1b      	lsrs	r3, r3, #8
 800b53a:	b299      	uxth	r1, r3
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	3301      	adds	r3, #1
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	4413      	add	r3, r2
 800b544:	b2ca      	uxtb	r2, r1
 800b546:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	b29b      	uxth	r3, r3
 800b54c:	3302      	adds	r3, #2
 800b54e:	b29a      	uxth	r2, r3
 800b550:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b554:	6879      	ldr	r1, [r7, #4]
 800b556:	4803      	ldr	r0, [pc, #12]	@ (800b564 <sendData+0x54>)
 800b558:	f7fa fd36 	bl	8005fc8 <HAL_UART_Transmit>
}
 800b55c:	bf00      	nop
 800b55e:	3710      	adds	r7, #16
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}
 800b564:	20000468 	.word	0x20000468

0800b568 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b082      	sub	sp, #8
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	4603      	mov	r3, r0
 800b570:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800b572:	4b0b      	ldr	r3, [pc, #44]	@ (800b5a0 <modbusException+0x38>)
 800b574:	781a      	ldrb	r2, [r3, #0]
 800b576:	4b0b      	ldr	r3, [pc, #44]	@ (800b5a4 <modbusException+0x3c>)
 800b578:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800b57a:	4b09      	ldr	r3, [pc, #36]	@ (800b5a0 <modbusException+0x38>)
 800b57c:	785b      	ldrb	r3, [r3, #1]
 800b57e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b582:	b2da      	uxtb	r2, r3
 800b584:	4b07      	ldr	r3, [pc, #28]	@ (800b5a4 <modbusException+0x3c>)
 800b586:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800b588:	4a06      	ldr	r2, [pc, #24]	@ (800b5a4 <modbusException+0x3c>)
 800b58a:	79fb      	ldrb	r3, [r7, #7]
 800b58c:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800b58e:	2103      	movs	r1, #3
 800b590:	4804      	ldr	r0, [pc, #16]	@ (800b5a4 <modbusException+0x3c>)
 800b592:	f7ff ffbd 	bl	800b510 <sendData>
}
 800b596:	bf00      	nop
 800b598:	3708      	adds	r7, #8
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop
 800b5a0:	20002144 	.word	0x20002144
 800b5a4:	20002244 	.word	0x20002244

0800b5a8 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b084      	sub	sp, #16
 800b5ac:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800b5ae:	4b34      	ldr	r3, [pc, #208]	@ (800b680 <readHoldingRegs+0xd8>)
 800b5b0:	789b      	ldrb	r3, [r3, #2]
 800b5b2:	021b      	lsls	r3, r3, #8
 800b5b4:	b21a      	sxth	r2, r3
 800b5b6:	4b32      	ldr	r3, [pc, #200]	@ (800b680 <readHoldingRegs+0xd8>)
 800b5b8:	78db      	ldrb	r3, [r3, #3]
 800b5ba:	b21b      	sxth	r3, r3
 800b5bc:	4313      	orrs	r3, r2
 800b5be:	b21b      	sxth	r3, r3
 800b5c0:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800b5c2:	4b2f      	ldr	r3, [pc, #188]	@ (800b680 <readHoldingRegs+0xd8>)
 800b5c4:	791b      	ldrb	r3, [r3, #4]
 800b5c6:	021b      	lsls	r3, r3, #8
 800b5c8:	b21a      	sxth	r2, r3
 800b5ca:	4b2d      	ldr	r3, [pc, #180]	@ (800b680 <readHoldingRegs+0xd8>)
 800b5cc:	795b      	ldrb	r3, [r3, #5]
 800b5ce:	b21b      	sxth	r3, r3
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	b21b      	sxth	r3, r3
 800b5d4:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800b5d6:	887b      	ldrh	r3, [r7, #2]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d002      	beq.n	800b5e2 <readHoldingRegs+0x3a>
 800b5dc:	887b      	ldrh	r3, [r7, #2]
 800b5de:	2b7d      	cmp	r3, #125	@ 0x7d
 800b5e0:	d904      	bls.n	800b5ec <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800b5e2:	2003      	movs	r0, #3
 800b5e4:	f7ff ffc0 	bl	800b568 <modbusException>
		return 0;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	e044      	b.n	800b676 <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800b5ec:	89fa      	ldrh	r2, [r7, #14]
 800b5ee:	887b      	ldrh	r3, [r7, #2]
 800b5f0:	4413      	add	r3, r2
 800b5f2:	b29b      	uxth	r3, r3
 800b5f4:	3b01      	subs	r3, #1
 800b5f6:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800b5f8:	883b      	ldrh	r3, [r7, #0]
 800b5fa:	2b31      	cmp	r3, #49	@ 0x31
 800b5fc:	d904      	bls.n	800b608 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b5fe:	2002      	movs	r0, #2
 800b600:	f7ff ffb2 	bl	800b568 <modbusException>
		return 0;
 800b604:	2300      	movs	r3, #0
 800b606:	e036      	b.n	800b676 <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800b608:	4b1e      	ldr	r3, [pc, #120]	@ (800b684 <readHoldingRegs+0xdc>)
 800b60a:	2201      	movs	r2, #1
 800b60c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800b60e:	4b1c      	ldr	r3, [pc, #112]	@ (800b680 <readHoldingRegs+0xd8>)
 800b610:	785a      	ldrb	r2, [r3, #1]
 800b612:	4b1c      	ldr	r3, [pc, #112]	@ (800b684 <readHoldingRegs+0xdc>)
 800b614:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800b616:	887b      	ldrh	r3, [r7, #2]
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	005b      	lsls	r3, r3, #1
 800b61c:	b2da      	uxtb	r2, r3
 800b61e:	4b19      	ldr	r3, [pc, #100]	@ (800b684 <readHoldingRegs+0xdc>)
 800b620:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800b622:	2303      	movs	r3, #3
 800b624:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800b626:	2300      	movs	r3, #0
 800b628:	607b      	str	r3, [r7, #4]
 800b62a:	e01b      	b.n	800b664 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800b62c:	89fb      	ldrh	r3, [r7, #14]
 800b62e:	4a16      	ldr	r2, [pc, #88]	@ (800b688 <readHoldingRegs+0xe0>)
 800b630:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b634:	0a1b      	lsrs	r3, r3, #8
 800b636:	b299      	uxth	r1, r3
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	1c5a      	adds	r2, r3, #1
 800b63c:	60ba      	str	r2, [r7, #8]
 800b63e:	b2c9      	uxtb	r1, r1
 800b640:	4a10      	ldr	r2, [pc, #64]	@ (800b684 <readHoldingRegs+0xdc>)
 800b642:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800b644:	89fb      	ldrh	r3, [r7, #14]
 800b646:	4a10      	ldr	r2, [pc, #64]	@ (800b688 <readHoldingRegs+0xe0>)
 800b648:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	1c5a      	adds	r2, r3, #1
 800b650:	60ba      	str	r2, [r7, #8]
 800b652:	b2c9      	uxtb	r1, r1
 800b654:	4a0b      	ldr	r2, [pc, #44]	@ (800b684 <readHoldingRegs+0xdc>)
 800b656:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800b658:	89fb      	ldrh	r3, [r7, #14]
 800b65a:	3301      	adds	r3, #1
 800b65c:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	3301      	adds	r3, #1
 800b662:	607b      	str	r3, [r7, #4]
 800b664:	887b      	ldrh	r3, [r7, #2]
 800b666:	687a      	ldr	r2, [r7, #4]
 800b668:	429a      	cmp	r2, r3
 800b66a:	dbdf      	blt.n	800b62c <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800b66c:	68b9      	ldr	r1, [r7, #8]
 800b66e:	4805      	ldr	r0, [pc, #20]	@ (800b684 <readHoldingRegs+0xdc>)
 800b670:	f7ff ff4e 	bl	800b510 <sendData>
	return 1;   // success
 800b674:	2301      	movs	r3, #1
}
 800b676:	4618      	mov	r0, r3
 800b678:	3710      	adds	r7, #16
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	20002144 	.word	0x20002144
 800b684:	20002244 	.word	0x20002244
 800b688:	20002390 	.word	0x20002390

0800b68c <readInputRegs>:

uint8_t readInputRegs (void)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b084      	sub	sp, #16
 800b690:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800b692:	4b34      	ldr	r3, [pc, #208]	@ (800b764 <readInputRegs+0xd8>)
 800b694:	789b      	ldrb	r3, [r3, #2]
 800b696:	021b      	lsls	r3, r3, #8
 800b698:	b21a      	sxth	r2, r3
 800b69a:	4b32      	ldr	r3, [pc, #200]	@ (800b764 <readInputRegs+0xd8>)
 800b69c:	78db      	ldrb	r3, [r3, #3]
 800b69e:	b21b      	sxth	r3, r3
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	b21b      	sxth	r3, r3
 800b6a4:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800b6a6:	4b2f      	ldr	r3, [pc, #188]	@ (800b764 <readInputRegs+0xd8>)
 800b6a8:	791b      	ldrb	r3, [r3, #4]
 800b6aa:	021b      	lsls	r3, r3, #8
 800b6ac:	b21a      	sxth	r2, r3
 800b6ae:	4b2d      	ldr	r3, [pc, #180]	@ (800b764 <readInputRegs+0xd8>)
 800b6b0:	795b      	ldrb	r3, [r3, #5]
 800b6b2:	b21b      	sxth	r3, r3
 800b6b4:	4313      	orrs	r3, r2
 800b6b6:	b21b      	sxth	r3, r3
 800b6b8:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800b6ba:	887b      	ldrh	r3, [r7, #2]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d002      	beq.n	800b6c6 <readInputRegs+0x3a>
 800b6c0:	887b      	ldrh	r3, [r7, #2]
 800b6c2:	2b7d      	cmp	r3, #125	@ 0x7d
 800b6c4:	d904      	bls.n	800b6d0 <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800b6c6:	2003      	movs	r0, #3
 800b6c8:	f7ff ff4e 	bl	800b568 <modbusException>
		return 0;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	e044      	b.n	800b75a <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800b6d0:	89fa      	ldrh	r2, [r7, #14]
 800b6d2:	887b      	ldrh	r3, [r7, #2]
 800b6d4:	4413      	add	r3, r2
 800b6d6:	b29b      	uxth	r3, r3
 800b6d8:	3b01      	subs	r3, #1
 800b6da:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800b6dc:	883b      	ldrh	r3, [r7, #0]
 800b6de:	2b31      	cmp	r3, #49	@ 0x31
 800b6e0:	d904      	bls.n	800b6ec <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b6e2:	2002      	movs	r0, #2
 800b6e4:	f7ff ff40 	bl	800b568 <modbusException>
		return 0;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	e036      	b.n	800b75a <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800b6ec:	4b1e      	ldr	r3, [pc, #120]	@ (800b768 <readInputRegs+0xdc>)
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800b6f2:	4b1c      	ldr	r3, [pc, #112]	@ (800b764 <readInputRegs+0xd8>)
 800b6f4:	785a      	ldrb	r2, [r3, #1]
 800b6f6:	4b1c      	ldr	r3, [pc, #112]	@ (800b768 <readInputRegs+0xdc>)
 800b6f8:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800b6fa:	887b      	ldrh	r3, [r7, #2]
 800b6fc:	b2db      	uxtb	r3, r3
 800b6fe:	005b      	lsls	r3, r3, #1
 800b700:	b2da      	uxtb	r2, r3
 800b702:	4b19      	ldr	r3, [pc, #100]	@ (800b768 <readInputRegs+0xdc>)
 800b704:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800b706:	2303      	movs	r3, #3
 800b708:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800b70a:	2300      	movs	r3, #0
 800b70c:	607b      	str	r3, [r7, #4]
 800b70e:	e01b      	b.n	800b748 <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800b710:	89fb      	ldrh	r3, [r7, #14]
 800b712:	4a16      	ldr	r2, [pc, #88]	@ (800b76c <readInputRegs+0xe0>)
 800b714:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b718:	0a1b      	lsrs	r3, r3, #8
 800b71a:	b299      	uxth	r1, r3
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	1c5a      	adds	r2, r3, #1
 800b720:	60ba      	str	r2, [r7, #8]
 800b722:	b2c9      	uxtb	r1, r1
 800b724:	4a10      	ldr	r2, [pc, #64]	@ (800b768 <readInputRegs+0xdc>)
 800b726:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800b728:	89fb      	ldrh	r3, [r7, #14]
 800b72a:	4a10      	ldr	r2, [pc, #64]	@ (800b76c <readInputRegs+0xe0>)
 800b72c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	1c5a      	adds	r2, r3, #1
 800b734:	60ba      	str	r2, [r7, #8]
 800b736:	b2c9      	uxtb	r1, r1
 800b738:	4a0b      	ldr	r2, [pc, #44]	@ (800b768 <readInputRegs+0xdc>)
 800b73a:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800b73c:	89fb      	ldrh	r3, [r7, #14]
 800b73e:	3301      	adds	r3, #1
 800b740:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	3301      	adds	r3, #1
 800b746:	607b      	str	r3, [r7, #4]
 800b748:	887b      	ldrh	r3, [r7, #2]
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	429a      	cmp	r2, r3
 800b74e:	dbdf      	blt.n	800b710 <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800b750:	68b9      	ldr	r1, [r7, #8]
 800b752:	4805      	ldr	r0, [pc, #20]	@ (800b768 <readInputRegs+0xdc>)
 800b754:	f7ff fedc 	bl	800b510 <sendData>
	return 1;   // success
 800b758:	2301      	movs	r3, #1
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3710      	adds	r7, #16
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}
 800b762:	bf00      	nop
 800b764:	20002144 	.word	0x20002144
 800b768:	20002244 	.word	0x20002244
 800b76c:	2000245c 	.word	0x2000245c

0800b770 <readCoils>:

uint8_t readCoils (void)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b088      	sub	sp, #32
 800b774:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800b776:	4b53      	ldr	r3, [pc, #332]	@ (800b8c4 <readCoils+0x154>)
 800b778:	789b      	ldrb	r3, [r3, #2]
 800b77a:	021b      	lsls	r3, r3, #8
 800b77c:	b21a      	sxth	r2, r3
 800b77e:	4b51      	ldr	r3, [pc, #324]	@ (800b8c4 <readCoils+0x154>)
 800b780:	78db      	ldrb	r3, [r3, #3]
 800b782:	b21b      	sxth	r3, r3
 800b784:	4313      	orrs	r3, r2
 800b786:	b21b      	sxth	r3, r3
 800b788:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800b78a:	4b4e      	ldr	r3, [pc, #312]	@ (800b8c4 <readCoils+0x154>)
 800b78c:	791b      	ldrb	r3, [r3, #4]
 800b78e:	021b      	lsls	r3, r3, #8
 800b790:	b21a      	sxth	r2, r3
 800b792:	4b4c      	ldr	r3, [pc, #304]	@ (800b8c4 <readCoils+0x154>)
 800b794:	795b      	ldrb	r3, [r3, #5]
 800b796:	b21b      	sxth	r3, r3
 800b798:	4313      	orrs	r3, r2
 800b79a:	b21b      	sxth	r3, r3
 800b79c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800b79e:	893b      	ldrh	r3, [r7, #8]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d003      	beq.n	800b7ac <readCoils+0x3c>
 800b7a4:	893b      	ldrh	r3, [r7, #8]
 800b7a6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b7aa:	d904      	bls.n	800b7b6 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800b7ac:	2003      	movs	r0, #3
 800b7ae:	f7ff fedb 	bl	800b568 <modbusException>
		return 0;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	e081      	b.n	800b8ba <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800b7b6:	897a      	ldrh	r2, [r7, #10]
 800b7b8:	893b      	ldrh	r3, [r7, #8]
 800b7ba:	4413      	add	r3, r2
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	3b01      	subs	r3, #1
 800b7c0:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800b7c2:	88fb      	ldrh	r3, [r7, #6]
 800b7c4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b7c8:	d304      	bcc.n	800b7d4 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b7ca:	2002      	movs	r0, #2
 800b7cc:	f7ff fecc 	bl	800b568 <modbusException>
		return 0;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	e072      	b.n	800b8ba <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800b7d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b7d8:	2100      	movs	r1, #0
 800b7da:	483b      	ldr	r0, [pc, #236]	@ (800b8c8 <readCoils+0x158>)
 800b7dc:	f000 fc92 	bl	800c104 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800b7e0:	4b39      	ldr	r3, [pc, #228]	@ (800b8c8 <readCoils+0x158>)
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800b7e6:	4b37      	ldr	r3, [pc, #220]	@ (800b8c4 <readCoils+0x154>)
 800b7e8:	785a      	ldrb	r2, [r3, #1]
 800b7ea:	4b37      	ldr	r3, [pc, #220]	@ (800b8c8 <readCoils+0x158>)
 800b7ec:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800b7ee:	893b      	ldrh	r3, [r7, #8]
 800b7f0:	08db      	lsrs	r3, r3, #3
 800b7f2:	b29b      	uxth	r3, r3
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	893a      	ldrh	r2, [r7, #8]
 800b7f8:	f002 0207 	and.w	r2, r2, #7
 800b7fc:	b292      	uxth	r2, r2
 800b7fe:	2a00      	cmp	r2, #0
 800b800:	bf14      	ite	ne
 800b802:	2201      	movne	r2, #1
 800b804:	2200      	moveq	r2, #0
 800b806:	b2d2      	uxtb	r2, r2
 800b808:	4413      	add	r3, r2
 800b80a:	b2da      	uxtb	r2, r3
 800b80c:	4b2e      	ldr	r3, [pc, #184]	@ (800b8c8 <readCoils+0x158>)
 800b80e:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800b810:	2303      	movs	r3, #3
 800b812:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800b814:	897b      	ldrh	r3, [r7, #10]
 800b816:	08db      	lsrs	r3, r3, #3
 800b818:	b29b      	uxth	r3, r3
 800b81a:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800b81c:	897b      	ldrh	r3, [r7, #10]
 800b81e:	f003 0307 	and.w	r3, r3, #7
 800b822:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800b824:	2300      	movs	r3, #0
 800b826:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800b828:	2300      	movs	r3, #0
 800b82a:	60fb      	str	r3, [r7, #12]
 800b82c:	e033      	b.n	800b896 <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800b82e:	4a26      	ldr	r2, [pc, #152]	@ (800b8c8 <readCoils+0x158>)
 800b830:	69fb      	ldr	r3, [r7, #28]
 800b832:	4413      	add	r3, r2
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	b25a      	sxtb	r2, r3
 800b838:	4924      	ldr	r1, [pc, #144]	@ (800b8cc <readCoils+0x15c>)
 800b83a:	69bb      	ldr	r3, [r7, #24]
 800b83c:	440b      	add	r3, r1
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	4619      	mov	r1, r3
 800b842:	8afb      	ldrh	r3, [r7, #22]
 800b844:	fa41 f303 	asr.w	r3, r1, r3
 800b848:	f003 0101 	and.w	r1, r3, #1
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	fa01 f303 	lsl.w	r3, r1, r3
 800b852:	b25b      	sxtb	r3, r3
 800b854:	4313      	orrs	r3, r2
 800b856:	b25b      	sxtb	r3, r3
 800b858:	b2d9      	uxtb	r1, r3
 800b85a:	4a1b      	ldr	r2, [pc, #108]	@ (800b8c8 <readCoils+0x158>)
 800b85c:	69fb      	ldr	r3, [r7, #28]
 800b85e:	4413      	add	r3, r2
 800b860:	460a      	mov	r2, r1
 800b862:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	3301      	adds	r3, #1
 800b868:	613b      	str	r3, [r7, #16]
 800b86a:	8afb      	ldrh	r3, [r7, #22]
 800b86c:	3301      	adds	r3, #1
 800b86e:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	2b07      	cmp	r3, #7
 800b874:	dd04      	ble.n	800b880 <readCoils+0x110>
		{
			indxPosition = 0;
 800b876:	2300      	movs	r3, #0
 800b878:	613b      	str	r3, [r7, #16]
			indx++;
 800b87a:	69fb      	ldr	r3, [r7, #28]
 800b87c:	3301      	adds	r3, #1
 800b87e:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800b880:	8afb      	ldrh	r3, [r7, #22]
 800b882:	2b07      	cmp	r3, #7
 800b884:	d904      	bls.n	800b890 <readCoils+0x120>
		{
			bitPosition=0;
 800b886:	2300      	movs	r3, #0
 800b888:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800b88a:	69bb      	ldr	r3, [r7, #24]
 800b88c:	3301      	adds	r3, #1
 800b88e:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	3301      	adds	r3, #1
 800b894:	60fb      	str	r3, [r7, #12]
 800b896:	893b      	ldrh	r3, [r7, #8]
 800b898:	68fa      	ldr	r2, [r7, #12]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	dbc7      	blt.n	800b82e <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800b89e:	893b      	ldrh	r3, [r7, #8]
 800b8a0:	f003 0307 	and.w	r3, r3, #7
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d002      	beq.n	800b8b0 <readCoils+0x140>
 800b8aa:	69fb      	ldr	r3, [r7, #28]
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800b8b0:	69f9      	ldr	r1, [r7, #28]
 800b8b2:	4805      	ldr	r0, [pc, #20]	@ (800b8c8 <readCoils+0x158>)
 800b8b4:	f7ff fe2c 	bl	800b510 <sendData>
	return 1;   // success
 800b8b8:	2301      	movs	r3, #1
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3720      	adds	r7, #32
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	20002144 	.word	0x20002144
 800b8c8:	20002244 	.word	0x20002244
 800b8cc:	200023f4 	.word	0x200023f4

0800b8d0 <readInputs>:

uint8_t readInputs (void)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b088      	sub	sp, #32
 800b8d4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800b8d6:	4b53      	ldr	r3, [pc, #332]	@ (800ba24 <readInputs+0x154>)
 800b8d8:	789b      	ldrb	r3, [r3, #2]
 800b8da:	021b      	lsls	r3, r3, #8
 800b8dc:	b21a      	sxth	r2, r3
 800b8de:	4b51      	ldr	r3, [pc, #324]	@ (800ba24 <readInputs+0x154>)
 800b8e0:	78db      	ldrb	r3, [r3, #3]
 800b8e2:	b21b      	sxth	r3, r3
 800b8e4:	4313      	orrs	r3, r2
 800b8e6:	b21b      	sxth	r3, r3
 800b8e8:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800b8ea:	4b4e      	ldr	r3, [pc, #312]	@ (800ba24 <readInputs+0x154>)
 800b8ec:	791b      	ldrb	r3, [r3, #4]
 800b8ee:	021b      	lsls	r3, r3, #8
 800b8f0:	b21a      	sxth	r2, r3
 800b8f2:	4b4c      	ldr	r3, [pc, #304]	@ (800ba24 <readInputs+0x154>)
 800b8f4:	795b      	ldrb	r3, [r3, #5]
 800b8f6:	b21b      	sxth	r3, r3
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	b21b      	sxth	r3, r3
 800b8fc:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800b8fe:	893b      	ldrh	r3, [r7, #8]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d003      	beq.n	800b90c <readInputs+0x3c>
 800b904:	893b      	ldrh	r3, [r7, #8]
 800b906:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b90a:	d904      	bls.n	800b916 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800b90c:	2003      	movs	r0, #3
 800b90e:	f7ff fe2b 	bl	800b568 <modbusException>
		return 0;
 800b912:	2300      	movs	r3, #0
 800b914:	e081      	b.n	800ba1a <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800b916:	897a      	ldrh	r2, [r7, #10]
 800b918:	893b      	ldrh	r3, [r7, #8]
 800b91a:	4413      	add	r3, r2
 800b91c:	b29b      	uxth	r3, r3
 800b91e:	3b01      	subs	r3, #1
 800b920:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800b922:	88fb      	ldrh	r3, [r7, #6]
 800b924:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800b928:	d304      	bcc.n	800b934 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b92a:	2002      	movs	r0, #2
 800b92c:	f7ff fe1c 	bl	800b568 <modbusException>
		return 0;
 800b930:	2300      	movs	r3, #0
 800b932:	e072      	b.n	800ba1a <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800b934:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b938:	2100      	movs	r1, #0
 800b93a:	483b      	ldr	r0, [pc, #236]	@ (800ba28 <readInputs+0x158>)
 800b93c:	f000 fbe2 	bl	800c104 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800b940:	4b39      	ldr	r3, [pc, #228]	@ (800ba28 <readInputs+0x158>)
 800b942:	2201      	movs	r2, #1
 800b944:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800b946:	4b37      	ldr	r3, [pc, #220]	@ (800ba24 <readInputs+0x154>)
 800b948:	785a      	ldrb	r2, [r3, #1]
 800b94a:	4b37      	ldr	r3, [pc, #220]	@ (800ba28 <readInputs+0x158>)
 800b94c:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800b94e:	893b      	ldrh	r3, [r7, #8]
 800b950:	08db      	lsrs	r3, r3, #3
 800b952:	b29b      	uxth	r3, r3
 800b954:	b2db      	uxtb	r3, r3
 800b956:	893a      	ldrh	r2, [r7, #8]
 800b958:	f002 0207 	and.w	r2, r2, #7
 800b95c:	b292      	uxth	r2, r2
 800b95e:	2a00      	cmp	r2, #0
 800b960:	bf14      	ite	ne
 800b962:	2201      	movne	r2, #1
 800b964:	2200      	moveq	r2, #0
 800b966:	b2d2      	uxtb	r2, r2
 800b968:	4413      	add	r3, r2
 800b96a:	b2da      	uxtb	r2, r3
 800b96c:	4b2e      	ldr	r3, [pc, #184]	@ (800ba28 <readInputs+0x158>)
 800b96e:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800b970:	2303      	movs	r3, #3
 800b972:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800b974:	897b      	ldrh	r3, [r7, #10]
 800b976:	08db      	lsrs	r3, r3, #3
 800b978:	b29b      	uxth	r3, r3
 800b97a:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800b97c:	897b      	ldrh	r3, [r7, #10]
 800b97e:	f003 0307 	and.w	r3, r3, #7
 800b982:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800b984:	2300      	movs	r3, #0
 800b986:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800b988:	2300      	movs	r3, #0
 800b98a:	60fb      	str	r3, [r7, #12]
 800b98c:	e033      	b.n	800b9f6 <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800b98e:	4a26      	ldr	r2, [pc, #152]	@ (800ba28 <readInputs+0x158>)
 800b990:	69fb      	ldr	r3, [r7, #28]
 800b992:	4413      	add	r3, r2
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	b25a      	sxtb	r2, r3
 800b998:	4924      	ldr	r1, [pc, #144]	@ (800ba2c <readInputs+0x15c>)
 800b99a:	69bb      	ldr	r3, [r7, #24]
 800b99c:	440b      	add	r3, r1
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	8afb      	ldrh	r3, [r7, #22]
 800b9a4:	fa41 f303 	asr.w	r3, r1, r3
 800b9a8:	f003 0101 	and.w	r1, r3, #1
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	fa01 f303 	lsl.w	r3, r1, r3
 800b9b2:	b25b      	sxtb	r3, r3
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	b25b      	sxtb	r3, r3
 800b9b8:	b2d9      	uxtb	r1, r3
 800b9ba:	4a1b      	ldr	r2, [pc, #108]	@ (800ba28 <readInputs+0x158>)
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	4413      	add	r3, r2
 800b9c0:	460a      	mov	r2, r1
 800b9c2:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	613b      	str	r3, [r7, #16]
 800b9ca:	8afb      	ldrh	r3, [r7, #22]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	2b07      	cmp	r3, #7
 800b9d4:	dd04      	ble.n	800b9e0 <readInputs+0x110>
		{
			indxPosition = 0;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	613b      	str	r3, [r7, #16]
			indx++;
 800b9da:	69fb      	ldr	r3, [r7, #28]
 800b9dc:	3301      	adds	r3, #1
 800b9de:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800b9e0:	8afb      	ldrh	r3, [r7, #22]
 800b9e2:	2b07      	cmp	r3, #7
 800b9e4:	d904      	bls.n	800b9f0 <readInputs+0x120>
		{
			bitPosition=0;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800b9ea:	69bb      	ldr	r3, [r7, #24]
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	60fb      	str	r3, [r7, #12]
 800b9f6:	893b      	ldrh	r3, [r7, #8]
 800b9f8:	68fa      	ldr	r2, [r7, #12]
 800b9fa:	429a      	cmp	r2, r3
 800b9fc:	dbc7      	blt.n	800b98e <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800b9fe:	893b      	ldrh	r3, [r7, #8]
 800ba00:	f003 0307 	and.w	r3, r3, #7
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d002      	beq.n	800ba10 <readInputs+0x140>
 800ba0a:	69fb      	ldr	r3, [r7, #28]
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800ba10:	69f9      	ldr	r1, [r7, #28]
 800ba12:	4805      	ldr	r0, [pc, #20]	@ (800ba28 <readInputs+0x158>)
 800ba14:	f7ff fd7c 	bl	800b510 <sendData>
	return 1;   // success
 800ba18:	2301      	movs	r3, #1
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3720      	adds	r7, #32
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	20002144 	.word	0x20002144
 800ba28:	20002244 	.word	0x20002244
 800ba2c:	20002428 	.word	0x20002428

0800ba30 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b084      	sub	sp, #16
 800ba34:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800ba36:	4b39      	ldr	r3, [pc, #228]	@ (800bb1c <writeHoldingRegs+0xec>)
 800ba38:	789b      	ldrb	r3, [r3, #2]
 800ba3a:	021b      	lsls	r3, r3, #8
 800ba3c:	b21a      	sxth	r2, r3
 800ba3e:	4b37      	ldr	r3, [pc, #220]	@ (800bb1c <writeHoldingRegs+0xec>)
 800ba40:	78db      	ldrb	r3, [r3, #3]
 800ba42:	b21b      	sxth	r3, r3
 800ba44:	4313      	orrs	r3, r2
 800ba46:	b21b      	sxth	r3, r3
 800ba48:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800ba4a:	2307      	movs	r3, #7
 800ba4c:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800ba4e:	4b33      	ldr	r3, [pc, #204]	@ (800bb1c <writeHoldingRegs+0xec>)
 800ba50:	791b      	ldrb	r3, [r3, #4]
 800ba52:	021b      	lsls	r3, r3, #8
 800ba54:	b21a      	sxth	r2, r3
 800ba56:	4b31      	ldr	r3, [pc, #196]	@ (800bb1c <writeHoldingRegs+0xec>)
 800ba58:	795b      	ldrb	r3, [r3, #5]
 800ba5a:	b21b      	sxth	r3, r3
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	b21b      	sxth	r3, r3
 800ba60:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800ba62:	88fb      	ldrh	r3, [r7, #6]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d002      	beq.n	800ba6e <writeHoldingRegs+0x3e>
 800ba68:	88fb      	ldrh	r3, [r7, #6]
 800ba6a:	2b7b      	cmp	r3, #123	@ 0x7b
 800ba6c:	d904      	bls.n	800ba78 <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ba6e:	2003      	movs	r0, #3
 800ba70:	f7ff fd7a 	bl	800b568 <modbusException>
		return 0;
 800ba74:	2300      	movs	r3, #0
 800ba76:	e04c      	b.n	800bb12 <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800ba78:	89fa      	ldrh	r2, [r7, #14]
 800ba7a:	88fb      	ldrh	r3, [r7, #6]
 800ba7c:	4413      	add	r3, r2
 800ba7e:	b29b      	uxth	r3, r3
 800ba80:	3b01      	subs	r3, #1
 800ba82:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800ba84:	88bb      	ldrh	r3, [r7, #4]
 800ba86:	2b31      	cmp	r3, #49	@ 0x31
 800ba88:	d904      	bls.n	800ba94 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ba8a:	2002      	movs	r0, #2
 800ba8c:	f7ff fd6c 	bl	800b568 <modbusException>
		return 0;
 800ba90:	2300      	movs	r3, #0
 800ba92:	e03e      	b.n	800bb12 <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800ba94:	2300      	movs	r3, #0
 800ba96:	60bb      	str	r3, [r7, #8]
 800ba98:	e01b      	b.n	800bad2 <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800ba9a:	7b7b      	ldrb	r3, [r7, #13]
 800ba9c:	1c5a      	adds	r2, r3, #1
 800ba9e:	737a      	strb	r2, [r7, #13]
 800baa0:	461a      	mov	r2, r3
 800baa2:	4b1e      	ldr	r3, [pc, #120]	@ (800bb1c <writeHoldingRegs+0xec>)
 800baa4:	5c9b      	ldrb	r3, [r3, r2]
 800baa6:	021b      	lsls	r3, r3, #8
 800baa8:	b21a      	sxth	r2, r3
 800baaa:	7b7b      	ldrb	r3, [r7, #13]
 800baac:	1c59      	adds	r1, r3, #1
 800baae:	7379      	strb	r1, [r7, #13]
 800bab0:	4619      	mov	r1, r3
 800bab2:	4b1a      	ldr	r3, [pc, #104]	@ (800bb1c <writeHoldingRegs+0xec>)
 800bab4:	5c5b      	ldrb	r3, [r3, r1]
 800bab6:	b21b      	sxth	r3, r3
 800bab8:	4313      	orrs	r3, r2
 800baba:	b219      	sxth	r1, r3
 800babc:	89fb      	ldrh	r3, [r7, #14]
 800babe:	1c5a      	adds	r2, r3, #1
 800bac0:	81fa      	strh	r2, [r7, #14]
 800bac2:	461a      	mov	r2, r3
 800bac4:	b289      	uxth	r1, r1
 800bac6:	4b16      	ldr	r3, [pc, #88]	@ (800bb20 <writeHoldingRegs+0xf0>)
 800bac8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	3301      	adds	r3, #1
 800bad0:	60bb      	str	r3, [r7, #8]
 800bad2:	88fb      	ldrh	r3, [r7, #6]
 800bad4:	68ba      	ldr	r2, [r7, #8]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	dbdf      	blt.n	800ba9a <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800bada:	4b12      	ldr	r3, [pc, #72]	@ (800bb24 <writeHoldingRegs+0xf4>)
 800badc:	2201      	movs	r2, #1
 800bade:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800bae0:	4b0e      	ldr	r3, [pc, #56]	@ (800bb1c <writeHoldingRegs+0xec>)
 800bae2:	785a      	ldrb	r2, [r3, #1]
 800bae4:	4b0f      	ldr	r3, [pc, #60]	@ (800bb24 <writeHoldingRegs+0xf4>)
 800bae6:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800bae8:	4b0c      	ldr	r3, [pc, #48]	@ (800bb1c <writeHoldingRegs+0xec>)
 800baea:	789a      	ldrb	r2, [r3, #2]
 800baec:	4b0d      	ldr	r3, [pc, #52]	@ (800bb24 <writeHoldingRegs+0xf4>)
 800baee:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800baf0:	4b0a      	ldr	r3, [pc, #40]	@ (800bb1c <writeHoldingRegs+0xec>)
 800baf2:	78da      	ldrb	r2, [r3, #3]
 800baf4:	4b0b      	ldr	r3, [pc, #44]	@ (800bb24 <writeHoldingRegs+0xf4>)
 800baf6:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800baf8:	4b08      	ldr	r3, [pc, #32]	@ (800bb1c <writeHoldingRegs+0xec>)
 800bafa:	791a      	ldrb	r2, [r3, #4]
 800bafc:	4b09      	ldr	r3, [pc, #36]	@ (800bb24 <writeHoldingRegs+0xf4>)
 800bafe:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800bb00:	4b06      	ldr	r3, [pc, #24]	@ (800bb1c <writeHoldingRegs+0xec>)
 800bb02:	795a      	ldrb	r2, [r3, #5]
 800bb04:	4b07      	ldr	r3, [pc, #28]	@ (800bb24 <writeHoldingRegs+0xf4>)
 800bb06:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800bb08:	2106      	movs	r1, #6
 800bb0a:	4806      	ldr	r0, [pc, #24]	@ (800bb24 <writeHoldingRegs+0xf4>)
 800bb0c:	f7ff fd00 	bl	800b510 <sendData>
	return 1;   // success
 800bb10:	2301      	movs	r3, #1
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
 800bb1a:	bf00      	nop
 800bb1c:	20002144 	.word	0x20002144
 800bb20:	20002390 	.word	0x20002390
 800bb24:	20002244 	.word	0x20002244

0800bb28 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b082      	sub	sp, #8
 800bb2c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800bb2e:	4b20      	ldr	r3, [pc, #128]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb30:	789b      	ldrb	r3, [r3, #2]
 800bb32:	021b      	lsls	r3, r3, #8
 800bb34:	b21a      	sxth	r2, r3
 800bb36:	4b1e      	ldr	r3, [pc, #120]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb38:	78db      	ldrb	r3, [r3, #3]
 800bb3a:	b21b      	sxth	r3, r3
 800bb3c:	4313      	orrs	r3, r2
 800bb3e:	b21b      	sxth	r3, r3
 800bb40:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800bb42:	88fb      	ldrh	r3, [r7, #6]
 800bb44:	2b31      	cmp	r3, #49	@ 0x31
 800bb46:	d904      	bls.n	800bb52 <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800bb48:	2002      	movs	r0, #2
 800bb4a:	f7ff fd0d 	bl	800b568 <modbusException>
		return 0;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	e029      	b.n	800bba6 <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800bb52:	4b17      	ldr	r3, [pc, #92]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb54:	791b      	ldrb	r3, [r3, #4]
 800bb56:	021b      	lsls	r3, r3, #8
 800bb58:	b21a      	sxth	r2, r3
 800bb5a:	4b15      	ldr	r3, [pc, #84]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb5c:	795b      	ldrb	r3, [r3, #5]
 800bb5e:	b21b      	sxth	r3, r3
 800bb60:	4313      	orrs	r3, r2
 800bb62:	b21a      	sxth	r2, r3
 800bb64:	88fb      	ldrh	r3, [r7, #6]
 800bb66:	b291      	uxth	r1, r2
 800bb68:	4a12      	ldr	r2, [pc, #72]	@ (800bbb4 <writeSingleReg+0x8c>)
 800bb6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800bb6e:	4b12      	ldr	r3, [pc, #72]	@ (800bbb8 <writeSingleReg+0x90>)
 800bb70:	2201      	movs	r2, #1
 800bb72:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800bb74:	4b0e      	ldr	r3, [pc, #56]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb76:	785a      	ldrb	r2, [r3, #1]
 800bb78:	4b0f      	ldr	r3, [pc, #60]	@ (800bbb8 <writeSingleReg+0x90>)
 800bb7a:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800bb7c:	4b0c      	ldr	r3, [pc, #48]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb7e:	789a      	ldrb	r2, [r3, #2]
 800bb80:	4b0d      	ldr	r3, [pc, #52]	@ (800bbb8 <writeSingleReg+0x90>)
 800bb82:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800bb84:	4b0a      	ldr	r3, [pc, #40]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb86:	78da      	ldrb	r2, [r3, #3]
 800bb88:	4b0b      	ldr	r3, [pc, #44]	@ (800bbb8 <writeSingleReg+0x90>)
 800bb8a:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800bb8c:	4b08      	ldr	r3, [pc, #32]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb8e:	791a      	ldrb	r2, [r3, #4]
 800bb90:	4b09      	ldr	r3, [pc, #36]	@ (800bbb8 <writeSingleReg+0x90>)
 800bb92:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800bb94:	4b06      	ldr	r3, [pc, #24]	@ (800bbb0 <writeSingleReg+0x88>)
 800bb96:	795a      	ldrb	r2, [r3, #5]
 800bb98:	4b07      	ldr	r3, [pc, #28]	@ (800bbb8 <writeSingleReg+0x90>)
 800bb9a:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800bb9c:	2106      	movs	r1, #6
 800bb9e:	4806      	ldr	r0, [pc, #24]	@ (800bbb8 <writeSingleReg+0x90>)
 800bba0:	f7ff fcb6 	bl	800b510 <sendData>
	return 1;   // success
 800bba4:	2301      	movs	r3, #1
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	3708      	adds	r7, #8
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
 800bbae:	bf00      	nop
 800bbb0:	20002144 	.word	0x20002144
 800bbb4:	20002390 	.word	0x20002390
 800bbb8:	20002244 	.word	0x20002244

0800bbbc <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b084      	sub	sp, #16
 800bbc0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800bbc2:	4b39      	ldr	r3, [pc, #228]	@ (800bca8 <writeSingleCoil+0xec>)
 800bbc4:	789b      	ldrb	r3, [r3, #2]
 800bbc6:	021b      	lsls	r3, r3, #8
 800bbc8:	b21a      	sxth	r2, r3
 800bbca:	4b37      	ldr	r3, [pc, #220]	@ (800bca8 <writeSingleCoil+0xec>)
 800bbcc:	78db      	ldrb	r3, [r3, #3]
 800bbce:	b21b      	sxth	r3, r3
 800bbd0:	4313      	orrs	r3, r2
 800bbd2:	b21b      	sxth	r3, r3
 800bbd4:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800bbd6:	89fb      	ldrh	r3, [r7, #14]
 800bbd8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800bbdc:	d304      	bcc.n	800bbe8 <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800bbde:	2002      	movs	r0, #2
 800bbe0:	f7ff fcc2 	bl	800b568 <modbusException>
		return 0;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	e05a      	b.n	800bc9e <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800bbe8:	89fb      	ldrh	r3, [r7, #14]
 800bbea:	08db      	lsrs	r3, r3, #3
 800bbec:	b29b      	uxth	r3, r3
 800bbee:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800bbf0:	89fb      	ldrh	r3, [r7, #14]
 800bbf2:	f003 0307 	and.w	r3, r3, #7
 800bbf6:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800bbf8:	4b2b      	ldr	r3, [pc, #172]	@ (800bca8 <writeSingleCoil+0xec>)
 800bbfa:	791b      	ldrb	r3, [r3, #4]
 800bbfc:	2bff      	cmp	r3, #255	@ 0xff
 800bbfe:	d116      	bne.n	800bc2e <writeSingleCoil+0x72>
 800bc00:	4b29      	ldr	r3, [pc, #164]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc02:	795b      	ldrb	r3, [r3, #5]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d112      	bne.n	800bc2e <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800bc08:	4a28      	ldr	r2, [pc, #160]	@ (800bcac <writeSingleCoil+0xf0>)
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	4413      	add	r3, r2
 800bc0e:	781b      	ldrb	r3, [r3, #0]
 800bc10:	b25a      	sxtb	r2, r3
 800bc12:	88fb      	ldrh	r3, [r7, #6]
 800bc14:	2101      	movs	r1, #1
 800bc16:	fa01 f303 	lsl.w	r3, r1, r3
 800bc1a:	b25b      	sxtb	r3, r3
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	b25b      	sxtb	r3, r3
 800bc20:	b2d9      	uxtb	r1, r3
 800bc22:	4a22      	ldr	r2, [pc, #136]	@ (800bcac <writeSingleCoil+0xf0>)
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	4413      	add	r3, r2
 800bc28:	460a      	mov	r2, r1
 800bc2a:	701a      	strb	r2, [r3, #0]
 800bc2c:	e01b      	b.n	800bc66 <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800bc2e:	4b1e      	ldr	r3, [pc, #120]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc30:	791b      	ldrb	r3, [r3, #4]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d117      	bne.n	800bc66 <writeSingleCoil+0xaa>
 800bc36:	4b1c      	ldr	r3, [pc, #112]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc38:	795b      	ldrb	r3, [r3, #5]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d113      	bne.n	800bc66 <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800bc3e:	4a1b      	ldr	r2, [pc, #108]	@ (800bcac <writeSingleCoil+0xf0>)
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	4413      	add	r3, r2
 800bc44:	781b      	ldrb	r3, [r3, #0]
 800bc46:	b25a      	sxtb	r2, r3
 800bc48:	88fb      	ldrh	r3, [r7, #6]
 800bc4a:	2101      	movs	r1, #1
 800bc4c:	fa01 f303 	lsl.w	r3, r1, r3
 800bc50:	b25b      	sxtb	r3, r3
 800bc52:	43db      	mvns	r3, r3
 800bc54:	b25b      	sxtb	r3, r3
 800bc56:	4013      	ands	r3, r2
 800bc58:	b25b      	sxtb	r3, r3
 800bc5a:	b2d9      	uxtb	r1, r3
 800bc5c:	4a13      	ldr	r2, [pc, #76]	@ (800bcac <writeSingleCoil+0xf0>)
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	4413      	add	r3, r2
 800bc62:	460a      	mov	r2, r1
 800bc64:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800bc66:	4b12      	ldr	r3, [pc, #72]	@ (800bcb0 <writeSingleCoil+0xf4>)
 800bc68:	2201      	movs	r2, #1
 800bc6a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800bc6c:	4b0e      	ldr	r3, [pc, #56]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc6e:	785a      	ldrb	r2, [r3, #1]
 800bc70:	4b0f      	ldr	r3, [pc, #60]	@ (800bcb0 <writeSingleCoil+0xf4>)
 800bc72:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800bc74:	4b0c      	ldr	r3, [pc, #48]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc76:	789a      	ldrb	r2, [r3, #2]
 800bc78:	4b0d      	ldr	r3, [pc, #52]	@ (800bcb0 <writeSingleCoil+0xf4>)
 800bc7a:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800bc7c:	4b0a      	ldr	r3, [pc, #40]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc7e:	78da      	ldrb	r2, [r3, #3]
 800bc80:	4b0b      	ldr	r3, [pc, #44]	@ (800bcb0 <writeSingleCoil+0xf4>)
 800bc82:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800bc84:	4b08      	ldr	r3, [pc, #32]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc86:	791a      	ldrb	r2, [r3, #4]
 800bc88:	4b09      	ldr	r3, [pc, #36]	@ (800bcb0 <writeSingleCoil+0xf4>)
 800bc8a:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800bc8c:	4b06      	ldr	r3, [pc, #24]	@ (800bca8 <writeSingleCoil+0xec>)
 800bc8e:	795a      	ldrb	r2, [r3, #5]
 800bc90:	4b07      	ldr	r3, [pc, #28]	@ (800bcb0 <writeSingleCoil+0xf4>)
 800bc92:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800bc94:	2106      	movs	r1, #6
 800bc96:	4806      	ldr	r0, [pc, #24]	@ (800bcb0 <writeSingleCoil+0xf4>)
 800bc98:	f7ff fc3a 	bl	800b510 <sendData>
	return 1;   // success
 800bc9c:	2301      	movs	r3, #1
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	20002144 	.word	0x20002144
 800bcac:	200023f4 	.word	0x200023f4
 800bcb0:	20002244 	.word	0x20002244

0800bcb4 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b088      	sub	sp, #32
 800bcb8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800bcba:	4b57      	ldr	r3, [pc, #348]	@ (800be18 <writeMultiCoils+0x164>)
 800bcbc:	789b      	ldrb	r3, [r3, #2]
 800bcbe:	021b      	lsls	r3, r3, #8
 800bcc0:	b21a      	sxth	r2, r3
 800bcc2:	4b55      	ldr	r3, [pc, #340]	@ (800be18 <writeMultiCoils+0x164>)
 800bcc4:	78db      	ldrb	r3, [r3, #3]
 800bcc6:	b21b      	sxth	r3, r3
 800bcc8:	4313      	orrs	r3, r2
 800bcca:	b21b      	sxth	r3, r3
 800bccc:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800bcce:	4b52      	ldr	r3, [pc, #328]	@ (800be18 <writeMultiCoils+0x164>)
 800bcd0:	791b      	ldrb	r3, [r3, #4]
 800bcd2:	021b      	lsls	r3, r3, #8
 800bcd4:	b21a      	sxth	r2, r3
 800bcd6:	4b50      	ldr	r3, [pc, #320]	@ (800be18 <writeMultiCoils+0x164>)
 800bcd8:	795b      	ldrb	r3, [r3, #5]
 800bcda:	b21b      	sxth	r3, r3
 800bcdc:	4313      	orrs	r3, r2
 800bcde:	b21b      	sxth	r3, r3
 800bce0:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800bce2:	893b      	ldrh	r3, [r7, #8]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d003      	beq.n	800bcf0 <writeMultiCoils+0x3c>
 800bce8:	893b      	ldrh	r3, [r7, #8]
 800bcea:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800bcee:	d904      	bls.n	800bcfa <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800bcf0:	2003      	movs	r0, #3
 800bcf2:	f7ff fc39 	bl	800b568 <modbusException>
		return 0;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	e089      	b.n	800be0e <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800bcfa:	897a      	ldrh	r2, [r7, #10]
 800bcfc:	893b      	ldrh	r3, [r7, #8]
 800bcfe:	4413      	add	r3, r2
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	3b01      	subs	r3, #1
 800bd04:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800bd06:	88fb      	ldrh	r3, [r7, #6]
 800bd08:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800bd0c:	d304      	bcc.n	800bd18 <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800bd0e:	2002      	movs	r0, #2
 800bd10:	f7ff fc2a 	bl	800b568 <modbusException>
		return 0;
 800bd14:	2300      	movs	r3, #0
 800bd16:	e07a      	b.n	800be0e <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800bd18:	897b      	ldrh	r3, [r7, #10]
 800bd1a:	08db      	lsrs	r3, r3, #3
 800bd1c:	b29b      	uxth	r3, r3
 800bd1e:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800bd20:	897b      	ldrh	r3, [r7, #10]
 800bd22:	f003 0307 	and.w	r3, r3, #7
 800bd26:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800bd28:	2300      	movs	r3, #0
 800bd2a:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800bd2c:	2307      	movs	r3, #7
 800bd2e:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800bd30:	2300      	movs	r3, #0
 800bd32:	60fb      	str	r3, [r7, #12]
 800bd34:	e04b      	b.n	800bdce <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800bd36:	4a38      	ldr	r2, [pc, #224]	@ (800be18 <writeMultiCoils+0x164>)
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	4413      	add	r3, r2
 800bd3c:	781b      	ldrb	r3, [r3, #0]
 800bd3e:	461a      	mov	r2, r3
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	fa42 f303 	asr.w	r3, r2, r3
 800bd46:	f003 0301 	and.w	r3, r3, #1
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d012      	beq.n	800bd74 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800bd4e:	4a33      	ldr	r2, [pc, #204]	@ (800be1c <writeMultiCoils+0x168>)
 800bd50:	69fb      	ldr	r3, [r7, #28]
 800bd52:	4413      	add	r3, r2
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	b25a      	sxtb	r2, r3
 800bd58:	8b7b      	ldrh	r3, [r7, #26]
 800bd5a:	2101      	movs	r1, #1
 800bd5c:	fa01 f303 	lsl.w	r3, r1, r3
 800bd60:	b25b      	sxtb	r3, r3
 800bd62:	4313      	orrs	r3, r2
 800bd64:	b25b      	sxtb	r3, r3
 800bd66:	b2d9      	uxtb	r1, r3
 800bd68:	4a2c      	ldr	r2, [pc, #176]	@ (800be1c <writeMultiCoils+0x168>)
 800bd6a:	69fb      	ldr	r3, [r7, #28]
 800bd6c:	4413      	add	r3, r2
 800bd6e:	460a      	mov	r2, r1
 800bd70:	701a      	strb	r2, [r3, #0]
 800bd72:	e013      	b.n	800bd9c <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800bd74:	4a29      	ldr	r2, [pc, #164]	@ (800be1c <writeMultiCoils+0x168>)
 800bd76:	69fb      	ldr	r3, [r7, #28]
 800bd78:	4413      	add	r3, r2
 800bd7a:	781b      	ldrb	r3, [r3, #0]
 800bd7c:	b25a      	sxtb	r2, r3
 800bd7e:	8b7b      	ldrh	r3, [r7, #26]
 800bd80:	2101      	movs	r1, #1
 800bd82:	fa01 f303 	lsl.w	r3, r1, r3
 800bd86:	b25b      	sxtb	r3, r3
 800bd88:	43db      	mvns	r3, r3
 800bd8a:	b25b      	sxtb	r3, r3
 800bd8c:	4013      	ands	r3, r2
 800bd8e:	b25b      	sxtb	r3, r3
 800bd90:	b2d9      	uxtb	r1, r3
 800bd92:	4a22      	ldr	r2, [pc, #136]	@ (800be1c <writeMultiCoils+0x168>)
 800bd94:	69fb      	ldr	r3, [r7, #28]
 800bd96:	4413      	add	r3, r2
 800bd98:	460a      	mov	r2, r1
 800bd9a:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800bd9c:	8b7b      	ldrh	r3, [r7, #26]
 800bd9e:	3301      	adds	r3, #1
 800bda0:	837b      	strh	r3, [r7, #26]
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	3301      	adds	r3, #1
 800bda6:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	2b07      	cmp	r3, #7
 800bdac:	dd04      	ble.n	800bdb8 <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800bdae:	2300      	movs	r3, #0
 800bdb0:	617b      	str	r3, [r7, #20]
			indx++;
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800bdb8:	8b7b      	ldrh	r3, [r7, #26]
 800bdba:	2b07      	cmp	r3, #7
 800bdbc:	d904      	bls.n	800bdc8 <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	837b      	strh	r3, [r7, #26]
			startByte++;
 800bdc2:	69fb      	ldr	r3, [r7, #28]
 800bdc4:	3301      	adds	r3, #1
 800bdc6:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	3301      	adds	r3, #1
 800bdcc:	60fb      	str	r3, [r7, #12]
 800bdce:	893b      	ldrh	r3, [r7, #8]
 800bdd0:	68fa      	ldr	r2, [r7, #12]
 800bdd2:	429a      	cmp	r2, r3
 800bdd4:	dbaf      	blt.n	800bd36 <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800bdd6:	4b12      	ldr	r3, [pc, #72]	@ (800be20 <writeMultiCoils+0x16c>)
 800bdd8:	2201      	movs	r2, #1
 800bdda:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800bddc:	4b0e      	ldr	r3, [pc, #56]	@ (800be18 <writeMultiCoils+0x164>)
 800bdde:	785a      	ldrb	r2, [r3, #1]
 800bde0:	4b0f      	ldr	r3, [pc, #60]	@ (800be20 <writeMultiCoils+0x16c>)
 800bde2:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800bde4:	4b0c      	ldr	r3, [pc, #48]	@ (800be18 <writeMultiCoils+0x164>)
 800bde6:	789a      	ldrb	r2, [r3, #2]
 800bde8:	4b0d      	ldr	r3, [pc, #52]	@ (800be20 <writeMultiCoils+0x16c>)
 800bdea:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800bdec:	4b0a      	ldr	r3, [pc, #40]	@ (800be18 <writeMultiCoils+0x164>)
 800bdee:	78da      	ldrb	r2, [r3, #3]
 800bdf0:	4b0b      	ldr	r3, [pc, #44]	@ (800be20 <writeMultiCoils+0x16c>)
 800bdf2:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800bdf4:	4b08      	ldr	r3, [pc, #32]	@ (800be18 <writeMultiCoils+0x164>)
 800bdf6:	791a      	ldrb	r2, [r3, #4]
 800bdf8:	4b09      	ldr	r3, [pc, #36]	@ (800be20 <writeMultiCoils+0x16c>)
 800bdfa:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800bdfc:	4b06      	ldr	r3, [pc, #24]	@ (800be18 <writeMultiCoils+0x164>)
 800bdfe:	795a      	ldrb	r2, [r3, #5]
 800be00:	4b07      	ldr	r3, [pc, #28]	@ (800be20 <writeMultiCoils+0x16c>)
 800be02:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800be04:	2106      	movs	r1, #6
 800be06:	4806      	ldr	r0, [pc, #24]	@ (800be20 <writeMultiCoils+0x16c>)
 800be08:	f7ff fb82 	bl	800b510 <sendData>
	return 1;   // success
 800be0c:	2301      	movs	r3, #1
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3720      	adds	r7, #32
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}
 800be16:	bf00      	nop
 800be18:	20002144 	.word	0x20002144
 800be1c:	200023f4 	.word	0x200023f4
 800be20:	20002244 	.word	0x20002244

0800be24 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800be24:	b480      	push	{r7}
 800be26:	b085      	sub	sp, #20
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
 800be2c:	460b      	mov	r3, r1
 800be2e:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800be30:	23ff      	movs	r3, #255	@ 0xff
 800be32:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800be34:	23ff      	movs	r3, #255	@ 0xff
 800be36:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800be38:	e013      	b.n	800be62 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	1c5a      	adds	r2, r3, #1
 800be3e:	607a      	str	r2, [r7, #4]
 800be40:	781a      	ldrb	r2, [r3, #0]
 800be42:	7bbb      	ldrb	r3, [r7, #14]
 800be44:	4053      	eors	r3, r2
 800be46:	b2db      	uxtb	r3, r3
 800be48:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800be4a:	4a0f      	ldr	r2, [pc, #60]	@ (800be88 <crc16+0x64>)
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	4413      	add	r3, r2
 800be50:	781a      	ldrb	r2, [r3, #0]
 800be52:	7bfb      	ldrb	r3, [r7, #15]
 800be54:	4053      	eors	r3, r2
 800be56:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800be58:	4a0c      	ldr	r2, [pc, #48]	@ (800be8c <crc16+0x68>)
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	4413      	add	r3, r2
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800be62:	887b      	ldrh	r3, [r7, #2]
 800be64:	1e5a      	subs	r2, r3, #1
 800be66:	807a      	strh	r2, [r7, #2]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d1e6      	bne.n	800be3a <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800be6c:	7bfb      	ldrb	r3, [r7, #15]
 800be6e:	021b      	lsls	r3, r3, #8
 800be70:	b21a      	sxth	r2, r3
 800be72:	7bbb      	ldrb	r3, [r7, #14]
 800be74:	b21b      	sxth	r3, r3
 800be76:	4313      	orrs	r3, r2
 800be78:	b21b      	sxth	r3, r3
 800be7a:	b29b      	uxth	r3, r3
}
 800be7c:	4618      	mov	r0, r3
 800be7e:	3714      	adds	r7, #20
 800be80:	46bd      	mov	sp, r7
 800be82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be86:	4770      	bx	lr
 800be88:	0800c438 	.word	0x0800c438
 800be8c:	0800c538 	.word	0x0800c538

0800be90 <Stop_x>:
}
void Set_Frequency_Motor_z(uint16_t f, uint16_t f_max){
	if(f > f_max) f = f_max;
	htim3.Instance->ARR = (1000000 / f) -1;
}
void Stop_x(){
 800be90:	b580      	push	{r7, lr}
 800be92:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 800be94:	2100      	movs	r1, #0
 800be96:	4821      	ldr	r0, [pc, #132]	@ (800bf1c <Stop_x+0x8c>)
 800be98:	f7f9 f86a 	bl	8004f70 <HAL_TIM_PWM_Stop>
	if(Motor_x.state == Run_by_Hand)
 800be9c:	4b20      	ldr	r3, [pc, #128]	@ (800bf20 <Stop_x+0x90>)
 800be9e:	785b      	ldrb	r3, [r3, #1]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d116      	bne.n	800bed2 <Stop_x+0x42>
		*Handler.Cur_x = Motor_x.dir == Left? Handler.Old_Position_x - TIM5 -> CNT: Handler.Old_Position_x + TIM5 -> CNT;
 800bea4:	4b1e      	ldr	r3, [pc, #120]	@ (800bf20 <Stop_x+0x90>)
 800bea6:	781b      	ldrb	r3, [r3, #0]
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	d107      	bne.n	800bebc <Stop_x+0x2c>
 800beac:	4b1d      	ldr	r3, [pc, #116]	@ (800bf24 <Stop_x+0x94>)
 800beae:	881a      	ldrh	r2, [r3, #0]
 800beb0:	4b1d      	ldr	r3, [pc, #116]	@ (800bf28 <Stop_x+0x98>)
 800beb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800beb4:	b29b      	uxth	r3, r3
 800beb6:	1ad3      	subs	r3, r2, r3
 800beb8:	b29b      	uxth	r3, r3
 800beba:	e006      	b.n	800beca <Stop_x+0x3a>
 800bebc:	4b19      	ldr	r3, [pc, #100]	@ (800bf24 <Stop_x+0x94>)
 800bebe:	881a      	ldrh	r2, [r3, #0]
 800bec0:	4b19      	ldr	r3, [pc, #100]	@ (800bf28 <Stop_x+0x98>)
 800bec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	4413      	add	r3, r2
 800bec8:	b29b      	uxth	r3, r3
 800beca:	4a16      	ldr	r2, [pc, #88]	@ (800bf24 <Stop_x+0x94>)
 800becc:	6892      	ldr	r2, [r2, #8]
 800bece:	8013      	strh	r3, [r2, #0]
 800bed0:	e008      	b.n	800bee4 <Stop_x+0x54>
	else if(Motor_x.state == Run_Auto){
 800bed2:	4b13      	ldr	r3, [pc, #76]	@ (800bf20 <Stop_x+0x90>)
 800bed4:	785b      	ldrb	r3, [r3, #1]
 800bed6:	2b01      	cmp	r3, #1
 800bed8:	d104      	bne.n	800bee4 <Stop_x+0x54>
		*Handler.Cur_x = Handler.Taget_x;
 800beda:	4b12      	ldr	r3, [pc, #72]	@ (800bf24 <Stop_x+0x94>)
 800bedc:	689b      	ldr	r3, [r3, #8]
 800bede:	4a11      	ldr	r2, [pc, #68]	@ (800bf24 <Stop_x+0x94>)
 800bee0:	8a92      	ldrh	r2, [r2, #20]
 800bee2:	801a      	strh	r2, [r3, #0]
	}
	if(Motor_x.state == Go_to_Home_Phase1)
 800bee4:	4b0e      	ldr	r3, [pc, #56]	@ (800bf20 <Stop_x+0x90>)
 800bee6:	785b      	ldrb	r3, [r3, #1]
 800bee8:	2b02      	cmp	r3, #2
 800beea:	d103      	bne.n	800bef4 <Stop_x+0x64>
		Motor_x.state = Go_to_Home_Phase2;
 800beec:	4b0c      	ldr	r3, [pc, #48]	@ (800bf20 <Stop_x+0x90>)
 800beee:	2203      	movs	r2, #3
 800bef0:	705a      	strb	r2, [r3, #1]
 800bef2:	e009      	b.n	800bf08 <Stop_x+0x78>
	else {
		Motor_x.state = Stop;
 800bef4:	4b0a      	ldr	r3, [pc, #40]	@ (800bf20 <Stop_x+0x90>)
 800bef6:	2205      	movs	r2, #5
 800bef8:	705a      	strb	r2, [r3, #1]
		if(Motor_y.state == Stop) Handler.State = Handler_Stop;
 800befa:	4b0c      	ldr	r3, [pc, #48]	@ (800bf2c <Stop_x+0x9c>)
 800befc:	785b      	ldrb	r3, [r3, #1]
 800befe:	2b05      	cmp	r3, #5
 800bf00:	d102      	bne.n	800bf08 <Stop_x+0x78>
 800bf02:	4b08      	ldr	r3, [pc, #32]	@ (800bf24 <Stop_x+0x94>)
 800bf04:	2201      	movs	r2, #1
 800bf06:	769a      	strb	r2, [r3, #26]
	}

	Handler.Old_Position_x = *Handler.Cur_x;
 800bf08:	4b06      	ldr	r3, [pc, #24]	@ (800bf24 <Stop_x+0x94>)
 800bf0a:	689b      	ldr	r3, [r3, #8]
 800bf0c:	881a      	ldrh	r2, [r3, #0]
 800bf0e:	4b05      	ldr	r3, [pc, #20]	@ (800bf24 <Stop_x+0x94>)
 800bf10:	801a      	strh	r2, [r3, #0]
	TIM5 -> CNT = 0;
 800bf12:	4b05      	ldr	r3, [pc, #20]	@ (800bf28 <Stop_x+0x98>)
 800bf14:	2200      	movs	r2, #0
 800bf16:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800bf18:	bf00      	nop
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	20000420 	.word	0x20000420
 800bf20:	200000fc 	.word	0x200000fc
 800bf24:	20000108 	.word	0x20000108
 800bf28:	40000c00 	.word	0x40000c00
 800bf2c:	20000100 	.word	0x20000100

0800bf30 <Stop_y>:
void Stop_y(){
 800bf30:	b580      	push	{r7, lr}
 800bf32:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800bf34:	2100      	movs	r1, #0
 800bf36:	4823      	ldr	r0, [pc, #140]	@ (800bfc4 <Stop_y+0x94>)
 800bf38:	f7f9 f81a 	bl	8004f70 <HAL_TIM_PWM_Stop>
	if(Motor_y.state == Run_by_Hand)
 800bf3c:	4b22      	ldr	r3, [pc, #136]	@ (800bfc8 <Stop_y+0x98>)
 800bf3e:	785b      	ldrb	r3, [r3, #1]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d118      	bne.n	800bf76 <Stop_y+0x46>
		*Handler.Cur_y = Motor_y.dir == In? Handler.Old_Position_y - TIM2 -> CNT: Handler.Old_Position_y + TIM2 -> CNT;
 800bf44:	4b20      	ldr	r3, [pc, #128]	@ (800bfc8 <Stop_y+0x98>)
 800bf46:	781b      	ldrb	r3, [r3, #0]
 800bf48:	2b03      	cmp	r3, #3
 800bf4a:	d108      	bne.n	800bf5e <Stop_y+0x2e>
 800bf4c:	4b1f      	ldr	r3, [pc, #124]	@ (800bfcc <Stop_y+0x9c>)
 800bf4e:	885a      	ldrh	r2, [r3, #2]
 800bf50:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bf54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	1ad3      	subs	r3, r2, r3
 800bf5a:	b29b      	uxth	r3, r3
 800bf5c:	e007      	b.n	800bf6e <Stop_y+0x3e>
 800bf5e:	4b1b      	ldr	r3, [pc, #108]	@ (800bfcc <Stop_y+0x9c>)
 800bf60:	885a      	ldrh	r2, [r3, #2]
 800bf62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bf66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf68:	b29b      	uxth	r3, r3
 800bf6a:	4413      	add	r3, r2
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	4a17      	ldr	r2, [pc, #92]	@ (800bfcc <Stop_y+0x9c>)
 800bf70:	68d2      	ldr	r2, [r2, #12]
 800bf72:	8013      	strh	r3, [r2, #0]
 800bf74:	e008      	b.n	800bf88 <Stop_y+0x58>
	else if(Motor_y.state == Run_Auto){
 800bf76:	4b14      	ldr	r3, [pc, #80]	@ (800bfc8 <Stop_y+0x98>)
 800bf78:	785b      	ldrb	r3, [r3, #1]
 800bf7a:	2b01      	cmp	r3, #1
 800bf7c:	d104      	bne.n	800bf88 <Stop_y+0x58>
		*Handler.Cur_y = Handler.Taget_y;
 800bf7e:	4b13      	ldr	r3, [pc, #76]	@ (800bfcc <Stop_y+0x9c>)
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	4a12      	ldr	r2, [pc, #72]	@ (800bfcc <Stop_y+0x9c>)
 800bf84:	8ad2      	ldrh	r2, [r2, #22]
 800bf86:	801a      	strh	r2, [r3, #0]
	}
	if(Motor_y.state == Go_to_Home_Phase1)
 800bf88:	4b0f      	ldr	r3, [pc, #60]	@ (800bfc8 <Stop_y+0x98>)
 800bf8a:	785b      	ldrb	r3, [r3, #1]
 800bf8c:	2b02      	cmp	r3, #2
 800bf8e:	d103      	bne.n	800bf98 <Stop_y+0x68>
		Motor_y.state = Go_to_Home_Phase2;
 800bf90:	4b0d      	ldr	r3, [pc, #52]	@ (800bfc8 <Stop_y+0x98>)
 800bf92:	2203      	movs	r2, #3
 800bf94:	705a      	strb	r2, [r3, #1]
 800bf96:	e009      	b.n	800bfac <Stop_y+0x7c>
	else {
		Motor_y.state = Stop;
 800bf98:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc8 <Stop_y+0x98>)
 800bf9a:	2205      	movs	r2, #5
 800bf9c:	705a      	strb	r2, [r3, #1]
		if(Motor_x.state == Stop) Handler.State = Handler_Stop;
 800bf9e:	4b0c      	ldr	r3, [pc, #48]	@ (800bfd0 <Stop_y+0xa0>)
 800bfa0:	785b      	ldrb	r3, [r3, #1]
 800bfa2:	2b05      	cmp	r3, #5
 800bfa4:	d102      	bne.n	800bfac <Stop_y+0x7c>
 800bfa6:	4b09      	ldr	r3, [pc, #36]	@ (800bfcc <Stop_y+0x9c>)
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	769a      	strb	r2, [r3, #26]
	}
	Handler.Old_Position_y = *Handler.Cur_y;
 800bfac:	4b07      	ldr	r3, [pc, #28]	@ (800bfcc <Stop_y+0x9c>)
 800bfae:	68db      	ldr	r3, [r3, #12]
 800bfb0:	881a      	ldrh	r2, [r3, #0]
 800bfb2:	4b06      	ldr	r3, [pc, #24]	@ (800bfcc <Stop_y+0x9c>)
 800bfb4:	805a      	strh	r2, [r3, #2]
	TIM2 -> CNT = 0;
 800bfb6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bfba:	2200      	movs	r2, #0
 800bfbc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800bfbe:	bf00      	nop
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	bf00      	nop
 800bfc4:	20000270 	.word	0x20000270
 800bfc8:	20000100 	.word	0x20000100
 800bfcc:	20000108 	.word	0x20000108
 800bfd0:	200000fc 	.word	0x200000fc

0800bfd4 <Stop_z>:
void Stop_z(){
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 800bfd8:	2108      	movs	r1, #8
 800bfda:	481e      	ldr	r0, [pc, #120]	@ (800c054 <Stop_z+0x80>)
 800bfdc:	f7f8 ffc8 	bl	8004f70 <HAL_TIM_PWM_Stop>
	if(Motor_z.state == Run_by_Hand)
 800bfe0:	4b1d      	ldr	r3, [pc, #116]	@ (800c058 <Stop_z+0x84>)
 800bfe2:	785b      	ldrb	r3, [r3, #1]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d116      	bne.n	800c016 <Stop_z+0x42>
		*Handler.Cur_z = Motor_z.dir == Up? Handler.Old_Position_z - TIM9 -> CNT: Handler.Old_Position_z + TIM9 -> CNT;
 800bfe8:	4b1b      	ldr	r3, [pc, #108]	@ (800c058 <Stop_z+0x84>)
 800bfea:	781b      	ldrb	r3, [r3, #0]
 800bfec:	2b05      	cmp	r3, #5
 800bfee:	d107      	bne.n	800c000 <Stop_z+0x2c>
 800bff0:	4b1a      	ldr	r3, [pc, #104]	@ (800c05c <Stop_z+0x88>)
 800bff2:	889a      	ldrh	r2, [r3, #4]
 800bff4:	4b1a      	ldr	r3, [pc, #104]	@ (800c060 <Stop_z+0x8c>)
 800bff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	1ad3      	subs	r3, r2, r3
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	e006      	b.n	800c00e <Stop_z+0x3a>
 800c000:	4b16      	ldr	r3, [pc, #88]	@ (800c05c <Stop_z+0x88>)
 800c002:	889a      	ldrh	r2, [r3, #4]
 800c004:	4b16      	ldr	r3, [pc, #88]	@ (800c060 <Stop_z+0x8c>)
 800c006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c008:	b29b      	uxth	r3, r3
 800c00a:	4413      	add	r3, r2
 800c00c:	b29b      	uxth	r3, r3
 800c00e:	4a13      	ldr	r2, [pc, #76]	@ (800c05c <Stop_z+0x88>)
 800c010:	6912      	ldr	r2, [r2, #16]
 800c012:	8013      	strh	r3, [r2, #0]
 800c014:	e008      	b.n	800c028 <Stop_z+0x54>
	else if(Motor_z.state == Run_Auto){
 800c016:	4b10      	ldr	r3, [pc, #64]	@ (800c058 <Stop_z+0x84>)
 800c018:	785b      	ldrb	r3, [r3, #1]
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d104      	bne.n	800c028 <Stop_z+0x54>
		*Handler.Cur_z = Handler.Taget_z;
 800c01e:	4b0f      	ldr	r3, [pc, #60]	@ (800c05c <Stop_z+0x88>)
 800c020:	691b      	ldr	r3, [r3, #16]
 800c022:	4a0e      	ldr	r2, [pc, #56]	@ (800c05c <Stop_z+0x88>)
 800c024:	8b12      	ldrh	r2, [r2, #24]
 800c026:	801a      	strh	r2, [r3, #0]
	}
	if(Motor_z.state == Go_to_Home_Phase1)
 800c028:	4b0b      	ldr	r3, [pc, #44]	@ (800c058 <Stop_z+0x84>)
 800c02a:	785b      	ldrb	r3, [r3, #1]
 800c02c:	2b02      	cmp	r3, #2
 800c02e:	d103      	bne.n	800c038 <Stop_z+0x64>
		Motor_z.state = Go_to_Home_Phase2;
 800c030:	4b09      	ldr	r3, [pc, #36]	@ (800c058 <Stop_z+0x84>)
 800c032:	2203      	movs	r2, #3
 800c034:	705a      	strb	r2, [r3, #1]
 800c036:	e002      	b.n	800c03e <Stop_z+0x6a>
	else Motor_z.state = Stop;
 800c038:	4b07      	ldr	r3, [pc, #28]	@ (800c058 <Stop_z+0x84>)
 800c03a:	2205      	movs	r2, #5
 800c03c:	705a      	strb	r2, [r3, #1]

	Handler.Old_Position_z = *Handler.Cur_z;
 800c03e:	4b07      	ldr	r3, [pc, #28]	@ (800c05c <Stop_z+0x88>)
 800c040:	691b      	ldr	r3, [r3, #16]
 800c042:	881a      	ldrh	r2, [r3, #0]
 800c044:	4b05      	ldr	r3, [pc, #20]	@ (800c05c <Stop_z+0x88>)
 800c046:	809a      	strh	r2, [r3, #4]
	htim9.Instance -> CNT = 0;
 800c048:	4b06      	ldr	r3, [pc, #24]	@ (800c064 <Stop_z+0x90>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	2200      	movs	r2, #0
 800c04e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800c050:	bf00      	nop
 800c052:	bd80      	pop	{r7, pc}
 800c054:	20000300 	.word	0x20000300
 800c058:	20000104 	.word	0x20000104
 800c05c:	20000108 	.word	0x20000108
 800c060:	40014000 	.word	0x40014000
 800c064:	20000510 	.word	0x20000510

0800c068 <TIM1_BRK_TIM9_IRQHandler>:
//	  Stop_z();
//  }
//}

void TIM1_BRK_TIM9_IRQHandler(void)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	if ((TIM9->SR & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c06c:	4b09      	ldr	r3, [pc, #36]	@ (800c094 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 800c06e:	691b      	ldr	r3, [r3, #16]
 800c070:	f003 0301 	and.w	r3, r3, #1
 800c074:	2b01      	cmp	r3, #1
 800c076:	d107      	bne.n	800c088 <TIM1_BRK_TIM9_IRQHandler+0x20>
	{
	  if ((TIM9->DIER & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c078:	4b06      	ldr	r3, [pc, #24]	@ (800c094 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 800c07a:	68db      	ldr	r3, [r3, #12]
 800c07c:	f003 0301 	and.w	r3, r3, #1
 800c080:	2b01      	cmp	r3, #1
 800c082:	d101      	bne.n	800c088 <TIM1_BRK_TIM9_IRQHandler+0x20>
	  {
		//__HAL_TIM_CLEAR_FLAG(&htim9, TIM_FLAG_UPDATE);
		Stop_z();
 800c084:	f7ff ffa6 	bl	800bfd4 <Stop_z>
	  }
	}
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  //HAL_TIM_IRQHandler(&htim1);
  HAL_TIM_IRQHandler(&htim9);
 800c088:	4803      	ldr	r0, [pc, #12]	@ (800c098 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 800c08a:	f7f8 ffe1 	bl	8005050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800c08e:	bf00      	nop
 800c090:	bd80      	pop	{r7, pc}
 800c092:	bf00      	nop
 800c094:	40014000 	.word	0x40014000
 800c098:	20000510 	.word	0x20000510

0800c09c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if ((TIM2->SR & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c0a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c0a4:	691b      	ldr	r3, [r3, #16]
 800c0a6:	f003 0301 	and.w	r3, r3, #1
 800c0aa:	2b01      	cmp	r3, #1
 800c0ac:	d108      	bne.n	800c0c0 <TIM2_IRQHandler+0x24>
	{
	  if ((TIM2->DIER & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c0ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	f003 0301 	and.w	r3, r3, #1
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d101      	bne.n	800c0c0 <TIM2_IRQHandler+0x24>
	  {
		//__HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
		Stop_y();
 800c0bc:	f7ff ff38 	bl	800bf30 <Stop_y>
	  }
	}
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800c0c0:	4802      	ldr	r0, [pc, #8]	@ (800c0cc <TIM2_IRQHandler+0x30>)
 800c0c2:	f7f8 ffc5 	bl	8005050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800c0c6:	bf00      	nop
 800c0c8:	bd80      	pop	{r7, pc}
 800c0ca:	bf00      	nop
 800c0cc:	200002b8 	.word	0x200002b8

0800c0d0 <TIM5_IRQHandler>:
/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	if ((TIM5->SR & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c0d4:	4b09      	ldr	r3, [pc, #36]	@ (800c0fc <TIM5_IRQHandler+0x2c>)
 800c0d6:	691b      	ldr	r3, [r3, #16]
 800c0d8:	f003 0301 	and.w	r3, r3, #1
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d107      	bne.n	800c0f0 <TIM5_IRQHandler+0x20>
	{
	  if ((TIM5->DIER & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c0e0:	4b06      	ldr	r3, [pc, #24]	@ (800c0fc <TIM5_IRQHandler+0x2c>)
 800c0e2:	68db      	ldr	r3, [r3, #12]
 800c0e4:	f003 0301 	and.w	r3, r3, #1
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d101      	bne.n	800c0f0 <TIM5_IRQHandler+0x20>
	  {
		//__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_UPDATE);
		Stop_x();
 800c0ec:	f7ff fed0 	bl	800be90 <Stop_x>
	  }
	}
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800c0f0:	4803      	ldr	r0, [pc, #12]	@ (800c100 <TIM5_IRQHandler+0x30>)
 800c0f2:	f7f8 ffad 	bl	8005050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800c0f6:	bf00      	nop
 800c0f8:	bd80      	pop	{r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	40000c00 	.word	0x40000c00
 800c100:	20000390 	.word	0x20000390

0800c104 <memset>:
 800c104:	4402      	add	r2, r0
 800c106:	4603      	mov	r3, r0
 800c108:	4293      	cmp	r3, r2
 800c10a:	d100      	bne.n	800c10e <memset+0xa>
 800c10c:	4770      	bx	lr
 800c10e:	f803 1b01 	strb.w	r1, [r3], #1
 800c112:	e7f9      	b.n	800c108 <memset+0x4>

0800c114 <__libc_init_array>:
 800c114:	b570      	push	{r4, r5, r6, lr}
 800c116:	4d0d      	ldr	r5, [pc, #52]	@ (800c14c <__libc_init_array+0x38>)
 800c118:	4c0d      	ldr	r4, [pc, #52]	@ (800c150 <__libc_init_array+0x3c>)
 800c11a:	1b64      	subs	r4, r4, r5
 800c11c:	10a4      	asrs	r4, r4, #2
 800c11e:	2600      	movs	r6, #0
 800c120:	42a6      	cmp	r6, r4
 800c122:	d109      	bne.n	800c138 <__libc_init_array+0x24>
 800c124:	4d0b      	ldr	r5, [pc, #44]	@ (800c154 <__libc_init_array+0x40>)
 800c126:	4c0c      	ldr	r4, [pc, #48]	@ (800c158 <__libc_init_array+0x44>)
 800c128:	f000 f818 	bl	800c15c <_init>
 800c12c:	1b64      	subs	r4, r4, r5
 800c12e:	10a4      	asrs	r4, r4, #2
 800c130:	2600      	movs	r6, #0
 800c132:	42a6      	cmp	r6, r4
 800c134:	d105      	bne.n	800c142 <__libc_init_array+0x2e>
 800c136:	bd70      	pop	{r4, r5, r6, pc}
 800c138:	f855 3b04 	ldr.w	r3, [r5], #4
 800c13c:	4798      	blx	r3
 800c13e:	3601      	adds	r6, #1
 800c140:	e7ee      	b.n	800c120 <__libc_init_array+0xc>
 800c142:	f855 3b04 	ldr.w	r3, [r5], #4
 800c146:	4798      	blx	r3
 800c148:	3601      	adds	r6, #1
 800c14a:	e7f2      	b.n	800c132 <__libc_init_array+0x1e>
 800c14c:	0800c640 	.word	0x0800c640
 800c150:	0800c640 	.word	0x0800c640
 800c154:	0800c640 	.word	0x0800c640
 800c158:	0800c644 	.word	0x0800c644

0800c15c <_init>:
 800c15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c15e:	bf00      	nop
 800c160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c162:	bc08      	pop	{r3}
 800c164:	469e      	mov	lr, r3
 800c166:	4770      	bx	lr

0800c168 <_fini>:
 800c168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c16a:	bf00      	nop
 800c16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c16e:	bc08      	pop	{r3}
 800c170:	469e      	mov	lr, r3
 800c172:	4770      	bx	lr
