<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/common/DelayNWithValid_1.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">rtl/common</a> - DelayNWithValid_1.sv<span style="font-size: 80%;"> (source / <a href="DelayNWithValid_1.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">127</td>
            <td class="headerCovTableEntry">128</td>
            <td class="headerCovTableEntryHi">99.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-10-23 21:19:41</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // Generated by CIRCT firtool-1.62.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : module DelayNWithValid_1(       // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">      55590 :   input         clock,  // @[utility/src/main/scala/utility/Hold.scala:106:7]</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">         39 :   input         reset,  // @[utility/src/main/scala/utility/Hold.scala:106:7]</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">          5 :   input         io_in_bits_valid,       // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">          6 :   input  [3:0]  io_in_bits_brSlots_0_offset,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">         22 :   input  [11:0] io_in_bits_brSlots_0_lower,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">          4 :   input  [1:0]  io_in_bits_brSlots_0_tarStat,   // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">       1065 :   input         io_in_bits_brSlots_0_sharing,   // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">          3 :   input         io_in_bits_brSlots_0_valid,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">          7 :   input  [3:0]  io_in_bits_tailSlot_offset,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">       1083 :   input  [19:0] io_in_bits_tailSlot_lower,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">          1 :   input  [1:0]  io_in_bits_tailSlot_tarStat,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">       1063 :   input         io_in_bits_tailSlot_sharing,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">          3 :   input         io_in_bits_tailSlot_valid,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">          2 :   input  [3:0]  io_in_bits_pftAddr,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">       1080 :   input         io_in_bits_carry,       // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">        400 :   input         io_in_bits_isCall,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">        414 :   input         io_in_bits_isRet,       // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">        431 :   input         io_in_bits_isJalr,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">          2 :   input         io_in_bits_last_may_be_rvi_call,        // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">          6 :   input         io_in_bits_always_taken_0,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">          6 :   input         io_in_bits_always_taken_1,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">         74 :   input         io_in_valid,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">          3 :   output        io_out_bits_valid,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">          8 :   output [3:0]  io_out_bits_brSlots_0_offset,   // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">         21 :   output [11:0] io_out_bits_brSlots_0_lower,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">          6 :   output [1:0]  io_out_bits_brSlots_0_tarStat,  // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">       1062 :   output        io_out_bits_brSlots_0_sharing,  // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">          1 :   output        io_out_bits_brSlots_0_valid,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">          6 :   output [3:0]  io_out_bits_tailSlot_offset,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">       1088 :   output [19:0] io_out_bits_tailSlot_lower,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineCov">          1 :   output [1:0]  io_out_bits_tailSlot_tarStat,   // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">       1064 :   output        io_out_bits_tailSlot_sharing,   // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">          1 :   output        io_out_bits_tailSlot_valid,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">          2 :   output [3:0]  io_out_bits_pftAddr,    // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">       1077 :   output        io_out_bits_carry,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">        395 :   output        io_out_bits_isCall,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">        412 :   output        io_out_bits_isRet,      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">        429 :   output        io_out_bits_isJalr,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">          1 :   output        io_out_bits_last_may_be_rvi_call,       // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">          8 :   output        io_out_bits_always_taken_0,     // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">          4 :   output        io_out_bits_always_taken_1      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="100"><span class="lineNum">     100 </span>            : );</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">         77 :   reg        valid_REG; // @[utility/src/main/scala/utility/Hold.scala:117:25]</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">          3 :   reg        data_valid;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">          7 :   reg [3:0]  data_brSlots_0_offset;     // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">         25 :   reg [11:0] data_brSlots_0_lower;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">          4 :   reg [1:0]  data_brSlots_0_tarStat;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">       1063 :   reg        data_brSlots_0_sharing;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">          1 :   reg        data_brSlots_0_valid;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">          4 :   reg [3:0]  data_tailSlot_offset;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">       1090 :   reg [19:0] data_tailSlot_lower;       // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">          2 :   reg [1:0]  data_tailSlot_tarStat;     // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">       1062 :   reg        data_tailSlot_sharing;     // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">          2 :   reg        data_tailSlot_valid;       // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">          3 :   reg [3:0]  data_pftAddr;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">       1078 :   reg        data_carry;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">        396 :   reg        data_isCall;       // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">        413 :   reg        data_isRet;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">        430 :   reg        data_isJalr;       // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">          1 :   reg        data_last_may_be_rvi_call; // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">          7 :   reg        data_always_taken_0;       // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">          5 :   reg        data_always_taken_1;       // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">          3 :   reg        res_bits_valid;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">          8 :   reg [3:0]  res_bits_brSlots_0_offset; // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">         21 :   reg [11:0] res_bits_brSlots_0_lower;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">          6 :   reg [1:0]  res_bits_brSlots_0_tarStat;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">       1062 :   reg        res_bits_brSlots_0_sharing;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">          1 :   reg        res_bits_brSlots_0_valid;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">          6 :   reg [3:0]  res_bits_tailSlot_offset;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">       1088 :   reg [19:0] res_bits_tailSlot_lower;   // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">          1 :   reg [1:0]  res_bits_tailSlot_tarStat; // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">       1064 :   reg        res_bits_tailSlot_sharing; // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">          1 :   reg        res_bits_tailSlot_valid;   // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">          2 :   reg [3:0]  res_bits_pftAddr;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">       1077 :   reg        res_bits_carry;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">        395 :   reg        res_bits_isCall;   // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">        412 :   reg        res_bits_isRet;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">        429 :   reg        res_bits_isJalr;   // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">          1 :   reg        res_bits_last_may_be_rvi_call;     // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">          8 :   reg        res_bits_always_taken_0;   // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">          4 :   reg        res_bits_always_taken_1;   // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">      55628 :   always @(posedge clock or posedge reset) begin        // @[utility/src/main/scala/utility/Hold.scala:106:7]</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">         78 :     if (reset)  // @[utility/src/main/scala/utility/Hold.scala:106:7]</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">         39 :       valid_REG &lt;= 1'h0;     // @[utility/src/main/scala/utility/Hold.scala:117:25]</span></a>
<a name="144"><span class="lineNum">     144 </span>            :     else        // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">      27775 :       valid_REG &lt;= io_in_valid;      // @[utility/src/main/scala/utility/Hold.scala:117:25]</span></a>
<a name="146"><span class="lineNum">     146 </span>            :   end // always @(posedge, posedge)</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">      55590 :   always @(posedge clock) begin // @[utility/src/main/scala/utility/Hold.scala:106:7]</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">       6410 :     if (io_in_valid) begin      // @[utility/src/main/scala/utility/Hold.scala:107:14]</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">       3205 :       data_valid &lt;= io_in_bits_valid;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">       3205 :       data_brSlots_0_offset &lt;= io_in_bits_brSlots_0_offset;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">       3205 :       data_brSlots_0_lower &lt;= io_in_bits_brSlots_0_lower;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">       3205 :       data_brSlots_0_tarStat &lt;= io_in_bits_brSlots_0_tarStat;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">       3205 :       data_brSlots_0_sharing &lt;= io_in_bits_brSlots_0_sharing;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">       3205 :       data_brSlots_0_valid &lt;= io_in_bits_brSlots_0_valid;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">       3205 :       data_tailSlot_offset &lt;= io_in_bits_tailSlot_offset;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">       3205 :       data_tailSlot_lower &lt;= io_in_bits_tailSlot_lower;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">       3205 :       data_tailSlot_tarStat &lt;= io_in_bits_tailSlot_tarStat;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">       3205 :       data_tailSlot_sharing &lt;= io_in_bits_tailSlot_sharing;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">       3205 :       data_tailSlot_valid &lt;= io_in_bits_tailSlot_valid;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">       3205 :       data_pftAddr &lt;= io_in_bits_pftAddr;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">       3205 :       data_carry &lt;= io_in_bits_carry;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">       3205 :       data_isCall &lt;= io_in_bits_isCall;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">       3205 :       data_isRet &lt;= io_in_bits_isRet;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">       3205 :       data_isJalr &lt;= io_in_bits_isJalr;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">       3205 :       data_last_may_be_rvi_call &lt;= io_in_bits_last_may_be_rvi_call;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">       3205 :       data_always_taken_0 &lt;= io_in_bits_always_taken_0;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">       3205 :       data_always_taken_1 &lt;= io_in_bits_always_taken_1;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="168"><span class="lineNum">     168 </span>            :     end</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">       6406 :     if (valid_REG) begin        // @[utility/src/main/scala/utility/Hold.scala:117:25]</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">       3203 :       res_bits_valid &lt;= data_valid;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">       3203 :       res_bits_brSlots_0_offset &lt;= data_brSlots_0_offset;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">       3203 :       res_bits_brSlots_0_lower &lt;= data_brSlots_0_lower;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">       3203 :       res_bits_brSlots_0_tarStat &lt;= data_brSlots_0_tarStat;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">       3203 :       res_bits_brSlots_0_sharing &lt;= data_brSlots_0_sharing;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">       3203 :       res_bits_brSlots_0_valid &lt;= data_brSlots_0_valid;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">       3203 :       res_bits_tailSlot_offset &lt;= data_tailSlot_offset;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">       3203 :       res_bits_tailSlot_lower &lt;= data_tailSlot_lower;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">       3203 :       res_bits_tailSlot_tarStat &lt;= data_tailSlot_tarStat;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">       3203 :       res_bits_tailSlot_sharing &lt;= data_tailSlot_sharing;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">       3203 :       res_bits_tailSlot_valid &lt;= data_tailSlot_valid;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">       3203 :       res_bits_pftAddr &lt;= data_pftAddr;      // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">       3203 :       res_bits_carry &lt;= data_carry;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">       3203 :       res_bits_isCall &lt;= data_isCall;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">       3203 :       res_bits_isRet &lt;= data_isRet;  // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">       3203 :       res_bits_isJalr &lt;= data_isJalr;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">       3203 :       res_bits_last_may_be_rvi_call &lt;= data_last_may_be_rvi_call;    // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">       3203 :       res_bits_always_taken_0 &lt;= data_always_taken_0;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">       3203 :       res_bits_always_taken_1 &lt;= data_always_taken_1;        // @[utility/src/main/scala/utility/Hold.scala:121:27]</span></a>
<a name="189"><span class="lineNum">     189 </span>            :     end</a>
<a name="190"><span class="lineNum">     190 </span>            :   end // always @(posedge)</a>
<a name="191"><span class="lineNum">     191 </span>            :   `ifdef ENABLE_INITIAL_REG_    // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="192"><span class="lineNum">     192 </span>            :     `ifdef FIRRTL_BEFORE_INITIAL        // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="193"><span class="lineNum">     193 </span>            :       `FIRRTL_BEFORE_INITIAL    // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="194"><span class="lineNum">     194 </span>            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="195"><span class="lineNum">     195 </span>            :     logic [31:0] _RANDOM[0:3];  // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">          2 :     initial begin       // @[utility/src/main/scala/utility/Hold.scala:106:7]</span></a>
<a name="197"><span class="lineNum">     197 </span>            :       `ifdef INIT_RANDOM_PROLOG_        // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="198"><span class="lineNum">     198 </span>            :         `INIT_RANDOM_PROLOG_    // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="199"><span class="lineNum">     199 </span>            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="200"><span class="lineNum">     200 </span>            :       `ifdef RANDOMIZE_REG_INIT // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="201"><span class="lineNum">     201 </span>            :         for (logic [2:0] i = 3'h0; i &lt; 3'h4; i += 3'h1) begin</a>
<a name="202"><span class="lineNum">     202 </span>            :           _RANDOM[i[1:0]] = `RANDOM;    // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="203"><span class="lineNum">     203 </span>            :         end     // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="204"><span class="lineNum">     204 </span>            :         valid_REG = _RANDOM[2'h0][0];   // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25]</a>
<a name="205"><span class="lineNum">     205 </span>            :         data_valid = _RANDOM[2'h0][1];  // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="206"><span class="lineNum">     206 </span>            :         data_brSlots_0_offset = _RANDOM[2'h0][5:2];     // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="207"><span class="lineNum">     207 </span>            :         data_brSlots_0_lower = _RANDOM[2'h0][17:6];     // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="208"><span class="lineNum">     208 </span>            :         data_brSlots_0_tarStat = _RANDOM[2'h0][19:18];  // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="209"><span class="lineNum">     209 </span>            :         data_brSlots_0_sharing = _RANDOM[2'h0][20];     // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="210"><span class="lineNum">     210 </span>            :         data_brSlots_0_valid = _RANDOM[2'h0][21];       // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="211"><span class="lineNum">     211 </span>            :         data_tailSlot_offset = _RANDOM[2'h0][25:22];    // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="212"><span class="lineNum">     212 </span>            :         data_tailSlot_lower = {_RANDOM[2'h0][31:26], _RANDOM[2'h1][13:0]};      // @[utility/src/main/scala/utility/Hold.scala:106:7, :117:25, :121:27]</a>
<a name="213"><span class="lineNum">     213 </span>            :         data_tailSlot_tarStat = _RANDOM[2'h1][15:14];   // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="214"><span class="lineNum">     214 </span>            :         data_tailSlot_sharing = _RANDOM[2'h1][16];      // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="215"><span class="lineNum">     215 </span>            :         data_tailSlot_valid = _RANDOM[2'h1][17];        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="216"><span class="lineNum">     216 </span>            :         data_pftAddr = _RANDOM[2'h1][21:18];    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="217"><span class="lineNum">     217 </span>            :         data_carry = _RANDOM[2'h1][22]; // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="218"><span class="lineNum">     218 </span>            :         data_isCall = _RANDOM[2'h1][23];        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="219"><span class="lineNum">     219 </span>            :         data_isRet = _RANDOM[2'h1][24]; // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="220"><span class="lineNum">     220 </span>            :         data_isJalr = _RANDOM[2'h1][25];        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="221"><span class="lineNum">     221 </span>            :         data_last_may_be_rvi_call = _RANDOM[2'h1][26];  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="222"><span class="lineNum">     222 </span>            :         data_always_taken_0 = _RANDOM[2'h1][27];        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="223"><span class="lineNum">     223 </span>            :         data_always_taken_1 = _RANDOM[2'h1][28];        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="224"><span class="lineNum">     224 </span>            :         res_bits_valid = _RANDOM[2'h1][30];     // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="225"><span class="lineNum">     225 </span>            :         res_bits_brSlots_0_offset = {_RANDOM[2'h1][31], _RANDOM[2'h2][2:0]};    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="226"><span class="lineNum">     226 </span>            :         res_bits_brSlots_0_lower = _RANDOM[2'h2][14:3]; // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="227"><span class="lineNum">     227 </span>            :         res_bits_brSlots_0_tarStat = _RANDOM[2'h2][16:15];      // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="228"><span class="lineNum">     228 </span>            :         res_bits_brSlots_0_sharing = _RANDOM[2'h2][17]; // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="229"><span class="lineNum">     229 </span>            :         res_bits_brSlots_0_valid = _RANDOM[2'h2][18];   // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="230"><span class="lineNum">     230 </span>            :         res_bits_tailSlot_offset = _RANDOM[2'h2][22:19];        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="231"><span class="lineNum">     231 </span>            :         res_bits_tailSlot_lower = {_RANDOM[2'h2][31:23], _RANDOM[2'h3][10:0]};  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="232"><span class="lineNum">     232 </span>            :         res_bits_tailSlot_tarStat = _RANDOM[2'h3][12:11];       // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="233"><span class="lineNum">     233 </span>            :         res_bits_tailSlot_sharing = _RANDOM[2'h3][13];  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="234"><span class="lineNum">     234 </span>            :         res_bits_tailSlot_valid = _RANDOM[2'h3][14];    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="235"><span class="lineNum">     235 </span>            :         res_bits_pftAddr = _RANDOM[2'h3][18:15];        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="236"><span class="lineNum">     236 </span>            :         res_bits_carry = _RANDOM[2'h3][19];     // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="237"><span class="lineNum">     237 </span>            :         res_bits_isCall = _RANDOM[2'h3][20];    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="238"><span class="lineNum">     238 </span>            :         res_bits_isRet = _RANDOM[2'h3][21];     // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="239"><span class="lineNum">     239 </span>            :         res_bits_isJalr = _RANDOM[2'h3][22];    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="240"><span class="lineNum">     240 </span>            :         res_bits_last_may_be_rvi_call = _RANDOM[2'h3][23];      // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="241"><span class="lineNum">     241 </span>            :         res_bits_always_taken_0 = _RANDOM[2'h3][24];    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="242"><span class="lineNum">     242 </span>            :         res_bits_always_taken_1 = _RANDOM[2'h3][25];    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="243"><span class="lineNum">     243 </span>            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :       if (reset)        // @[utility/src/main/scala/utility/Hold.scala:106:7]</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">          1 :         valid_REG = 1'h0;       // @[utility/src/main/scala/utility/Hold.scala:117:25]</span></a>
<a name="246"><span class="lineNum">     246 </span>            :     end // initial</a>
<a name="247"><span class="lineNum">     247 </span>            :     `ifdef FIRRTL_AFTER_INITIAL // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="248"><span class="lineNum">     248 </span>            :       `FIRRTL_AFTER_INITIAL     // @[utility/src/main/scala/utility/Hold.scala:106:7]</a>
<a name="249"><span class="lineNum">     249 </span>            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="250"><span class="lineNum">     250 </span>            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="251"><span class="lineNum">     251 </span>            :   assign io_out_bits_valid = res_bits_valid;    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="252"><span class="lineNum">     252 </span>            :   assign io_out_bits_brSlots_0_offset = res_bits_brSlots_0_offset;      // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="253"><span class="lineNum">     253 </span>            :   assign io_out_bits_brSlots_0_lower = res_bits_brSlots_0_lower;        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="254"><span class="lineNum">     254 </span>            :   assign io_out_bits_brSlots_0_tarStat = res_bits_brSlots_0_tarStat;    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="255"><span class="lineNum">     255 </span>            :   assign io_out_bits_brSlots_0_sharing = res_bits_brSlots_0_sharing;    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="256"><span class="lineNum">     256 </span>            :   assign io_out_bits_brSlots_0_valid = res_bits_brSlots_0_valid;        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="257"><span class="lineNum">     257 </span>            :   assign io_out_bits_tailSlot_offset = res_bits_tailSlot_offset;        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="258"><span class="lineNum">     258 </span>            :   assign io_out_bits_tailSlot_lower = res_bits_tailSlot_lower;  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="259"><span class="lineNum">     259 </span>            :   assign io_out_bits_tailSlot_tarStat = res_bits_tailSlot_tarStat;      // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="260"><span class="lineNum">     260 </span>            :   assign io_out_bits_tailSlot_sharing = res_bits_tailSlot_sharing;      // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="261"><span class="lineNum">     261 </span>            :   assign io_out_bits_tailSlot_valid = res_bits_tailSlot_valid;  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="262"><span class="lineNum">     262 </span>            :   assign io_out_bits_pftAddr = res_bits_pftAddr;        // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="263"><span class="lineNum">     263 </span>            :   assign io_out_bits_carry = res_bits_carry;    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="264"><span class="lineNum">     264 </span>            :   assign io_out_bits_isCall = res_bits_isCall;  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="265"><span class="lineNum">     265 </span>            :   assign io_out_bits_isRet = res_bits_isRet;    // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="266"><span class="lineNum">     266 </span>            :   assign io_out_bits_isJalr = res_bits_isJalr;  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="267"><span class="lineNum">     267 </span>            :   assign io_out_bits_last_may_be_rvi_call = res_bits_last_may_be_rvi_call;      // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="268"><span class="lineNum">     268 </span>            :   assign io_out_bits_always_taken_0 = res_bits_always_taken_0;  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="269"><span class="lineNum">     269 </span>            :   assign io_out_bits_always_taken_1 = res_bits_always_taken_1;  // @[utility/src/main/scala/utility/Hold.scala:106:7, :121:27]</a>
<a name="270"><span class="lineNum">     270 </span>            : endmodule</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
