
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.109 ; gain = 124.070 ; free physical = 214 ; free virtual = 2558
Command: read_checkpoint -auto_incremental -incremental /tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/utils_1/imports/synth_1/tally.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/utils_1/imports/synth_1/tally.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 213350
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2035.473 ; gain = 378.801 ; free physical = 269 ; free virtual = 1604
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/top.vhd:59]
INFO: [Synth 8-3491] module 'tally' declared at '/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/tally.vhd:35' bound to instance 'winner_determine' of component 'tally' [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'tally' [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/tally.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'tally' (0#1) [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/tally.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/top.vhd:59]
WARNING: [Synth 8-3848] Net JA1 in module/entity top does not have driver. [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/top.vhd:54]
WARNING: [Synth 8-3848] Net JA2 in module/entity top does not have driver. [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/top.vhd:55]
WARNING: [Synth 8-3848] Net JA3 in module/entity top does not have driver. [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/sources_1/new/top.vhd:56]
WARNING: [Synth 8-3917] design top has port LD2 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD3 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD4 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD5 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD6 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD7 driven by constant 0
WARNING: [Synth 8-7129] Port JA1 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA2 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA3 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW6 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW7 in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2101.441 ; gain = 444.770 ; free physical = 267 ; free virtual = 1536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2119.254 ; gain = 462.582 ; free physical = 293 ; free virtual = 1557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2119.254 ; gain = 462.582 ; free physical = 293 ; free virtual = 1557
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.254 ; gain = 0.000 ; free physical = 281 ; free virtual = 1547
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/constrs_1/new/constraint_1.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/constrs_1/new/constraint_1.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/constrs_1/new/constraint_1.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/constrs_1/new/constraint_1.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/constrs_1/new/constraint_1.xdc:375]
Finished Parsing XDC File [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/constrs_1/new/constraint_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.srcs/constrs_1/new/constraint_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.004 ; gain = 0.000 ; free physical = 247 ; free virtual = 1530
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.004 ; gain = 0.000 ; free physical = 247 ; free virtual = 1530
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 245 ; free virtual = 1535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 245 ; free virtual = 1535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 245 ; free virtual = 1535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 246 ; free virtual = 1537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 4     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port LD2 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD3 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD4 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD5 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD6 driven by constant 0
WARNING: [Synth 8-3917] design top has port LD7 driven by constant 0
WARNING: [Synth 8-7129] Port JA1 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA2 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA3 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW6 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW7 in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 208 ; free virtual = 1505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 201 ; free virtual = 1507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 201 ; free virtual = 1507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 201 ; free virtual = 1507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT6  |     2|
|2     |IBUF  |     6|
|3     |OBUF  |     8|
|4     |OBUFT |     3|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2254.004 ; gain = 462.582 ; free physical = 205 ; free virtual = 1512
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.004 ; gain = 597.332 ; free physical = 205 ; free virtual = 1512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.004 ; gain = 0.000 ; free physical = 205 ; free virtual = 1514
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.004 ; gain = 0.000 ; free physical = 484 ; free virtual = 1798
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 47df995a
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2254.004 ; gain = 908.895 ; free physical = 484 ; free virtual = 1798
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1662.065; main = 1377.374; forked = 334.292
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3210.234; main = 2221.992; forked = 988.242
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2023.1/project_exercise_1/project_exercise_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 12:49:56 2024...
