Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 13:59:45 on Dec 17,2019
vcom -64 -93 -work xil_defaultlib ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd ../../../../Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity MODULE
-- Compiling architecture arch of MODULE
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 13:59:45 on Dec 17,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 14:00:28 on Dec 17,2019
vcom -64 -93 -work xil_defaultlib ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd ../../../../Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity MODULE
-- Compiling architecture arch of MODULE
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 14:00:28 on Dec 17,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 14:03:45 on Dec 17,2019
vcom -64 -93 -work xil_defaultlib ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd ../../../../Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity MODULE
-- Compiling architecture arch of MODULE
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 14:03:46 on Dec 17,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 08:32:48 on Dec 18,2019
vcom -64 -93 -work xil_defaultlib ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd ../../../../Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity MODULE
-- Compiling architecture arch of MODULE
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 08:32:49 on Dec 18,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 09:14:49 on Dec 18,2019
vcom -64 -93 -work xil_defaultlib ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd ../../../../Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity MODULE
-- Compiling architecture arch of MODULE
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 09:14:49 on Dec 18,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 09:36:47 on Jan 08,2020
vcom -64 -93 -work xil_defaultlib ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/Uebung9_3_vhdlsync02/sevenseg.vhd ../../../../Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity MODULE
-- Compiling architecture arch of MODULE
** Warning: ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd(37): (vcom-1272) Length of expected is 28; length of actual is 4.
** Warning: ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd(53): (vcom-1272) Length of expected is 28; length of actual is 4.
-- Compiling entity sevenseg
-- Compiling architecture arch of sevenseg
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 09:36:48 on Jan 08,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 2
