{"id":0,"prompt":"e 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne  2 0 Add_package Pres_Package Add_Package\n$$\n---\ne 0 4 Add_requ Add_Connector Add_Requ\ne  1 4 Add_requ Pres_Package Add_Requ\ne 1 0 Add_con Pres_Package Add_Connector\ne 0 5 Add_src Add_Connector Add_Port\ne 2 5 Add_port Pres_Component Add_Port\ne 0 3 Add_t Add_Connector Add_Port\ne 6 3 Add_port Pres_Component Add_Port\n$$\n---\ne 0 3 Add_con Pres_Package Add_Connector\ne 3 1 Add_requ Add_Connector Add_Requ\ne 0 1 Add_requ Pres_Package Add_Requ\ne 3 2 Add_src Add_Connector Add_Port\ne 6 2 Add_port Pres_Component Add_Port\ne 3 5 Add_t Add_Connector Add_Port\ne  4 5 Add_port Pres_Component Add_Port\n$$\n---\ne 0 3 Add_requ Add_Component Add_Requ\ne","completion":" 1 3 Add_requ Pres_Package Add_Requ\ne 1 2 Add_package Pres_Package Add_Package\ne 2 0 Add_component Add_Package Add_Component\n$$","few_shot_token_count":255,"test_token_count":57,"total_token_count":312,"few_shot_count":3,"test_edge_count":null,"test_completion_edge_count":null,"completion_type":null}
{"id":1,"prompt":"e 1 0 Add_requ Pres_Package Add_Requ\ne  1 2 Add_package Pres_Package Add_Package\ne 2 3 Add_component Add_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\n$$\n---\ne 0 3 Add_component Add_Im Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne 2 1 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_im Add_Component Add_Im\ne  2 0 Add_im Pres_Package Add_Im\n$$\n---\ne 0 1 Add_component Pres_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 0 3 Add_requ Pres_Package Add_Requ\ne 0 2 Add_im Pres_Package Add_Im\ne  2 1 Add_component Add_Im Add_Component\ne 1 2 Add_im Add_Component Add_Im\n$$\n---\ne 0 2 Add_package Pres_Package Add_Package\ne 2 3 Add_component Add_Package Add_Component\ne 3 1 Add_requ Add_Component Add_Requ\ne  0 1 Add_requ Pres_Package Add_Requ\n$$\n---\ne 0 5 Add_component Pres_Package Add_Component\ne 5 6 Add_requ Add_Component Add_Requ\ne  0 6 Add_requ Pres_Package Add_Requ\ne 0 2 Add_con Pres_Package Add_Connector\ne 2 4 Add_requ Add_Connector Add_Requ\ne 0 4 Add_requ Pres_Package Add_Requ\ne 0 7 Add_im Pres_Package Add_Im\ne 7 5 Add_component Add_Im Add_Component\ne 5 7 Add_im Add_Component Add_Im\ne 2 3 Add_src Add_Connector Add_Port\ne 8 3 Add_port Pres_Component Add_Port\ne 2 1 Add_t Add_Connector Add_Port\ne 9 1 Add_port Pres_Component Add_Port\n$$\n---\ne 0 1 Add_component Add_Package Add_Component\ne 1 3 Add_requ Add_Component Add_Requ\ne 2 3 Add_requ Pres_Package Add_Requ\ne  2 0 Add_package Pres_Package Add_Package\n$$\n---\ne 2 0 Add_requ Pres_Package Add_Requ\ne 2 3 Add_component Pres_Package Add_Component\ne 3 0 Add_requ Add_Component Add_Requ\ne 3 1 Add_im Add_Component Add_Im\ne 1 3 Add_component Add_Im Add_Component\ne","completion":" 2 1 Add_im Pres_Package Add_Im\n$$","few_shot_token_count":518,"test_token_count":83,"total_token_count":601,"few_shot_count":6,"test_edge_count":null,"test_completion_edge_count":null,"completion_type":null}
