verilog xil_defaultlib --include "/home/user16/Tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../basys3_exam.gen/sources_1/bd/soc_stepper/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_stepper/ipshared/ec67/hdl" \
"../../../bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0_clk_wiz.v" \
"../../../bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0.v" \
"../../../bd/soc_stepper/ip/soc_stepper_lmb_bram_0/sim/soc_stepper_lmb_bram_0.v" \
"../../../bd/soc_stepper/ip/soc_stepper_microblaze_riscv_0_axi_periph_imp_xbar_0/sim/soc_stepper_microblaze_riscv_0_axi_periph_imp_xbar_0.v" \
"../../../bd/soc_stepper/ip/soc_stepper_microblaze_riscv_0_xlconcat_0/sim/soc_stepper_microblaze_riscv_0_xlconcat_0.v" \
"../../../bd/soc_stepper/ipshared/e179/hdl/myip_stepper_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/soc_stepper/ipshared/e179/src/controller.v" \
"../../../bd/soc_stepper/ipshared/e179/hdl/myip_stepper.v" \
"../../../bd/soc_stepper/ip/soc_stepper_myip_stepper_0_0/sim/soc_stepper_myip_stepper_0_0.v" \
"../../../bd/soc_stepper/sim/soc_stepper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
