// Seed: 1757321160
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    output wor  id_2
);
  assign id_2 = id_1;
  logic [-1 : -1] id_4;
  parameter id_5 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    inout tri id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
  tri1 id_4 = id_4, id_5;
  parameter id_6 = 1 == {1, 1};
  assign id_4 = (-1);
  assign id_5 = -1 < id_2;
  wire  id_7;
  logic id_8;
endmodule
