#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Jan 21 10:35:29 2026
# Process ID         : 117597
# Current directory  : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1
# Command line       : vivado -log hdmi_phy_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_phy_wrapper.tcl -notrace
# Log file           : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper.vdi
# Journal file       : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/vivado.jou
# Running On         : dan-alencar
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.2
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 399.739 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 24783 MB
# Swap memory        : 2147 MB
# Total Virtual      : 26931 MB
# Available Virtual  : 19624 MB
#-----------------------------------------------------------
source hdmi_phy_wrapper.tcl -notrace
Command: link_design -top hdmi_phy_wrapper -part xcau15p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0.dcp' for cell 'phy_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2019.137 ; gain = 0.000 ; free physical = 10916 ; free virtual = 17832
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'phy_inst/tx_tmds_clk_n' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'phy_inst/tx_tmds_clk_p' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/synth/vid_phy_controller_0_gtwrapper.xdc] for cell 'phy_inst/inst/gt_wrapper_inst/inst'
set_case_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.430 ; gain = 27.984 ; free physical = 10798 ; free virtual = 17700
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/synth/vid_phy_controller_0_gtwrapper.xdc] for cell 'phy_inst/inst/gt_wrapper_inst/inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'phy_inst/inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'phy_inst/inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc:100]
WARNING: [Timing 38-277] The instance 'phy_inst/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc:100]
WARNING: [Timing 38-277] The instance 'phy_inst/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc:100]
WARNING: [Timing 38-252] The BUFG_GT instance 'phy_inst/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc:100]
INFO: [Timing 38-2] Deriving generated clocks [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc:100]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0_clocks.xdc] for cell 'phy_inst/inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0_clocks.xdc] for cell 'phy_inst/inst'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_gtwiz_reset_sync_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp4_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp5_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp5_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp4_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 95 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.699 ; gain = 0.000 ; free physical = 10574 ; free virtual = 17476
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 

12 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.734 ; gain = 1037.043 ; free physical = 10574 ; free virtual = 17476
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2693.480 ; gain = 32.746 ; free physical = 10500 ; free virtual = 17401

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'phy_inst/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-277] The instance 'phy_inst/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'phy_inst/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 2be303436

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2693.480 ; gain = 0.000 ; free physical = 10499 ; free virtual = 17401

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2be303436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2be303436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056
Phase 1 Initialization | Checksum: 2be303436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 2be303436

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 2be303436

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 2be303436

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056
Phase 2 Timer Update And Timing Data Collection | Checksum: 2be303436

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 22 inverter(s) to 1645 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 376a346e8

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056
Retarget | Checksum: 376a346e8
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Retarget, 114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 3b3b3ef61

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10153 ; free virtual = 17055
Constant propagation | Checksum: 3b3b3ef61
INFO: [Opt 31-389] Phase Constant propagation created 38 cells and removed 3298 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10153 ; free virtual = 17055
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10163 ; free virtual = 17056
INFO: [Opt 31-120] Instance phy_inst/inst/clock_detector_inst (vid_phy_controller_0_clkdet) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 312041e63

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3029.293 ; gain = 0.000 ; free physical = 10163 ; free virtual = 17056
Sweep | Checksum: 312041e63
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1293 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 349deb423

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3061.309 ; gain = 32.016 ; free physical = 10154 ; free virtual = 17056
BUFG optimization | Checksum: 349deb423
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 349deb423

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3061.309 ; gain = 32.016 ; free physical = 10154 ; free virtual = 17056
Shift Register Optimization | Checksum: 349deb423
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 374239e8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3061.309 ; gain = 32.016 ; free physical = 10154 ; free virtual = 17056
Post Processing Netlist | Checksum: 374239e8a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2e56b5fa1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3061.309 ; gain = 32.016 ; free physical = 10154 ; free virtual = 17056

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2e56b5fa1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3061.309 ; gain = 32.016 ; free physical = 10154 ; free virtual = 17056
Phase 9 Finalization | Checksum: 2e56b5fa1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3061.309 ; gain = 32.016 ; free physical = 10154 ; free virtual = 17056
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              39  |                                            114  |
|  Constant propagation         |              38  |            3298  |                                              1  |
|  Sweep                        |               0  |            1293  |                                              1  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2e56b5fa1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3061.309 ; gain = 32.016 ; free physical = 10154 ; free virtual = 17056

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2e56b5fa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2e56b5fa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10154 ; free virtual = 17056
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_phy_wrapper_drc_opted.rpt -pb hdmi_phy_wrapper_drc_opted.pb -rpx hdmi_phy_wrapper_drc_opted.rpx
Command: report_drc -file hdmi_phy_wrapper_drc_opted.rpt -pb hdmi_phy_wrapper_drc_opted.pb -rpx hdmi_phy_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10139 ; free virtual = 17041
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10139 ; free virtual = 17041
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10139 ; free virtual = 17042
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10139 ; free virtual = 17042
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10139 ; free virtual = 17042
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10139 ; free virtual = 17043
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10139 ; free virtual = 17043
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10133 ; free virtual = 17036
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2d94b6c31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10133 ; free virtual = 17036
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.309 ; gain = 0.000 ; free physical = 10133 ; free virtual = 17036

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 208f81e1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3574.723 ; gain = 513.414 ; free physical = 9605 ; free virtual = 16508

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22d40ca5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.766 ; gain = 552.457 ; free physical = 9606 ; free virtual = 16509

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22d40ca5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.766 ; gain = 552.457 ; free physical = 9606 ; free virtual = 16509
Phase 1 Placer Initialization | Checksum: 22d40ca5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.766 ; gain = 552.457 ; free physical = 9606 ; free virtual = 16509

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 29679e45a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3613.766 ; gain = 552.457 ; free physical = 9665 ; free virtual = 16569

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 262a11a01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3613.766 ; gain = 552.457 ; free physical = 9664 ; free virtual = 16568

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 262a11a01

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3721.750 ; gain = 660.441 ; free physical = 9468 ; free virtual = 16371

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 22f8d8c79

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3753.766 ; gain = 692.457 ; free physical = 9467 ; free virtual = 16370

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 22f8d8c79

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3753.766 ; gain = 692.457 ; free physical = 9467 ; free virtual = 16370
Phase 2.1.1 Partition Driven Placement | Checksum: 22f8d8c79

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3753.766 ; gain = 692.457 ; free physical = 9467 ; free virtual = 16370
Phase 2.1 Floorplanning | Checksum: 2635d111a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3753.766 ; gain = 692.457 ; free physical = 9467 ; free virtual = 16370

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2635d111a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3753.766 ; gain = 692.457 ; free physical = 9467 ; free virtual = 16370

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2635d111a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3753.766 ; gain = 692.457 ; free physical = 9467 ; free virtual = 16370

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1ba117605

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9533 ; free virtual = 16436

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2873ab436

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9533 ; free virtual = 16437

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 57 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 0 LUT, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3773.770 ; gain = 0.000 ; free physical = 9533 ; free virtual = 16436

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 26eae1be2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9534 ; free virtual = 16438
Phase 2.5 Global Place Phase2 | Checksum: 29fadc18f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9525 ; free virtual = 16429
Phase 2 Global Placement | Checksum: 29fadc18f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9525 ; free virtual = 16429

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2dd7d5a7d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9519 ; free virtual = 16423

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26cf28425

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9518 ; free virtual = 16422

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2b5fdfd2a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9512 ; free virtual = 16416

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2f6ca394c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9512 ; free virtual = 16416
Phase 3.3.2 Slice Area Swap | Checksum: 2f6ca394c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9512 ; free virtual = 16416
Phase 3.3 Small Shape DP | Checksum: 3159654e1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9512 ; free virtual = 16416

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2752f3099

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9512 ; free virtual = 16416

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 267ac35de

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9512 ; free virtual = 16416
Phase 3 Detail Placement | Checksum: 267ac35de

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9512 ; free virtual = 16416

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d9e61f27

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.655 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: b13b9aec

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3773.770 ; gain = 0.000 ; free physical = 9508 ; free virtual = 16412
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b6ba75fe

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3773.770 ; gain = 0.000 ; free physical = 9508 ; free virtual = 16412
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d9e61f27

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9508 ; free virtual = 16412

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.655. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25fa90c9e

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9508 ; free virtual = 16412

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9508 ; free virtual = 16412
Phase 4.1 Post Commit Optimization | Checksum: 25fa90c9e

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3773.770 ; gain = 712.461 ; free physical = 9518 ; free virtual = 16413
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9426 ; free virtual = 16330

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18e64d725

Time (s): cpu = 00:01:34 ; elapsed = 00:00:31 . Memory (MB): peak = 3801.750 ; gain = 740.441 ; free physical = 9426 ; free virtual = 16330

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18e64d725

Time (s): cpu = 00:01:34 ; elapsed = 00:00:31 . Memory (MB): peak = 3801.750 ; gain = 740.441 ; free physical = 9426 ; free virtual = 16330
Phase 4.3 Placer Reporting | Checksum: 18e64d725

Time (s): cpu = 00:01:34 ; elapsed = 00:00:31 . Memory (MB): peak = 3801.750 ; gain = 740.441 ; free physical = 9426 ; free virtual = 16330

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9426 ; free virtual = 16330

Time (s): cpu = 00:01:34 ; elapsed = 00:00:31 . Memory (MB): peak = 3801.750 ; gain = 740.441 ; free physical = 9426 ; free virtual = 16330
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19853488a

Time (s): cpu = 00:01:34 ; elapsed = 00:00:31 . Memory (MB): peak = 3801.750 ; gain = 740.441 ; free physical = 9426 ; free virtual = 16330
Ending Placer Task | Checksum: e344be7a

Time (s): cpu = 00:01:34 ; elapsed = 00:00:31 . Memory (MB): peak = 3801.750 ; gain = 740.441 ; free physical = 9426 ; free virtual = 16330
78 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 3801.750 ; gain = 740.441 ; free physical = 9426 ; free virtual = 16330
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hdmi_phy_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9408 ; free virtual = 16312
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_phy_wrapper_utilization_placed.rpt -pb hdmi_phy_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file hdmi_phy_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9415 ; free virtual = 16319
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9413 ; free virtual = 16320
Wrote PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9412 ; free virtual = 16323
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9412 ; free virtual = 16323
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16322
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16323
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16323
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16323
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9398 ; free virtual = 16304
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.950 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9398 ; free virtual = 16305
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9396 ; free virtual = 16308
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9396 ; free virtual = 16308
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9396 ; free virtual = 16308
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9396 ; free virtual = 16309
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9396 ; free virtual = 16309
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9396 ; free virtual = 16309
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 391a5754 ConstDB: 0 ShapeSum: 7fbe7c48 RouteDB: 2a6beade
Nodegraph reading from file.  Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9388 ; free virtual = 16296
Post Restoration Checksum: NetGraph: b3b9953f | NumContArr: 5c84bc7 | Constraints: cdca485 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 189078028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9400 ; free virtual = 16308

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 189078028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9400 ; free virtual = 16308

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 157380fcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9400 ; free virtual = 16308

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c8a3eb10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9404 ; free virtual = 16313

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 39d99b92

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9410 ; free virtual = 16318
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.933  | TNS=0.000  | WHS=-0.476 | THS=-24.266|


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: f5d4c7a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16319

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00207601 %
  Global Horizontal Routing Utilization  = 0.00383297 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4459
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4087
  Number of Partially Routed Nets     = 372
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: b3dd9ac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16319

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: b3dd9ac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16319

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 12b5934b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16319
Phase 4 Initial Routing | Checksum: 11dcb7d72

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16319

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 542
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.971  | TNS=0.000  | WHS=-0.014 | THS=-0.014 |

Phase 5.1 Global Iteration 0 | Checksum: 1ac07c29f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16330

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 14b578211

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16330
Phase 5 Rip-up And Reroute | Checksum: 14b578211

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16330

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.971  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.971  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 1c7dcb709

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16329

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c7dcb709

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16329
Phase 6 Delay and Skew Optimization | Checksum: 1c7dcb709

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16329

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.971  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e2d84655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16329
Phase 7 Post Hold Fix | Checksum: 1e2d84655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16329

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.317739 %
  Global Horizontal Routing Utilization  = 0.533084 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e2d84655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16329

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e2d84655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9421 ; free virtual = 16329

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e2d84655

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9419 ; free virtual = 16328

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1e2d84655

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9419 ; free virtual = 16328

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1e2d84655

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9419 ; free virtual = 16328

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.971  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1e2d84655

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9419 ; free virtual = 16328
Total Elapsed time in route_design: 6 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1ce5fabb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9419 ; free virtual = 16328
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ce5fabb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9419 ; free virtual = 16328

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3801.750 ; gain = 0.000 ; free physical = 9419 ; free virtual = 16328
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_phy_wrapper_drc_routed.rpt -pb hdmi_phy_wrapper_drc_routed.pb -rpx hdmi_phy_wrapper_drc_routed.rpx
Command: report_drc -file hdmi_phy_wrapper_drc_routed.rpt -pb hdmi_phy_wrapper_drc_routed.pb -rpx hdmi_phy_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hdmi_phy_wrapper_methodology_drc_routed.rpt -pb hdmi_phy_wrapper_methodology_drc_routed.pb -rpx hdmi_phy_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_phy_wrapper_methodology_drc_routed.rpt -pb hdmi_phy_wrapper_methodology_drc_routed.pb -rpx hdmi_phy_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file hdmi_phy_wrapper_timing_summary_routed.rpt -pb hdmi_phy_wrapper_timing_summary_routed.pb -rpx hdmi_phy_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hdmi_phy_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hdmi_phy_wrapper_route_status.rpt -pb hdmi_phy_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hdmi_phy_wrapper_bus_skew_routed.rpt -pb hdmi_phy_wrapper_bus_skew_routed.pb -rpx hdmi_phy_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file hdmi_phy_wrapper_power_routed.rpt -pb hdmi_phy_wrapper_power_summary_routed.pb -rpx hdmi_phy_wrapper_power_routed.rpx
Command: report_power -file hdmi_phy_wrapper_power_routed.rpt -pb hdmi_phy_wrapper_power_summary_routed.pb -rpx hdmi_phy_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for startupe3_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hdmi_phy_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3841.770 ; gain = 40.020 ; free physical = 9412 ; free virtual = 16336
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9412 ; free virtual = 16338
Wrote PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16342
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16342
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16342
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16343
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16344
Write Physdb Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16344
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force hdmi_phy_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 27118528 bits.
Writing bitstream ./hdmi_phy_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3841.770 ; gain = 0.000 ; free physical = 9390 ; free virtual = 16338
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 10:37:00 2026...
