# âž• 2's_Complement_Adderâ€“Subtractor (Parameterized)

The 2's_Complement_Adderâ€“Subtractor is a configurable arithmetic module that performs both addition and subtraction depending on the control signal.
This module is parameterized using:

parameter SIZE = 4


so it can easily scale to 4-bit, 8-bit, 16-bit, or any desired width.

## ðŸ§  1. Module Explanation

The design performs:

Addition when CTRL = 0

Subtraction when CTRL = 1

Inputs:

A â†’ First operand (SIZE-bit)

B â†’ Second operand (SIZE-bit)

CTRL â†’ Mode control

0 â†’ A + B

1 â†’ A - B (using 2â€™s complement)

Outputs:

S â†’ Sum / Difference

Cout â†’ Carry out of each stage

Logic Used:

To perform subtraction, we convert B into its 2â€™s complement using:

Bc = B âŠ• CTRL  
Initial Carry = CTRL


So:

CTRL = 0 â†’ B remains same â†’ A + B

CTRL = 1 â†’ B becomes ~B and carry-in adds +1 â†’ A - B

## ðŸ“Š 2. Operation Table (Addition vs Subtraction)

| CTRL | Operation   | Effective B | Meaning |
| ---- | ----------- | ----------- | ------- |
| 0    | Addition    | B           | A + B   |
| 1    | Subtraction | ~B + 1      | A â€“ B   |

## ðŸ§© 3. Architecture Overview

âœ” Gate Function

For each bit:

Sum  = A âŠ• Bc âŠ• Cin
Cout = (A & Bc) | (Bc & Cin) | (Cin & A)

âœ” Generate Block

Automatically creates (SIZE-1) remaining full adders:

for(g = 1; g < SIZE; g = g + 1)


This makes the design:

Scalable

Cleaner

Easy to modify

## ðŸ”Œ 4. Circuit Concept (Insert Image)

ðŸ“· Add your block diagram or ripple-carry structure image here
![alt text](Ckt_Diagram.jpg)

## ðŸ–¥ï¸ 5. Simulation Snapshot

ðŸ“· Add waveform or ModelSim console output here
![alt text](2's_Complement_Adder_Subtractor_Output.PNG)

## ðŸ§¾ 6. Verilog Code Explanation

Full Adder RTL
assign {S,Cout} = {A^B^Cin,(A&B)|(B&Cin)|(Cin&A)};

Adderâ€“Subtractor Logic
Bc[g] = B[g] ^ CTRL;   // XOR for complementing during subtraction

Carry Chaining
FA_RTL fa(S[g], Cout[g], A[g], Bc[g], Cout[g-1]);


Each stageâ€™s carry ripples into the next â†’ ripple-carry structure.

## â–¶ï¸ 7. Testbench Overview

The testbench applies:

Several values of A & B

Runs for both modes (ADD & SUB)

Uses $monitor to display outputs continuously

Operations Tested:

CTRL = 0 (Addition)

A = 1, B = 0

A = 2, B = 4

A = B, B = 6

A = 5, B = 3

CTRL = 1 (Subtraction)
Same sequence repeated.

Output Format:
CTRL=X: A=XXXX, B=XXXX â†’ S=XXXX, Cout[3]=X

## ðŸŽ¯ 8. Learning Outcomes

This module helps beginners understand:

âœ” How addition and subtraction are combined
âœ” Role of XOR in 2â€™s complement operations
âœ” Use of generate blocks for scalability
âœ” Ripple-carry propagation
âœ” RTL-level full adder implementation