
Drone_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ec0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002fd0  08002fd0  00003fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003068  08003068  00005050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003068  08003068  00005050  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003068  08003068  00005050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003068  08003068  00004068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800306c  0800306c  0000406c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08003070  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000050  080030c0  00005050  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  080030c0  0000528c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005050  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001d0f  00000000  00000000  00005079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000099d  00000000  00000000  00006d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000240  00000000  00000000  00007728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000197  00000000  00000000  00007968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011259  00000000  00000000  00007aff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000038d8  00000000  00000000  00018d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080637  00000000  00000000  0001c630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009cc67  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d10  00000000  00000000  0009ccac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0009d9bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000050 	.word	0x20000050
 800012c:	00000000 	.word	0x00000000
 8000130:	08002fb8 	.word	0x08002fb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000054 	.word	0x20000054
 800014c:	08002fb8 	.word	0x08002fb8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	@ 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d36:	2afd      	cmp	r2, #253	@ 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	@ 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <SysTick_Init>:

/* system tick */
uint32_t mtick = 0;                                     // Bin m miligiy h thng

void SysTick_Init(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
    SysTick->LOAD = 8000 - 1;                            // Reload = 8000  1ms (HCLK = 8MHz)
 80010b4:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <SysTick_Init+0x20>)
 80010b6:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80010ba:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;                                  // Reset gi tr m
 80010bc:	4b04      	ldr	r3, [pc, #16]	@ (80010d0 <SysTick_Init+0x20>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
    SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |         // Clock = HCLK
 80010c2:	4b03      	ldr	r3, [pc, #12]	@ (80010d0 <SysTick_Init+0x20>)
 80010c4:	2207      	movs	r2, #7
 80010c6:	601a      	str	r2, [r3, #0]
                     SysTick_CTRL_ENABLE_Msk     |       // Enable SysTick
                     SysTick_CTRL_TICKINT_Msk;           // Enable ngt SysTick
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	e000e010 	.word	0xe000e010

080010d4 <SysTick_Handler>:

void SysTick_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
    mtick++;                                             // Mi 1ms tng bin m
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <SysTick_Handler+0x18>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	3301      	adds	r3, #1
 80010de:	4a03      	ldr	r2, [pc, #12]	@ (80010ec <SysTick_Handler+0x18>)
 80010e0:	6013      	str	r3, [r2, #0]
}
 80010e2:	bf00      	nop
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	2000006c 	.word	0x2000006c

080010f0 <PWM_init>:



//============================PWM================================
void PWM_init ()
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
	// Bt clock GPIOA v TIM2
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;                   // Enable GPIOA
 80010f4:	4b54      	ldr	r3, [pc, #336]	@ (8001248 <PWM_init+0x158>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a53      	ldr	r2, [pc, #332]	@ (8001248 <PWM_init+0x158>)
 80010fa:	f043 0304 	orr.w	r3, r3, #4
 80010fe:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;                   // Enable TIM2
 8001100:	4b51      	ldr	r3, [pc, #324]	@ (8001248 <PWM_init+0x158>)
 8001102:	69db      	ldr	r3, [r3, #28]
 8001104:	4a50      	ldr	r2, [pc, #320]	@ (8001248 <PWM_init+0x158>)
 8001106:	f043 0301 	orr.w	r3, r3, #1
 800110a:	61d3      	str	r3, [r2, #28]

    // PA0PA3: Alternate Function Push-Pull, Output 2MHz
    GPIOA->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0 |     // Clear PA0
 800110c:	4b4f      	ldr	r3, [pc, #316]	@ (800124c <PWM_init+0x15c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a4e      	ldr	r2, [pc, #312]	@ (800124c <PWM_init+0x15c>)
 8001112:	0c1b      	lsrs	r3, r3, #16
 8001114:	041b      	lsls	r3, r3, #16
 8001116:	6013      	str	r3, [r2, #0]
                    GPIO_CRL_MODE1 | GPIO_CRL_CNF1 |     // Clear PA1
                    GPIO_CRL_MODE2 | GPIO_CRL_CNF2 |     // Clear PA2
                    GPIO_CRL_MODE3 | GPIO_CRL_CNF3);     // Clear PA3

    GPIOA->CRL |= (GPIO_CRL_MODE0_1 | GPIO_CRL_CNF0_1 |  // PA0  TIM2_CH1
 8001118:	4b4c      	ldr	r3, [pc, #304]	@ (800124c <PWM_init+0x15c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a4b      	ldr	r2, [pc, #300]	@ (800124c <PWM_init+0x15c>)
 800111e:	f443 432a 	orr.w	r3, r3, #43520	@ 0xaa00
 8001122:	f043 03aa 	orr.w	r3, r3, #170	@ 0xaa
 8001126:	6013      	str	r3, [r2, #0]
    // CNFy_1  = 1  Alternate Function Push-Pull

    // Timer2: PWM 50Hz = 20ms period
    // Tick = 1s  PSC = 7 (8MHz / (7+1) = 1MHz)
    // ARR = 20000 - 1  20ms
	TIM2->PSC = 7;                                      // Prescaler
 8001128:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800112c:	2207      	movs	r2, #7
 800112e:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 20000 - 1;                              // Auto-reload
 8001130:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001134:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001138:	62da      	str	r2, [r3, #44]	@ 0x2c

    // --- PWM mode 1 ---
    // CH1 (PA0)
	TIM2->CCMR1 &= ~TIM_CCMR1_OC1M;                     // Clear OC1 mode
 800113a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001148:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos);            // PWM mode 1
 800114a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001154:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001158:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= TIM_CCMR1_OC1PE;                     // Enable preload
 800115a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001164:	f043 0308 	orr.w	r3, r3, #8
 8001168:	6193      	str	r3, [r2, #24]

    // CH2 (PA1)
	TIM2->CCMR1 &= ~TIM_CCMR1_OC2M;                     // Clear OC2 mode
 800116a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001174:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001178:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= (6 << TIM_CCMR1_OC2M_Pos);            // PWM mode 1
 800117a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001184:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001188:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= TIM_CCMR1_OC2PE;                     // Enable preload
 800118a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001194:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001198:	6193      	str	r3, [r2, #24]

    // CH3 (PA2)
	TIM2->CCMR2 &= ~TIM_CCMR2_OC3M;                     // Clear OC3 mode
 800119a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800119e:	69db      	ldr	r3, [r3, #28]
 80011a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80011a8:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos);            // PWM mode 1
 80011aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011b4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80011b8:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 |= TIM_CCMR2_OC3PE;                     // Enable preload
 80011ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011be:	69db      	ldr	r3, [r3, #28]
 80011c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011c4:	f043 0308 	orr.w	r3, r3, #8
 80011c8:	61d3      	str	r3, [r2, #28]

    // CH4 (PA3)
	TIM2->CCMR2 &= ~TIM_CCMR2_OC4M;                     // Clear OC4 mode
 80011ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011ce:	69db      	ldr	r3, [r3, #28]
 80011d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80011d8:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos);            // PWM mode 1
 80011da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011de:	69db      	ldr	r3, [r3, #28]
 80011e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011e4:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80011e8:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 |= TIM_CCMR2_OC4PE;                     // Enable preload
 80011ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011ee:	69db      	ldr	r3, [r3, #28]
 80011f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80011f8:	61d3      	str	r3, [r2, #28]

    // Enable output cho 4 channel
	TIM2->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E |       // Enable CH1 & CH2
 80011fa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001204:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001208:	f043 0311 	orr.w	r3, r3, #17
 800120c:	6213      	str	r3, [r2, #32]
	               TIM_CCER_CC3E | TIM_CCER_CC4E);       // Enable CH3 & CH4

    // Enable preload & counter
    TIM2->CR1 |= TIM_CR1_ARPE;                          // Auto-reload preload
 800120e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001218:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800121c:	6013      	str	r3, [r2, #0]
	TIM2->EGR |= TIM_EGR_UG;                             // Update event
 800121e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6153      	str	r3, [r2, #20]
	TIM2->CR1 |= TIM_CR1_CEN;                            // Start timer
 800122e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6013      	str	r3, [r2, #0]
}
 800123e:	bf00      	nop
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40021000 	.word	0x40021000
 800124c:	40010800 	.word	0x40010800

08001250 <Duty_PWM>:

void Duty_PWM (uint8_t channel, uint16_t duty)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	460a      	mov	r2, r1
 800125a:	71fb      	strb	r3, [r7, #7]
 800125c:	4613      	mov	r3, r2
 800125e:	80bb      	strh	r3, [r7, #4]
	switch (channel)
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	3b01      	subs	r3, #1
 8001264:	2b03      	cmp	r3, #3
 8001266:	d81f      	bhi.n	80012a8 <Duty_PWM+0x58>
 8001268:	a201      	add	r2, pc, #4	@ (adr r2, 8001270 <Duty_PWM+0x20>)
 800126a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126e:	bf00      	nop
 8001270:	08001281 	.word	0x08001281
 8001274:	0800128b 	.word	0x0800128b
 8001278:	08001295 	.word	0x08001295
 800127c:	0800129f 	.word	0x0800129f
	{
	    case 1: TIM2->CCR1 = duty; break;               // Motor 1  CH1
 8001280:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001284:	88bb      	ldrh	r3, [r7, #4]
 8001286:	6353      	str	r3, [r2, #52]	@ 0x34
 8001288:	e00e      	b.n	80012a8 <Duty_PWM+0x58>
	    case 2: TIM2->CCR2 = duty; break;               // Motor 2  CH2
 800128a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800128e:	88bb      	ldrh	r3, [r7, #4]
 8001290:	6393      	str	r3, [r2, #56]	@ 0x38
 8001292:	e009      	b.n	80012a8 <Duty_PWM+0x58>
	    case 3: TIM2->CCR3 = duty; break;               // Motor 3  CH3
 8001294:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001298:	88bb      	ldrh	r3, [r7, #4]
 800129a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800129c:	e004      	b.n	80012a8 <Duty_PWM+0x58>
	    case 4: TIM2->CCR4 = duty; break;               // Motor 4  CH4
 800129e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012a2:	88bb      	ldrh	r3, [r7, #4]
 80012a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012a6:	bf00      	nop
	}
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop

080012b4 <Handle_Data>:


float Handle_Data (uint8_t Data)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
	float value = (float)Data;
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fcb7 	bl	8000c34 <__aeabi_ui2f>
 80012c6:	4603      	mov	r3, r0
 80012c8:	60fb      	str	r3, [r7, #12]

	value -= 40.0f;
 80012ca:	4905      	ldr	r1, [pc, #20]	@ (80012e0 <Handle_Data+0x2c>)
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f7ff fbff 	bl	8000ad0 <__aeabi_fsub>
 80012d2:	4603      	mov	r3, r0
 80012d4:	60fb      	str	r3, [r7, #12]
	return value;
 80012d6:	68fb      	ldr	r3, [r7, #12]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	42200000 	.word	0x42200000

080012e4 <main>:


/* ---------- main ---------- */
int main(void)
{
 80012e4:	b5b0      	push	{r4, r5, r7, lr}
 80012e6:	b08a      	sub	sp, #40	@ 0x28
 80012e8:	af02      	add	r7, sp, #8
	uint8_t RxData[4];
 	uint8_t RxAddress[] = {0xEE,0xDD,0xCC,0xBB,0xAA};
 80012ea:	4a48      	ldr	r2, [pc, #288]	@ (800140c <main+0x128>)
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f2:	6018      	str	r0, [r3, #0]
 80012f4:	3304      	adds	r3, #4
 80012f6:	7019      	strb	r1, [r3, #0]
 	float throttle;
 	float yaw;
 	float roll;
 	float pitch;

    SysTick_Init();
 80012f8:	f7ff feda 	bl	80010b0 <SysTick_Init>
    PWM_init();
 80012fc:	f7ff fef8 	bl	80010f0 <PWM_init>
    i2c_init();
 8001300:	f000 fb00 	bl	8001904 <i2c_init>
    MPU6050Init();
 8001304:	f000 fd0e 	bl	8001d24 <MPU6050Init>
    PID_Init();
 8001308:	f000 fee4 	bl	80020d4 <PID_Init>
    NRF24_Init();         // spi_init() called inside
 800130c:	f000 fa56 	bl	80017bc <NRF24_Init>
    NRF24_RxMode(RxAddress, 10); // power up and enable CE
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	210a      	movs	r1, #10
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fa7a 	bl	800180e <NRF24_RxMode>
    led_init();
 800131a:	f000 f975 	bl	8001608 <led_init>
    led_off();
 800131e:	f000 f99b 	bl	8001658 <led_off>

    while (1)
    {

    	if(isDataAvailable(2))
 8001322:	2002      	movs	r0, #2
 8001324:	f000 fab2 	bl	800188c <isDataAvailable>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d02f      	beq.n	800138e <main+0xaa>
    	{
    		NRF24_Receive(RxData,1);
 800132e:	f107 030c 	add.w	r3, r7, #12
 8001332:	2101      	movs	r1, #1
 8001334:	4618      	mov	r0, r3
 8001336:	f000 fac2 	bl	80018be <NRF24_Receive>
    		if (RxData[0] == 100)
 800133a:	7b3b      	ldrb	r3, [r7, #12]
 800133c:	2b64      	cmp	r3, #100	@ 0x64
 800133e:	d10c      	bne.n	800135a <main+0x76>
    		{
    		    PID_Reset(&pidTocDoPitch);
 8001340:	4833      	ldr	r0, [pc, #204]	@ (8001410 <main+0x12c>)
 8001342:	f001 f9c9 	bl	80026d8 <PID_Reset>
    		    PID_Reset(&pidTocDoRoll);
 8001346:	4833      	ldr	r0, [pc, #204]	@ (8001414 <main+0x130>)
 8001348:	f001 f9c6 	bl	80026d8 <PID_Reset>
    		    PID_Reset(&pidGocRoll);
 800134c:	4832      	ldr	r0, [pc, #200]	@ (8001418 <main+0x134>)
 800134e:	f001 f9c3 	bl	80026d8 <PID_Reset>
    		    PID_Reset(&pidGocPitch);
 8001352:	4832      	ldr	r0, [pc, #200]	@ (800141c <main+0x138>)
 8001354:	f001 f9c0 	bl	80026d8 <PID_Reset>
 8001358:	e019      	b.n	800138e <main+0xaa>
    		} else {
    			throttle = ((float)RxData[0]) * 10.0f;
 800135a:	7b3b      	ldrb	r3, [r7, #12]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fc69 	bl	8000c34 <__aeabi_ui2f>
 8001362:	4603      	mov	r3, r0
 8001364:	492e      	ldr	r1, [pc, #184]	@ (8001420 <main+0x13c>)
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fcbc 	bl	8000ce4 <__aeabi_fmul>
 800136c:	4603      	mov	r3, r0
 800136e:	61fb      	str	r3, [r7, #28]
    			yaw = Handle_Data(RxData[1]);
 8001370:	7b7b      	ldrb	r3, [r7, #13]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ff9e 	bl	80012b4 <Handle_Data>
 8001378:	61b8      	str	r0, [r7, #24]
    			roll = Handle_Data(RxData[2]);
 800137a:	7bbb      	ldrb	r3, [r7, #14]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ff99 	bl	80012b4 <Handle_Data>
 8001382:	6178      	str	r0, [r7, #20]
    			pitch = Handle_Data(RxData[3]);
 8001384:	7bfb      	ldrb	r3, [r7, #15]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff ff94 	bl	80012b4 <Handle_Data>
 800138c:	6138      	str	r0, [r7, #16]

    		}
    	}

    		if ((RxData[0] > 140))
 800138e:	7b3b      	ldrb	r3, [r7, #12]
 8001390:	2b8c      	cmp	r3, #140	@ 0x8c
 8001392:	d902      	bls.n	800139a <main+0xb6>
    		{
    		    led_on();
 8001394:	f000 f954 	bl	8001640 <led_on>
 8001398:	e001      	b.n	800139e <main+0xba>
    		} else {
    			led_off();
 800139a:	f000 f95d 	bl	8001658 <led_off>
    		}
    		MPU6050_Read_G();
 800139e:	f000 fce7 	bl	8001d70 <MPU6050_Read_G>
    		MPU_Read_A();
 80013a2:	f000 fd4b 	bl	8001e3c <MPU_Read_A>
    		Filter(Ax, Ay, Az, Gx, Gy, Gz);
 80013a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <main+0x140>)
 80013a8:	6818      	ldr	r0, [r3, #0]
 80013aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001428 <main+0x144>)
 80013ac:	6819      	ldr	r1, [r3, #0]
 80013ae:	4b1f      	ldr	r3, [pc, #124]	@ (800142c <main+0x148>)
 80013b0:	681c      	ldr	r4, [r3, #0]
 80013b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001430 <main+0x14c>)
 80013b4:	681d      	ldr	r5, [r3, #0]
 80013b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001434 <main+0x150>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a1f      	ldr	r2, [pc, #124]	@ (8001438 <main+0x154>)
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	9201      	str	r2, [sp, #4]
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	462b      	mov	r3, r5
 80013c4:	4622      	mov	r2, r4
 80013c6:	f000 fda3 	bl	8001f10 <Filter>

    	    vongDieuKhien(0.01, throttle, roll, pitch, yaw);
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	69f9      	ldr	r1, [r7, #28]
 80013d4:	4819      	ldr	r0, [pc, #100]	@ (800143c <main+0x158>)
 80013d6:	f001 f85b 	bl	8002490 <vongDieuKhien>
    	    Duty_PWM(1, m1);
 80013da:	4b19      	ldr	r3, [pc, #100]	@ (8001440 <main+0x15c>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	4619      	mov	r1, r3
 80013e0:	2001      	movs	r0, #1
 80013e2:	f7ff ff35 	bl	8001250 <Duty_PWM>
    	    Duty_PWM(2, m2);
 80013e6:	4b17      	ldr	r3, [pc, #92]	@ (8001444 <main+0x160>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	4619      	mov	r1, r3
 80013ec:	2002      	movs	r0, #2
 80013ee:	f7ff ff2f 	bl	8001250 <Duty_PWM>
    		Duty_PWM(3, m3);
 80013f2:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <main+0x164>)
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	4619      	mov	r1, r3
 80013f8:	2003      	movs	r0, #3
 80013fa:	f7ff ff29 	bl	8001250 <Duty_PWM>
    		Duty_PWM(4, m4);
 80013fe:	4b13      	ldr	r3, [pc, #76]	@ (800144c <main+0x168>)
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	4619      	mov	r1, r3
 8001404:	2004      	movs	r0, #4
 8001406:	f7ff ff23 	bl	8001250 <Duty_PWM>
    	if(isDataAvailable(2))
 800140a:	e78a      	b.n	8001322 <main+0x3e>
 800140c:	08002fd0 	.word	0x08002fd0
 8001410:	20000120 	.word	0x20000120
 8001414:	200000f4 	.word	0x200000f4
 8001418:	2000009c 	.word	0x2000009c
 800141c:	200000c8 	.word	0x200000c8
 8001420:	41200000 	.word	0x41200000
 8001424:	2000007c 	.word	0x2000007c
 8001428:	20000080 	.word	0x20000080
 800142c:	20000084 	.word	0x20000084
 8001430:	20000088 	.word	0x20000088
 8001434:	2000008c 	.word	0x2000008c
 8001438:	20000090 	.word	0x20000090
 800143c:	3c23d70a 	.word	0x3c23d70a
 8001440:	2000014c 	.word	0x2000014c
 8001444:	2000014e 	.word	0x2000014e
 8001448:	20000150 	.word	0x20000150
 800144c:	20000152 	.word	0x20000152

08001450 <CS_Select>:

/* ---------- nRF24 control pin helpers ---------- */
/* CSN = PA4 (active low), CE = PB0 */

/* Pull CSN pin low to select the nRF24 device */
void CS_Select(void)   { GPIOA->BRR  = GPIO_BRR_BR4; }    // CSN = 0  select nRF24
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
 8001454:	4b03      	ldr	r3, [pc, #12]	@ (8001464 <CS_Select+0x14>)
 8001456:	2210      	movs	r2, #16
 8001458:	615a      	str	r2, [r3, #20]
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40010800 	.word	0x40010800

08001468 <CS_UnSelect>:
void CS_UnSelect(void) { GPIOA->BSRR = GPIO_BSRR_BS4; }   // CSN = 1  deselect nRF24
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
 800146c:	4b03      	ldr	r3, [pc, #12]	@ (800147c <CS_UnSelect+0x14>)
 800146e:	2210      	movs	r2, #16
 8001470:	611a      	str	r2, [r3, #16]
 8001472:	bf00      	nop
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40010800 	.word	0x40010800

08001480 <CE_Enable>:
void CE_Enable(void)   { GPIOB->BSRR = GPIO_BSRR_BS0; }  // CE = 1  enable TX/RX
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
 8001484:	4b03      	ldr	r3, [pc, #12]	@ (8001494 <CE_Enable+0x14>)
 8001486:	2201      	movs	r2, #1
 8001488:	611a      	str	r2, [r3, #16]
 800148a:	bf00      	nop
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	40010c00 	.word	0x40010c00

08001498 <CE_Disable>:
void CE_Disable(void)  { GPIOB->BRR  = GPIO_BRR_BR0; }   // CE = 0  disable nRF24
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <CE_Disable+0x14>)
 800149e:	2201      	movs	r2, #1
 80014a0:	615a      	str	r2, [r3, #20]
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40010c00 	.word	0x40010c00

080014b0 <nrf24_WriteReg>:

/* ---------- nRF24 SPI helpers ---------- */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	460a      	mov	r2, r1
 80014ba:	71fb      	strb	r3, [r7, #7]
 80014bc:	4613      	mov	r3, r2
 80014be:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = W_REG(Reg);                            // Write register command
 80014c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c4:	f003 031f 	and.w	r3, r3, #31
 80014c8:	b25b      	sxtb	r3, r3
 80014ca:	f043 0320 	orr.w	r3, r3, #32
 80014ce:	b25b      	sxtb	r3, r3
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	73fb      	strb	r3, [r7, #15]
    CS_Select();                                         // Pull CSN LOW
 80014d4:	f7ff ffbc 	bl	8001450 <CS_Select>
    spi1_transmit(&cmd, 1);                              // Send command
 80014d8:	f107 030f 	add.w	r3, r7, #15
 80014dc:	2101      	movs	r1, #1
 80014de:	4618      	mov	r0, r3
 80014e0:	f001 f952 	bl	8002788 <spi1_transmit>
    spi1_transmit(&Data, 1);                             // Send data
 80014e4:	1dbb      	adds	r3, r7, #6
 80014e6:	2101      	movs	r1, #1
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 f94d 	bl	8002788 <spi1_transmit>
    CS_UnSelect();                                       // Pull CSN HIGH
 80014ee:	f7ff ffbb 	bl	8001468 <CS_UnSelect>
}
 80014f2:	bf00      	nop
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <nrf24_WriteRegMulti>:

void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *data, int size)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b086      	sub	sp, #24
 80014fe:	af00      	add	r7, sp, #0
 8001500:	4603      	mov	r3, r0
 8001502:	60b9      	str	r1, [r7, #8]
 8001504:	607a      	str	r2, [r7, #4]
 8001506:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd = W_REG(Reg);                            // Write multi-byte register command
 8001508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800150c:	f003 031f 	and.w	r3, r3, #31
 8001510:	b25b      	sxtb	r3, r3
 8001512:	f043 0320 	orr.w	r3, r3, #32
 8001516:	b25b      	sxtb	r3, r3
 8001518:	b2db      	uxtb	r3, r3
 800151a:	75fb      	strb	r3, [r7, #23]
    CS_Select();                                         // Pull CSN LOW
 800151c:	f7ff ff98 	bl	8001450 <CS_Select>
    spi1_transmit(&cmd, 1);                              // Send command
 8001520:	f107 0317 	add.w	r3, r7, #23
 8001524:	2101      	movs	r1, #1
 8001526:	4618      	mov	r0, r3
 8001528:	f001 f92e 	bl	8002788 <spi1_transmit>
    spi1_transmit(data, size);                           // Send data buffer
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4619      	mov	r1, r3
 8001530:	68b8      	ldr	r0, [r7, #8]
 8001532:	f001 f929 	bl	8002788 <spi1_transmit>
    CS_UnSelect();                                       // Pull CSN HIGH
 8001536:	f7ff ff97 	bl	8001468 <CS_UnSelect>
}
 800153a:	bf00      	nop
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <nrf24_ReadReg>:

uint8_t nrf24_ReadReg(uint8_t Reg)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b084      	sub	sp, #16
 8001546:	af00      	add	r7, sp, #0
 8001548:	4603      	mov	r3, r0
 800154a:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = R_REG(Reg);                            // Read register command
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	f003 031f 	and.w	r3, r3, #31
 8001552:	b2db      	uxtb	r3, r3
 8001554:	73fb      	strb	r3, [r7, #15]
    uint8_t val = 0;                                     // Return value
 8001556:	2300      	movs	r3, #0
 8001558:	73bb      	strb	r3, [r7, #14]
    CS_Select();                                         // Pull CSN LOW
 800155a:	f7ff ff79 	bl	8001450 <CS_Select>
    spi1_transmit(&cmd, 1);                              // Send command
 800155e:	f107 030f 	add.w	r3, r7, #15
 8001562:	2101      	movs	r1, #1
 8001564:	4618      	mov	r0, r3
 8001566:	f001 f90f 	bl	8002788 <spi1_transmit>
    spi1_receive(&val, 1);                               // Read data
 800156a:	f107 030e 	add.w	r3, r7, #14
 800156e:	2101      	movs	r1, #1
 8001570:	4618      	mov	r0, r3
 8001572:	f001 f943 	bl	80027fc <spi1_receive>
    CS_UnSelect();                                       // Pull CSN HIGH
 8001576:	f7ff ff77 	bl	8001468 <CS_UnSelect>
    return val;                                          // Return result
 800157a:	7bbb      	ldrb	r3, [r7, #14]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <nrfsendCmd>:
    spi1_receive(data, size);                            // Read data buffer
    CS_UnSelect();                                       // Pull CSN HIGH
}

void nrfsendCmd(uint8_t cmd)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
    CS_Select();                                         // Pull CSN LOW
 800158e:	f7ff ff5f 	bl	8001450 <CS_Select>
    spi1_transmit(&cmd, 1);                              // Send single command
 8001592:	1dfb      	adds	r3, r7, #7
 8001594:	2101      	movs	r1, #1
 8001596:	4618      	mov	r0, r3
 8001598:	f001 f8f6 	bl	8002788 <spi1_transmit>
    CS_UnSelect();                                       // Pull CSN HIGH
 800159c:	f7ff ff64 	bl	8001468 <CS_UnSelect>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <ncs_cs_init>:

/* ---------- GPIO init for CSN/CE and LED ---------- */
void ncs_cs_init(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN |                  // Enable GPIOA clock
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <ncs_cs_init+0x54>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <ncs_cs_init+0x54>)
 80015b2:	f043 030c 	orr.w	r3, r3, #12
 80015b6:	6193      	str	r3, [r2, #24]
                    RCC_APB2ENR_IOPBEN;                  // Enable GPIOB clock

    /* PA4: CSN output push-pull (50MHz) */
    GPIOA->CRL &= ~(GPIO_CRL_MODE4_Msk | GPIO_CRL_CNF4_Msk);
 80015b8:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <ncs_cs_init+0x58>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a10      	ldr	r2, [pc, #64]	@ (8001600 <ncs_cs_init+0x58>)
 80015be:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80015c2:	6013      	str	r3, [r2, #0]
    GPIOA->CRL |=  (GPIO_CRL_MODE4_1 | GPIO_CRL_MODE4_0); // Output 50MHz, Push-Pull
 80015c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001600 <ncs_cs_init+0x58>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001600 <ncs_cs_init+0x58>)
 80015ca:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 80015ce:	6013      	str	r3, [r2, #0]

    /* PB0: CE output push-pull (50MHz) */
    GPIOB->CRL &= ~(GPIO_CRL_MODE0_Msk | GPIO_CRL_CNF0_Msk);
 80015d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <ncs_cs_init+0x5c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001604 <ncs_cs_init+0x5c>)
 80015d6:	f023 030f 	bic.w	r3, r3, #15
 80015da:	6013      	str	r3, [r2, #0]
    GPIOB->CRL |=  (GPIO_CRL_MODE0_1 | GPIO_CRL_MODE0_0); // Output 50MHz, Push-Pull
 80015dc:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <ncs_cs_init+0x5c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <ncs_cs_init+0x5c>)
 80015e2:	f043 0303 	orr.w	r3, r3, #3
 80015e6:	6013      	str	r3, [r2, #0]

    /* Default safe states */
    GPIOA->BSRR = GPIO_BSRR_BS4;                          // CSN = HIGH (idle)
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <ncs_cs_init+0x58>)
 80015ea:	2210      	movs	r2, #16
 80015ec:	611a      	str	r2, [r3, #16]
    GPIOB->BRR  = GPIO_BRR_BR0;                           // CE = LOW (disable)
 80015ee:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <ncs_cs_init+0x5c>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	615a      	str	r2, [r3, #20]
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr
 80015fc:	40021000 	.word	0x40021000
 8001600:	40010800 	.word	0x40010800
 8001604:	40010c00 	.word	0x40010c00

08001608 <led_init>:

/* ---------- LED PC13 ---------- */
void led_init(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;                   // Enable GPIOC clock
 800160c:	4b0a      	ldr	r3, [pc, #40]	@ (8001638 <led_init+0x30>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	4a09      	ldr	r2, [pc, #36]	@ (8001638 <led_init+0x30>)
 8001612:	f043 0310 	orr.w	r3, r3, #16
 8001616:	6193      	str	r3, [r2, #24]
    GPIOC->CRH &= ~(GPIO_CRH_MODE13_Msk | GPIO_CRH_CNF13_Msk);
 8001618:	4b08      	ldr	r3, [pc, #32]	@ (800163c <led_init+0x34>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	4a07      	ldr	r2, [pc, #28]	@ (800163c <led_init+0x34>)
 800161e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001622:	6053      	str	r3, [r2, #4]
    GPIOC->CRH |=  GPIO_CRH_MODE13_1;                     // Output 2MHz
 8001624:	4b05      	ldr	r3, [pc, #20]	@ (800163c <led_init+0x34>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	4a04      	ldr	r2, [pc, #16]	@ (800163c <led_init+0x34>)
 800162a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800162e:	6053      	str	r3, [r2, #4]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	40021000 	.word	0x40021000
 800163c:	40011000 	.word	0x40011000

08001640 <led_on>:

void led_on()
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
	GPIOC->BRR = GPIO_BRR_BR13;                            // PC13 = 0  LED ON
 8001644:	4b03      	ldr	r3, [pc, #12]	@ (8001654 <led_on+0x14>)
 8001646:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800164a:	615a      	str	r2, [r3, #20]
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr
 8001654:	40011000 	.word	0x40011000

08001658 <led_off>:

void led_off()
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
	GPIOC->BSRR = GPIO_BSRR_BS13;                          // PC13 = 1  LED OFF
 800165c:	4b03      	ldr	r3, [pc, #12]	@ (800166c <led_off+0x14>)
 800165e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001662:	611a      	str	r2, [r3, #16]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	40011000 	.word	0x40011000

08001670 <nrf24_reset>:
}


/* ---------- reset / default setup ---------- */
void nrf24_reset(uint8_t REG)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
    if (REG == STATUS)
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	2b07      	cmp	r3, #7
 800167e:	d104      	bne.n	800168a <nrf24_reset+0x1a>
    {
        nrf24_WriteReg(STATUS, 0x70);                     // Clear all IRQ flags
 8001680:	2170      	movs	r1, #112	@ 0x70
 8001682:	2007      	movs	r0, #7
 8001684:	f7ff ff14 	bl	80014b0 <nrf24_WriteReg>

        nrf24_WriteReg(FIFO_STATUS, 0x11);                 // Reset FIFO
        nrf24_WriteReg(DYNPD, 0);                          // Disable dynamic payload
        nrf24_WriteReg(FEATURE, 0);                        // Disable features
    }
}
 8001688:	e090      	b.n	80017ac <nrf24_reset+0x13c>
    else if (REG == FIFO_STATUS)
 800168a:	79fb      	ldrb	r3, [r7, #7]
 800168c:	2b17      	cmp	r3, #23
 800168e:	d104      	bne.n	800169a <nrf24_reset+0x2a>
        nrf24_WriteReg(FIFO_STATUS, 0x11);                // Reset TX/RX FIFO
 8001690:	2111      	movs	r1, #17
 8001692:	2017      	movs	r0, #23
 8001694:	f7ff ff0c 	bl	80014b0 <nrf24_WriteReg>
}
 8001698:	e088      	b.n	80017ac <nrf24_reset+0x13c>
        nrf24_WriteReg(CONFIG, 0x08);                     // CRC enable, PWR_DOWN
 800169a:	2108      	movs	r1, #8
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff ff07 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(EN_AA, 0x3F);                      // Enable Auto-ACK
 80016a2:	213f      	movs	r1, #63	@ 0x3f
 80016a4:	2001      	movs	r0, #1
 80016a6:	f7ff ff03 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(EN_RXADDR, 0x03);                  // Enable pipe 0 & 1
 80016aa:	2103      	movs	r1, #3
 80016ac:	2002      	movs	r0, #2
 80016ae:	f7ff feff 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(SETUP_AW, 0x03);                   // Address width = 5 bytes
 80016b2:	2103      	movs	r1, #3
 80016b4:	2003      	movs	r0, #3
 80016b6:	f7ff fefb 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(SETUP_RETR, 0x03);                 // Auto retransmit setup
 80016ba:	2103      	movs	r1, #3
 80016bc:	2004      	movs	r0, #4
 80016be:	f7ff fef7 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RF_CH, 0x02);                      // RF channel setup
 80016c2:	2102      	movs	r1, #2
 80016c4:	2005      	movs	r0, #5
 80016c6:	f7ff fef3 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RF_SETUP, 0x0E);                   // 2Mbps, 0dBm
 80016ca:	210e      	movs	r1, #14
 80016cc:	2006      	movs	r0, #6
 80016ce:	f7ff feef 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(STATUS, 0x70);                     // Clear IRQ flags
 80016d2:	2170      	movs	r1, #112	@ 0x70
 80016d4:	2007      	movs	r0, #7
 80016d6:	f7ff feeb 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(OBSERVE_TX, 0x00);                 // Reset TX observe register
 80016da:	2100      	movs	r1, #0
 80016dc:	2008      	movs	r0, #8
 80016de:	f7ff fee7 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(CD, 0x00);                         // Clear carrier detect
 80016e2:	2100      	movs	r1, #0
 80016e4:	2009      	movs	r0, #9
 80016e6:	f7ff fee3 	bl	80014b0 <nrf24_WriteReg>
        uint8_t rx0[5] = {0xE7,0xE7,0xE7,0xE7,0xE7};
 80016ea:	4a32      	ldr	r2, [pc, #200]	@ (80017b4 <nrf24_reset+0x144>)
 80016ec:	f107 0318 	add.w	r3, r7, #24
 80016f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016f4:	6018      	str	r0, [r3, #0]
 80016f6:	3304      	adds	r3, #4
 80016f8:	7019      	strb	r1, [r3, #0]
        nrf24_WriteRegMulti(RX_ADDR_P0, rx0, 5);           // Set RX pipe 0 address
 80016fa:	f107 0318 	add.w	r3, r7, #24
 80016fe:	2205      	movs	r2, #5
 8001700:	4619      	mov	r1, r3
 8001702:	200a      	movs	r0, #10
 8001704:	f7ff fef9 	bl	80014fa <nrf24_WriteRegMulti>
        uint8_t rx1[5] = {0xC2,0xC2,0xC2,0xC2,0xC2};
 8001708:	4a2b      	ldr	r2, [pc, #172]	@ (80017b8 <nrf24_reset+0x148>)
 800170a:	f107 0310 	add.w	r3, r7, #16
 800170e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001712:	6018      	str	r0, [r3, #0]
 8001714:	3304      	adds	r3, #4
 8001716:	7019      	strb	r1, [r3, #0]
        nrf24_WriteRegMulti(RX_ADDR_P1, rx1, 5);           // Set RX pipe 1 address
 8001718:	f107 0310 	add.w	r3, r7, #16
 800171c:	2205      	movs	r2, #5
 800171e:	4619      	mov	r1, r3
 8001720:	200b      	movs	r0, #11
 8001722:	f7ff feea 	bl	80014fa <nrf24_WriteRegMulti>
        nrf24_WriteReg(RX_ADDR_P2, 0xC3);                  // Set RX pipe 2 LSB
 8001726:	21c3      	movs	r1, #195	@ 0xc3
 8001728:	200c      	movs	r0, #12
 800172a:	f7ff fec1 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_ADDR_P3, 0xC4);
 800172e:	21c4      	movs	r1, #196	@ 0xc4
 8001730:	200d      	movs	r0, #13
 8001732:	f7ff febd 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_ADDR_P4, 0xC5);
 8001736:	21c5      	movs	r1, #197	@ 0xc5
 8001738:	200e      	movs	r0, #14
 800173a:	f7ff feb9 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_ADDR_P5, 0xC6);
 800173e:	21c6      	movs	r1, #198	@ 0xc6
 8001740:	200f      	movs	r0, #15
 8001742:	f7ff feb5 	bl	80014b0 <nrf24_WriteReg>
        uint8_t tx0[5] = {0xE7,0xE7,0xE7,0xE7,0xE7};
 8001746:	4a1b      	ldr	r2, [pc, #108]	@ (80017b4 <nrf24_reset+0x144>)
 8001748:	f107 0308 	add.w	r3, r7, #8
 800174c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001750:	6018      	str	r0, [r3, #0]
 8001752:	3304      	adds	r3, #4
 8001754:	7019      	strb	r1, [r3, #0]
        nrf24_WriteRegMulti(TX_ADDR, tx0, 5);              // Set TX address
 8001756:	f107 0308 	add.w	r3, r7, #8
 800175a:	2205      	movs	r2, #5
 800175c:	4619      	mov	r1, r3
 800175e:	2010      	movs	r0, #16
 8001760:	f7ff fecb 	bl	80014fa <nrf24_WriteRegMulti>
        nrf24_WriteReg(RX_PW_P0, 2);                       // Payload width pipe 0 = 2 bytes
 8001764:	2102      	movs	r1, #2
 8001766:	2011      	movs	r0, #17
 8001768:	f7ff fea2 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_PW_P1, 0);
 800176c:	2100      	movs	r1, #0
 800176e:	2012      	movs	r0, #18
 8001770:	f7ff fe9e 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_PW_P2, 0);
 8001774:	2100      	movs	r1, #0
 8001776:	2013      	movs	r0, #19
 8001778:	f7ff fe9a 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_PW_P3, 0);
 800177c:	2100      	movs	r1, #0
 800177e:	2014      	movs	r0, #20
 8001780:	f7ff fe96 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_PW_P4, 0);
 8001784:	2100      	movs	r1, #0
 8001786:	2015      	movs	r0, #21
 8001788:	f7ff fe92 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(RX_PW_P5, 0);
 800178c:	2100      	movs	r1, #0
 800178e:	2016      	movs	r0, #22
 8001790:	f7ff fe8e 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(FIFO_STATUS, 0x11);                 // Reset FIFO
 8001794:	2111      	movs	r1, #17
 8001796:	2017      	movs	r0, #23
 8001798:	f7ff fe8a 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(DYNPD, 0);                          // Disable dynamic payload
 800179c:	2100      	movs	r1, #0
 800179e:	201c      	movs	r0, #28
 80017a0:	f7ff fe86 	bl	80014b0 <nrf24_WriteReg>
        nrf24_WriteReg(FEATURE, 0);                        // Disable features
 80017a4:	2100      	movs	r1, #0
 80017a6:	201d      	movs	r0, #29
 80017a8:	f7ff fe82 	bl	80014b0 <nrf24_WriteReg>
}
 80017ac:	bf00      	nop
 80017ae:	3720      	adds	r7, #32
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	08002fd8 	.word	0x08002fd8
 80017b8:	08002fe0 	.word	0x08002fe0

080017bc <NRF24_Init>:


/* ---------- init ---------- */
void NRF24_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
    spi_init();                                         // Initialize SPI1
 80017c0:	f000 ffa4 	bl	800270c <spi_init>
    ncs_cs_init();                                      // Initialize CSN, CE pins
 80017c4:	f7ff fef0 	bl	80015a8 <ncs_cs_init>

    CE_Disable();                                       // CE LOW  disable radio
 80017c8:	f7ff fe66 	bl	8001498 <CE_Disable>
    nrf24_reset(0);                                     // Reset all registers
 80017cc:	2000      	movs	r0, #0
 80017ce:	f7ff ff4f 	bl	8001670 <nrf24_reset>

    /* minimal default config */
    nrf24_WriteReg(CONFIG, 0x00);                       // PWR_DOWN, PRIM_RX = 0 (TX mode)
 80017d2:	2100      	movs	r1, #0
 80017d4:	2000      	movs	r0, #0
 80017d6:	f7ff fe6b 	bl	80014b0 <nrf24_WriteReg>
    nrf24_WriteReg(EN_AA, 0x00);                        // Disable Auto ACK
 80017da:	2100      	movs	r1, #0
 80017dc:	2001      	movs	r0, #1
 80017de:	f7ff fe67 	bl	80014b0 <nrf24_WriteReg>
    nrf24_WriteReg(EN_RXADDR, 0x00);                    // Disable RX pipes
 80017e2:	2100      	movs	r1, #0
 80017e4:	2002      	movs	r0, #2
 80017e6:	f7ff fe63 	bl	80014b0 <nrf24_WriteReg>
    nrf24_WriteReg(SETUP_AW, 0x03);                     // 5-byte address width
 80017ea:	2103      	movs	r1, #3
 80017ec:	2003      	movs	r0, #3
 80017ee:	f7ff fe5f 	bl	80014b0 <nrf24_WriteReg>
    nrf24_WriteReg(SETUP_RETR, 0x00);                   // Disable retransmission
 80017f2:	2100      	movs	r1, #0
 80017f4:	2004      	movs	r0, #4
 80017f6:	f7ff fe5b 	bl	80014b0 <nrf24_WriteReg>
    nrf24_WriteReg(RF_CH, 0x00);                        // RF channel = 0
 80017fa:	2100      	movs	r1, #0
 80017fc:	2005      	movs	r0, #5
 80017fe:	f7ff fe57 	bl	80014b0 <nrf24_WriteReg>
    nrf24_WriteReg(RF_SETUP, 0x0E);                     // 2Mbps, 0dBm
 8001802:	210e      	movs	r1, #14
 8001804:	2006      	movs	r0, #6
 8001806:	f7ff fe53 	bl	80014b0 <nrf24_WriteReg>

    /* Keep CE LOW, only enable when entering RX or TX mode */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}

0800180e <NRF24_RxMode>:

/* ---------- set RX mode ---------- */
void NRF24_RxMode(uint8_t *Address, uint8_t channel)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b084      	sub	sp, #16
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	460b      	mov	r3, r1
 8001818:	70fb      	strb	r3, [r7, #3]
    CE_Disable();                                       // Disable CE before configuration
 800181a:	f7ff fe3d 	bl	8001498 <CE_Disable>

    nrf24_reset(STATUS);                                // Clear IRQ flags
 800181e:	2007      	movs	r0, #7
 8001820:	f7ff ff26 	bl	8001670 <nrf24_reset>

    nrf24_WriteReg(RF_CH, channel);                     // Set RF channel
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	4619      	mov	r1, r3
 8001828:	2005      	movs	r0, #5
 800182a:	f7ff fe41 	bl	80014b0 <nrf24_WriteReg>

    uint8_t en_rxaddr = nrf24_ReadReg(EN_RXADDR);       // Read enabled RX pipes
 800182e:	2002      	movs	r0, #2
 8001830:	f7ff fe87 	bl	8001542 <nrf24_ReadReg>
 8001834:	4603      	mov	r3, r0
 8001836:	73fb      	strb	r3, [r7, #15]
    en_rxaddr |= (1 << 2);                              // Enable pipe 2
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	f043 0304 	orr.w	r3, r3, #4
 800183e:	73fb      	strb	r3, [r7, #15]
    nrf24_WriteReg(EN_RXADDR, en_rxaddr);               // Write back
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	4619      	mov	r1, r3
 8001844:	2002      	movs	r0, #2
 8001846:	f7ff fe33 	bl	80014b0 <nrf24_WriteReg>

    /* Pipe 2 shares the 4 MSB bytes with Pipe 1 */
    nrf24_WriteRegMulti(RX_ADDR_P1, Address, 5);        // Write pipe 1 address
 800184a:	2205      	movs	r2, #5
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	200b      	movs	r0, #11
 8001850:	f7ff fe53 	bl	80014fa <nrf24_WriteRegMulti>
    nrf24_WriteReg(RX_ADDR_P2, 0xEE);                   // Write LSB for pipe 2 address
 8001854:	21ee      	movs	r1, #238	@ 0xee
 8001856:	200c      	movs	r0, #12
 8001858:	f7ff fe2a 	bl	80014b0 <nrf24_WriteReg>

    nrf24_WriteReg(RX_PW_P2, 1);                        // Payload width pipe 2 = 1 byte
 800185c:	2101      	movs	r1, #1
 800185e:	2013      	movs	r0, #19
 8001860:	f7ff fe26 	bl	80014b0 <nrf24_WriteReg>

    uint8_t config = nrf24_ReadReg(CONFIG);             // Read CONFIG register
 8001864:	2000      	movs	r0, #0
 8001866:	f7ff fe6c 	bl	8001542 <nrf24_ReadReg>
 800186a:	4603      	mov	r3, r0
 800186c:	73bb      	strb	r3, [r7, #14]
    config |= (1 << 1) | (1 << 0);                      // Set PWR_UP + PRIM_RX bits
 800186e:	7bbb      	ldrb	r3, [r7, #14]
 8001870:	f043 0303 	orr.w	r3, r3, #3
 8001874:	73bb      	strb	r3, [r7, #14]
    nrf24_WriteReg(CONFIG, config);                     // Write CONFIG register
 8001876:	7bbb      	ldrb	r3, [r7, #14]
 8001878:	4619      	mov	r1, r3
 800187a:	2000      	movs	r0, #0
 800187c:	f7ff fe18 	bl	80014b0 <nrf24_WriteReg>

    CE_Enable();                                        // Enable RX mode
 8001880:	f7ff fdfe 	bl	8001480 <CE_Enable>
}
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <isDataAvailable>:

/* ---------- check data available ---------- */
uint8_t isDataAvailable(int pipenum)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
    uint8_t status = nrf24_ReadReg(STATUS);             // Read STATUS register
 8001894:	2007      	movs	r0, #7
 8001896:	f7ff fe54 	bl	8001542 <nrf24_ReadReg>
 800189a:	4603      	mov	r3, r0
 800189c:	73fb      	strb	r3, [r7, #15]

    if ((status & (1 << 6)))                            // RX_DR bit = 1  data available
 800189e:	7bfb      	ldrb	r3, [r7, #15]
 80018a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <isDataAvailable+0x28>
    {
        nrf24_WriteReg(STATUS, (1 << 6));               // Clear RX_DR flag
 80018a8:	2140      	movs	r1, #64	@ 0x40
 80018aa:	2007      	movs	r0, #7
 80018ac:	f7ff fe00 	bl	80014b0 <nrf24_WriteReg>
        return 1;                                       // Data exists
 80018b0:	2301      	movs	r3, #1
 80018b2:	e000      	b.n	80018b6 <isDataAvailable+0x2a>
    }

    return 0;                                           // No data
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <NRF24_Receive>:

/* ---------- receive data ---------- */
void NRF24_Receive(uint8_t *data, uint8_t size)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b084      	sub	sp, #16
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
 80018c6:	460b      	mov	r3, r1
 80018c8:	70fb      	strb	r3, [r7, #3]
    uint8_t cmdtosend = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	73fb      	strb	r3, [r7, #15]

    CS_Select();                                        // Pull CSN LOW
 80018ce:	f7ff fdbf 	bl	8001450 <CS_Select>
    cmdtosend = R_RX_PAYLOAD;                            // Read RX payload command
 80018d2:	2361      	movs	r3, #97	@ 0x61
 80018d4:	73fb      	strb	r3, [r7, #15]
    spi1_transmit(&cmdtosend, 1);                       // Send command
 80018d6:	f107 030f 	add.w	r3, r7, #15
 80018da:	2101      	movs	r1, #1
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 ff53 	bl	8002788 <spi1_transmit>
    spi1_receive(data, size);                           // Read payload data
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	4619      	mov	r1, r3
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 ff88 	bl	80027fc <spi1_receive>
    CS_UnSelect();                                      // Pull CSN HIGH
 80018ec:	f7ff fdbc 	bl	8001468 <CS_UnSelect>


    cmdtosend = FLUSH_RX;                               // Flush RX FIFO command
 80018f0:	23e2      	movs	r3, #226	@ 0xe2
 80018f2:	73fb      	strb	r3, [r7, #15]
    nrfsendCmd(cmdtosend);                              // Send command
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fe44 	bl	8001584 <nrfsendCmd>
}
 80018fc:	bf00      	nop
 80018fe:	3710      	adds	r7, #16
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <i2c_init>:

#include "i2c/i2c.h"

void i2c_init(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
    /* Enable clocks for GPIOB, Alternate Function IO, and I2C1 */
    RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN;
 8001908:	4b1e      	ldr	r3, [pc, #120]	@ (8001984 <i2c_init+0x80>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	4a1d      	ldr	r2, [pc, #116]	@ (8001984 <i2c_init+0x80>)
 800190e:	f043 0309 	orr.w	r3, r3, #9
 8001912:	6193      	str	r3, [r2, #24]
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8001914:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <i2c_init+0x80>)
 8001916:	69db      	ldr	r3, [r3, #28]
 8001918:	4a1a      	ldr	r2, [pc, #104]	@ (8001984 <i2c_init+0x80>)
 800191a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800191e:	61d3      	str	r3, [r2, #28]

    /* PB6=SCL, PB7=SDA configuration: Alternate Function Open-Drain, 50MHz */
    GPIOB->CRL &= ~((0xF << 24) | (0xF << 28)); // Clear bits for PB6 and PB7
 8001920:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <i2c_init+0x84>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a18      	ldr	r2, [pc, #96]	@ (8001988 <i2c_init+0x84>)
 8001926:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800192a:	6013      	str	r3, [r2, #0]

    /* PB6: CNF=11 (AF OD), MODE=11 (Output 50MHz) */
    GPIOB->CRL |= (0b11 << 24) | (0b11 << 26);
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <i2c_init+0x84>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a15      	ldr	r2, [pc, #84]	@ (8001988 <i2c_init+0x84>)
 8001932:	f043 6370 	orr.w	r3, r3, #251658240	@ 0xf000000
 8001936:	6013      	str	r3, [r2, #0]

    /* PB7: CNF=11 (AF OD), MODE=11 (Output 50MHz) */
    GPIOB->CRL |= (0b11 << 28) | (0b11 << 30);
 8001938:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <i2c_init+0x84>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a12      	ldr	r2, [pc, #72]	@ (8001988 <i2c_init+0x84>)
 800193e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8001942:	6013      	str	r3, [r2, #0]

    /* Reset I2C peripheral */
    I2C1->CR1 = I2C_CR1_SWRST;
 8001944:	4b11      	ldr	r3, [pc, #68]	@ (800198c <i2c_init+0x88>)
 8001946:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800194a:	601a      	str	r2, [r3, #0]

    I2C1->CR1 = 0;             // Exit reset state
 800194c:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <i2c_init+0x88>)
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]

    /* Configure I2C Speed */
    I2C1->CR2 = 8;             // APB1 clock frequency = 8MHz
 8001952:	4b0e      	ldr	r3, [pc, #56]	@ (800198c <i2c_init+0x88>)
 8001954:	2208      	movs	r2, #8
 8001956:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 40;            // 100kHz standard mode (CCR = PCLK / (2 * 100000))
 8001958:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <i2c_init+0x88>)
 800195a:	2228      	movs	r2, #40	@ 0x28
 800195c:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 9;           // Maximum rise time (8MHz * 1us + 1)
 800195e:	4b0b      	ldr	r3, [pc, #44]	@ (800198c <i2c_init+0x88>)
 8001960:	2209      	movs	r2, #9
 8001962:	621a      	str	r2, [r3, #32]

    /* Enable Acknowledgement and Peripheral */
    I2C1->CR1 |= I2C_CR1_ACK;
 8001964:	4b09      	ldr	r3, [pc, #36]	@ (800198c <i2c_init+0x88>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a08      	ldr	r2, [pc, #32]	@ (800198c <i2c_init+0x88>)
 800196a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800196e:	6013      	str	r3, [r2, #0]
    I2C1->CR1 |= I2C_CR1_PE;
 8001970:	4b06      	ldr	r3, [pc, #24]	@ (800198c <i2c_init+0x88>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a05      	ldr	r2, [pc, #20]	@ (800198c <i2c_init+0x88>)
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr
 8001984:	40021000 	.word	0x40021000
 8001988:	40010c00 	.word	0x40010c00
 800198c:	40005400 	.word	0x40005400

08001990 <i2c_WriteByte>:

I2C_Status i2c_WriteByte(uint8_t dev, uint8_t reg, uint8_t data)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
 800199a:	460b      	mov	r3, r1
 800199c:	71bb      	strb	r3, [r7, #6]
 800199e:	4613      	mov	r3, r2
 80019a0:	717b      	strb	r3, [r7, #5]
    uint32_t timeout;

    /* Wait while the bus is busy */
    timeout = I2C_TIMEOUT;
 80019a2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80019a6:	60fb      	str	r3, [r7, #12]
    while (I2C1->SR2 & I2C_SR2_BUSY)
 80019a8:	bf00      	nop
 80019aa:	4b43      	ldr	r3, [pc, #268]	@ (8001ab8 <i2c_WriteByte+0x128>)
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d1f9      	bne.n	80019aa <i2c_WriteByte+0x1a>
    {
        //if (--timeout == 0) return I2C_ERR_BUSY;
    }

    /* Generate START condition */
    I2C1->CR1 |= I2C_CR1_START;
 80019b6:	4b40      	ldr	r3, [pc, #256]	@ (8001ab8 <i2c_WriteByte+0x128>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a3f      	ldr	r2, [pc, #252]	@ (8001ab8 <i2c_WriteByte+0x128>)
 80019bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c0:	6013      	str	r3, [r2, #0]
    timeout = I2C_TIMEOUT;
 80019c2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80019c6:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_SB)) // Wait for Start Bit (SB) flag
 80019c8:	e007      	b.n	80019da <i2c_WriteByte+0x4a>
    {
        if (--timeout == 0) return I2C_ERR_TIMEOUT;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <i2c_WriteByte+0x4a>
 80019d6:	2302      	movs	r3, #2
 80019d8:	e068      	b.n	8001aac <i2c_WriteByte+0x11c>
    while (!(I2C1->SR1 & I2C_SR1_SB)) // Wait for Start Bit (SB) flag
 80019da:	4b37      	ldr	r3, [pc, #220]	@ (8001ab8 <i2c_WriteByte+0x128>)
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f1      	beq.n	80019ca <i2c_WriteByte+0x3a>
    }

    /* Send device address with Write bit (0) */
    I2C1->DR = (dev << 1);
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	4a33      	ldr	r2, [pc, #204]	@ (8001ab8 <i2c_WriteByte+0x128>)
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	6113      	str	r3, [r2, #16]
    timeout = I2C_TIMEOUT;
 80019ee:	f242 7310 	movw	r3, #10000	@ 0x2710
 80019f2:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_ADDR)) // Wait for Address matched (ADDR) flag
 80019f4:	e00f      	b.n	8001a16 <i2c_WriteByte+0x86>
    {
        if (I2C1->SR1 & I2C_SR1_AF) return I2C_ERR_NACK; // Check for Acknowledge Failure
 80019f6:	4b30      	ldr	r3, [pc, #192]	@ (8001ab8 <i2c_WriteByte+0x128>)
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <i2c_WriteByte+0x76>
 8001a02:	2303      	movs	r3, #3
 8001a04:	e052      	b.n	8001aac <i2c_WriteByte+0x11c>
        if (--timeout == 0) return I2C_ERR_TIMEOUT;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <i2c_WriteByte+0x86>
 8001a12:	2302      	movs	r3, #2
 8001a14:	e04a      	b.n	8001aac <i2c_WriteByte+0x11c>
    while (!(I2C1->SR1 & I2C_SR1_ADDR)) // Wait for Address matched (ADDR) flag
 8001a16:	4b28      	ldr	r3, [pc, #160]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0e9      	beq.n	80019f6 <i2c_WriteByte+0x66>
    }
    (void)I2C1->SR2; // Clear ADDR flag by reading SR2
 8001a22:	4b25      	ldr	r3, [pc, #148]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001a24:	699b      	ldr	r3, [r3, #24]

    /* Send internal register address */
    timeout = I2C_TIMEOUT;
 8001a26:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001a2a:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_TXE)) // Wait for TX buffer empty
 8001a2c:	e007      	b.n	8001a3e <i2c_WriteByte+0xae>
    {
        if (--timeout == 0) return I2C_ERR_TIMEOUT;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	3b01      	subs	r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <i2c_WriteByte+0xae>
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	e036      	b.n	8001aac <i2c_WriteByte+0x11c>
    while (!(I2C1->SR1 & I2C_SR1_TXE)) // Wait for TX buffer empty
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f1      	beq.n	8001a2e <i2c_WriteByte+0x9e>
    }
    I2C1->DR = reg;
 8001a4a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001a4c:	79bb      	ldrb	r3, [r7, #6]
 8001a4e:	6113      	str	r3, [r2, #16]

    /* Wait for Byte Transfer Finished (BTF) */
    timeout = I2C_TIMEOUT;
 8001a50:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001a54:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_BTF))
 8001a56:	e007      	b.n	8001a68 <i2c_WriteByte+0xd8>
    {
        if (--timeout == 0) return I2C_ERR_TIMEOUT;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d101      	bne.n	8001a68 <i2c_WriteByte+0xd8>
 8001a64:	2302      	movs	r3, #2
 8001a66:	e021      	b.n	8001aac <i2c_WriteByte+0x11c>
    while (!(I2C1->SR1 & I2C_SR1_BTF))
 8001a68:	4b13      	ldr	r3, [pc, #76]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001a6a:	695b      	ldr	r3, [r3, #20]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f1      	beq.n	8001a58 <i2c_WriteByte+0xc8>
    }

    /* Send the data byte */
    I2C1->DR = data;
 8001a74:	4a10      	ldr	r2, [pc, #64]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001a76:	797b      	ldrb	r3, [r7, #5]
 8001a78:	6113      	str	r3, [r2, #16]

    /* Wait for completion of data transmission */
    timeout = I2C_TIMEOUT;
 8001a7a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001a7e:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_BTF))
 8001a80:	e007      	b.n	8001a92 <i2c_WriteByte+0x102>
    {
        if (--timeout == 0) return I2C_ERR_TIMEOUT;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	3b01      	subs	r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <i2c_WriteByte+0x102>
 8001a8e:	2302      	movs	r3, #2
 8001a90:	e00c      	b.n	8001aac <i2c_WriteByte+0x11c>
    while (!(I2C1->SR1 & I2C_SR1_BTF))
 8001a92:	4b09      	ldr	r3, [pc, #36]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d0f1      	beq.n	8001a82 <i2c_WriteByte+0xf2>
    }

    /* Generate STOP condition */
    I2C1->CR1 |= I2C_CR1_STOP;
 8001a9e:	4b06      	ldr	r3, [pc, #24]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a05      	ldr	r2, [pc, #20]	@ (8001ab8 <i2c_WriteByte+0x128>)
 8001aa4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aa8:	6013      	str	r3, [r2, #0]

    return I2C_OK;
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	40005400 	.word	0x40005400

08001abc <i2c_ReadMulti>:


I2C_Status i2c_ReadMulti(uint8_t dev, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	71fb      	strb	r3, [r7, #7]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	71bb      	strb	r3, [r7, #6]
 8001acc:	4613      	mov	r3, r2
 8001ace:	717b      	strb	r3, [r7, #5]
    uint32_t timeout;

    if (len == 0)
 8001ad0:	797b      	ldrb	r3, [r7, #5]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <i2c_ReadMulti+0x1e>
    {
        return I2C_ERR_TIMEOUT;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e11d      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    }

    /* Wait while the bus is busy */
    timeout = I2C_TIMEOUT;
 8001ada:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001ade:	60fb      	str	r3, [r7, #12]
    while (I2C1->SR2 & I2C_SR2_BUSY)
 8001ae0:	e007      	b.n	8001af2 <i2c_ReadMulti+0x36>
    {
        if (--timeout == 0)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	3b01      	subs	r3, #1
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <i2c_ReadMulti+0x36>
        {
            return I2C_ERR_BUSY;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e111      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (I2C1->SR2 & I2C_SR2_BUSY)
 8001af2:	4b8b      	ldr	r3, [pc, #556]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f1      	bne.n	8001ae2 <i2c_ReadMulti+0x26>
        }
    }

    /* Generate START condition */
    I2C1->CR1 |= I2C_CR1_START;
 8001afe:	4b88      	ldr	r3, [pc, #544]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a87      	ldr	r2, [pc, #540]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b08:	6013      	str	r3, [r2, #0]
    timeout = I2C_TIMEOUT;
 8001b0a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001b0e:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_SB))
 8001b10:	e007      	b.n	8001b22 <i2c_ReadMulti+0x66>
    {
        if (--timeout == 0)
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	3b01      	subs	r3, #1
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <i2c_ReadMulti+0x66>
        {
            return I2C_ERR_TIMEOUT;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	e0f9      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (!(I2C1->SR1 & I2C_SR1_SB))
 8001b22:	4b7f      	ldr	r3, [pc, #508]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0f1      	beq.n	8001b12 <i2c_ReadMulti+0x56>
        }
    }

    /* Send device address + Write to set the register pointer */
    I2C1->DR = (dev << 1);
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	4a7b      	ldr	r2, [pc, #492]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	6113      	str	r3, [r2, #16]
    timeout = I2C_TIMEOUT;
 8001b36:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001b3a:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_ADDR))
 8001b3c:	e00f      	b.n	8001b5e <i2c_ReadMulti+0xa2>
    {
        if (I2C1->SR1 & I2C_SR1_AF)
 8001b3e:	4b78      	ldr	r3, [pc, #480]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <i2c_ReadMulti+0x92>
        {
            return I2C_ERR_NACK;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e0e3      	b.n	8001d16 <i2c_ReadMulti+0x25a>
        }
        if (--timeout == 0)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	3b01      	subs	r3, #1
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <i2c_ReadMulti+0xa2>
        {
            return I2C_ERR_TIMEOUT;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	e0db      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (!(I2C1->SR1 & I2C_SR1_ADDR))
 8001b5e:	4b70      	ldr	r3, [pc, #448]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d0e9      	beq.n	8001b3e <i2c_ReadMulti+0x82>
        }
    }
    (void)I2C1->SR2; // Clear ADDR flag
 8001b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b6c:	699b      	ldr	r3, [r3, #24]

    /* Send the register address to read from */
    I2C1->DR = reg;
 8001b6e:	4a6c      	ldr	r2, [pc, #432]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b70:	79bb      	ldrb	r3, [r7, #6]
 8001b72:	6113      	str	r3, [r2, #16]
    timeout = I2C_TIMEOUT;
 8001b74:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001b78:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_BTF))
 8001b7a:	e007      	b.n	8001b8c <i2c_ReadMulti+0xd0>
    {
        if (--timeout == 0)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d101      	bne.n	8001b8c <i2c_ReadMulti+0xd0>
        {
            return I2C_ERR_TIMEOUT;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e0c4      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (!(I2C1->SR1 & I2C_SR1_BTF))
 8001b8c:	4b64      	ldr	r3, [pc, #400]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0f1      	beq.n	8001b7c <i2c_ReadMulti+0xc0>
        }
    }

    /* Generate Repeated START condition */
    I2C1->CR1 |= I2C_CR1_START;
 8001b98:	4b61      	ldr	r3, [pc, #388]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a60      	ldr	r2, [pc, #384]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001b9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba2:	6013      	str	r3, [r2, #0]
    timeout = I2C_TIMEOUT;
 8001ba4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001ba8:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_SB))
 8001baa:	e007      	b.n	8001bbc <i2c_ReadMulti+0x100>
    {
        if (--timeout == 0)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d101      	bne.n	8001bbc <i2c_ReadMulti+0x100>
        {
            return I2C_ERR_TIMEOUT;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	e0ac      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (!(I2C1->SR1 & I2C_SR1_SB))
 8001bbc:	4b58      	ldr	r3, [pc, #352]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0f1      	beq.n	8001bac <i2c_ReadMulti+0xf0>
        }
    }

    /* Send device address + Read bit (1) */
    I2C1->DR = (dev << 1) | 1;
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	f043 0201 	orr.w	r2, r3, #1
 8001bd0:	4b53      	ldr	r3, [pc, #332]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001bd2:	611a      	str	r2, [r3, #16]
    timeout = I2C_TIMEOUT;
 8001bd4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001bd8:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_ADDR))
 8001bda:	e007      	b.n	8001bec <i2c_ReadMulti+0x130>
    {
        if (--timeout == 0)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <i2c_ReadMulti+0x130>
        {
            return I2C_ERR_TIMEOUT;
 8001be8:	2302      	movs	r3, #2
 8001bea:	e094      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (!(I2C1->SR1 & I2C_SR1_ADDR))
 8001bec:	4b4c      	ldr	r3, [pc, #304]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001bee:	695b      	ldr	r3, [r3, #20]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d0f1      	beq.n	8001bdc <i2c_ReadMulti+0x120>
        }
    }

    /* Case: Reading only 1 byte */
    if (len == 1)
 8001bf8:	797b      	ldrb	r3, [r7, #5]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d126      	bne.n	8001c4c <i2c_ReadMulti+0x190>
    {
        I2C1->CR1 &= ~I2C_CR1_ACK;  // Disable ACK
 8001bfe:	4b48      	ldr	r3, [pc, #288]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a47      	ldr	r2, [pc, #284]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001c08:	6013      	str	r3, [r2, #0]
        (void)I2C1->SR2;            // Clear ADDR flag
 8001c0a:	4b45      	ldr	r3, [pc, #276]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c0c:	699b      	ldr	r3, [r3, #24]
        I2C1->CR1 |= I2C_CR1_STOP;  // Generate STOP condition
 8001c0e:	4b44      	ldr	r3, [pc, #272]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a43      	ldr	r2, [pc, #268]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c18:	6013      	str	r3, [r2, #0]

        timeout = I2C_TIMEOUT;
 8001c1a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001c1e:	60fb      	str	r3, [r7, #12]
        while (!(I2C1->SR1 & I2C_SR1_RXNE)) // Wait for RX buffer not empty
 8001c20:	e007      	b.n	8001c32 <i2c_ReadMulti+0x176>
        {
            if (--timeout == 0)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	3b01      	subs	r3, #1
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <i2c_ReadMulti+0x176>
            {
                return I2C_ERR_TIMEOUT;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	e071      	b.n	8001d16 <i2c_ReadMulti+0x25a>
        while (!(I2C1->SR1 & I2C_SR1_RXNE)) // Wait for RX buffer not empty
 8001c32:	4b3b      	ldr	r3, [pc, #236]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f1      	beq.n	8001c22 <i2c_ReadMulti+0x166>
            }
        }
        *buf = I2C1->DR;            // Read data
 8001c3e:	4b38      	ldr	r3, [pc, #224]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	701a      	strb	r2, [r3, #0]
        return I2C_OK;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	e064      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    }

    /* Case: Reading multiple bytes */
    I2C1->CR1 |= I2C_CR1_ACK;       // Ensure ACK is enabled
 8001c4c:	4b34      	ldr	r3, [pc, #208]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a33      	ldr	r2, [pc, #204]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c56:	6013      	str	r3, [r2, #0]
    (void)I2C1->SR2;                // Clear ADDR flag
 8001c58:	4b31      	ldr	r3, [pc, #196]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c5a:	699b      	ldr	r3, [r3, #24]

    while (len > 2)
 8001c5c:	e01b      	b.n	8001c96 <i2c_ReadMulti+0x1da>
    {
        timeout = I2C_TIMEOUT;
 8001c5e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001c62:	60fb      	str	r3, [r7, #12]
        while (!(I2C1->SR1 & I2C_SR1_RXNE))
 8001c64:	e007      	b.n	8001c76 <i2c_ReadMulti+0x1ba>
        {
            if (--timeout == 0)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <i2c_ReadMulti+0x1ba>
            {
                return I2C_ERR_TIMEOUT;
 8001c72:	2302      	movs	r3, #2
 8001c74:	e04f      	b.n	8001d16 <i2c_ReadMulti+0x25a>
        while (!(I2C1->SR1 & I2C_SR1_RXNE))
 8001c76:	4b2a      	ldr	r3, [pc, #168]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0f1      	beq.n	8001c66 <i2c_ReadMulti+0x1aa>
            }
        }
        *buf++ = I2C1->DR;          // Read data and move pointer
 8001c82:	4b27      	ldr	r3, [pc, #156]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c84:	6919      	ldr	r1, [r3, #16]
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	1c5a      	adds	r2, r3, #1
 8001c8a:	603a      	str	r2, [r7, #0]
 8001c8c:	b2ca      	uxtb	r2, r1
 8001c8e:	701a      	strb	r2, [r3, #0]
        len--;
 8001c90:	797b      	ldrb	r3, [r7, #5]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	717b      	strb	r3, [r7, #5]
    while (len > 2)
 8001c96:	797b      	ldrb	r3, [r7, #5]
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d8e0      	bhi.n	8001c5e <i2c_ReadMulti+0x1a2>
    }

    /* Handle last 2 bytes specifically according to STM32 I2C sequence */
    I2C1->CR1 &= ~I2C_CR1_ACK;      // NACK the second to last byte
 8001c9c:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a1f      	ldr	r2, [pc, #124]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001ca2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
    I2C1->CR1 |= I2C_CR1_STOP;      // Generate STOP after last byte
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a1c      	ldr	r2, [pc, #112]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001cae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cb2:	6013      	str	r3, [r2, #0]

    /* Receive second to last byte */
    timeout = I2C_TIMEOUT;
 8001cb4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001cb8:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_RXNE))
 8001cba:	e007      	b.n	8001ccc <i2c_ReadMulti+0x210>
    {
        if (--timeout == 0)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d101      	bne.n	8001ccc <i2c_ReadMulti+0x210>
        {
            return I2C_ERR_TIMEOUT;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	e024      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (!(I2C1->SR1 & I2C_SR1_RXNE))
 8001ccc:	4b14      	ldr	r3, [pc, #80]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d0f1      	beq.n	8001cbc <i2c_ReadMulti+0x200>
        }
    }
    *buf++ = I2C1->DR;
 8001cd8:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001cda:	6919      	ldr	r1, [r3, #16]
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	603a      	str	r2, [r7, #0]
 8001ce2:	b2ca      	uxtb	r2, r1
 8001ce4:	701a      	strb	r2, [r3, #0]

    /* Receive last byte */
    timeout = I2C_TIMEOUT;
 8001ce6:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001cea:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_RXNE))
 8001cec:	e007      	b.n	8001cfe <i2c_ReadMulti+0x242>
    {
        if (--timeout == 0)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <i2c_ReadMulti+0x242>
        {
            return I2C_ERR_TIMEOUT;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	e00b      	b.n	8001d16 <i2c_ReadMulti+0x25a>
    while (!(I2C1->SR1 & I2C_SR1_RXNE))
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f1      	beq.n	8001cee <i2c_ReadMulti+0x232>
        }
    }
    *buf = I2C1->DR;
 8001d0a:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <i2c_ReadMulti+0x264>)
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	701a      	strb	r2, [r3, #0]

    return I2C_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	40005400 	.word	0x40005400

08001d24 <MPU6050Init>:
 *********************************************************************************************/


/* ---------- MPU6050 Initialization ---------- */
void MPU6050Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
    uint8_t check = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	71fb      	strb	r3, [r7, #7]
    // Read WHO_AM_I register (0x75) to verify sensor identity
    i2c_ReadMulti(MPU_ADDR, 0x75, 1, &check);
 8001d2e:	1dfb      	adds	r3, r7, #7
 8001d30:	2201      	movs	r2, #1
 8001d32:	2175      	movs	r1, #117	@ 0x75
 8001d34:	2068      	movs	r0, #104	@ 0x68
 8001d36:	f7ff fec1 	bl	8001abc <i2c_ReadMulti>

    if (check == 0x68) // 0x68 is the default WHO_AM_I value for MPU6050
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	2b68      	cmp	r3, #104	@ 0x68
 8001d3e:	d113      	bne.n	8001d68 <MPU6050Init+0x44>
    {
        // PWR_MGMT_1 (0x6B): Wake up MPU6050 by setting SLEEP bit to 0
        i2c_WriteByte(MPU_ADDR, 0x6B, 0x00);
 8001d40:	2200      	movs	r2, #0
 8001d42:	216b      	movs	r1, #107	@ 0x6b
 8001d44:	2068      	movs	r0, #104	@ 0x68
 8001d46:	f7ff fe23 	bl	8001990 <i2c_WriteByte>

        // SMPLRT_DIV (0x19): Set sample rate divider to 7 (Sample Rate = 1kHz / (1 + 7) = 125Hz)
        i2c_WriteByte(MPU_ADDR, 0x19, 0x07);
 8001d4a:	2207      	movs	r2, #7
 8001d4c:	2119      	movs	r1, #25
 8001d4e:	2068      	movs	r0, #104	@ 0x68
 8001d50:	f7ff fe1e 	bl	8001990 <i2c_WriteByte>

        // GYRO_CONFIG (0x1B): Set Full Scale Range to 250 /s (0x00)
        i2c_WriteByte(MPU_ADDR, 0x1B, 0x00);
 8001d54:	2200      	movs	r2, #0
 8001d56:	211b      	movs	r1, #27
 8001d58:	2068      	movs	r0, #104	@ 0x68
 8001d5a:	f7ff fe19 	bl	8001990 <i2c_WriteByte>

        // ACCEL_CONFIG (0x1C): Set Full Scale Range to 2g (0x00)
        i2c_WriteByte(MPU_ADDR, 0x1C, 0x00);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	211c      	movs	r1, #28
 8001d62:	2068      	movs	r0, #104	@ 0x68
 8001d64:	f7ff fe14 	bl	8001990 <i2c_WriteByte>
    }
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <MPU6050_Read_G>:

/* ---------- Read Gyroscope Data ---------- */
void MPU6050_Read_G()
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
    uint8_t dataG[6];
    // Read 6 bytes of Gyro data starting from GYRO_XOUT_H (0x43)
    i2c_ReadMulti(MPU_ADDR, 0x43, 6, dataG);
 8001d76:	463b      	mov	r3, r7
 8001d78:	2206      	movs	r2, #6
 8001d7a:	2143      	movs	r1, #67	@ 0x43
 8001d7c:	2068      	movs	r0, #104	@ 0x68
 8001d7e:	f7ff fe9d 	bl	8001abc <i2c_ReadMulti>

    // Combine high and low bytes into 16-bit signed integers
    gx = (int16_t)((dataG[0] << 8) | dataG[1]);
 8001d82:	783b      	ldrb	r3, [r7, #0]
 8001d84:	b21b      	sxth	r3, r3
 8001d86:	021b      	lsls	r3, r3, #8
 8001d88:	b21a      	sxth	r2, r3
 8001d8a:	787b      	ldrb	r3, [r7, #1]
 8001d8c:	b21b      	sxth	r3, r3
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	b21a      	sxth	r2, r3
 8001d92:	4b23      	ldr	r3, [pc, #140]	@ (8001e20 <MPU6050_Read_G+0xb0>)
 8001d94:	801a      	strh	r2, [r3, #0]
    gy = (int16_t)((dataG[2] << 8) | dataG[3]);
 8001d96:	78bb      	ldrb	r3, [r7, #2]
 8001d98:	b21b      	sxth	r3, r3
 8001d9a:	021b      	lsls	r3, r3, #8
 8001d9c:	b21a      	sxth	r2, r3
 8001d9e:	78fb      	ldrb	r3, [r7, #3]
 8001da0:	b21b      	sxth	r3, r3
 8001da2:	4313      	orrs	r3, r2
 8001da4:	b21a      	sxth	r2, r3
 8001da6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e24 <MPU6050_Read_G+0xb4>)
 8001da8:	801a      	strh	r2, [r3, #0]
    gz = (int16_t)((dataG[4] << 8) | dataG[5]);
 8001daa:	793b      	ldrb	r3, [r7, #4]
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	021b      	lsls	r3, r3, #8
 8001db0:	b21a      	sxth	r2, r3
 8001db2:	797b      	ldrb	r3, [r7, #5]
 8001db4:	b21b      	sxth	r3, r3
 8001db6:	4313      	orrs	r3, r2
 8001db8:	b21a      	sxth	r2, r3
 8001dba:	4b1b      	ldr	r3, [pc, #108]	@ (8001e28 <MPU6050_Read_G+0xb8>)
 8001dbc:	801a      	strh	r2, [r3, #0]

    // Convert raw values to Degrees Per Second (DPS)
    // Scale factor 131.0 for 250 /s range
    Gx = (float)gx / 131.0;
 8001dbe:	4b18      	ldr	r3, [pc, #96]	@ (8001e20 <MPU6050_Read_G+0xb0>)
 8001dc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7fe ff39 	bl	8000c3c <__aeabi_i2f>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	4917      	ldr	r1, [pc, #92]	@ (8001e2c <MPU6050_Read_G+0xbc>)
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f83c 	bl	8000e4c <__aeabi_fdiv>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <MPU6050_Read_G+0xc0>)
 8001dda:	601a      	str	r2, [r3, #0]
    Gy = (float)gy / 131.0;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <MPU6050_Read_G+0xb4>)
 8001dde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe ff2a 	bl	8000c3c <__aeabi_i2f>
 8001de8:	4603      	mov	r3, r0
 8001dea:	4910      	ldr	r1, [pc, #64]	@ (8001e2c <MPU6050_Read_G+0xbc>)
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff f82d 	bl	8000e4c <__aeabi_fdiv>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e34 <MPU6050_Read_G+0xc4>)
 8001df8:	601a      	str	r2, [r3, #0]
    Gz = (float)gz / 131.0;
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <MPU6050_Read_G+0xb8>)
 8001dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe ff1b 	bl	8000c3c <__aeabi_i2f>
 8001e06:	4603      	mov	r3, r0
 8001e08:	4908      	ldr	r1, [pc, #32]	@ (8001e2c <MPU6050_Read_G+0xbc>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff f81e 	bl	8000e4c <__aeabi_fdiv>
 8001e10:	4603      	mov	r3, r0
 8001e12:	461a      	mov	r2, r3
 8001e14:	4b08      	ldr	r3, [pc, #32]	@ (8001e38 <MPU6050_Read_G+0xc8>)
 8001e16:	601a      	str	r2, [r3, #0]
}
 8001e18:	bf00      	nop
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20000070 	.word	0x20000070
 8001e24:	20000072 	.word	0x20000072
 8001e28:	20000074 	.word	0x20000074
 8001e2c:	43030000 	.word	0x43030000
 8001e30:	20000088 	.word	0x20000088
 8001e34:	2000008c 	.word	0x2000008c
 8001e38:	20000090 	.word	0x20000090

08001e3c <MPU_Read_A>:

/* ---------- Read Accelerometer Data ---------- */
void MPU_Read_A()
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
    uint8_t dataA[6];
    // Read 6 bytes of Accel data starting from ACCEL_XOUT_H (0x3B)
    i2c_ReadMulti(MPU_ADDR, 0x3B, 6, dataA);
 8001e42:	463b      	mov	r3, r7
 8001e44:	2206      	movs	r2, #6
 8001e46:	213b      	movs	r1, #59	@ 0x3b
 8001e48:	2068      	movs	r0, #104	@ 0x68
 8001e4a:	f7ff fe37 	bl	8001abc <i2c_ReadMulti>

    // Combine high and low bytes into 16-bit signed integers
    ax = (int16_t)((dataA[0] << 8) | dataA[1]);
 8001e4e:	783b      	ldrb	r3, [r7, #0]
 8001e50:	b21b      	sxth	r3, r3
 8001e52:	021b      	lsls	r3, r3, #8
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	787b      	ldrb	r3, [r7, #1]
 8001e58:	b21b      	sxth	r3, r3
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	b21a      	sxth	r2, r3
 8001e5e:	4b25      	ldr	r3, [pc, #148]	@ (8001ef4 <MPU_Read_A+0xb8>)
 8001e60:	801a      	strh	r2, [r3, #0]
    ay = (int16_t)((dataA[2] << 8) | dataA[3]);
 8001e62:	78bb      	ldrb	r3, [r7, #2]
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	b21a      	sxth	r2, r3
 8001e6a:	78fb      	ldrb	r3, [r7, #3]
 8001e6c:	b21b      	sxth	r3, r3
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	b21a      	sxth	r2, r3
 8001e72:	4b21      	ldr	r3, [pc, #132]	@ (8001ef8 <MPU_Read_A+0xbc>)
 8001e74:	801a      	strh	r2, [r3, #0]
    az = (int16_t)((dataA[4] << 8) | dataA[5]);
 8001e76:	793b      	ldrb	r3, [r7, #4]
 8001e78:	b21b      	sxth	r3, r3
 8001e7a:	021b      	lsls	r3, r3, #8
 8001e7c:	b21a      	sxth	r2, r3
 8001e7e:	797b      	ldrb	r3, [r7, #5]
 8001e80:	b21b      	sxth	r3, r3
 8001e82:	4313      	orrs	r3, r2
 8001e84:	b21a      	sxth	r2, r3
 8001e86:	4b1d      	ldr	r3, [pc, #116]	@ (8001efc <MPU_Read_A+0xc0>)
 8001e88:	801a      	strh	r2, [r3, #0]

    // Convert raw values to g-force (g)
    // Scale factor 16384.0 for 2g range
    Ax = (float)ax / 16384.0;
 8001e8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef4 <MPU_Read_A+0xb8>)
 8001e8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fed3 	bl	8000c3c <__aeabi_i2f>
 8001e96:	4603      	mov	r3, r0
 8001e98:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe ffd5 	bl	8000e4c <__aeabi_fdiv>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b16      	ldr	r3, [pc, #88]	@ (8001f00 <MPU_Read_A+0xc4>)
 8001ea8:	601a      	str	r2, [r3, #0]
    Ay = (float)ay / 16384.0;
 8001eaa:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <MPU_Read_A+0xbc>)
 8001eac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fec3 	bl	8000c3c <__aeabi_i2f>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe ffc5 	bl	8000e4c <__aeabi_fdiv>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <MPU_Read_A+0xc8>)
 8001ec8:	601a      	str	r2, [r3, #0]
    Az = (float)az / 16384.0;
 8001eca:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <MPU_Read_A+0xc0>)
 8001ecc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe feb3 	bl	8000c3c <__aeabi_i2f>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe ffb5 	bl	8000e4c <__aeabi_fdiv>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4b08      	ldr	r3, [pc, #32]	@ (8001f08 <MPU_Read_A+0xcc>)
 8001ee8:	601a      	str	r2, [r3, #0]
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000076 	.word	0x20000076
 8001ef8:	20000078 	.word	0x20000078
 8001efc:	2000007a 	.word	0x2000007a
 8001f00:	2000007c 	.word	0x2000007c
 8001f04:	20000080 	.word	0x20000080
 8001f08:	20000084 	.word	0x20000084
 8001f0c:	00000000 	.word	0x00000000

08001f10 <Filter>:

/* ---------- Complementary Filter ---------- */
void Filter(float Ax, float Ay, float Az, float Gx, float Gy, float Gz)
{
 8001f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f12:	b089      	sub	sp, #36	@ 0x24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
 8001f1c:	603b      	str	r3, [r7, #0]
    float pitchA;
    float rollA;

    // Gyroscope integration (Angle = Previous_Angle + Angular_Velocity * dt)
    // dt = 10000us / 1000000.0s = 0.01s (10ms sampling time)
    pitchG = pitch_out + Gy * (10000 / 1000000.0f);
 8001f1e:	496a      	ldr	r1, [pc, #424]	@ (80020c8 <Filter+0x1b8>)
 8001f20:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001f22:	f7fe fedf 	bl	8000ce4 <__aeabi_fmul>
 8001f26:	4603      	mov	r3, r0
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b68      	ldr	r3, [pc, #416]	@ (80020cc <Filter+0x1bc>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4610      	mov	r0, r2
 8001f32:	f7fe fdcf 	bl	8000ad4 <__addsf3>
 8001f36:	4603      	mov	r3, r0
 8001f38:	61fb      	str	r3, [r7, #28]
    rollG  = roll_out + Gx * (10000 / 1000000.0f);
 8001f3a:	4963      	ldr	r1, [pc, #396]	@ (80020c8 <Filter+0x1b8>)
 8001f3c:	6838      	ldr	r0, [r7, #0]
 8001f3e:	f7fe fed1 	bl	8000ce4 <__aeabi_fmul>
 8001f42:	4603      	mov	r3, r0
 8001f44:	461a      	mov	r2, r3
 8001f46:	4b62      	ldr	r3, [pc, #392]	@ (80020d0 <Filter+0x1c0>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	f7fe fdc1 	bl	8000ad4 <__addsf3>
 8001f52:	4603      	mov	r3, r0
 8001f54:	61bb      	str	r3, [r7, #24]

    // Accelerometer angle calculation using trigonometry
    pitchA = atan2(Ay, sqrt(Ax * Ax + Az * Az)) * RTD; // RTD: Radian to Degree constant
 8001f56:	68b8      	ldr	r0, [r7, #8]
 8001f58:	f7fe fa5e 	bl	8000418 <__aeabi_f2d>
 8001f5c:	4604      	mov	r4, r0
 8001f5e:	460d      	mov	r5, r1
 8001f60:	68f9      	ldr	r1, [r7, #12]
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f7fe febe 	bl	8000ce4 <__aeabi_fmul>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	461e      	mov	r6, r3
 8001f6c:	6879      	ldr	r1, [r7, #4]
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7fe feb8 	bl	8000ce4 <__aeabi_fmul>
 8001f74:	4603      	mov	r3, r0
 8001f76:	4619      	mov	r1, r3
 8001f78:	4630      	mov	r0, r6
 8001f7a:	f7fe fdab 	bl	8000ad4 <__addsf3>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe fa49 	bl	8000418 <__aeabi_f2d>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f000 fcb3 	bl	80028f8 <sqrt>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	4620      	mov	r0, r4
 8001f98:	4629      	mov	r1, r5
 8001f9a:	f000 fcab 	bl	80028f4 <atan2>
 8001f9e:	a344      	add	r3, pc, #272	@ (adr r3, 80020b0 <Filter+0x1a0>)
 8001fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa4:	f7fe fa90 	bl	80004c8 <__aeabi_dmul>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4610      	mov	r0, r2
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f7fe fd3a 	bl	8000a28 <__aeabi_d2f>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	617b      	str	r3, [r7, #20]
    rollA  = atan2(Ax, sqrt(Ay * Ay + Az * Az)) * RTD;
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	f7fe fa2d 	bl	8000418 <__aeabi_f2d>
 8001fbe:	4604      	mov	r4, r0
 8001fc0:	460d      	mov	r5, r1
 8001fc2:	68b9      	ldr	r1, [r7, #8]
 8001fc4:	68b8      	ldr	r0, [r7, #8]
 8001fc6:	f7fe fe8d 	bl	8000ce4 <__aeabi_fmul>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	461e      	mov	r6, r3
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7fe fe87 	bl	8000ce4 <__aeabi_fmul>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4630      	mov	r0, r6
 8001fdc:	f7fe fd7a 	bl	8000ad4 <__addsf3>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7fe fa18 	bl	8000418 <__aeabi_f2d>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	460b      	mov	r3, r1
 8001fec:	4610      	mov	r0, r2
 8001fee:	4619      	mov	r1, r3
 8001ff0:	f000 fc82 	bl	80028f8 <sqrt>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	4629      	mov	r1, r5
 8001ffc:	f000 fc7a 	bl	80028f4 <atan2>
 8002000:	a32b      	add	r3, pc, #172	@ (adr r3, 80020b0 <Filter+0x1a0>)
 8002002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002006:	f7fe fa5f 	bl	80004c8 <__aeabi_dmul>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	4610      	mov	r0, r2
 8002010:	4619      	mov	r1, r3
 8002012:	f7fe fd09 	bl	8000a28 <__aeabi_d2f>
 8002016:	4603      	mov	r3, r0
 8002018:	613b      	str	r3, [r7, #16]

    // Complementary Filter: 98% Gyro (stable short-term) + 2% Accel (stable long-term)
    pitch_out = 0.98 * pitchG + 0.02 * pitchA;
 800201a:	69f8      	ldr	r0, [r7, #28]
 800201c:	f7fe f9fc 	bl	8000418 <__aeabi_f2d>
 8002020:	a325      	add	r3, pc, #148	@ (adr r3, 80020b8 <Filter+0x1a8>)
 8002022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002026:	f7fe fa4f 	bl	80004c8 <__aeabi_dmul>
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	4614      	mov	r4, r2
 8002030:	461d      	mov	r5, r3
 8002032:	6978      	ldr	r0, [r7, #20]
 8002034:	f7fe f9f0 	bl	8000418 <__aeabi_f2d>
 8002038:	a321      	add	r3, pc, #132	@ (adr r3, 80020c0 <Filter+0x1b0>)
 800203a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203e:	f7fe fa43 	bl	80004c8 <__aeabi_dmul>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4620      	mov	r0, r4
 8002048:	4629      	mov	r1, r5
 800204a:	f7fe f887 	bl	800015c <__adddf3>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	f7fe fce7 	bl	8000a28 <__aeabi_d2f>
 800205a:	4603      	mov	r3, r0
 800205c:	4a1b      	ldr	r2, [pc, #108]	@ (80020cc <Filter+0x1bc>)
 800205e:	6013      	str	r3, [r2, #0]
    roll_out  = 0.98 * rollG + 0.02 * rollA;
 8002060:	69b8      	ldr	r0, [r7, #24]
 8002062:	f7fe f9d9 	bl	8000418 <__aeabi_f2d>
 8002066:	a314      	add	r3, pc, #80	@ (adr r3, 80020b8 <Filter+0x1a8>)
 8002068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206c:	f7fe fa2c 	bl	80004c8 <__aeabi_dmul>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	4614      	mov	r4, r2
 8002076:	461d      	mov	r5, r3
 8002078:	6938      	ldr	r0, [r7, #16]
 800207a:	f7fe f9cd 	bl	8000418 <__aeabi_f2d>
 800207e:	a310      	add	r3, pc, #64	@ (adr r3, 80020c0 <Filter+0x1b0>)
 8002080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002084:	f7fe fa20 	bl	80004c8 <__aeabi_dmul>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	4620      	mov	r0, r4
 800208e:	4629      	mov	r1, r5
 8002090:	f7fe f864 	bl	800015c <__adddf3>
 8002094:	4602      	mov	r2, r0
 8002096:	460b      	mov	r3, r1
 8002098:	4610      	mov	r0, r2
 800209a:	4619      	mov	r1, r3
 800209c:	f7fe fcc4 	bl	8000a28 <__aeabi_d2f>
 80020a0:	4603      	mov	r3, r0
 80020a2:	4a0b      	ldr	r2, [pc, #44]	@ (80020d0 <Filter+0x1c0>)
 80020a4:	6013      	str	r3, [r2, #0]
}
 80020a6:	bf00      	nop
 80020a8:	3724      	adds	r7, #36	@ 0x24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020ae:	bf00      	nop
 80020b0:	80000000 	.word	0x80000000
 80020b4:	404ca5d9 	.word	0x404ca5d9
 80020b8:	f5c28f5c 	.word	0xf5c28f5c
 80020bc:	3fef5c28 	.word	0x3fef5c28
 80020c0:	47ae147b 	.word	0x47ae147b
 80020c4:	3f947ae1 	.word	0x3f947ae1
 80020c8:	3c23d70a 	.word	0x3c23d70a
 80020cc:	20000098 	.word	0x20000098
 80020d0:	20000094 	.word	0x20000094

080020d4 <PID_Init>:
uint16_t m4;                          // Motor Rear Right


/* ---------- Initialize PID Coefficients ---------- */
void PID_Init(void)
{
 80020d4:	b4b0      	push	{r4, r5, r7}
 80020d6:	af00      	add	r7, sp, #0
    /* Outer Loop PID - Angle Control */
    pidGocRoll.Kp = 3.0f;
 80020d8:	4b32      	ldr	r3, [pc, #200]	@ (80021a4 <PID_Init+0xd0>)
 80020da:	4a33      	ldr	r2, [pc, #204]	@ (80021a8 <PID_Init+0xd4>)
 80020dc:	601a      	str	r2, [r3, #0]
    pidGocRoll.Ki = 0.0f;
 80020de:	4b31      	ldr	r3, [pc, #196]	@ (80021a4 <PID_Init+0xd0>)
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	605a      	str	r2, [r3, #4]
    pidGocRoll.Kd = 0.0f;
 80020e6:	4b2f      	ldr	r3, [pc, #188]	@ (80021a4 <PID_Init+0xd0>)
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]

    pidGocRoll.tichPhan = 0;
 80020ee:	4b2d      	ldr	r3, [pc, #180]	@ (80021a4 <PID_Init+0xd0>)
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
    pidGocRoll.saiSoTruoc = 0;
 80020f6:	4b2b      	ldr	r3, [pc, #172]	@ (80021a4 <PID_Init+0xd0>)
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	611a      	str	r2, [r3, #16]
    pidGocRoll.doDoTruoc = 0;
 80020fe:	4b29      	ldr	r3, [pc, #164]	@ (80021a4 <PID_Init+0xd0>)
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	615a      	str	r2, [r3, #20]

    pidGocRoll.outMin = -150.0f;   // Limit requested rotation rate (deg/s)
 8002106:	4b27      	ldr	r3, [pc, #156]	@ (80021a4 <PID_Init+0xd0>)
 8002108:	4a28      	ldr	r2, [pc, #160]	@ (80021ac <PID_Init+0xd8>)
 800210a:	619a      	str	r2, [r3, #24]
    pidGocRoll.outMax = 150.0f;
 800210c:	4b25      	ldr	r3, [pc, #148]	@ (80021a4 <PID_Init+0xd0>)
 800210e:	4a28      	ldr	r2, [pc, #160]	@ (80021b0 <PID_Init+0xdc>)
 8002110:	61da      	str	r2, [r3, #28]

    pidGocRoll.heSoLocD = 0;
 8002112:	4b24      	ldr	r3, [pc, #144]	@ (80021a4 <PID_Init+0xd0>)
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	621a      	str	r2, [r3, #32]
    pidGocRoll.daoHamTruoc = 0;
 800211a:	4b22      	ldr	r3, [pc, #136]	@ (80021a4 <PID_Init+0xd0>)
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	625a      	str	r2, [r3, #36]	@ 0x24
    pidGocRoll.expo = 1;
 8002122:	4b20      	ldr	r3, [pc, #128]	@ (80021a4 <PID_Init+0xd0>)
 8002124:	2201      	movs	r2, #1
 8002126:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    /* Pitch outer loop uses same settings as Roll */
    pidGocPitch = pidGocRoll;
 800212a:	4a22      	ldr	r2, [pc, #136]	@ (80021b4 <PID_Init+0xe0>)
 800212c:	4b1d      	ldr	r3, [pc, #116]	@ (80021a4 <PID_Init+0xd0>)
 800212e:	4614      	mov	r4, r2
 8002130:	461d      	mov	r5, r3
 8002132:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002134:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002136:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002138:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800213a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800213e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    /* Inner Loop PID - Rotation Rate Control */
    pidTocDoRoll.Kp = 0.12f;
 8002142:	4b1d      	ldr	r3, [pc, #116]	@ (80021b8 <PID_Init+0xe4>)
 8002144:	4a1d      	ldr	r2, [pc, #116]	@ (80021bc <PID_Init+0xe8>)
 8002146:	601a      	str	r2, [r3, #0]
    pidTocDoRoll.Ki = 0.02f;
 8002148:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <PID_Init+0xe4>)
 800214a:	4a1d      	ldr	r2, [pc, #116]	@ (80021c0 <PID_Init+0xec>)
 800214c:	605a      	str	r2, [r3, #4]
    pidTocDoRoll.Kd = 0.003f;
 800214e:	4b1a      	ldr	r3, [pc, #104]	@ (80021b8 <PID_Init+0xe4>)
 8002150:	4a1c      	ldr	r2, [pc, #112]	@ (80021c4 <PID_Init+0xf0>)
 8002152:	609a      	str	r2, [r3, #8]

    pidTocDoRoll.tichPhan = 0;
 8002154:	4b18      	ldr	r3, [pc, #96]	@ (80021b8 <PID_Init+0xe4>)
 8002156:	f04f 0200 	mov.w	r2, #0
 800215a:	60da      	str	r2, [r3, #12]
    pidTocDoRoll.saiSoTruoc = 0;
 800215c:	4b16      	ldr	r3, [pc, #88]	@ (80021b8 <PID_Init+0xe4>)
 800215e:	f04f 0200 	mov.w	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
    pidTocDoRoll.doDoTruoc = 0;
 8002164:	4b14      	ldr	r3, [pc, #80]	@ (80021b8 <PID_Init+0xe4>)
 8002166:	f04f 0200 	mov.w	r2, #0
 800216a:	615a      	str	r2, [r3, #20]

    pidTocDoRoll.heSoLocD = 0.7f;
 800216c:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <PID_Init+0xe4>)
 800216e:	4a16      	ldr	r2, [pc, #88]	@ (80021c8 <PID_Init+0xf4>)
 8002170:	621a      	str	r2, [r3, #32]
    pidTocDoRoll.daoHamTruoc = 0;
 8002172:	4b11      	ldr	r3, [pc, #68]	@ (80021b8 <PID_Init+0xe4>)
 8002174:	f04f 0200 	mov.w	r2, #0
 8002178:	625a      	str	r2, [r3, #36]	@ 0x24
    pidTocDoRoll.expo = 0;
 800217a:	4b0f      	ldr	r3, [pc, #60]	@ (80021b8 <PID_Init+0xe4>)
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    pidTocDoPitch = pidTocDoRoll;
 8002182:	4a12      	ldr	r2, [pc, #72]	@ (80021cc <PID_Init+0xf8>)
 8002184:	4b0c      	ldr	r3, [pc, #48]	@ (80021b8 <PID_Init+0xe4>)
 8002186:	4614      	mov	r4, r2
 8002188:	461d      	mov	r5, r3
 800218a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800218c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800218e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002190:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002192:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002196:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800219a:	bf00      	nop
 800219c:	46bd      	mov	sp, r7
 800219e:	bcb0      	pop	{r4, r5, r7}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	2000009c 	.word	0x2000009c
 80021a8:	40400000 	.word	0x40400000
 80021ac:	c3160000 	.word	0xc3160000
 80021b0:	43160000 	.word	0x43160000
 80021b4:	200000c8 	.word	0x200000c8
 80021b8:	200000f4 	.word	0x200000f4
 80021bc:	3df5c28f 	.word	0x3df5c28f
 80021c0:	3ca3d70a 	.word	0x3ca3d70a
 80021c4:	3b449ba6 	.word	0x3b449ba6
 80021c8:	3f333333 	.word	0x3f333333
 80021cc:	20000120 	.word	0x20000120

080021d0 <nonlinear_error>:

/* ---------- Exponential Error Mapping ---------- */
float nonlinear_error(float e, float expo)
{
 80021d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	6039      	str	r1, [r7, #0]
    // Increases sensitivity as error grows larger
    return e * (1.0f + expo * fabs(e));
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7fe f91b 	bl	8000418 <__aeabi_f2d>
 80021e2:	4604      	mov	r4, r0
 80021e4:	460d      	mov	r5, r1
 80021e6:	6838      	ldr	r0, [r7, #0]
 80021e8:	f7fe f916 	bl	8000418 <__aeabi_f2d>
 80021ec:	4680      	mov	r8, r0
 80021ee:	4689      	mov	r9, r1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe f90e 	bl	8000418 <__aeabi_f2d>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4640      	mov	r0, r8
 8002202:	4649      	mov	r1, r9
 8002204:	f7fe f960 	bl	80004c8 <__aeabi_dmul>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4610      	mov	r0, r2
 800220e:	4619      	mov	r1, r3
 8002210:	f04f 0200 	mov.w	r2, #0
 8002214:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <nonlinear_error+0x70>)
 8002216:	f7fd ffa1 	bl	800015c <__adddf3>
 800221a:	4602      	mov	r2, r0
 800221c:	460b      	mov	r3, r1
 800221e:	4620      	mov	r0, r4
 8002220:	4629      	mov	r1, r5
 8002222:	f7fe f951 	bl	80004c8 <__aeabi_dmul>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4610      	mov	r0, r2
 800222c:	4619      	mov	r1, r3
 800222e:	f7fe fbfb 	bl	8000a28 <__aeabi_d2f>
 8002232:	4603      	mov	r3, r0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800223e:	bf00      	nop
 8002240:	3ff00000 	.word	0x3ff00000

08002244 <PID_Update>:

/* ---------- PID Calculation Update ---------- */
float PID_Update(PID_t *pid, float setpoint, float measurement, float dt)
{
 8002244:	b590      	push	{r4, r7, lr}
 8002246:	b08b      	sub	sp, #44	@ 0x2c
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	603b      	str	r3, [r7, #0]
    float rawError = setpoint - measurement;
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	68b8      	ldr	r0, [r7, #8]
 8002256:	f7fe fc3b 	bl	8000ad0 <__aeabi_fsub>
 800225a:	4603      	mov	r3, r0
 800225c:	61fb      	str	r3, [r7, #28]
    float saiso;

    // Apply non-linear mapping if enabled
    if (pid->expo == 1)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002264:	2b01      	cmp	r3, #1
 8002266:	d105      	bne.n	8002274 <PID_Update+0x30>
    {
        saiso = nonlinear_error(rawError, 0.05f);
 8002268:	4956      	ldr	r1, [pc, #344]	@ (80023c4 <PID_Update+0x180>)
 800226a:	69f8      	ldr	r0, [r7, #28]
 800226c:	f7ff ffb0 	bl	80021d0 <nonlinear_error>
 8002270:	6278      	str	r0, [r7, #36]	@ 0x24
 8002272:	e001      	b.n	8002278 <PID_Update+0x34>
    } else {
        saiso = rawError;
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Integral calculation
    pid->tichPhan += saiso * dt;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	68dc      	ldr	r4, [r3, #12]
 800227c:	6839      	ldr	r1, [r7, #0]
 800227e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002280:	f7fe fd30 	bl	8000ce4 <__aeabi_fmul>
 8002284:	4603      	mov	r3, r0
 8002286:	4619      	mov	r1, r3
 8002288:	4620      	mov	r0, r4
 800228a:	f7fe fc23 	bl	8000ad4 <__addsf3>
 800228e:	4603      	mov	r3, r0
 8002290:	461a      	mov	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	60da      	str	r2, [r3, #12]

    // Anti-windup: Clamp integral term to output limits
    float gioiHanTichPhan = fabs(pid->outMax);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800229e:	61bb      	str	r3, [r7, #24]
    if (pid->tichPhan >  gioiHanTichPhan) pid->tichPhan =  gioiHanTichPhan;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	4619      	mov	r1, r3
 80022a6:	69b8      	ldr	r0, [r7, #24]
 80022a8:	f7fe feba 	bl	8001020 <__aeabi_fcmplt>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <PID_Update+0x74>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	60da      	str	r2, [r3, #12]
    if (pid->tichPhan < -gioiHanTichPhan) pid->tichPhan = -gioiHanTichPhan;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80022c2:	4619      	mov	r1, r3
 80022c4:	4610      	mov	r0, r2
 80022c6:	f7fe feab 	bl	8001020 <__aeabi_fcmplt>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d004      	beq.n	80022da <PID_Update+0x96>
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	60da      	str	r2, [r3, #12]

    // Derivative calculation based on measurement (avoids derivative kick)
    float daoHamRaw = (measurement - pid->doDoTruoc) / dt;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	4619      	mov	r1, r3
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7fe fbf5 	bl	8000ad0 <__aeabi_fsub>
 80022e6:	4603      	mov	r3, r0
 80022e8:	6839      	ldr	r1, [r7, #0]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe fdae 	bl	8000e4c <__aeabi_fdiv>
 80022f0:	4603      	mov	r3, r0
 80022f2:	617b      	str	r3, [r7, #20]

    // Low-pass filter for the derivative term
    float daoHamLoc = pid->heSoLocD * pid->daoHamTruoc +
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a1a      	ldr	r2, [r3, #32]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022fc:	4619      	mov	r1, r3
 80022fe:	4610      	mov	r0, r2
 8002300:	f7fe fcf0 	bl	8000ce4 <__aeabi_fmul>
 8002304:	4603      	mov	r3, r0
 8002306:	461c      	mov	r4, r3
                      (1.0f - pid->heSoLocD) * daoHamRaw;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	4619      	mov	r1, r3
 800230e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002312:	f7fe fbdd 	bl	8000ad0 <__aeabi_fsub>
 8002316:	4603      	mov	r3, r0
 8002318:	6979      	ldr	r1, [r7, #20]
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fce2 	bl	8000ce4 <__aeabi_fmul>
 8002320:	4603      	mov	r3, r0
    float daoHamLoc = pid->heSoLocD * pid->daoHamTruoc +
 8002322:	4619      	mov	r1, r3
 8002324:	4620      	mov	r0, r4
 8002326:	f7fe fbd5 	bl	8000ad4 <__addsf3>
 800232a:	4603      	mov	r3, r0
 800232c:	613b      	str	r3, [r7, #16]

    pid->daoHamTruoc = daoHamLoc;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	693a      	ldr	r2, [r7, #16]
 8002332:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->doDoTruoc = measurement;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	615a      	str	r2, [r3, #20]

    // Final PID output calculation
    float output =
        pid->Kp * saiso +
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002340:	4618      	mov	r0, r3
 8002342:	f7fe fccf 	bl	8000ce4 <__aeabi_fmul>
 8002346:	4603      	mov	r3, r0
 8002348:	461c      	mov	r4, r3
        pid->Ki * pid->tichPhan -
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	4619      	mov	r1, r3
 8002354:	4610      	mov	r0, r2
 8002356:	f7fe fcc5 	bl	8000ce4 <__aeabi_fmul>
 800235a:	4603      	mov	r3, r0
        pid->Kp * saiso +
 800235c:	4619      	mov	r1, r3
 800235e:	4620      	mov	r0, r4
 8002360:	f7fe fbb8 	bl	8000ad4 <__addsf3>
 8002364:	4603      	mov	r3, r0
 8002366:	461c      	mov	r4, r3
        pid->Kd * daoHamLoc;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	6939      	ldr	r1, [r7, #16]
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe fcb8 	bl	8000ce4 <__aeabi_fmul>
 8002374:	4603      	mov	r3, r0
    float output =
 8002376:	4619      	mov	r1, r3
 8002378:	4620      	mov	r0, r4
 800237a:	f7fe fba9 	bl	8000ad0 <__aeabi_fsub>
 800237e:	4603      	mov	r3, r0
 8002380:	623b      	str	r3, [r7, #32]

    // Output saturation clamping
    if (output > pid->outMax) output = pid->outMax;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	4619      	mov	r1, r3
 8002388:	6a38      	ldr	r0, [r7, #32]
 800238a:	f7fe fe67 	bl	800105c <__aeabi_fcmpgt>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <PID_Update+0x156>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	623b      	str	r3, [r7, #32]
    if (output < pid->outMin) output = pid->outMin;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	4619      	mov	r1, r3
 80023a0:	6a38      	ldr	r0, [r7, #32]
 80023a2:	f7fe fe3d 	bl	8001020 <__aeabi_fcmplt>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d002      	beq.n	80023b2 <PID_Update+0x16e>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	623b      	str	r3, [r7, #32]

    pid->saiSoTruoc = saiso;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b6:	611a      	str	r2, [r3, #16]
    return output;
 80023b8:	6a3b      	ldr	r3, [r7, #32]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	372c      	adds	r7, #44	@ 0x2c
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd90      	pop	{r4, r7, pc}
 80023c2:	bf00      	nop
 80023c4:	3d4ccccd 	.word	0x3d4ccccd

080023c8 <throttleScale>:

/* ---------- Dynamic Scaling for PID Sensitivity ---------- */
float throttleScale(float throttle)
{
 80023c8:	b590      	push	{r4, r7, lr}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
    float tMin = 1000.0f;
 80023d0:	4b19      	ldr	r3, [pc, #100]	@ (8002438 <throttleScale+0x70>)
 80023d2:	60fb      	str	r3, [r7, #12]
    float tMax = 1650.0f;
 80023d4:	4b19      	ldr	r3, [pc, #100]	@ (800243c <throttleScale+0x74>)
 80023d6:	60bb      	str	r3, [r7, #8]

    if (throttle < tMin) throttle = tMin;
 80023d8:	68f9      	ldr	r1, [r7, #12]
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7fe fe20 	bl	8001020 <__aeabi_fcmplt>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <throttleScale+0x22>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	607b      	str	r3, [r7, #4]
    if (throttle > tMax) throttle = tMax;
 80023ea:	68b9      	ldr	r1, [r7, #8]
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7fe fe35 	bl	800105c <__aeabi_fcmpgt>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <throttleScale+0x34>
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	607b      	str	r3, [r7, #4]

    /* Scales sensitivity based on throttle:
       Lower throttle -> higher sensitivity
       Higher throttle -> lower sensitivity (to prevent oscillations) */
    return 1.2f - (throttle - tMin) * (1.1f / (tMax - tMin));
 80023fc:	68f9      	ldr	r1, [r7, #12]
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7fe fb66 	bl	8000ad0 <__aeabi_fsub>
 8002404:	4603      	mov	r3, r0
 8002406:	461c      	mov	r4, r3
 8002408:	68f9      	ldr	r1, [r7, #12]
 800240a:	68b8      	ldr	r0, [r7, #8]
 800240c:	f7fe fb60 	bl	8000ad0 <__aeabi_fsub>
 8002410:	4603      	mov	r3, r0
 8002412:	4619      	mov	r1, r3
 8002414:	480a      	ldr	r0, [pc, #40]	@ (8002440 <throttleScale+0x78>)
 8002416:	f7fe fd19 	bl	8000e4c <__aeabi_fdiv>
 800241a:	4603      	mov	r3, r0
 800241c:	4619      	mov	r1, r3
 800241e:	4620      	mov	r0, r4
 8002420:	f7fe fc60 	bl	8000ce4 <__aeabi_fmul>
 8002424:	4603      	mov	r3, r0
 8002426:	4619      	mov	r1, r3
 8002428:	4806      	ldr	r0, [pc, #24]	@ (8002444 <throttleScale+0x7c>)
 800242a:	f7fe fb51 	bl	8000ad0 <__aeabi_fsub>
 800242e:	4603      	mov	r3, r0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	bd90      	pop	{r4, r7, pc}
 8002438:	447a0000 	.word	0x447a0000
 800243c:	44ce4000 	.word	0x44ce4000
 8002440:	3f8ccccd 	.word	0x3f8ccccd
 8002444:	3f99999a 	.word	0x3f99999a

08002448 <limit>:

/**
 * Limit the input value within the defined THROTTLE_MIN and THROTTLE_MAX range.
 */
float limit(float duty)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
    float_t result; // Temporary variable to store the clamped value

    if (duty < THROTTLE_MIN)
 8002450:	490d      	ldr	r1, [pc, #52]	@ (8002488 <limit+0x40>)
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7fe fde4 	bl	8001020 <__aeabi_fcmplt>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d002      	beq.n	8002464 <limit+0x1c>
    {
        // If input is below minimum threshold, set to THROTTLE_MIN
        result = THROTTLE_MIN;
 800245e:	4b0a      	ldr	r3, [pc, #40]	@ (8002488 <limit+0x40>)
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	e00b      	b.n	800247c <limit+0x34>
    }
    else if (duty > THROTTLE_MAX)
 8002464:	4909      	ldr	r1, [pc, #36]	@ (800248c <limit+0x44>)
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe fdf8 	bl	800105c <__aeabi_fcmpgt>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <limit+0x30>
    {
        // If input exceeds maximum threshold, set to THROTTLE_MAX
        result = THROTTLE_MAX;
 8002472:	4b06      	ldr	r3, [pc, #24]	@ (800248c <limit+0x44>)
 8002474:	60fb      	str	r3, [r7, #12]
 8002476:	e001      	b.n	800247c <limit+0x34>
    }
    else
    {
        // Input is within valid range
        result = duty;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	60fb      	str	r3, [r7, #12]
    }

    return result;
 800247c:	68fb      	ldr	r3, [r7, #12]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	447a0000 	.word	0x447a0000
 800248c:	44e10000 	.word	0x44e10000

08002490 <vongDieuKhien>:
void vongDieuKhien(float dt,
                   float throttleCoBan,
                   float setpointRoll,
                   float setpointPitch,
                   float yaw)
{
 8002490:	b590      	push	{r4, r7, lr}
 8002492:	b095      	sub	sp, #84	@ 0x54
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
 800249c:	603b      	str	r3, [r7, #0]
    float gocRoll  = roll_out;
 800249e:	4b80      	ldr	r3, [pc, #512]	@ (80026a0 <vongDieuKhien+0x210>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float gocPitch = pitch_out;
 80024a4:	4b7f      	ldr	r3, [pc, #508]	@ (80026a4 <vongDieuKhien+0x214>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	64bb      	str	r3, [r7, #72]	@ 0x48

    float tocDoRoll  = Gx;
 80024aa:	4b7f      	ldr	r3, [pc, #508]	@ (80026a8 <vongDieuKhien+0x218>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	647b      	str	r3, [r7, #68]	@ 0x44
    float tocDoPitch = Gy;
 80024b0:	4b7e      	ldr	r3, [pc, #504]	@ (80026ac <vongDieuKhien+0x21c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	643b      	str	r3, [r7, #64]	@ 0x40

    float outMaxRoll;
    float outMaxPitch;

    // Calculate dynamic rate limits based on error and throttle scale
    error_pitch = fabs(setpointPitch - pitch_out);
 80024b6:	4b7b      	ldr	r3, [pc, #492]	@ (80026a4 <vongDieuKhien+0x214>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4619      	mov	r1, r3
 80024bc:	6838      	ldr	r0, [r7, #0]
 80024be:	f7fe fb07 	bl	8000ad0 <__aeabi_fsub>
 80024c2:	4603      	mov	r3, r0
 80024c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    error_roll = fabs(setpointRoll - roll_out);
 80024ca:	4b75      	ldr	r3, [pc, #468]	@ (80026a0 <vongDieuKhien+0x210>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4619      	mov	r1, r3
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7fe fafd 	bl	8000ad0 <__aeabi_fsub>
 80024d6:	4603      	mov	r3, r0
 80024d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024dc:	63bb      	str	r3, [r7, #56]	@ 0x38
    outMaxRoll  = 10.0f + (error_roll  / 10.0f) * (200.0f - 10.0f) * throttleScale(throttleCoBan);
 80024de:	4974      	ldr	r1, [pc, #464]	@ (80026b0 <vongDieuKhien+0x220>)
 80024e0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80024e2:	f7fe fcb3 	bl	8000e4c <__aeabi_fdiv>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4972      	ldr	r1, [pc, #456]	@ (80026b4 <vongDieuKhien+0x224>)
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7fe fbfa 	bl	8000ce4 <__aeabi_fmul>
 80024f0:	4603      	mov	r3, r0
 80024f2:	461c      	mov	r4, r3
 80024f4:	68b8      	ldr	r0, [r7, #8]
 80024f6:	f7ff ff67 	bl	80023c8 <throttleScale>
 80024fa:	4603      	mov	r3, r0
 80024fc:	4619      	mov	r1, r3
 80024fe:	4620      	mov	r0, r4
 8002500:	f7fe fbf0 	bl	8000ce4 <__aeabi_fmul>
 8002504:	4603      	mov	r3, r0
 8002506:	496a      	ldr	r1, [pc, #424]	@ (80026b0 <vongDieuKhien+0x220>)
 8002508:	4618      	mov	r0, r3
 800250a:	f7fe fae3 	bl	8000ad4 <__addsf3>
 800250e:	4603      	mov	r3, r0
 8002510:	637b      	str	r3, [r7, #52]	@ 0x34
    outMaxPitch = 10.0f + (error_pitch / 10.0f) * (200.0f - 10.0f) * throttleScale(throttleCoBan);
 8002512:	4967      	ldr	r1, [pc, #412]	@ (80026b0 <vongDieuKhien+0x220>)
 8002514:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002516:	f7fe fc99 	bl	8000e4c <__aeabi_fdiv>
 800251a:	4603      	mov	r3, r0
 800251c:	4965      	ldr	r1, [pc, #404]	@ (80026b4 <vongDieuKhien+0x224>)
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe fbe0 	bl	8000ce4 <__aeabi_fmul>
 8002524:	4603      	mov	r3, r0
 8002526:	461c      	mov	r4, r3
 8002528:	68b8      	ldr	r0, [r7, #8]
 800252a:	f7ff ff4d 	bl	80023c8 <throttleScale>
 800252e:	4603      	mov	r3, r0
 8002530:	4619      	mov	r1, r3
 8002532:	4620      	mov	r0, r4
 8002534:	f7fe fbd6 	bl	8000ce4 <__aeabi_fmul>
 8002538:	4603      	mov	r3, r0
 800253a:	495d      	ldr	r1, [pc, #372]	@ (80026b0 <vongDieuKhien+0x220>)
 800253c:	4618      	mov	r0, r3
 800253e:	f7fe fac9 	bl	8000ad4 <__addsf3>
 8002542:	4603      	mov	r3, r0
 8002544:	633b      	str	r3, [r7, #48]	@ 0x30

    pidTocDoRoll.outMax  =  outMaxRoll;
 8002546:	4a5c      	ldr	r2, [pc, #368]	@ (80026b8 <vongDieuKhien+0x228>)
 8002548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800254a:	61d3      	str	r3, [r2, #28]
    pidTocDoRoll.outMin  = -outMaxRoll;
 800254c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800254e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002552:	4a59      	ldr	r2, [pc, #356]	@ (80026b8 <vongDieuKhien+0x228>)
 8002554:	6193      	str	r3, [r2, #24]

    pidTocDoPitch.outMax =  outMaxPitch;
 8002556:	4a59      	ldr	r2, [pc, #356]	@ (80026bc <vongDieuKhien+0x22c>)
 8002558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800255a:	61d3      	str	r3, [r2, #28]
    pidTocDoPitch.outMin = -outMaxPitch;
 800255c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800255e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002562:	4a56      	ldr	r2, [pc, #344]	@ (80026bc <vongDieuKhien+0x22c>)
 8002564:	6193      	str	r3, [r2, #24]

    /* =================== OUTER LOOP: ANGLE PID =================== */
    tocDoRoll_MongMuon  = PID_Update(&pidGocRoll,  setpointRoll,  gocRoll,  dt);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4854      	ldr	r0, [pc, #336]	@ (80026c0 <vongDieuKhien+0x230>)
 800256e:	f7ff fe69 	bl	8002244 <PID_Update>
 8002572:	62f8      	str	r0, [r7, #44]	@ 0x2c
    tocDoPitch_MongMuon = PID_Update(&pidGocPitch, setpointPitch, gocPitch, dt);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002578:	6839      	ldr	r1, [r7, #0]
 800257a:	4852      	ldr	r0, [pc, #328]	@ (80026c4 <vongDieuKhien+0x234>)
 800257c:	f7ff fe62 	bl	8002244 <PID_Update>
 8002580:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* =================== INNER LOOP: RATE PID =================== */
    suaRoll  = PID_Update(&pidTocDoRoll,  tocDoRoll_MongMuon,  tocDoRoll,  dt);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002586:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002588:	484b      	ldr	r0, [pc, #300]	@ (80026b8 <vongDieuKhien+0x228>)
 800258a:	f7ff fe5b 	bl	8002244 <PID_Update>
 800258e:	6278      	str	r0, [r7, #36]	@ 0x24
    suaPitch = PID_Update(&pidTocDoPitch, tocDoPitch_MongMuon, tocDoPitch, dt);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002594:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002596:	4849      	ldr	r0, [pc, #292]	@ (80026bc <vongDieuKhien+0x22c>)
 8002598:	f7ff fe54 	bl	8002244 <PID_Update>
 800259c:	6238      	str	r0, [r7, #32]

    /* ========================= MOTOR MIXER (X-FRAME) ========================= */
    motorFRf = throttleCoBan;
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	61fb      	str	r3, [r7, #28]
    motorRRf = throttleCoBan;
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	61bb      	str	r3, [r7, #24]
    motorRLf = throttleCoBan;
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	617b      	str	r3, [r7, #20]
    motorFLf = throttleCoBan;
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	613b      	str	r3, [r7, #16]

    /* ===== PITCH Correction ===== */
    motorFLf += suaPitch;   // Left side increase
 80025ae:	6a39      	ldr	r1, [r7, #32]
 80025b0:	6938      	ldr	r0, [r7, #16]
 80025b2:	f7fe fa8f 	bl	8000ad4 <__addsf3>
 80025b6:	4603      	mov	r3, r0
 80025b8:	613b      	str	r3, [r7, #16]
    motorRLf += suaPitch;
 80025ba:	6a39      	ldr	r1, [r7, #32]
 80025bc:	6978      	ldr	r0, [r7, #20]
 80025be:	f7fe fa89 	bl	8000ad4 <__addsf3>
 80025c2:	4603      	mov	r3, r0
 80025c4:	617b      	str	r3, [r7, #20]
    motorFRf -= suaPitch;   // Right side decrease
 80025c6:	6a39      	ldr	r1, [r7, #32]
 80025c8:	69f8      	ldr	r0, [r7, #28]
 80025ca:	f7fe fa81 	bl	8000ad0 <__aeabi_fsub>
 80025ce:	4603      	mov	r3, r0
 80025d0:	61fb      	str	r3, [r7, #28]
    motorRRf -= suaPitch;
 80025d2:	6a39      	ldr	r1, [r7, #32]
 80025d4:	69b8      	ldr	r0, [r7, #24]
 80025d6:	f7fe fa7b 	bl	8000ad0 <__aeabi_fsub>
 80025da:	4603      	mov	r3, r0
 80025dc:	61bb      	str	r3, [r7, #24]

    /* ===== ROLL Correction ===== */
    motorFLf += suaRoll;    // Front side increase
 80025de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025e0:	6938      	ldr	r0, [r7, #16]
 80025e2:	f7fe fa77 	bl	8000ad4 <__addsf3>
 80025e6:	4603      	mov	r3, r0
 80025e8:	613b      	str	r3, [r7, #16]
    motorFRf += suaRoll;
 80025ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025ec:	69f8      	ldr	r0, [r7, #28]
 80025ee:	f7fe fa71 	bl	8000ad4 <__addsf3>
 80025f2:	4603      	mov	r3, r0
 80025f4:	61fb      	str	r3, [r7, #28]
    motorRLf -= suaRoll;    // Rear side decrease
 80025f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025f8:	6978      	ldr	r0, [r7, #20]
 80025fa:	f7fe fa69 	bl	8000ad0 <__aeabi_fsub>
 80025fe:	4603      	mov	r3, r0
 8002600:	617b      	str	r3, [r7, #20]
    motorRRf -= suaRoll;
 8002602:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002604:	69b8      	ldr	r0, [r7, #24]
 8002606:	f7fe fa63 	bl	8000ad0 <__aeabi_fsub>
 800260a:	4603      	mov	r3, r0
 800260c:	61bb      	str	r3, [r7, #24]

    /* ===== YAW Correction ===== */
    motorFRf += yaw;        // M2 (CW) Increase
 800260e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002610:	69f8      	ldr	r0, [r7, #28]
 8002612:	f7fe fa5f 	bl	8000ad4 <__addsf3>
 8002616:	4603      	mov	r3, r0
 8002618:	61fb      	str	r3, [r7, #28]
    motorRLf += yaw;        // M3 (CW) Increase
 800261a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800261c:	6978      	ldr	r0, [r7, #20]
 800261e:	f7fe fa59 	bl	8000ad4 <__addsf3>
 8002622:	4603      	mov	r3, r0
 8002624:	617b      	str	r3, [r7, #20]
    motorFLf -= yaw;        // M1 (CCW) Decrease
 8002626:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002628:	6938      	ldr	r0, [r7, #16]
 800262a:	f7fe fa51 	bl	8000ad0 <__aeabi_fsub>
 800262e:	4603      	mov	r3, r0
 8002630:	613b      	str	r3, [r7, #16]
    motorRRf -= yaw;        // M4 (CCW) Decrease
 8002632:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002634:	69b8      	ldr	r0, [r7, #24]
 8002636:	f7fe fa4b 	bl	8000ad0 <__aeabi_fsub>
 800263a:	4603      	mov	r3, r0
 800263c:	61bb      	str	r3, [r7, #24]

    // Clamp PWM values to valid hardware range
    motorFLf = limit(motorFLf);
 800263e:	6938      	ldr	r0, [r7, #16]
 8002640:	f7ff ff02 	bl	8002448 <limit>
 8002644:	6138      	str	r0, [r7, #16]
    motorFRf = limit(motorFRf);
 8002646:	69f8      	ldr	r0, [r7, #28]
 8002648:	f7ff fefe 	bl	8002448 <limit>
 800264c:	61f8      	str	r0, [r7, #28]
    motorRLf = limit(motorRLf);
 800264e:	6978      	ldr	r0, [r7, #20]
 8002650:	f7ff fefa 	bl	8002448 <limit>
 8002654:	6178      	str	r0, [r7, #20]
    motorRRf = limit(motorRRf);
 8002656:	69b8      	ldr	r0, [r7, #24]
 8002658:	f7ff fef6 	bl	8002448 <limit>
 800265c:	61b8      	str	r0, [r7, #24]

    m1 = (uint16_t)motorFLf;   // Front Left
 800265e:	6938      	ldr	r0, [r7, #16]
 8002660:	f7fe fd06 	bl	8001070 <__aeabi_f2uiz>
 8002664:	4603      	mov	r3, r0
 8002666:	b29a      	uxth	r2, r3
 8002668:	4b17      	ldr	r3, [pc, #92]	@ (80026c8 <vongDieuKhien+0x238>)
 800266a:	801a      	strh	r2, [r3, #0]
    m2 = (uint16_t)motorFRf;   // Front Right
 800266c:	69f8      	ldr	r0, [r7, #28]
 800266e:	f7fe fcff 	bl	8001070 <__aeabi_f2uiz>
 8002672:	4603      	mov	r3, r0
 8002674:	b29a      	uxth	r2, r3
 8002676:	4b15      	ldr	r3, [pc, #84]	@ (80026cc <vongDieuKhien+0x23c>)
 8002678:	801a      	strh	r2, [r3, #0]
    m3 = (uint16_t)motorRLf;   // Rear Left
 800267a:	6978      	ldr	r0, [r7, #20]
 800267c:	f7fe fcf8 	bl	8001070 <__aeabi_f2uiz>
 8002680:	4603      	mov	r3, r0
 8002682:	b29a      	uxth	r2, r3
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <vongDieuKhien+0x240>)
 8002686:	801a      	strh	r2, [r3, #0]
    m4 = (uint16_t)motorRRf;   // Rear Right
 8002688:	69b8      	ldr	r0, [r7, #24]
 800268a:	f7fe fcf1 	bl	8001070 <__aeabi_f2uiz>
 800268e:	4603      	mov	r3, r0
 8002690:	b29a      	uxth	r2, r3
 8002692:	4b10      	ldr	r3, [pc, #64]	@ (80026d4 <vongDieuKhien+0x244>)
 8002694:	801a      	strh	r2, [r3, #0]
}
 8002696:	bf00      	nop
 8002698:	3754      	adds	r7, #84	@ 0x54
 800269a:	46bd      	mov	sp, r7
 800269c:	bd90      	pop	{r4, r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000094 	.word	0x20000094
 80026a4:	20000098 	.word	0x20000098
 80026a8:	20000088 	.word	0x20000088
 80026ac:	2000008c 	.word	0x2000008c
 80026b0:	41200000 	.word	0x41200000
 80026b4:	433e0000 	.word	0x433e0000
 80026b8:	200000f4 	.word	0x200000f4
 80026bc:	20000120 	.word	0x20000120
 80026c0:	2000009c 	.word	0x2000009c
 80026c4:	200000c8 	.word	0x200000c8
 80026c8:	2000014c 	.word	0x2000014c
 80026cc:	2000014e 	.word	0x2000014e
 80026d0:	20000150 	.word	0x20000150
 80026d4:	20000152 	.word	0x20000152

080026d8 <PID_Reset>:

/* ---------- Reset PID States ---------- */
void PID_Reset(PID_t *pid)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
    pid->tichPhan    = 0.0f;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f04f 0200 	mov.w	r2, #0
 80026e6:	60da      	str	r2, [r3, #12]
    pid->saiSoTruoc  = 0.0f;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
    pid->doDoTruoc   = 0.0f;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	615a      	str	r2, [r3, #20]
    pid->daoHamTruoc = 0.0f;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
	...

0800270c <spi_init>:

#include <SPI/spi.h>

void spi_init(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
    /* Enable clocks for GPIOA and SPI1 */
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN |                  // Enable GPIOA clock
 8002710:	4b1a      	ldr	r3, [pc, #104]	@ (800277c <spi_init+0x70>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	4a19      	ldr	r2, [pc, #100]	@ (800277c <spi_init+0x70>)
 8002716:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800271a:	f043 0304 	orr.w	r3, r3, #4
 800271e:	6193      	str	r3, [r2, #24]
       - PA5 = SCK  : Alternate function push-pull, 2 MHz
       - PA6 = MISO : Input floating
       - PA7 = MOSI : Alternate function push-pull, 2 MHz
       For AF push-pull: CNF = 10
    */
    GPIOA->CRL &= ~(GPIO_CRL_MODE5_Msk | GPIO_CRL_CNF5_Msk |
 8002720:	4b17      	ldr	r3, [pc, #92]	@ (8002780 <spi_init+0x74>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <spi_init+0x74>)
 8002726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800272a:	6013      	str	r3, [r2, #0]
                    GPIO_CRL_MODE6_Msk | GPIO_CRL_CNF6_Msk |
                    GPIO_CRL_MODE7_Msk | GPIO_CRL_CNF7_Msk); // Clear configuration for PA5PA7

    GPIOA->CRL |= (GPIO_CRL_MODE5_1) |                    // PA5 output mode, 2 MHz
 800272c:	4b14      	ldr	r3, [pc, #80]	@ (8002780 <spi_init+0x74>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a13      	ldr	r2, [pc, #76]	@ (8002780 <spi_init+0x74>)
 8002732:	f043 4324 	orr.w	r3, r3, #2751463424	@ 0xa4000000
 8002736:	f443 0320 	orr.w	r3, r3, #10485760	@ 0xa00000
 800273a:	6013      	str	r3, [r2, #0]
                  (GPIO_CRL_CNF6_0)  |                    // PA6 input floating
                  (GPIO_CRL_MODE7_1) |                    // PA7 output mode, 2 MHz
                  (GPIO_CRL_CNF7_1);                      // PA7 alternate function push-pull

    /* SPI1 configuration */
    SPI1->CR1 = 0;                                       // Reset SPI1 control register 1
 800273c:	4b11      	ldr	r3, [pc, #68]	@ (8002784 <spi_init+0x78>)
 800273e:	2200      	movs	r2, #0
 8002740:	601a      	str	r2, [r3, #0]
    SPI1->CR1 |= SPI_CR1_MSTR;                            // Configure SPI as master
 8002742:	4b10      	ldr	r3, [pc, #64]	@ (8002784 <spi_init+0x78>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a0f      	ldr	r2, [pc, #60]	@ (8002784 <spi_init+0x78>)
 8002748:	f043 0304 	orr.w	r3, r3, #4
 800274c:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_SSM | SPI_CR1_SSI;               // Enable software NSS management, set NSS high
 800274e:	4b0d      	ldr	r3, [pc, #52]	@ (8002784 <spi_init+0x78>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a0c      	ldr	r2, [pc, #48]	@ (8002784 <spi_init+0x78>)
 8002754:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002758:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_BR_0;                            // Set baud rate = fPCLK / 4
 800275a:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <spi_init+0x78>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a09      	ldr	r2, [pc, #36]	@ (8002784 <spi_init+0x78>)
 8002760:	f043 0308 	orr.w	r3, r3, #8
 8002764:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_SPE;                             // Enable SPI1 peripheral
 8002766:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <spi_init+0x78>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a06      	ldr	r2, [pc, #24]	@ (8002784 <spi_init+0x78>)
 800276c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002770:	6013      	str	r3, [r2, #0]
}
 8002772:	bf00      	nop
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	40021000 	.word	0x40021000
 8002780:	40010800 	.word	0x40010800
 8002784:	40013000 	.word	0x40013000

08002788 <spi1_transmit>:

/* Transmit data buffer using polling */
void spi1_transmit(uint8_t *data, uint32_t size)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
    uint32_t i = 0;                                      // Buffer index
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
    volatile uint8_t tmp;                                // Temporary variable to clear OVR flag

    while (i < size)
 8002796:	e00e      	b.n	80027b6 <spi1_transmit+0x2e>
    {
        while (!(SPI1->SR & SPI_SR_TXE));                // Wait until transmit buffer is empty
 8002798:	bf00      	nop
 800279a:	4b17      	ldr	r3, [pc, #92]	@ (80027f8 <spi1_transmit+0x70>)
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0f9      	beq.n	800279a <spi1_transmit+0x12>
        SPI1->DR = data[i++];                            // Write one byte to the data register
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	60fa      	str	r2, [r7, #12]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	4413      	add	r3, r2
 80027b0:	781a      	ldrb	r2, [r3, #0]
 80027b2:	4b11      	ldr	r3, [pc, #68]	@ (80027f8 <spi1_transmit+0x70>)
 80027b4:	60da      	str	r2, [r3, #12]
    while (i < size)
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d3ec      	bcc.n	8002798 <spi1_transmit+0x10>
    }

    while (!(SPI1->SR & SPI_SR_TXE));                    // Wait until last byte is loaded
 80027be:	bf00      	nop
 80027c0:	4b0d      	ldr	r3, [pc, #52]	@ (80027f8 <spi1_transmit+0x70>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f9      	beq.n	80027c0 <spi1_transmit+0x38>
    while (SPI1->SR & SPI_SR_BSY);                       // Wait until SPI is no longer busy
 80027cc:	bf00      	nop
 80027ce:	4b0a      	ldr	r3, [pc, #40]	@ (80027f8 <spi1_transmit+0x70>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f9      	bne.n	80027ce <spi1_transmit+0x46>

    /* Clear possible overrun (OVR) flag by reading DR then SR */
    tmp = SPI1->DR;                                      // Read data register
 80027da:	4b07      	ldr	r3, [pc, #28]	@ (80027f8 <spi1_transmit+0x70>)
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	72fb      	strb	r3, [r7, #11]
    tmp = SPI1->SR;                                      // Read status register to clear OVR
 80027e2:	4b05      	ldr	r3, [pc, #20]	@ (80027f8 <spi1_transmit+0x70>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	72fb      	strb	r3, [r7, #11]
    (void)tmp;                                           // Prevent unused variable warning
 80027ea:	7afb      	ldrb	r3, [r7, #11]
}
 80027ec:	bf00      	nop
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40013000 	.word	0x40013000

080027fc <spi1_receive>:

/* Receive a number of bytes into data buffer (dummy write 0xFF to generate clock) */
void spi1_receive(uint8_t *data, uint32_t size)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
    while (size)
 8002806:	e013      	b.n	8002830 <spi1_receive+0x34>
    {
        SPI1->DR = 0xFF;                                 // Send dummy byte to generate SPI clock
 8002808:	4b0e      	ldr	r3, [pc, #56]	@ (8002844 <spi1_receive+0x48>)
 800280a:	22ff      	movs	r2, #255	@ 0xff
 800280c:	60da      	str	r2, [r3, #12]
        while (!(SPI1->SR & SPI_SR_RXNE));               // Wait until receive buffer is not empty
 800280e:	bf00      	nop
 8002810:	4b0c      	ldr	r3, [pc, #48]	@ (8002844 <spi1_receive+0x48>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f9      	beq.n	8002810 <spi1_receive+0x14>
        *data++ = (uint8_t)SPI1->DR;                     // Read received byte
 800281c:	4b09      	ldr	r3, [pc, #36]	@ (8002844 <spi1_receive+0x48>)
 800281e:	68d9      	ldr	r1, [r3, #12]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	1c5a      	adds	r2, r3, #1
 8002824:	607a      	str	r2, [r7, #4]
 8002826:	b2ca      	uxtb	r2, r1
 8002828:	701a      	strb	r2, [r3, #0]
        size--;                                          // Decrease remaining byte count
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	3b01      	subs	r3, #1
 800282e:	603b      	str	r3, [r7, #0]
    while (size)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1e8      	bne.n	8002808 <spi1_receive+0xc>
    }
}
 8002836:	bf00      	nop
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40013000 	.word	0x40013000

08002848 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002854:	f7ff fff8 	bl	8002848 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002858:	480b      	ldr	r0, [pc, #44]	@ (8002888 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800285a:	490c      	ldr	r1, [pc, #48]	@ (800288c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800285c:	4a0c      	ldr	r2, [pc, #48]	@ (8002890 <LoopFillZerobss+0x16>)
  movs r3, #0
 800285e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002860:	e002      	b.n	8002868 <LoopCopyDataInit>

08002862 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002862:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002864:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002866:	3304      	adds	r3, #4

08002868 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002868:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800286a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800286c:	d3f9      	bcc.n	8002862 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800286e:	4a09      	ldr	r2, [pc, #36]	@ (8002894 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002870:	4c09      	ldr	r4, [pc, #36]	@ (8002898 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002872:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002874:	e001      	b.n	800287a <LoopFillZerobss>

08002876 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002876:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002878:	3204      	adds	r2, #4

0800287a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800287a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800287c:	d3fb      	bcc.n	8002876 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800287e:	f000 f815 	bl	80028ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002882:	f7fe fd2f 	bl	80012e4 <main>
  bx lr
 8002886:	4770      	bx	lr
  ldr r0, =_sdata
 8002888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800288c:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8002890:	08003070 	.word	0x08003070
  ldr r2, =_sbss
 8002894:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8002898:	2000028c 	.word	0x2000028c

0800289c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800289c:	e7fe      	b.n	800289c <ADC1_2_IRQHandler>
	...

080028a0 <__errno>:
 80028a0:	4b01      	ldr	r3, [pc, #4]	@ (80028a8 <__errno+0x8>)
 80028a2:	6818      	ldr	r0, [r3, #0]
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000000 	.word	0x20000000

080028ac <__libc_init_array>:
 80028ac:	b570      	push	{r4, r5, r6, lr}
 80028ae:	2600      	movs	r6, #0
 80028b0:	4d0c      	ldr	r5, [pc, #48]	@ (80028e4 <__libc_init_array+0x38>)
 80028b2:	4c0d      	ldr	r4, [pc, #52]	@ (80028e8 <__libc_init_array+0x3c>)
 80028b4:	1b64      	subs	r4, r4, r5
 80028b6:	10a4      	asrs	r4, r4, #2
 80028b8:	42a6      	cmp	r6, r4
 80028ba:	d109      	bne.n	80028d0 <__libc_init_array+0x24>
 80028bc:	f000 fb7c 	bl	8002fb8 <_init>
 80028c0:	2600      	movs	r6, #0
 80028c2:	4d0a      	ldr	r5, [pc, #40]	@ (80028ec <__libc_init_array+0x40>)
 80028c4:	4c0a      	ldr	r4, [pc, #40]	@ (80028f0 <__libc_init_array+0x44>)
 80028c6:	1b64      	subs	r4, r4, r5
 80028c8:	10a4      	asrs	r4, r4, #2
 80028ca:	42a6      	cmp	r6, r4
 80028cc:	d105      	bne.n	80028da <__libc_init_array+0x2e>
 80028ce:	bd70      	pop	{r4, r5, r6, pc}
 80028d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80028d4:	4798      	blx	r3
 80028d6:	3601      	adds	r6, #1
 80028d8:	e7ee      	b.n	80028b8 <__libc_init_array+0xc>
 80028da:	f855 3b04 	ldr.w	r3, [r5], #4
 80028de:	4798      	blx	r3
 80028e0:	3601      	adds	r6, #1
 80028e2:	e7f2      	b.n	80028ca <__libc_init_array+0x1e>
 80028e4:	08003068 	.word	0x08003068
 80028e8:	08003068 	.word	0x08003068
 80028ec:	08003068 	.word	0x08003068
 80028f0:	0800306c 	.word	0x0800306c

080028f4 <atan2>:
 80028f4:	f000 b8f8 	b.w	8002ae8 <__ieee754_atan2>

080028f8 <sqrt>:
 80028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fa:	4606      	mov	r6, r0
 80028fc:	460f      	mov	r7, r1
 80028fe:	f000 f81f 	bl	8002940 <__ieee754_sqrt>
 8002902:	4632      	mov	r2, r6
 8002904:	4604      	mov	r4, r0
 8002906:	460d      	mov	r5, r1
 8002908:	463b      	mov	r3, r7
 800290a:	4630      	mov	r0, r6
 800290c:	4639      	mov	r1, r7
 800290e:	f7fe f875 	bl	80009fc <__aeabi_dcmpun>
 8002912:	b990      	cbnz	r0, 800293a <sqrt+0x42>
 8002914:	2200      	movs	r2, #0
 8002916:	2300      	movs	r3, #0
 8002918:	4630      	mov	r0, r6
 800291a:	4639      	mov	r1, r7
 800291c:	f7fe f846 	bl	80009ac <__aeabi_dcmplt>
 8002920:	b158      	cbz	r0, 800293a <sqrt+0x42>
 8002922:	f7ff ffbd 	bl	80028a0 <__errno>
 8002926:	2321      	movs	r3, #33	@ 0x21
 8002928:	2200      	movs	r2, #0
 800292a:	6003      	str	r3, [r0, #0]
 800292c:	2300      	movs	r3, #0
 800292e:	4610      	mov	r0, r2
 8002930:	4619      	mov	r1, r3
 8002932:	f7fd fef3 	bl	800071c <__aeabi_ddiv>
 8002936:	4604      	mov	r4, r0
 8002938:	460d      	mov	r5, r1
 800293a:	4620      	mov	r0, r4
 800293c:	4629      	mov	r1, r5
 800293e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002940 <__ieee754_sqrt>:
 8002940:	4a65      	ldr	r2, [pc, #404]	@ (8002ad8 <__ieee754_sqrt+0x198>)
 8002942:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002946:	438a      	bics	r2, r1
 8002948:	4606      	mov	r6, r0
 800294a:	460f      	mov	r7, r1
 800294c:	460b      	mov	r3, r1
 800294e:	4604      	mov	r4, r0
 8002950:	d10e      	bne.n	8002970 <__ieee754_sqrt+0x30>
 8002952:	4602      	mov	r2, r0
 8002954:	f7fd fdb8 	bl	80004c8 <__aeabi_dmul>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4630      	mov	r0, r6
 800295e:	4639      	mov	r1, r7
 8002960:	f7fd fbfc 	bl	800015c <__adddf3>
 8002964:	4606      	mov	r6, r0
 8002966:	460f      	mov	r7, r1
 8002968:	4630      	mov	r0, r6
 800296a:	4639      	mov	r1, r7
 800296c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002970:	2900      	cmp	r1, #0
 8002972:	dc0c      	bgt.n	800298e <__ieee754_sqrt+0x4e>
 8002974:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8002978:	4302      	orrs	r2, r0
 800297a:	d0f5      	beq.n	8002968 <__ieee754_sqrt+0x28>
 800297c:	b189      	cbz	r1, 80029a2 <__ieee754_sqrt+0x62>
 800297e:	4602      	mov	r2, r0
 8002980:	f7fd fbea 	bl	8000158 <__aeabi_dsub>
 8002984:	4602      	mov	r2, r0
 8002986:	460b      	mov	r3, r1
 8002988:	f7fd fec8 	bl	800071c <__aeabi_ddiv>
 800298c:	e7ea      	b.n	8002964 <__ieee754_sqrt+0x24>
 800298e:	150a      	asrs	r2, r1, #20
 8002990:	d115      	bne.n	80029be <__ieee754_sqrt+0x7e>
 8002992:	2100      	movs	r1, #0
 8002994:	e009      	b.n	80029aa <__ieee754_sqrt+0x6a>
 8002996:	0ae3      	lsrs	r3, r4, #11
 8002998:	3a15      	subs	r2, #21
 800299a:	0564      	lsls	r4, r4, #21
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0fa      	beq.n	8002996 <__ieee754_sqrt+0x56>
 80029a0:	e7f7      	b.n	8002992 <__ieee754_sqrt+0x52>
 80029a2:	460a      	mov	r2, r1
 80029a4:	e7fa      	b.n	800299c <__ieee754_sqrt+0x5c>
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	3101      	adds	r1, #1
 80029aa:	02d8      	lsls	r0, r3, #11
 80029ac:	d5fb      	bpl.n	80029a6 <__ieee754_sqrt+0x66>
 80029ae:	1e48      	subs	r0, r1, #1
 80029b0:	1a12      	subs	r2, r2, r0
 80029b2:	f1c1 0020 	rsb	r0, r1, #32
 80029b6:	fa24 f000 	lsr.w	r0, r4, r0
 80029ba:	4303      	orrs	r3, r0
 80029bc:	408c      	lsls	r4, r1
 80029be:	2700      	movs	r7, #0
 80029c0:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 80029c4:	2116      	movs	r1, #22
 80029c6:	07d2      	lsls	r2, r2, #31
 80029c8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80029cc:	463a      	mov	r2, r7
 80029ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029d6:	bf5c      	itt	pl
 80029d8:	005b      	lslpl	r3, r3, #1
 80029da:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 80029de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80029e2:	bf58      	it	pl
 80029e4:	0064      	lslpl	r4, r4, #1
 80029e6:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80029ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 80029ee:	0064      	lsls	r4, r4, #1
 80029f0:	1815      	adds	r5, r2, r0
 80029f2:	429d      	cmp	r5, r3
 80029f4:	bfde      	ittt	le
 80029f6:	182a      	addle	r2, r5, r0
 80029f8:	1b5b      	suble	r3, r3, r5
 80029fa:	183f      	addle	r7, r7, r0
 80029fc:	0fe5      	lsrs	r5, r4, #31
 80029fe:	3901      	subs	r1, #1
 8002a00:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8002a04:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8002a08:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8002a0c:	d1f0      	bne.n	80029f0 <__ieee754_sqrt+0xb0>
 8002a0e:	460d      	mov	r5, r1
 8002a10:	2620      	movs	r6, #32
 8002a12:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8002a16:	4293      	cmp	r3, r2
 8002a18:	eb00 0c01 	add.w	ip, r0, r1
 8002a1c:	dc02      	bgt.n	8002a24 <__ieee754_sqrt+0xe4>
 8002a1e:	d113      	bne.n	8002a48 <__ieee754_sqrt+0x108>
 8002a20:	45a4      	cmp	ip, r4
 8002a22:	d811      	bhi.n	8002a48 <__ieee754_sqrt+0x108>
 8002a24:	f1bc 0f00 	cmp.w	ip, #0
 8002a28:	eb0c 0100 	add.w	r1, ip, r0
 8002a2c:	da3e      	bge.n	8002aac <__ieee754_sqrt+0x16c>
 8002a2e:	2900      	cmp	r1, #0
 8002a30:	db3c      	blt.n	8002aac <__ieee754_sqrt+0x16c>
 8002a32:	f102 0e01 	add.w	lr, r2, #1
 8002a36:	1a9b      	subs	r3, r3, r2
 8002a38:	4672      	mov	r2, lr
 8002a3a:	45a4      	cmp	ip, r4
 8002a3c:	bf88      	it	hi
 8002a3e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8002a42:	eba4 040c 	sub.w	r4, r4, ip
 8002a46:	4405      	add	r5, r0
 8002a48:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8002a4c:	3e01      	subs	r6, #1
 8002a4e:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8002a52:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8002a56:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8002a5a:	d1dc      	bne.n	8002a16 <__ieee754_sqrt+0xd6>
 8002a5c:	431c      	orrs	r4, r3
 8002a5e:	d01a      	beq.n	8002a96 <__ieee754_sqrt+0x156>
 8002a60:	4c1e      	ldr	r4, [pc, #120]	@ (8002adc <__ieee754_sqrt+0x19c>)
 8002a62:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8002ae0 <__ieee754_sqrt+0x1a0>
 8002a66:	e9d4 0100 	ldrd	r0, r1, [r4]
 8002a6a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8002a6e:	f7fd fb73 	bl	8000158 <__aeabi_dsub>
 8002a72:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8002a76:	4602      	mov	r2, r0
 8002a78:	460b      	mov	r3, r1
 8002a7a:	4650      	mov	r0, sl
 8002a7c:	4659      	mov	r1, fp
 8002a7e:	f7fd ff9f 	bl	80009c0 <__aeabi_dcmple>
 8002a82:	b140      	cbz	r0, 8002a96 <__ieee754_sqrt+0x156>
 8002a84:	e9d4 0100 	ldrd	r0, r1, [r4]
 8002a88:	e9d9 2300 	ldrd	r2, r3, [r9]
 8002a8c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002a90:	d10e      	bne.n	8002ab0 <__ieee754_sqrt+0x170>
 8002a92:	4635      	mov	r5, r6
 8002a94:	3701      	adds	r7, #1
 8002a96:	107b      	asrs	r3, r7, #1
 8002a98:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8002a9c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8002aa0:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 8002aa4:	086b      	lsrs	r3, r5, #1
 8002aa6:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 8002aaa:	e75b      	b.n	8002964 <__ieee754_sqrt+0x24>
 8002aac:	4696      	mov	lr, r2
 8002aae:	e7c2      	b.n	8002a36 <__ieee754_sqrt+0xf6>
 8002ab0:	f7fd fb54 	bl	800015c <__adddf3>
 8002ab4:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8002ab8:	4602      	mov	r2, r0
 8002aba:	460b      	mov	r3, r1
 8002abc:	4650      	mov	r0, sl
 8002abe:	4659      	mov	r1, fp
 8002ac0:	f7fd ff74 	bl	80009ac <__aeabi_dcmplt>
 8002ac4:	b120      	cbz	r0, 8002ad0 <__ieee754_sqrt+0x190>
 8002ac6:	1cab      	adds	r3, r5, #2
 8002ac8:	bf08      	it	eq
 8002aca:	3701      	addeq	r7, #1
 8002acc:	3502      	adds	r5, #2
 8002ace:	e7e2      	b.n	8002a96 <__ieee754_sqrt+0x156>
 8002ad0:	1c6b      	adds	r3, r5, #1
 8002ad2:	f023 0501 	bic.w	r5, r3, #1
 8002ad6:	e7de      	b.n	8002a96 <__ieee754_sqrt+0x156>
 8002ad8:	7ff00000 	.word	0x7ff00000
 8002adc:	08002ff0 	.word	0x08002ff0
 8002ae0:	08002fe8 	.word	0x08002fe8
 8002ae4:	00000000 	.word	0x00000000

08002ae8 <__ieee754_atan2>:
 8002ae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aec:	4617      	mov	r7, r2
 8002aee:	4690      	mov	r8, r2
 8002af0:	4699      	mov	r9, r3
 8002af2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002af6:	427b      	negs	r3, r7
 8002af8:	f8df a184 	ldr.w	sl, [pc, #388]	@ 8002c80 <__ieee754_atan2+0x198>
 8002afc:	433b      	orrs	r3, r7
 8002afe:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8002b02:	4553      	cmp	r3, sl
 8002b04:	4604      	mov	r4, r0
 8002b06:	460d      	mov	r5, r1
 8002b08:	d809      	bhi.n	8002b1e <__ieee754_atan2+0x36>
 8002b0a:	4246      	negs	r6, r0
 8002b0c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8002b10:	4306      	orrs	r6, r0
 8002b12:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8002b16:	4556      	cmp	r6, sl
 8002b18:	468e      	mov	lr, r1
 8002b1a:	4683      	mov	fp, r0
 8002b1c:	d908      	bls.n	8002b30 <__ieee754_atan2+0x48>
 8002b1e:	4642      	mov	r2, r8
 8002b20:	464b      	mov	r3, r9
 8002b22:	4620      	mov	r0, r4
 8002b24:	4629      	mov	r1, r5
 8002b26:	f7fd fb19 	bl	800015c <__adddf3>
 8002b2a:	4604      	mov	r4, r0
 8002b2c:	460d      	mov	r5, r1
 8002b2e:	e016      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002b30:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 8002b34:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8002b38:	433e      	orrs	r6, r7
 8002b3a:	d103      	bne.n	8002b44 <__ieee754_atan2+0x5c>
 8002b3c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b40:	f000 b8a6 	b.w	8002c90 <atan>
 8002b44:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8002b48:	f006 0602 	and.w	r6, r6, #2
 8002b4c:	ea53 0b0b 	orrs.w	fp, r3, fp
 8002b50:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8002b54:	d107      	bne.n	8002b66 <__ieee754_atan2+0x7e>
 8002b56:	2e02      	cmp	r6, #2
 8002b58:	d064      	beq.n	8002c24 <__ieee754_atan2+0x13c>
 8002b5a:	2e03      	cmp	r6, #3
 8002b5c:	d066      	beq.n	8002c2c <__ieee754_atan2+0x144>
 8002b5e:	4620      	mov	r0, r4
 8002b60:	4629      	mov	r1, r5
 8002b62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b66:	4317      	orrs	r7, r2
 8002b68:	d106      	bne.n	8002b78 <__ieee754_atan2+0x90>
 8002b6a:	f1be 0f00 	cmp.w	lr, #0
 8002b6e:	db68      	blt.n	8002c42 <__ieee754_atan2+0x15a>
 8002b70:	a537      	add	r5, pc, #220	@ (adr r5, 8002c50 <__ieee754_atan2+0x168>)
 8002b72:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002b76:	e7f2      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002b78:	4552      	cmp	r2, sl
 8002b7a:	d10f      	bne.n	8002b9c <__ieee754_atan2+0xb4>
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	f106 36ff 	add.w	r6, r6, #4294967295
 8002b82:	d107      	bne.n	8002b94 <__ieee754_atan2+0xac>
 8002b84:	2e02      	cmp	r6, #2
 8002b86:	d855      	bhi.n	8002c34 <__ieee754_atan2+0x14c>
 8002b88:	4b3e      	ldr	r3, [pc, #248]	@ (8002c84 <__ieee754_atan2+0x19c>)
 8002b8a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002b8e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002b92:	e7e4      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002b94:	2e02      	cmp	r6, #2
 8002b96:	d851      	bhi.n	8002c3c <__ieee754_atan2+0x154>
 8002b98:	4b3b      	ldr	r3, [pc, #236]	@ (8002c88 <__ieee754_atan2+0x1a0>)
 8002b9a:	e7f6      	b.n	8002b8a <__ieee754_atan2+0xa2>
 8002b9c:	4553      	cmp	r3, sl
 8002b9e:	d0e4      	beq.n	8002b6a <__ieee754_atan2+0x82>
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8002ba6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8002baa:	da21      	bge.n	8002bf0 <__ieee754_atan2+0x108>
 8002bac:	f1b9 0f00 	cmp.w	r9, #0
 8002bb0:	da01      	bge.n	8002bb6 <__ieee754_atan2+0xce>
 8002bb2:	323c      	adds	r2, #60	@ 0x3c
 8002bb4:	db20      	blt.n	8002bf8 <__ieee754_atan2+0x110>
 8002bb6:	4642      	mov	r2, r8
 8002bb8:	464b      	mov	r3, r9
 8002bba:	4620      	mov	r0, r4
 8002bbc:	4629      	mov	r1, r5
 8002bbe:	f7fd fdad 	bl	800071c <__aeabi_ddiv>
 8002bc2:	f000 f9f5 	bl	8002fb0 <fabs>
 8002bc6:	f000 f863 	bl	8002c90 <atan>
 8002bca:	4604      	mov	r4, r0
 8002bcc:	460d      	mov	r5, r1
 8002bce:	2e01      	cmp	r6, #1
 8002bd0:	d015      	beq.n	8002bfe <__ieee754_atan2+0x116>
 8002bd2:	2e02      	cmp	r6, #2
 8002bd4:	d017      	beq.n	8002c06 <__ieee754_atan2+0x11e>
 8002bd6:	2e00      	cmp	r6, #0
 8002bd8:	d0c1      	beq.n	8002b5e <__ieee754_atan2+0x76>
 8002bda:	a31f      	add	r3, pc, #124	@ (adr r3, 8002c58 <__ieee754_atan2+0x170>)
 8002bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be0:	4620      	mov	r0, r4
 8002be2:	4629      	mov	r1, r5
 8002be4:	f7fd fab8 	bl	8000158 <__aeabi_dsub>
 8002be8:	a31d      	add	r3, pc, #116	@ (adr r3, 8002c60 <__ieee754_atan2+0x178>)
 8002bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bee:	e016      	b.n	8002c1e <__ieee754_atan2+0x136>
 8002bf0:	a517      	add	r5, pc, #92	@ (adr r5, 8002c50 <__ieee754_atan2+0x168>)
 8002bf2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002bf6:	e7ea      	b.n	8002bce <__ieee754_atan2+0xe6>
 8002bf8:	2400      	movs	r4, #0
 8002bfa:	2500      	movs	r5, #0
 8002bfc:	e7e7      	b.n	8002bce <__ieee754_atan2+0xe6>
 8002bfe:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8002c02:	461d      	mov	r5, r3
 8002c04:	e7ab      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002c06:	a314      	add	r3, pc, #80	@ (adr r3, 8002c58 <__ieee754_atan2+0x170>)
 8002c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0c:	4620      	mov	r0, r4
 8002c0e:	4629      	mov	r1, r5
 8002c10:	f7fd faa2 	bl	8000158 <__aeabi_dsub>
 8002c14:	4602      	mov	r2, r0
 8002c16:	460b      	mov	r3, r1
 8002c18:	a111      	add	r1, pc, #68	@ (adr r1, 8002c60 <__ieee754_atan2+0x178>)
 8002c1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002c1e:	f7fd fa9b 	bl	8000158 <__aeabi_dsub>
 8002c22:	e782      	b.n	8002b2a <__ieee754_atan2+0x42>
 8002c24:	a50e      	add	r5, pc, #56	@ (adr r5, 8002c60 <__ieee754_atan2+0x178>)
 8002c26:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002c2a:	e798      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002c2c:	a50e      	add	r5, pc, #56	@ (adr r5, 8002c68 <__ieee754_atan2+0x180>)
 8002c2e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002c32:	e794      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002c34:	a50e      	add	r5, pc, #56	@ (adr r5, 8002c70 <__ieee754_atan2+0x188>)
 8002c36:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002c3a:	e790      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002c3c:	2400      	movs	r4, #0
 8002c3e:	2500      	movs	r5, #0
 8002c40:	e78d      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002c42:	a50d      	add	r5, pc, #52	@ (adr r5, 8002c78 <__ieee754_atan2+0x190>)
 8002c44:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002c48:	e789      	b.n	8002b5e <__ieee754_atan2+0x76>
 8002c4a:	bf00      	nop
 8002c4c:	f3af 8000 	nop.w
 8002c50:	54442d18 	.word	0x54442d18
 8002c54:	3ff921fb 	.word	0x3ff921fb
 8002c58:	33145c07 	.word	0x33145c07
 8002c5c:	3ca1a626 	.word	0x3ca1a626
 8002c60:	54442d18 	.word	0x54442d18
 8002c64:	400921fb 	.word	0x400921fb
 8002c68:	54442d18 	.word	0x54442d18
 8002c6c:	c00921fb 	.word	0xc00921fb
 8002c70:	54442d18 	.word	0x54442d18
 8002c74:	3fe921fb 	.word	0x3fe921fb
 8002c78:	54442d18 	.word	0x54442d18
 8002c7c:	bff921fb 	.word	0xbff921fb
 8002c80:	7ff00000 	.word	0x7ff00000
 8002c84:	08003010 	.word	0x08003010
 8002c88:	08002ff8 	.word	0x08002ff8
 8002c8c:	00000000 	.word	0x00000000

08002c90 <atan>:
 8002c90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c94:	4bbc      	ldr	r3, [pc, #752]	@ (8002f88 <atan+0x2f8>)
 8002c96:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8002c9a:	429e      	cmp	r6, r3
 8002c9c:	4604      	mov	r4, r0
 8002c9e:	460d      	mov	r5, r1
 8002ca0:	468b      	mov	fp, r1
 8002ca2:	d918      	bls.n	8002cd6 <atan+0x46>
 8002ca4:	4bb9      	ldr	r3, [pc, #740]	@ (8002f8c <atan+0x2fc>)
 8002ca6:	429e      	cmp	r6, r3
 8002ca8:	d801      	bhi.n	8002cae <atan+0x1e>
 8002caa:	d109      	bne.n	8002cc0 <atan+0x30>
 8002cac:	b140      	cbz	r0, 8002cc0 <atan+0x30>
 8002cae:	4622      	mov	r2, r4
 8002cb0:	462b      	mov	r3, r5
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	f7fd fa51 	bl	800015c <__adddf3>
 8002cba:	4604      	mov	r4, r0
 8002cbc:	460d      	mov	r5, r1
 8002cbe:	e006      	b.n	8002cce <atan+0x3e>
 8002cc0:	f1bb 0f00 	cmp.w	fp, #0
 8002cc4:	f340 8123 	ble.w	8002f0e <atan+0x27e>
 8002cc8:	a593      	add	r5, pc, #588	@ (adr r5, 8002f18 <atan+0x288>)
 8002cca:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002cce:	4620      	mov	r0, r4
 8002cd0:	4629      	mov	r1, r5
 8002cd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cd6:	4bae      	ldr	r3, [pc, #696]	@ (8002f90 <atan+0x300>)
 8002cd8:	429e      	cmp	r6, r3
 8002cda:	d811      	bhi.n	8002d00 <atan+0x70>
 8002cdc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8002ce0:	429e      	cmp	r6, r3
 8002ce2:	d80a      	bhi.n	8002cfa <atan+0x6a>
 8002ce4:	a38e      	add	r3, pc, #568	@ (adr r3, 8002f20 <atan+0x290>)
 8002ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cea:	f7fd fa37 	bl	800015c <__adddf3>
 8002cee:	2200      	movs	r2, #0
 8002cf0:	4ba8      	ldr	r3, [pc, #672]	@ (8002f94 <atan+0x304>)
 8002cf2:	f7fd fe79 	bl	80009e8 <__aeabi_dcmpgt>
 8002cf6:	2800      	cmp	r0, #0
 8002cf8:	d1e9      	bne.n	8002cce <atan+0x3e>
 8002cfa:	f04f 3aff 	mov.w	sl, #4294967295
 8002cfe:	e027      	b.n	8002d50 <atan+0xc0>
 8002d00:	f000 f956 	bl	8002fb0 <fabs>
 8002d04:	4ba4      	ldr	r3, [pc, #656]	@ (8002f98 <atan+0x308>)
 8002d06:	4604      	mov	r4, r0
 8002d08:	429e      	cmp	r6, r3
 8002d0a:	460d      	mov	r5, r1
 8002d0c:	f200 80b8 	bhi.w	8002e80 <atan+0x1f0>
 8002d10:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8002d14:	429e      	cmp	r6, r3
 8002d16:	f200 809c 	bhi.w	8002e52 <atan+0x1c2>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	f7fd fa1d 	bl	800015c <__adddf3>
 8002d22:	2200      	movs	r2, #0
 8002d24:	4b9b      	ldr	r3, [pc, #620]	@ (8002f94 <atan+0x304>)
 8002d26:	f7fd fa17 	bl	8000158 <__aeabi_dsub>
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	4606      	mov	r6, r0
 8002d2e:	460f      	mov	r7, r1
 8002d30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002d34:	4620      	mov	r0, r4
 8002d36:	4629      	mov	r1, r5
 8002d38:	f7fd fa10 	bl	800015c <__adddf3>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	4630      	mov	r0, r6
 8002d42:	4639      	mov	r1, r7
 8002d44:	f7fd fcea 	bl	800071c <__aeabi_ddiv>
 8002d48:	f04f 0a00 	mov.w	sl, #0
 8002d4c:	4604      	mov	r4, r0
 8002d4e:	460d      	mov	r5, r1
 8002d50:	4622      	mov	r2, r4
 8002d52:	462b      	mov	r3, r5
 8002d54:	4620      	mov	r0, r4
 8002d56:	4629      	mov	r1, r5
 8002d58:	f7fd fbb6 	bl	80004c8 <__aeabi_dmul>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	4680      	mov	r8, r0
 8002d62:	4689      	mov	r9, r1
 8002d64:	f7fd fbb0 	bl	80004c8 <__aeabi_dmul>
 8002d68:	a36f      	add	r3, pc, #444	@ (adr r3, 8002f28 <atan+0x298>)
 8002d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6e:	4606      	mov	r6, r0
 8002d70:	460f      	mov	r7, r1
 8002d72:	f7fd fba9 	bl	80004c8 <__aeabi_dmul>
 8002d76:	a36e      	add	r3, pc, #440	@ (adr r3, 8002f30 <atan+0x2a0>)
 8002d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7c:	f7fd f9ee 	bl	800015c <__adddf3>
 8002d80:	4632      	mov	r2, r6
 8002d82:	463b      	mov	r3, r7
 8002d84:	f7fd fba0 	bl	80004c8 <__aeabi_dmul>
 8002d88:	a36b      	add	r3, pc, #428	@ (adr r3, 8002f38 <atan+0x2a8>)
 8002d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8e:	f7fd f9e5 	bl	800015c <__adddf3>
 8002d92:	4632      	mov	r2, r6
 8002d94:	463b      	mov	r3, r7
 8002d96:	f7fd fb97 	bl	80004c8 <__aeabi_dmul>
 8002d9a:	a369      	add	r3, pc, #420	@ (adr r3, 8002f40 <atan+0x2b0>)
 8002d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da0:	f7fd f9dc 	bl	800015c <__adddf3>
 8002da4:	4632      	mov	r2, r6
 8002da6:	463b      	mov	r3, r7
 8002da8:	f7fd fb8e 	bl	80004c8 <__aeabi_dmul>
 8002dac:	a366      	add	r3, pc, #408	@ (adr r3, 8002f48 <atan+0x2b8>)
 8002dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db2:	f7fd f9d3 	bl	800015c <__adddf3>
 8002db6:	4632      	mov	r2, r6
 8002db8:	463b      	mov	r3, r7
 8002dba:	f7fd fb85 	bl	80004c8 <__aeabi_dmul>
 8002dbe:	a364      	add	r3, pc, #400	@ (adr r3, 8002f50 <atan+0x2c0>)
 8002dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc4:	f7fd f9ca 	bl	800015c <__adddf3>
 8002dc8:	4642      	mov	r2, r8
 8002dca:	464b      	mov	r3, r9
 8002dcc:	f7fd fb7c 	bl	80004c8 <__aeabi_dmul>
 8002dd0:	a361      	add	r3, pc, #388	@ (adr r3, 8002f58 <atan+0x2c8>)
 8002dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd6:	4680      	mov	r8, r0
 8002dd8:	4689      	mov	r9, r1
 8002dda:	4630      	mov	r0, r6
 8002ddc:	4639      	mov	r1, r7
 8002dde:	f7fd fb73 	bl	80004c8 <__aeabi_dmul>
 8002de2:	a35f      	add	r3, pc, #380	@ (adr r3, 8002f60 <atan+0x2d0>)
 8002de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de8:	f7fd f9b6 	bl	8000158 <__aeabi_dsub>
 8002dec:	4632      	mov	r2, r6
 8002dee:	463b      	mov	r3, r7
 8002df0:	f7fd fb6a 	bl	80004c8 <__aeabi_dmul>
 8002df4:	a35c      	add	r3, pc, #368	@ (adr r3, 8002f68 <atan+0x2d8>)
 8002df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfa:	f7fd f9ad 	bl	8000158 <__aeabi_dsub>
 8002dfe:	4632      	mov	r2, r6
 8002e00:	463b      	mov	r3, r7
 8002e02:	f7fd fb61 	bl	80004c8 <__aeabi_dmul>
 8002e06:	a35a      	add	r3, pc, #360	@ (adr r3, 8002f70 <atan+0x2e0>)
 8002e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0c:	f7fd f9a4 	bl	8000158 <__aeabi_dsub>
 8002e10:	4632      	mov	r2, r6
 8002e12:	463b      	mov	r3, r7
 8002e14:	f7fd fb58 	bl	80004c8 <__aeabi_dmul>
 8002e18:	a357      	add	r3, pc, #348	@ (adr r3, 8002f78 <atan+0x2e8>)
 8002e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1e:	f7fd f99b 	bl	8000158 <__aeabi_dsub>
 8002e22:	4632      	mov	r2, r6
 8002e24:	463b      	mov	r3, r7
 8002e26:	f7fd fb4f 	bl	80004c8 <__aeabi_dmul>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4640      	mov	r0, r8
 8002e30:	4649      	mov	r1, r9
 8002e32:	f7fd f993 	bl	800015c <__adddf3>
 8002e36:	4622      	mov	r2, r4
 8002e38:	462b      	mov	r3, r5
 8002e3a:	f7fd fb45 	bl	80004c8 <__aeabi_dmul>
 8002e3e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8002e42:	4602      	mov	r2, r0
 8002e44:	460b      	mov	r3, r1
 8002e46:	d144      	bne.n	8002ed2 <atan+0x242>
 8002e48:	4620      	mov	r0, r4
 8002e4a:	4629      	mov	r1, r5
 8002e4c:	f7fd f984 	bl	8000158 <__aeabi_dsub>
 8002e50:	e733      	b.n	8002cba <atan+0x2a>
 8002e52:	2200      	movs	r2, #0
 8002e54:	4b4f      	ldr	r3, [pc, #316]	@ (8002f94 <atan+0x304>)
 8002e56:	f7fd f97f 	bl	8000158 <__aeabi_dsub>
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	4606      	mov	r6, r0
 8002e5e:	460f      	mov	r7, r1
 8002e60:	4620      	mov	r0, r4
 8002e62:	4629      	mov	r1, r5
 8002e64:	4b4b      	ldr	r3, [pc, #300]	@ (8002f94 <atan+0x304>)
 8002e66:	f7fd f979 	bl	800015c <__adddf3>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	4630      	mov	r0, r6
 8002e70:	4639      	mov	r1, r7
 8002e72:	f7fd fc53 	bl	800071c <__aeabi_ddiv>
 8002e76:	f04f 0a01 	mov.w	sl, #1
 8002e7a:	4604      	mov	r4, r0
 8002e7c:	460d      	mov	r5, r1
 8002e7e:	e767      	b.n	8002d50 <atan+0xc0>
 8002e80:	4b46      	ldr	r3, [pc, #280]	@ (8002f9c <atan+0x30c>)
 8002e82:	429e      	cmp	r6, r3
 8002e84:	d21a      	bcs.n	8002ebc <atan+0x22c>
 8002e86:	2200      	movs	r2, #0
 8002e88:	4b45      	ldr	r3, [pc, #276]	@ (8002fa0 <atan+0x310>)
 8002e8a:	f7fd f965 	bl	8000158 <__aeabi_dsub>
 8002e8e:	2200      	movs	r2, #0
 8002e90:	4606      	mov	r6, r0
 8002e92:	460f      	mov	r7, r1
 8002e94:	4620      	mov	r0, r4
 8002e96:	4629      	mov	r1, r5
 8002e98:	4b41      	ldr	r3, [pc, #260]	@ (8002fa0 <atan+0x310>)
 8002e9a:	f7fd fb15 	bl	80004c8 <__aeabi_dmul>
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	4b3c      	ldr	r3, [pc, #240]	@ (8002f94 <atan+0x304>)
 8002ea2:	f7fd f95b 	bl	800015c <__adddf3>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4630      	mov	r0, r6
 8002eac:	4639      	mov	r1, r7
 8002eae:	f7fd fc35 	bl	800071c <__aeabi_ddiv>
 8002eb2:	f04f 0a02 	mov.w	sl, #2
 8002eb6:	4604      	mov	r4, r0
 8002eb8:	460d      	mov	r5, r1
 8002eba:	e749      	b.n	8002d50 <atan+0xc0>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	4938      	ldr	r1, [pc, #224]	@ (8002fa4 <atan+0x314>)
 8002ec4:	f7fd fc2a 	bl	800071c <__aeabi_ddiv>
 8002ec8:	f04f 0a03 	mov.w	sl, #3
 8002ecc:	4604      	mov	r4, r0
 8002ece:	460d      	mov	r5, r1
 8002ed0:	e73e      	b.n	8002d50 <atan+0xc0>
 8002ed2:	4b35      	ldr	r3, [pc, #212]	@ (8002fa8 <atan+0x318>)
 8002ed4:	4e35      	ldr	r6, [pc, #212]	@ (8002fac <atan+0x31c>)
 8002ed6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8002eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ede:	f7fd f93b 	bl	8000158 <__aeabi_dsub>
 8002ee2:	4622      	mov	r2, r4
 8002ee4:	462b      	mov	r3, r5
 8002ee6:	f7fd f937 	bl	8000158 <__aeabi_dsub>
 8002eea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8002eee:	4602      	mov	r2, r0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	e9d6 0100 	ldrd	r0, r1, [r6]
 8002ef6:	f7fd f92f 	bl	8000158 <__aeabi_dsub>
 8002efa:	f1bb 0f00 	cmp.w	fp, #0
 8002efe:	4604      	mov	r4, r0
 8002f00:	460d      	mov	r5, r1
 8002f02:	f6bf aee4 	bge.w	8002cce <atan+0x3e>
 8002f06:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002f0a:	461d      	mov	r5, r3
 8002f0c:	e6df      	b.n	8002cce <atan+0x3e>
 8002f0e:	a51c      	add	r5, pc, #112	@ (adr r5, 8002f80 <atan+0x2f0>)
 8002f10:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002f14:	e6db      	b.n	8002cce <atan+0x3e>
 8002f16:	bf00      	nop
 8002f18:	54442d18 	.word	0x54442d18
 8002f1c:	3ff921fb 	.word	0x3ff921fb
 8002f20:	8800759c 	.word	0x8800759c
 8002f24:	7e37e43c 	.word	0x7e37e43c
 8002f28:	e322da11 	.word	0xe322da11
 8002f2c:	3f90ad3a 	.word	0x3f90ad3a
 8002f30:	24760deb 	.word	0x24760deb
 8002f34:	3fa97b4b 	.word	0x3fa97b4b
 8002f38:	a0d03d51 	.word	0xa0d03d51
 8002f3c:	3fb10d66 	.word	0x3fb10d66
 8002f40:	c54c206e 	.word	0xc54c206e
 8002f44:	3fb745cd 	.word	0x3fb745cd
 8002f48:	920083ff 	.word	0x920083ff
 8002f4c:	3fc24924 	.word	0x3fc24924
 8002f50:	5555550d 	.word	0x5555550d
 8002f54:	3fd55555 	.word	0x3fd55555
 8002f58:	2c6a6c2f 	.word	0x2c6a6c2f
 8002f5c:	bfa2b444 	.word	0xbfa2b444
 8002f60:	52defd9a 	.word	0x52defd9a
 8002f64:	3fadde2d 	.word	0x3fadde2d
 8002f68:	af749a6d 	.word	0xaf749a6d
 8002f6c:	3fb3b0f2 	.word	0x3fb3b0f2
 8002f70:	fe231671 	.word	0xfe231671
 8002f74:	3fbc71c6 	.word	0x3fbc71c6
 8002f78:	9998ebc4 	.word	0x9998ebc4
 8002f7c:	3fc99999 	.word	0x3fc99999
 8002f80:	54442d18 	.word	0x54442d18
 8002f84:	bff921fb 	.word	0xbff921fb
 8002f88:	440fffff 	.word	0x440fffff
 8002f8c:	7ff00000 	.word	0x7ff00000
 8002f90:	3fdbffff 	.word	0x3fdbffff
 8002f94:	3ff00000 	.word	0x3ff00000
 8002f98:	3ff2ffff 	.word	0x3ff2ffff
 8002f9c:	40038000 	.word	0x40038000
 8002fa0:	3ff80000 	.word	0x3ff80000
 8002fa4:	bff00000 	.word	0xbff00000
 8002fa8:	08003028 	.word	0x08003028
 8002fac:	08003048 	.word	0x08003048

08002fb0 <fabs>:
 8002fb0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4770      	bx	lr

08002fb8 <_init>:
 8002fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fba:	bf00      	nop
 8002fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fbe:	bc08      	pop	{r3}
 8002fc0:	469e      	mov	lr, r3
 8002fc2:	4770      	bx	lr

08002fc4 <_fini>:
 8002fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc6:	bf00      	nop
 8002fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fca:	bc08      	pop	{r3}
 8002fcc:	469e      	mov	lr, r3
 8002fce:	4770      	bx	lr
