and r0, r1, r2 
orr r2, r1, r0 
rsb r0, r0, r2, lsl #1 
mov r3, r0 
mvn r1, r3 
