module counter4_en (
	input clk,
	input reset_n,
	input enable,
	output reg [3:0] count
); 

always @(posedge clk or negedge reset_n) begin 
	if (!reset_n) 
		count <= 4'b0000;
	else if (enable)
		count <= count + 1'b1;
end

endmodule
