#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x124013b20 .scope module, "CPU" "CPU" 2 1;
 .timescale 0 0;
v0x124042090_0 .net "CONTROL_ALUvalB", 0 0, v0x12403dae0_0;  1 drivers
v0x124042170_0 .net "CONTROL_BEQ", 0 0, v0x12403cf60_0;  1 drivers
v0x124042240_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x12403db80_0;  1 drivers
v0x124042310_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x12403dc20_0;  1 drivers
v0x1240423e0_0 .net "CONTROL_HALT", 0 0, v0x12403dcd0_0;  1 drivers
v0x1240424f0_0 .net "CONTROL_JALR", 0 0, v0x12403dd70_0;  1 drivers
v0x1240425c0_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x12403de50_0;  1 drivers
v0x124042690_0 .net "CONTROL_OPERATION", 0 0, v0x12403def0_0;  1 drivers
v0x124042760_0 .net "CONTROL_WRITE_DATA", 0 0, v0x12403df80_0;  1 drivers
v0x124042870_0 .net "CONTROL_WRITE_REG", 0 0, v0x12403e010_0;  1 drivers
v0x124042940_0 .net "aluResult", 0 0, v0x12403d0b0_0;  1 drivers
v0x1240429d0_0 .net "aluValA", 0 0, v0x1240402f0_0;  1 drivers
v0x124042a60_0 .net "aluValB", 0 0, v0x124040fe0_0;  1 drivers
v0x124042b30_0 .net "clk", 0 0, v0x12403e900_0;  1 drivers
v0x124042bc0_0 .net "instruction", 31 0, v0x12403f4c0_0;  1 drivers
v0x124042c50_0 .net "memResult", 0 0, v0x12403f040_0;  1 drivers
v0x124042d20_0 .net "offsetExtended", 31 0, v0x124040be0_0;  1 drivers
v0x124042eb0_0 .net "pcCurrent", 0 0, v0x12403ca50_0;  1 drivers
o0x108008070 .functor BUFZ 1, C4<z>; HiZ drive
v0x124042f80_0 .net "pcInput", 0 0, o0x108008070;  0 drivers
v0x124043010_0 .net "pcOutput", 0 0, v0x12403fd00_0;  1 drivers
v0x1240430a0_0 .net "pcPlusOne", 0 0, v0x12403cba0_0;  1 drivers
v0x124043130_0 .net "regBvalue", 0 0, v0x124040600_0;  1 drivers
v0x1240431c0_0 .net "write_reg", 2 0, v0x124041f40_0;  1 drivers
v0x124043250_0 .net "write_value", 0 0, v0x124041990_0;  1 drivers
L_0x1240434e0 .part v0x12403f4c0_0, 16, 3;
L_0x1240435c0 .part v0x12403f4c0_0, 0, 3;
L_0x124043660 .part v0x12403f4c0_0, 0, 16;
L_0x124043780 .part v0x12403f4c0_0, 19, 3;
L_0x124043820 .part v0x12403f4c0_0, 16, 3;
L_0x1240438c0 .part v0x12403f4c0_0, 22, 3;
S_0x124013c90 .scope module, "PC" "Program_Counter" 2 21, 3 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pcInput";
    .port_info 2 /OUTPUT 1 "pcCurrent";
    .port_info 3 /OUTPUT 1 "pcPlusOne";
v0x124012a00_0 .net "clk", 0 0, v0x12403e900_0;  alias, 1 drivers
v0x12403ca50_0 .var "pcCurrent", 0 0;
v0x12403caf0_0 .net "pcInput", 0 0, o0x108008070;  alias, 0 drivers
v0x12403cba0_0 .var "pcPlusOne", 0 0;
E_0x124026df0 .event posedge, v0x124012a00_0;
S_0x12403cca0 .scope module, "alu" "ALU" 2 83, 4 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "aluValA";
    .port_info 1 /INPUT 1 "aluValB";
    .port_info 2 /INPUT 1 "CONTROL_OPERATION";
    .port_info 3 /OUTPUT 1 "aluResult";
    .port_info 4 /OUTPUT 1 "CONTROL_BEQ";
v0x12403cf60_0 .var "CONTROL_BEQ", 0 0;
v0x12403d010_0 .net "CONTROL_OPERATION", 0 0, v0x12403def0_0;  alias, 1 drivers
v0x12403d0b0_0 .var "aluResult", 0 0;
v0x12403d160_0 .net "aluValA", 0 0, v0x1240402f0_0;  alias, 1 drivers
v0x12403d200_0 .net "aluValB", 0 0, v0x124040fe0_0;  alias, 1 drivers
E_0x12403cf20 .event anyedge, v0x12403d010_0, v0x12403d200_0, v0x12403d160_0;
S_0x12403d360 .scope module, "cRom" "Control_ROM" 2 99, 5 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "CONTROL_WRITE_REG";
    .port_info 3 /OUTPUT 1 "CONTROL_WRITE_DATA";
    .port_info 4 /OUTPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 5 /OUTPUT 1 "CONTROL_ALUvalB";
    .port_info 6 /OUTPUT 1 "CONTROL_OPERATION";
    .port_info 7 /OUTPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 8 /OUTPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 9 /OUTPUT 1 "CONTROL_HALT";
    .port_info 10 /OUTPUT 1 "CONTROL_JALR";
P_0x12403d520 .param/l "OP_ADD" 0 5 16, C4<000>;
P_0x12403d560 .param/l "OP_BEQ" 0 5 20, C4<100>;
P_0x12403d5a0 .param/l "OP_HALT" 0 5 22, C4<110>;
P_0x12403d5e0 .param/l "OP_JALR" 0 5 21, C4<101>;
P_0x12403d620 .param/l "OP_LW" 0 5 18, C4<010>;
P_0x12403d660 .param/l "OP_NOOP" 0 5 23, C4<111>;
P_0x12403d6a0 .param/l "OP_NOR" 0 5 17, C4<001>;
P_0x12403d6e0 .param/l "OP_SW" 0 5 19, C4<011>;
v0x12403dae0_0 .var "CONTROL_ALUvalB", 0 0;
v0x12403db80_0 .var "CONTROL_ENABLE_MEM_WRITE", 0 0;
v0x12403dc20_0 .var "CONTROL_ENABLE_REG_WRITE", 0 0;
v0x12403dcd0_0 .var "CONTROL_HALT", 0 0;
v0x12403dd70_0 .var "CONTROL_JALR", 0 0;
v0x12403de50_0 .var "CONTROL_MEM_ACCESS", 0 0;
v0x12403def0_0 .var "CONTROL_OPERATION", 0 0;
v0x12403df80_0 .var "CONTROL_WRITE_DATA", 0 0;
v0x12403e010_0 .var "CONTROL_WRITE_REG", 0 0;
v0x12403e130_0 .net "clk", 0 0, v0x12403e900_0;  alias, 1 drivers
v0x12403e1e0_0 .net "opcode", 2 0, L_0x1240438c0;  1 drivers
S_0x12403e350 .scope module, "clock" "Clock" 2 16, 6 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CONTROL_HALT";
    .port_info 1 /OUTPUT 1 "clk";
v0x12403e5b0_0 .net "CONTROL_HALT", 0 0, v0x12403dcd0_0;  alias, 1 drivers
v0x12403e670_0 .net *"_ivl_1", 31 0, L_0x1240432e0;  1 drivers
L_0x108040010 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12403e700_0 .net *"_ivl_4", 30 0, L_0x108040010;  1 drivers
L_0x108040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12403e790_0 .net/2u *"_ivl_5", 31 0, L_0x108040058;  1 drivers
v0x12403e820_0 .net *"_ivl_7", 0 0, L_0x1240433c0;  1 drivers
v0x12403e900_0 .var "clk", 0 0;
E_0x12403e550 .event anyedge, L_0x1240433c0;
L_0x1240432e0 .concat [ 1 31 0 0], v0x12403dcd0_0, L_0x108040010;
L_0x1240433c0 .cmp/eq 32, L_0x1240432e0, L_0x108040058;
S_0x12403e9e0 .scope module, "dataM" "Data_Memory" 2 91, 7 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "aluResult";
    .port_info 1 /INPUT 1 "regBvalue";
    .port_info 2 /INPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 3 /INPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 4 /OUTPUT 1 "memResult";
v0x12403ecd0_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x12403db80_0;  alias, 1 drivers
v0x12403ed80_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x12403de50_0;  alias, 1 drivers
v0x12403ee30 .array "Data", 0 63, 63 0;
v0x12403eec0_0 .net "aluResult", 0 0, v0x12403d0b0_0;  alias, 1 drivers
v0x12403ef70_0 .var/i "ii", 31 0;
v0x12403f040_0 .var "memResult", 0 0;
v0x12403f0e0_0 .net "regBvalue", 0 0, v0x124040600_0;  alias, 1 drivers
E_0x12403ec90 .event anyedge, v0x12403db80_0, v0x12403de50_0, v0x12403f0e0_0, v0x12403d0b0_0;
S_0x12403f200 .scope module, "instrM" "Instr_Memory" 2 38, 8 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pcCurrent";
    .port_info 1 /OUTPUT 32 "instr";
v0x12403f410 .array "Instruction", 0 8, 31 0;
v0x12403f4c0_0 .var "instr", 31 0;
v0x12403f570_0 .net "pcCurrent", 0 0, v0x12403ca50_0;  alias, 1 drivers
E_0x12403f3c0 .event anyedge, v0x12403ca50_0;
S_0x12403f650 .scope module, "pM" "Program_Mux" 2 28, 9 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pcPlusOne";
    .port_info 2 /INPUT 1 "CONTROL_BEQ";
    .port_info 3 /INPUT 32 "offsetExtended";
    .port_info 4 /INPUT 1 "CONTROL_JALR";
    .port_info 5 /INPUT 1 "aluValA";
    .port_info 6 /OUTPUT 1 "pcOutput";
v0x12403f960_0 .net "CONTROL_BEQ", 0 0, v0x12403cf60_0;  alias, 1 drivers
v0x12403fa20_0 .net "CONTROL_JALR", 0 0, v0x12403dd70_0;  alias, 1 drivers
v0x12403fad0_0 .net "aluValA", 0 0, v0x1240402f0_0;  alias, 1 drivers
v0x12403fba0_0 .net "clk", 0 0, v0x12403e900_0;  alias, 1 drivers
v0x12403fc30_0 .net "offsetExtended", 31 0, v0x124040be0_0;  alias, 1 drivers
v0x12403fd00_0 .var "pcOutput", 0 0;
v0x12403fd90_0 .net "pcPlusOne", 0 0, v0x12403cba0_0;  alias, 1 drivers
E_0x12403f900/0 .event anyedge, v0x12403dd70_0, v0x12403cf60_0;
E_0x12403f900/1 .event posedge, v0x124012a00_0;
E_0x12403f900 .event/or E_0x12403f900/0, E_0x12403f900/1;
S_0x12403feb0 .scope module, "regM" "Reg_Memory" 2 65, 10 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "read_regA";
    .port_info 1 /INPUT 3 "read_regB";
    .port_info 2 /INPUT 3 "write_reg";
    .port_info 3 /INPUT 1 "write_value";
    .port_info 4 /INPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 5 /OUTPUT 1 "aluValA";
    .port_info 6 /OUTPUT 1 "regBvalue";
v0x1240401a0_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x12403dc20_0;  alias, 1 drivers
v0x124040260 .array "Register", 0 31, 7 0;
v0x1240402f0_0 .var "aluValA", 0 0;
v0x1240403e0_0 .var/i "ii", 31 0;
v0x124040480_0 .net "read_regA", 2 0, L_0x124043780;  1 drivers
v0x124040550_0 .net "read_regB", 2 0, L_0x124043820;  1 drivers
v0x124040600_0 .var "regBvalue", 0 0;
v0x124040690_0 .net "write_reg", 2 0, v0x124041f40_0;  alias, 1 drivers
v0x124040730_0 .net "write_value", 0 0, v0x124041990_0;  alias, 1 drivers
E_0x124040120/0 .event anyedge, v0x12403dc20_0, v0x124040730_0, v0x124040690_0, v0x124040550_0;
E_0x124040120/1 .event anyedge, v0x124040480_0;
E_0x124040120 .event/or E_0x124040120/0, E_0x124040120/1;
S_0x1240408c0 .scope module, "sExtend" "Sign_Extend" 2 60, 11 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "offset";
    .port_info 1 /OUTPUT 32 "offsetExtended";
v0x124040b20_0 .net "offset", 15 0, L_0x124043660;  1 drivers
v0x124040be0_0 .var "offsetExtended", 31 0;
E_0x12403eba0 .event anyedge, v0x124040b20_0;
S_0x124040cc0 .scope module, "vbMux" "ALU_ValB_Mux" 2 75, 12 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "offsetExtended";
    .port_info 2 /INPUT 1 "regBvalue";
    .port_info 3 /INPUT 1 "CONTROL_ALUvalB";
    .port_info 4 /OUTPUT 1 "aluValB";
v0x124040f30_0 .net "CONTROL_ALUvalB", 0 0, v0x12403dae0_0;  alias, 1 drivers
v0x124040fe0_0 .var "aluValB", 0 0;
v0x124041090_0 .net "clk", 0 0, v0x12403e900_0;  alias, 1 drivers
v0x1240411c0_0 .net "offsetExtended", 31 0, v0x124040be0_0;  alias, 1 drivers
v0x124041250_0 .net "regBvalue", 0 0, v0x124040600_0;  alias, 1 drivers
S_0x124041390 .scope module, "wdMux" "Write_Data_Mux" 2 43, 13 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memResult";
    .port_info 2 /INPUT 1 "aluResult";
    .port_info 3 /INPUT 1 "pcPlusOne";
    .port_info 4 /INPUT 1 "CONTROL_WRITE_DATA";
    .port_info 5 /OUTPUT 1 "write_value";
v0x1240415e0_0 .net "CONTROL_WRITE_DATA", 0 0, v0x12403df80_0;  alias, 1 drivers
v0x124041670_0 .net "aluResult", 0 0, v0x12403d0b0_0;  alias, 1 drivers
v0x124041740_0 .net "clk", 0 0, v0x12403e900_0;  alias, 1 drivers
v0x1240417d0_0 .net "memResult", 0 0, v0x12403f040_0;  alias, 1 drivers
v0x124041880_0 .net "pcPlusOne", 0 0, v0x12403cba0_0;  alias, 1 drivers
v0x124041990_0 .var "write_value", 0 0;
S_0x124041a50 .scope module, "wrMux" "Write_Reg_Mux" 2 52, 14 1 0, S_0x124013b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "regB";
    .port_info 2 /INPUT 3 "destReg";
    .port_info 3 /INPUT 1 "CONTROL_WRITE_REG";
    .port_info 4 /OUTPUT 3 "write_reg";
v0x124041c90_0 .net "CONTROL_WRITE_REG", 0 0, v0x12403e010_0;  alias, 1 drivers
v0x124041d50_0 .net "clk", 0 0, v0x12403e900_0;  alias, 1 drivers
v0x124041de0_0 .net "destReg", 2 0, L_0x1240435c0;  1 drivers
v0x124041e90_0 .net "regB", 2 0, L_0x1240434e0;  1 drivers
v0x124041f40_0 .var "write_reg", 2 0;
    .scope S_0x12403e350;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403e900_0, 0, 1;
    %delay 50, 0;
    %vpi_call 6 8 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x12403e350;
T_1 ;
    %wait E_0x12403e550;
    %delay 1, 0;
    %load/vec4 v0x12403e900_0;
    %inv;
    %store/vec4 v0x12403e900_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x124013c90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403cba0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x124013c90;
T_3 ;
    %wait E_0x124026df0;
    %load/vec4 v0x12403caf0_0;
    %store/vec4 v0x12403ca50_0, 0, 1;
    %load/vec4 v0x12403ca50_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x12403cba0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12403f650;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403fd00_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x12403f650;
T_5 ;
    %wait E_0x12403f900;
    %load/vec4 v0x12403f960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x12403fd90_0;
    %pad/u 32;
    %load/vec4 v0x12403fc30_0;
    %add;
    %pad/u 1;
    %assign/vec4 v0x12403fd00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12403fa20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x12403fad0_0;
    %assign/vec4 v0x12403fd00_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12403fd90_0;
    %assign/vec4 v0x12403fd00_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12403f200;
T_6 ;
    %pushi/vec4 8454154, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 8519689, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 655361, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 29360128, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 655361, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 29360128, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 655361, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 29360128, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %pushi/vec4 25165824, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403f410, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x12403f200;
T_7 ;
    %wait E_0x12403f3c0;
    %load/vec4 v0x12403f570_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12403f410, 4;
    %assign/vec4 v0x12403f4c0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x124041390;
T_8 ;
    %wait E_0x124026df0;
    %load/vec4 v0x1240415e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x124041670_0;
    %assign/vec4 v0x124041990_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1240415e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1240417d0_0;
    %assign/vec4 v0x124041990_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x124041880_0;
    %assign/vec4 v0x124041990_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x124041a50;
T_9 ;
    %wait E_0x124026df0;
    %load/vec4 v0x124041c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x124041de0_0;
    %assign/vec4 v0x124041f40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x124041e90_0;
    %assign/vec4 v0x124041f40_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1240408c0;
T_10 ;
    %wait E_0x12403eba0;
    %load/vec4 v0x124040b20_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x124040b20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x124040be0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12403feb0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1240403e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x1240403e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x1240403e0_0;
    %pad/s 8;
    %ix/getv/s 4, v0x1240403e0_0;
    %store/vec4a v0x124040260, 4, 0;
    %load/vec4 v0x1240403e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1240403e0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x12403feb0;
T_12 ;
    %wait E_0x124040120;
    %load/vec4 v0x1240401a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x124040730_0;
    %pad/u 8;
    %load/vec4 v0x124040690_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x124040260, 4, 0;
T_12.0 ;
    %load/vec4 v0x124040480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x124040260, 4;
    %pad/u 1;
    %store/vec4 v0x1240402f0_0, 0, 1;
    %load/vec4 v0x124040550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x124040260, 4;
    %pad/u 1;
    %store/vec4 v0x124040600_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x124040cc0;
T_13 ;
    %wait E_0x124026df0;
    %load/vec4 v0x124040f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x124041250_0;
    %assign/vec4 v0x124040fe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1240411c0_0;
    %pad/u 1;
    %assign/vec4 v0x124040fe0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12403cca0;
T_14 ;
    %wait E_0x12403cf20;
    %load/vec4 v0x12403d010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x12403d160_0;
    %load/vec4 v0x12403d200_0;
    %add;
    %assign/vec4 v0x12403d0b0_0, 0;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x12403d160_0;
    %load/vec4 v0x12403d160_0;
    %or;
    %inv;
    %assign/vec4 v0x12403d0b0_0, 0;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %load/vec4 v0x12403d010_0;
    %pad/u 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.3, 4;
    %load/vec4 v0x12403d160_0;
    %load/vec4 v0x12403d200_0;
    %cmp/e;
    %jmp/0xz  T_14.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12403cf60_0, 0;
    %jmp T_14.6;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12403cf60_0, 0;
T_14.6 ;
T_14.3 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x12403e9e0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12403ef70_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x12403ef70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x12403ef70_0;
    %store/vec4a v0x12403ee30, 4, 0;
    %load/vec4 v0x12403ef70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12403ef70_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403ee30, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12403ee30, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x12403e9e0;
T_16 ;
    %wait E_0x12403ec90;
    %load/vec4 v0x12403ed80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x12403ecd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x12403eec0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12403ee30, 4;
    %pad/u 1;
    %assign/vec4 v0x12403f040_0, 0;
T_16.2 ;
    %load/vec4 v0x12403ecd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x12403f0e0_0;
    %pad/u 64;
    %load/vec4 v0x12403eec0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12403ee30, 0, 4;
T_16.4 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12403d360;
T_17 ;
    %wait E_0x124026df0;
    %load/vec4 v0x12403e1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12403db80_0, 0, 1;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "CPU.v";
    "Program_Counter.v";
    "ALU.v";
    "Control_ROM.v";
    "Clock.v";
    "Data_Memory.v";
    "Instr_Memory.v";
    "Program_Mux.v";
    "Reg_Memory.v";
    "Sign_Extend.v";
    "ALU_ValB_Mux.v";
    "Write_Data_Mux.v";
    "Write_Reg_Mux.v";
