<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/dotinid.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dotinid.v</a>
defines: 
time_elapsed: 0.010s
ram usage: 10260 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7vzx5p7x/run.sh
+ cat /tmpfs/tmp/tmp7vzx5p7x/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests  <a href="../../../../third_party/tests/ivtest/ivltests/dotinid.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dotinid.v</a>
+ yosys -Q -T /tmpfs/tmp/tmp7vzx5p7x/scr.ys

-- Executing script file `/tmpfs/tmp/tmp7vzx5p7x/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/ivtest/ivltests/dotinid.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dotinid.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/ivtest/ivltests/dotinid.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dotinid.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\a&#39;.
Warning: wire &#39;\c.d.y.z&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/dotinid.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/dotinid.v:32</a>.
PASSED
FAILED
<a href="../../../../third_party/tests/ivtest/ivltests/dotinid.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/dotinid.v:32</a>: Warning: Identifier `\c.d.y.z&#39; is implicitly declared.
Generating RTLIL representation for module `\m&#39;.
Successfully finished Verilog frontend.

</pre>
</body>