<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="minsys_sim_func_synth.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="minsys_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="934750000fs"></ZoomStartTime>
      <ZoomEndTime time="937812951fs"></ZoomEndTime>
      <Cursor1Time time="936885000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="144"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="50" />
   <wvobject fp_name="/minsys_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/board_clk" type="logic">
      <obj_property name="ElementShortName">board_clk</obj_property>
      <obj_property name="ObjectShortName">board_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/switches_in" type="array">
      <obj_property name="ElementShortName">switches_in[23:0]</obj_property>
      <obj_property name="ObjectShortName">switches_in[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/buttons_in" type="array">
      <obj_property name="ElementShortName">buttons_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">buttons_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/keyboard_cols_in" type="array">
      <obj_property name="ElementShortName">keyboard_cols_in[3:0]</obj_property>
      <obj_property name="ObjectShortName">keyboard_cols_in[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/led_rld_out" type="array">
      <obj_property name="ElementShortName">led_rld_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">led_rld_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/led_yld_out" type="array">
      <obj_property name="ElementShortName">led_yld_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">led_yld_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/led_gld_out" type="array">
      <obj_property name="ElementShortName">led_gld_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">led_gld_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/clk_out" type="logic">
      <obj_property name="ElementShortName">clk_out</obj_property>
      <obj_property name="ObjectShortName">clk_out</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/ins" type="array">
      <obj_property name="ElementShortName">ins[31:0]</obj_property>
      <obj_property name="ObjectShortName">ins[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/bus_addr" type="array">
      <obj_property name="ElementShortName">bus_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">bus_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/bus_read_data" type="array">
      <obj_property name="ElementShortName">bus_read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">bus_read_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/bus_write_data" type="array">
      <obj_property name="ElementShortName">bus_write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">bus_write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/id_pc_in" type="array">
      <obj_property name="ElementShortName">id_pc_in[31:2]</obj_property>
      <obj_property name="ObjectShortName">id_pc_in[31:2]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/id_ins_in" type="array">
      <obj_property name="ElementShortName">id_ins_in[20:0]</obj_property>
      <obj_property name="ObjectShortName">id_ins_in[20:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/id_aluop_out" type="array">
      <obj_property name="ElementShortName">id_aluop_out[5:0]</obj_property>
      <obj_property name="ObjectShortName">id_aluop_out[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/id_data1_out" type="array">
      <obj_property name="ElementShortName">id_data1_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">id_data1_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/id_data2_out" type="array">
      <obj_property name="ElementShortName">id_data2_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">id_data2_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/id_wreg_e_out" type="logic">
      <obj_property name="ElementShortName">id_wreg_e_out</obj_property>
      <obj_property name="ObjectShortName">id_wreg_e_out</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/id_wreg_addr_out" type="array">
      <obj_property name="ElementShortName">id_wreg_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">id_wreg_addr_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/link_addr_out" type="array">
      <obj_property name="ElementShortName">link_addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">link_addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/ex_aluop_in" type="array">
      <obj_property name="ElementShortName">ex_aluop_in[5:0]</obj_property>
      <obj_property name="ObjectShortName">ex_aluop_in[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/ex_wreg_e_in" type="logic">
      <obj_property name="ElementShortName">ex_wreg_e_in</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_e_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/ex_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">ex_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_result_signed" type="array">
      <obj_property name="ElementShortName">div_result_signed[63:0]</obj_property>
      <obj_property name="ObjectShortName">div_result_signed[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_result_unsigned" type="array">
      <obj_property name="ElementShortName">div_result_unsigned[63:0]</obj_property>
      <obj_property name="ObjectShortName">div_result_unsigned[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_result_valid_signed" type="logic">
      <obj_property name="ElementShortName">div_result_valid_signed</obj_property>
      <obj_property name="ObjectShortName">div_result_valid_signed</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_result_valid_unsigned" type="logic">
      <obj_property name="ElementShortName">div_result_valid_unsigned</obj_property>
      <obj_property name="ObjectShortName">div_result_valid_unsigned</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/ex_ins_in" type="array">
      <obj_property name="ElementShortName">ex_ins_in[15:15]</obj_property>
      <obj_property name="ObjectShortName">ex_ins_in[15:15]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/ex_wreg_addr_out" type="array">
      <obj_property name="ElementShortName">ex_wreg_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_addr_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/ex_wreg_data_out" type="array">
      <obj_property name="ElementShortName">ex_wreg_data_out[31:2]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_data_out[31:2]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_data1_signed" type="array">
      <obj_property name="ElementShortName">div_data1_signed[31:0]</obj_property>
      <obj_property name="ObjectShortName">div_data1_signed[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_data2_signed" type="array">
      <obj_property name="ElementShortName">div_data2_signed[31:0]</obj_property>
      <obj_property name="ObjectShortName">div_data2_signed[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_data1_unsigned" type="array">
      <obj_property name="ElementShortName">div_data1_unsigned[31:0]</obj_property>
      <obj_property name="ObjectShortName">div_data1_unsigned[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_data2_unsigned" type="array">
      <obj_property name="ElementShortName">div_data2_unsigned[31:0]</obj_property>
      <obj_property name="ObjectShortName">div_data2_unsigned[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_data_valid_signed" type="logic">
      <obj_property name="ElementShortName">div_data_valid_signed</obj_property>
      <obj_property name="ObjectShortName">div_data_valid_signed</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/div_data_valid_unsigned" type="logic">
      <obj_property name="ElementShortName">div_data_valid_unsigned</obj_property>
      <obj_property name="ObjectShortName">div_data_valid_unsigned</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/mem_wreg_e_in" type="logic">
      <obj_property name="ElementShortName">mem_wreg_e_in</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_e_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/mem_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">mem_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/mem_wreg_e_out" type="logic">
      <obj_property name="ElementShortName">mem_wreg_e_out</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_e_out</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/mem_wreg_addr_out" type="array">
      <obj_property name="ElementShortName">mem_wreg_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_addr_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/mem_wreg_data_out" type="array">
      <obj_property name="ElementShortName">mem_wreg_data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/wb_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">wb_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/wb_wreg_data_in" type="array">
      <obj_property name="ElementShortName">wb_wreg_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/reg1_addr" type="array">
      <obj_property name="ElementShortName">reg1_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/reg2_addr" type="array">
      <obj_property name="ElementShortName">reg2_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/u_cpu/u_id/branch_addr_out" type="array">
      <obj_property name="ElementShortName">branch_addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">branch_addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/dataA" type="array">
      <obj_property name="ElementShortName">dataA[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/dataB" type="array">
      <obj_property name="ElementShortName">dataB[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataB[31:0]</obj_property>
   </wvobject>
</wave_config>
