
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d0 <.init>:
  4010d0:	stp	x29, x30, [sp, #-16]!
  4010d4:	mov	x29, sp
  4010d8:	bl	401d8c <ferror@plt+0x9bc>
  4010dc:	ldp	x29, x30, [sp], #16
  4010e0:	ret

Disassembly of section .plt:

00000000004010f0 <memcpy@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 416000 <warn@@Base+0x12fa0>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <memcpy@plt>:
  401110:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <memmove@plt>:
  401120:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <strtoul@plt>:
  401130:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <strlen@plt>:
  401140:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <sbrk@plt>:
  401160:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <ftell@plt>:
  401170:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <fputc@plt>:
  401180:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <snprintf@plt>:
  401190:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <fileno@plt>:
  4011a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <fclose@plt>:
  4011b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fopen@plt>:
  4011c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <malloc@plt>:
  4011d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <strncmp@plt>:
  4011e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <calloc@plt>:
  401210:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <strcasecmp@plt>:
  401220:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <realloc@plt>:
  401230:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <rewind@plt>:
  401240:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <getc@plt>:
  401250:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <strdup@plt>:
  401260:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <strerror@plt>:
  401270:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <__gmon_start__@plt>:
  401280:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <fseek@plt>:
  401290:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <abort@plt>:
  4012a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <memcmp@plt>:
  4012b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <textdomain@plt>:
  4012c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <getopt_long@plt>:
  4012d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <strcmp@plt>:
  4012e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <mmap@plt>:
  4012f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <fread@plt>:
  401300:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <free@plt>:
  401310:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <fwrite@plt>:
  401320:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <munmap@plt>:
  401330:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <fflush@plt>:
  401340:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__fxstat@plt>:
  401350:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <dcgettext@plt>:
  401360:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <vfprintf@plt>:
  401370:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <printf@plt>:
  401380:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <__errno_location@plt>:
  401390:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <__xstat@plt>:
  4013a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

00000000004013b0 <fprintf@plt>:
  4013b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #336]
  4013b8:	add	x16, x16, #0x150
  4013bc:	br	x17

00000000004013c0 <setlocale@plt>:
  4013c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #344]
  4013c8:	add	x16, x16, #0x158
  4013cc:	br	x17

00000000004013d0 <ferror@plt>:
  4013d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #352]
  4013d8:	add	x16, x16, #0x160
  4013dc:	br	x17

Disassembly of section .text:

00000000004013e0 <error@@Base-0x178c>:
  4013e0:	stp	x29, x30, [sp, #-352]!
  4013e4:	mov	x29, sp
  4013e8:	stp	x19, x20, [sp, #16]
  4013ec:	adrp	x19, 405000 <warn@@Base+0x1fa0>
  4013f0:	add	x19, x19, #0x35f
  4013f4:	stp	x21, x22, [sp, #32]
  4013f8:	adrp	x20, 404000 <warn@@Base+0xfa0>
  4013fc:	adrp	x21, 404000 <warn@@Base+0xfa0>
  401400:	stp	x23, x24, [sp, #48]
  401404:	add	x20, x20, #0xbf3
  401408:	add	x21, x21, #0xde0
  40140c:	stp	x25, x26, [sp, #64]
  401410:	stp	x27, x28, [sp, #80]
  401414:	str	x1, [sp, #192]
  401418:	mov	x1, x19
  40141c:	str	w0, [sp, #204]
  401420:	mov	w0, #0x5                   	// #5
  401424:	bl	4013c0 <setlocale@plt>
  401428:	mov	x1, x19
  40142c:	mov	w0, #0x0                   	// #0
  401430:	adrp	x19, 404000 <warn@@Base+0xfa0>
  401434:	bl	4013c0 <setlocale@plt>
  401438:	add	x19, x19, #0xbea
  40143c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401440:	mov	x0, x19
  401444:	add	x1, x1, #0xbd8
  401448:	bl	4011f0 <bindtextdomain@plt>
  40144c:	mov	x0, x19
  401450:	adrp	x19, 417000 <warn@@Base+0x13fa0>
  401454:	add	x19, x19, #0x178
  401458:	bl	4012c0 <textdomain@plt>
  40145c:	add	x22, x19, #0x28
  401460:	add	x1, sp, #0xc0
  401464:	add	x0, sp, #0xcc
  401468:	bl	403ff0 <warn@@Base+0xf90>
  40146c:	ldr	w0, [sp, #204]
  401470:	mov	x3, x22
  401474:	ldr	x1, [sp, #192]
  401478:	mov	x2, x20
  40147c:	mov	x4, #0x0                   	// #0
  401480:	bl	4012d0 <getopt_long@plt>
  401484:	cmn	w0, #0x1
  401488:	b.ne	401548 <ferror@plt+0x178>  // b.any
  40148c:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  401490:	ldr	w1, [sp, #204]
  401494:	str	x0, [sp, #136]
  401498:	ldr	w2, [x0, #792]
  40149c:	cmp	w2, w1
  4014a0:	b.eq	401568 <ferror@plt+0x198>  // b.none
  4014a4:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  4014a8:	add	x21, x1, #0x338
  4014ac:	ldr	w1, [x1, #824]
  4014b0:	ldr	w0, [x21, #4]
  4014b4:	orr	w0, w0, w1
  4014b8:	cbnz	w0, 401d34 <ferror@plt+0x964>
  4014bc:	ldr	w1, [x19, #32]
  4014c0:	mov	w25, #0x0                   	// #0
  4014c4:	ldr	w0, [x19, #8]
  4014c8:	and	w0, w0, w1
  4014cc:	ldr	w1, [x19, #36]
  4014d0:	and	w0, w0, w1
  4014d4:	cmn	w0, #0x1
  4014d8:	b.eq	401568 <ferror@plt+0x198>  // b.none
  4014dc:	ldr	x0, [sp, #136]
  4014e0:	ldr	w1, [sp, #204]
  4014e4:	ldr	w0, [x0, #792]
  4014e8:	cmp	w0, w1
  4014ec:	b.ge	4015ac <ferror@plt+0x1dc>  // b.tcont
  4014f0:	ldr	x2, [sp, #136]
  4014f4:	add	w1, w0, #0x1
  4014f8:	str	w1, [x2, #792]
  4014fc:	ldr	x1, [sp, #192]
  401500:	ldr	x19, [x1, w0, sxtw #3]
  401504:	add	x1, sp, #0xe0
  401508:	mov	x0, x19
  40150c:	bl	404588 <warn@@Base+0x1528>
  401510:	tbz	w0, #31, 4016ac <ferror@plt+0x2dc>
  401514:	bl	401390 <__errno_location@plt>
  401518:	mov	x20, x0
  40151c:	ldr	w0, [x0]
  401520:	mov	w2, #0x5                   	// #5
  401524:	cmp	w0, #0x2
  401528:	b.ne	401674 <ferror@plt+0x2a4>  // b.any
  40152c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401530:	add	x1, x1, #0xbf6
  401534:	mov	x0, #0x0                   	// #0
  401538:	bl	401360 <dcgettext@plt>
  40153c:	mov	x1, x19
  401540:	bl	402b6c <error@@Base>
  401544:	b	4016a0 <ferror@plt+0x2d0>
  401548:	cmp	w0, #0x9d
  40154c:	b.gt	401568 <ferror@plt+0x198>
  401550:	cmp	w0, #0x95
  401554:	b.gt	401578 <ferror@plt+0x1a8>
  401558:	cmp	w0, #0x68
  40155c:	b.eq	401658 <ferror@plt+0x288>  // b.none
  401560:	cmp	w0, #0x76
  401564:	b.eq	401668 <ferror@plt+0x298>  // b.none
  401568:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  40156c:	mov	w1, #0x1                   	// #1
  401570:	ldr	x0, [x0, #776]
  401574:	b	401664 <ferror@plt+0x294>
  401578:	sub	w0, w0, #0x97
  40157c:	adrp	x2, 417000 <warn@@Base+0x13fa0>
  401580:	cmp	w0, #0x6
  401584:	b.hi	401598 <ferror@plt+0x1c8>  // b.pmore
  401588:	ldrb	w0, [x21, w0, uxtw]
  40158c:	adr	x1, 401598 <ferror@plt+0x1c8>
  401590:	add	x0, x1, w0, sxtb #2
  401594:	br	x0
  401598:	ldr	x0, [x2, #784]
  40159c:	bl	401f9c <ferror@plt+0xbcc>
  4015a0:	str	w0, [x19, #20]
  4015a4:	tbz	w0, #31, 4015cc <ferror@plt+0x1fc>
  4015a8:	mov	w25, #0x1                   	// #1
  4015ac:	mov	w0, w25
  4015b0:	ldp	x19, x20, [sp, #16]
  4015b4:	ldp	x21, x22, [sp, #32]
  4015b8:	ldp	x23, x24, [sp, #48]
  4015bc:	ldp	x25, x26, [sp, #64]
  4015c0:	ldp	x27, x28, [sp, #80]
  4015c4:	ldp	x29, x30, [sp], #352
  4015c8:	ret
  4015cc:	bl	401e44 <ferror@plt+0xa74>
  4015d0:	str	w0, [x19, #12]
  4015d4:	cmn	w0, #0x1
  4015d8:	b.ne	40146c <ferror@plt+0x9c>  // b.any
  4015dc:	b	4015a8 <ferror@plt+0x1d8>
  4015e0:	ldr	x0, [x2, #784]
  4015e4:	bl	401f9c <ferror@plt+0xbcc>
  4015e8:	str	w0, [x19, #8]
  4015ec:	tbnz	w0, #31, 4015a8 <ferror@plt+0x1d8>
  4015f0:	bl	401e44 <ferror@plt+0xa74>
  4015f4:	str	w0, [x19, #16]
  4015f8:	b	4015d4 <ferror@plt+0x204>
  4015fc:	ldr	x0, [x2, #784]
  401600:	bl	402088 <ferror@plt+0xcb8>
  401604:	str	w0, [x19, #24]
  401608:	tbz	w0, #31, 40146c <ferror@plt+0x9c>
  40160c:	b	4015a8 <ferror@plt+0x1d8>
  401610:	ldr	x0, [x2, #784]
  401614:	bl	402088 <ferror@plt+0xcb8>
  401618:	str	w0, [x19, #32]
  40161c:	b	401608 <ferror@plt+0x238>
  401620:	ldr	x0, [x2, #784]
  401624:	bl	402128 <ferror@plt+0xd58>
  401628:	str	w0, [x19, #28]
  40162c:	b	401608 <ferror@plt+0x238>
  401630:	ldr	x0, [x2, #784]
  401634:	bl	402128 <ferror@plt+0xd58>
  401638:	str	w0, [x19, #36]
  40163c:	b	401608 <ferror@plt+0x238>
  401640:	mov	w1, #0x1                   	// #1
  401644:	ldr	x0, [x2, #784]
  401648:	bl	4021a8 <ferror@plt+0xdd8>
  40164c:	b	401608 <ferror@plt+0x238>
  401650:	mov	w1, #0x0                   	// #0
  401654:	b	401644 <ferror@plt+0x274>
  401658:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  40165c:	mov	w1, #0x0                   	// #0
  401660:	ldr	x0, [x0, #800]
  401664:	bl	401e84 <ferror@plt+0xab4>
  401668:	ldr	x0, [x19]
  40166c:	bl	402b14 <ferror@plt+0x1744>
  401670:	b	40146c <ferror@plt+0x9c>
  401674:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401678:	mov	x0, #0x0                   	// #0
  40167c:	add	x1, x1, #0xc0a
  401680:	bl	401360 <dcgettext@plt>
  401684:	mov	x22, x0
  401688:	ldr	w0, [x20]
  40168c:	bl	401270 <strerror@plt>
  401690:	mov	x2, x0
  401694:	mov	x1, x19
  401698:	mov	x0, x22
  40169c:	bl	402b6c <error@@Base>
  4016a0:	mov	w22, #0x1                   	// #1
  4016a4:	orr	w25, w25, w22
  4016a8:	b	4014dc <ferror@plt+0x10c>
  4016ac:	ldr	w0, [sp, #240]
  4016b0:	and	w0, w0, #0xf000
  4016b4:	cmp	w0, #0x8, lsl #12
  4016b8:	b.eq	4016cc <ferror@plt+0x2fc>  // b.none
  4016bc:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4016c0:	mov	w2, #0x5                   	// #5
  4016c4:	add	x1, x1, #0xc3c
  4016c8:	b	401534 <ferror@plt+0x164>
  4016cc:	mov	x0, x19
  4016d0:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4016d4:	add	x1, x1, #0xb8d
  4016d8:	bl	4011c0 <fopen@plt>
  4016dc:	mov	x20, x0
  4016e0:	cbnz	x0, 4016f4 <ferror@plt+0x324>
  4016e4:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4016e8:	mov	w2, #0x5                   	// #5
  4016ec:	add	x1, x1, #0xb91
  4016f0:	b	401538 <ferror@plt+0x168>
  4016f4:	mov	x3, x0
  4016f8:	mov	x2, #0x1                   	// #1
  4016fc:	add	x0, sp, #0xd8
  401700:	mov	x1, #0x8                   	// #8
  401704:	bl	401300 <fread@plt>
  401708:	mov	x22, x0
  40170c:	cmp	x0, #0x1
  401710:	b.eq	40173c <ferror@plt+0x36c>  // b.none
  401714:	mov	w2, #0x5                   	// #5
  401718:	adrp	x1, 404000 <warn@@Base+0xfa0>
  40171c:	mov	x0, #0x0                   	// #0
  401720:	add	x1, x1, #0xc5a
  401724:	bl	401360 <dcgettext@plt>
  401728:	mov	x1, x19
  40172c:	bl	402b6c <error@@Base>
  401730:	mov	x0, x20
  401734:	bl	4011b0 <fclose@plt>
  401738:	b	4016a0 <ferror@plt+0x2d0>
  40173c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401740:	add	x0, sp, #0xd8
  401744:	add	x1, x1, #0xc82
  401748:	mov	x2, #0x8                   	// #8
  40174c:	bl	4012b0 <memcmp@plt>
  401750:	cbnz	w0, 401774 <ferror@plt+0x3a4>
  401754:	mov	w2, #0x0                   	// #0
  401758:	mov	x1, x20
  40175c:	mov	x0, x19
  401760:	bl	402868 <ferror@plt+0x1498>
  401764:	mov	w22, w0
  401768:	mov	x0, x20
  40176c:	bl	4011b0 <fclose@plt>
  401770:	b	4016a4 <ferror@plt+0x2d4>
  401774:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401778:	add	x0, sp, #0xd8
  40177c:	add	x1, x1, #0xc8b
  401780:	mov	x2, #0x8                   	// #8
  401784:	bl	4012b0 <memcmp@plt>
  401788:	cbnz	w0, 401794 <ferror@plt+0x3c4>
  40178c:	mov	w2, w22
  401790:	b	401758 <ferror@plt+0x388>
  401794:	mov	x0, x20
  401798:	bl	401240 <rewind@plt>
  40179c:	mov	x1, x20
  4017a0:	mov	x0, x19
  4017a4:	str	xzr, [x21, #216]
  4017a8:	bl	40225c <ferror@plt+0xe8c>
  4017ac:	mov	w22, w0
  4017b0:	cbnz	w0, 401768 <ferror@plt+0x398>
  4017b4:	ldrh	w0, [x21, #64]
  4017b8:	sub	w0, w0, #0x2
  4017bc:	and	w0, w0, #0xffff
  4017c0:	cmp	w0, #0x1
  4017c4:	b.hi	401768 <ferror@plt+0x398>  // b.pmore
  4017c8:	ldp	w1, w0, [x21]
  4017cc:	orr	w0, w0, w1
  4017d0:	cbz	w0, 401768 <ferror@plt+0x398>
  4017d4:	ldrh	w0, [x21, #66]
  4017d8:	add	x24, x21, #0x8
  4017dc:	cmp	w0, #0x3e
  4017e0:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  4017e4:	b.eq	401808 <ferror@plt+0x438>  // b.none
  4017e8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4017ec:	add	x1, x1, #0xc94
  4017f0:	mov	w2, #0x5                   	// #5
  4017f4:	mov	x0, #0x0                   	// #0
  4017f8:	bl	401360 <dcgettext@plt>
  4017fc:	mov	x1, x19
  401800:	bl	402b6c <error@@Base>
  401804:	b	401768 <ferror@plt+0x398>
  401808:	mov	x0, x20
  40180c:	bl	4011a0 <fileno@plt>
  401810:	add	x1, sp, #0xe0
  401814:	bl	404598 <warn@@Base+0x1538>
  401818:	tbz	w0, #31, 401840 <ferror@plt+0x470>
  40181c:	mov	w2, #0x5                   	// #5
  401820:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401824:	mov	x0, #0x0                   	// #0
  401828:	add	x1, x1, #0xcb9
  40182c:	bl	401360 <dcgettext@plt>
  401830:	mov	w22, #0x1                   	// #1
  401834:	mov	x1, x19
  401838:	bl	402b6c <error@@Base>
  40183c:	b	401768 <ferror@plt+0x398>
  401840:	ldr	x23, [sp, #272]
  401844:	mov	x0, x20
  401848:	bl	4011a0 <fileno@plt>
  40184c:	mov	w4, w0
  401850:	mov	x1, x23
  401854:	mov	x5, #0x0                   	// #0
  401858:	mov	w3, #0x1                   	// #1
  40185c:	mov	w2, #0x3                   	// #3
  401860:	mov	x0, #0x0                   	// #0
  401864:	bl	4012f0 <mmap@plt>
  401868:	mov	x23, x0
  40186c:	cmn	x0, #0x1
  401870:	b.ne	401884 <ferror@plt+0x4b4>  // b.any
  401874:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401878:	mov	w2, #0x5                   	// #5
  40187c:	add	x1, x1, #0xccd
  401880:	b	4017f4 <ferror@plt+0x424>
  401884:	ldr	w0, [x24, #68]
  401888:	mov	w28, #0x0                   	// #0
  40188c:	lsl	x0, x0, #6
  401890:	bl	404404 <warn@@Base+0x13a4>
  401894:	mov	x22, x0
  401898:	ldrb	w0, [x24, #4]
  40189c:	ldr	x3, [x24, #24]
  4018a0:	cmp	w0, #0x1
  4018a4:	b.ne	401994 <ferror@plt+0x5c4>  // b.any
  4018a8:	mov	w4, #0x20                  	// #32
  4018ac:	adrp	x27, 417000 <warn@@Base+0x13fa0>
  4018b0:	ldr	w0, [x21, #76]
  4018b4:	cmp	w28, w0
  4018b8:	b.cc	4018cc <ferror@plt+0x4fc>  // b.lo, b.ul, b.last
  4018bc:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  4018c0:	add	x26, x0, #0x420
  4018c4:	str	wzr, [sp, #96]
  4018c8:	b	401a94 <ferror@plt+0x6c4>
  4018cc:	ldr	x5, [x27, #1056]
  4018d0:	umaddl	x24, w28, w4, x3
  4018d4:	ubfiz	x2, x28, #6, #32
  4018d8:	mov	w1, #0x4                   	// #4
  4018dc:	add	x24, x23, x24
  4018e0:	add	x26, x22, x2
  4018e4:	mov	x0, x24
  4018e8:	stp	x2, x3, [sp, #96]
  4018ec:	blr	x5
  4018f0:	ldr	x2, [sp, #96]
  4018f4:	mov	w1, #0x4                   	// #4
  4018f8:	add	w28, w28, #0x1
  4018fc:	str	x0, [x22, x2]
  401900:	add	x0, x24, #0x4
  401904:	ldr	x2, [x27, #1056]
  401908:	blr	x2
  40190c:	str	x0, [x26, #16]
  401910:	ldr	x2, [x27, #1056]
  401914:	mov	w1, #0x4                   	// #4
  401918:	add	x0, x24, #0x8
  40191c:	blr	x2
  401920:	str	x0, [x26, #24]
  401924:	ldr	x2, [x27, #1056]
  401928:	mov	w1, #0x4                   	// #4
  40192c:	add	x0, x24, #0xc
  401930:	blr	x2
  401934:	str	x0, [x26, #32]
  401938:	ldr	x2, [x27, #1056]
  40193c:	mov	w1, #0x4                   	// #4
  401940:	add	x0, x24, #0x10
  401944:	blr	x2
  401948:	str	x0, [x26, #40]
  40194c:	ldr	x2, [x27, #1056]
  401950:	mov	w1, #0x4                   	// #4
  401954:	add	x0, x24, #0x14
  401958:	blr	x2
  40195c:	str	x0, [x26, #48]
  401960:	ldr	x2, [x27, #1056]
  401964:	mov	w1, #0x4                   	// #4
  401968:	add	x0, x24, #0x18
  40196c:	blr	x2
  401970:	str	x0, [x26, #8]
  401974:	ldr	x2, [x27, #1056]
  401978:	add	x0, x24, #0x1c
  40197c:	mov	w1, #0x4                   	// #4
  401980:	blr	x2
  401984:	str	x0, [x26, #56]
  401988:	mov	w4, #0x20                  	// #32
  40198c:	ldr	x3, [sp, #104]
  401990:	b	4018b0 <ferror@plt+0x4e0>
  401994:	mov	w4, #0x38                  	// #56
  401998:	adrp	x27, 417000 <warn@@Base+0x13fa0>
  40199c:	ldr	w0, [x21, #76]
  4019a0:	cmp	w28, w0
  4019a4:	b.cs	4018bc <ferror@plt+0x4ec>  // b.hs, b.nlast
  4019a8:	ldr	x5, [x27, #1056]
  4019ac:	umaddl	x24, w28, w4, x3
  4019b0:	ubfiz	x2, x28, #6, #32
  4019b4:	mov	w1, #0x4                   	// #4
  4019b8:	add	x24, x23, x24
  4019bc:	add	x26, x22, x2
  4019c0:	mov	x0, x24
  4019c4:	stp	x2, x3, [sp, #96]
  4019c8:	blr	x5
  4019cc:	ldr	x2, [sp, #96]
  4019d0:	mov	w1, #0x8                   	// #8
  4019d4:	add	w28, w28, #0x1
  4019d8:	str	x0, [x22, x2]
  4019dc:	add	x0, x24, #0x8
  4019e0:	ldr	x2, [x27, #1056]
  4019e4:	blr	x2
  4019e8:	str	x0, [x26, #16]
  4019ec:	ldr	x2, [x27, #1056]
  4019f0:	mov	w1, #0x8                   	// #8
  4019f4:	add	x0, x24, #0x10
  4019f8:	blr	x2
  4019fc:	str	x0, [x26, #24]
  401a00:	ldr	x2, [x27, #1056]
  401a04:	mov	w1, #0x8                   	// #8
  401a08:	add	x0, x24, #0x18
  401a0c:	blr	x2
  401a10:	str	x0, [x26, #32]
  401a14:	ldr	x2, [x27, #1056]
  401a18:	mov	w1, #0x8                   	// #8
  401a1c:	add	x0, x24, #0x20
  401a20:	blr	x2
  401a24:	str	x0, [x26, #40]
  401a28:	ldr	x2, [x27, #1056]
  401a2c:	mov	w1, #0x8                   	// #8
  401a30:	add	x0, x24, #0x28
  401a34:	blr	x2
  401a38:	str	x0, [x26, #48]
  401a3c:	ldr	x2, [x27, #1056]
  401a40:	mov	w1, #0x4                   	// #4
  401a44:	add	x0, x24, #0x4
  401a48:	blr	x2
  401a4c:	str	x0, [x26, #8]
  401a50:	ldr	x2, [x27, #1056]
  401a54:	add	x0, x24, #0x30
  401a58:	mov	w1, #0x8                   	// #8
  401a5c:	blr	x2
  401a60:	str	x0, [x26, #56]
  401a64:	mov	w4, #0x38                  	// #56
  401a68:	ldr	x3, [sp, #104]
  401a6c:	b	40199c <ferror@plt+0x5cc>
  401a70:	ldr	x0, [sp, #96]
  401a74:	ubfiz	x1, x0, #6, #32
  401a78:	add	x0, x22, x1
  401a7c:	ldr	x1, [x22, x1]
  401a80:	cmp	x1, #0x4
  401a84:	b.eq	401aa8 <ferror@plt+0x6d8>  // b.none
  401a88:	ldr	w0, [sp, #96]
  401a8c:	add	w0, w0, #0x1
  401a90:	str	w0, [sp, #96]
  401a94:	ldr	w0, [x21, #76]
  401a98:	ldr	w1, [sp, #96]
  401a9c:	cmp	w1, w0
  401aa0:	b.cc	401a70 <ferror@plt+0x6a0>  // b.lo, b.ul, b.last
  401aa4:	b	401cb4 <ferror@plt+0x8e4>
  401aa8:	ldr	x1, [x0, #40]
  401aac:	str	x1, [sp, #104]
  401ab0:	ldr	x24, [x0, #16]
  401ab4:	ldr	x27, [x0, #56]
  401ab8:	add	x24, x23, x24
  401abc:	ldr	x0, [sp, #104]
  401ac0:	mov	x28, x24
  401ac4:	sub	x1, x27, #0x1
  401ac8:	add	x0, x24, x0
  401acc:	stp	x1, x0, [sp, #120]
  401ad0:	ldr	x0, [sp, #128]
  401ad4:	cmp	x28, x0
  401ad8:	b.cs	401a88 <ferror@plt+0x6b8>  // b.hs, b.nlast
  401adc:	ldr	x1, [sp, #104]
  401ae0:	sub	x0, x24, x28
  401ae4:	add	x0, x0, x1
  401ae8:	cmp	x0, #0xb
  401aec:	b.ls	401d0c <ferror@plt+0x93c>  // b.plast
  401af0:	ldr	x2, [x26]
  401af4:	mov	w1, #0x4                   	// #4
  401af8:	add	x0, x28, #0x8
  401afc:	blr	x2
  401b00:	str	x0, [sp, #144]
  401b04:	ldr	x2, [x26]
  401b08:	mov	w1, #0x4                   	// #4
  401b0c:	mov	x0, x28
  401b10:	blr	x2
  401b14:	mov	x5, x0
  401b18:	ldr	x1, [sp, #104]
  401b1c:	add	x7, x28, #0xc
  401b20:	sub	x0, x24, x7
  401b24:	str	x5, [sp, #112]
  401b28:	str	x7, [sp, #160]
  401b2c:	add	x0, x0, x1
  401b30:	cmp	x5, x0
  401b34:	b.hi	401d0c <ferror@plt+0x93c>  // b.pmore
  401b38:	ldr	x2, [x26]
  401b3c:	add	x0, x28, #0x4
  401b40:	mov	w1, #0x4                   	// #4
  401b44:	blr	x2
  401b48:	mov	x3, x0
  401b4c:	ldp	x5, x0, [sp, #112]
  401b50:	add	x2, x27, #0xb
  401b54:	neg	x6, x27
  401b58:	ldr	x7, [sp, #160]
  401b5c:	add	x2, x2, x5
  401b60:	and	x2, x2, x6
  401b64:	add	x0, x0, x2
  401b68:	str	x0, [sp, #152]
  401b6c:	add	x2, x28, x2
  401b70:	cbz	x3, 401b94 <ferror@plt+0x7c4>
  401b74:	ldr	x0, [sp, #128]
  401b78:	cmp	x2, x0
  401b7c:	b.cs	401d0c <ferror@plt+0x93c>  // b.hs, b.nlast
  401b80:	ldr	x1, [sp, #104]
  401b84:	sub	x0, x24, x2
  401b88:	add	x0, x0, x1
  401b8c:	cmp	x3, x0
  401b90:	b.hi	401d0c <ferror@plt+0x93c>  // b.pmore
  401b94:	cmp	x5, #0x4
  401b98:	b.eq	401bb0 <ferror@plt+0x7e0>  // b.none
  401b9c:	ldr	x0, [sp, #152]
  401ba0:	add	x3, x3, x0
  401ba4:	and	x6, x3, x6
  401ba8:	add	x28, x28, x6
  401bac:	b	401ad0 <ferror@plt+0x700>
  401bb0:	mov	x0, x7
  401bb4:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401bb8:	add	x1, x1, #0xce1
  401bbc:	stp	x3, x6, [sp, #160]
  401bc0:	str	x2, [sp, #176]
  401bc4:	bl	4012e0 <strcmp@plt>
  401bc8:	str	w0, [sp, #112]
  401bcc:	mov	w0, w0
  401bd0:	ldp	x3, x6, [sp, #160]
  401bd4:	cbnz	w0, 401b9c <ferror@plt+0x7cc>
  401bd8:	ldr	x0, [sp, #144]
  401bdc:	ldr	x2, [sp, #176]
  401be0:	cmp	x0, #0x5
  401be4:	b.ne	401b9c <ferror@plt+0x7cc>  // b.any
  401be8:	cmp	x3, #0x7
  401bec:	b.ls	401d0c <ferror@plt+0x93c>  // b.plast
  401bf0:	udiv	x0, x3, x27
  401bf4:	msub	x0, x0, x27, x3
  401bf8:	cbnz	x0, 401d0c <ferror@plt+0x93c>
  401bfc:	add	x8, x2, x3
  401c00:	ldr	x5, [x26]
  401c04:	mov	x0, x2
  401c08:	mov	w1, #0x4                   	// #4
  401c0c:	str	x2, [sp, #144]
  401c10:	stp	x3, x6, [sp, #168]
  401c14:	str	x8, [sp, #184]
  401c18:	blr	x5
  401c1c:	ldr	x5, [x26]
  401c20:	mov	x7, x0
  401c24:	ldr	x2, [sp, #144]
  401c28:	mov	w1, #0x4                   	// #4
  401c2c:	str	x7, [sp, #160]
  401c30:	add	x0, x2, #0x4
  401c34:	blr	x5
  401c38:	mov	x1, x0
  401c3c:	ldr	x2, [sp, #144]
  401c40:	ldr	x8, [sp, #184]
  401c44:	add	x5, x2, #0x8
  401c48:	and	x2, x0, #0xffffffff
  401c4c:	add	x0, x5, w0, uxtw
  401c50:	cmp	x8, x0
  401c54:	b.cc	401d0c <ferror@plt+0x93c>  // b.lo, b.ul, b.last
  401c58:	ldp	x7, x3, [sp, #160]
  401c5c:	mov	w0, #0x2                   	// #2
  401c60:	movk	w0, #0xc000, lsl #16
  401c64:	ldr	x6, [sp, #176]
  401c68:	cmp	w7, w0
  401c6c:	b.ne	401cec <ferror@plt+0x91c>  // b.any
  401c70:	cmp	w1, #0x4
  401c74:	b.ne	401d0c <ferror@plt+0x93c>  // b.any
  401c78:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  401c7c:	str	x5, [sp, #96]
  401c80:	ldr	x2, [x0, #1056]
  401c84:	mov	x0, x5
  401c88:	blr	x2
  401c8c:	adrp	x2, 417000 <warn@@Base+0x13fa0>
  401c90:	add	x1, x2, #0x338
  401c94:	ldr	x5, [sp, #96]
  401c98:	ldr	w2, [x2, #824]
  401c9c:	ldr	w1, [x1, #4]
  401ca0:	orr	w1, w1, w0
  401ca4:	cbz	w2, 401cac <ferror@plt+0x8dc>
  401ca8:	bic	w1, w1, w2
  401cac:	cmp	w0, w1
  401cb0:	b.ne	401cd4 <ferror@plt+0x904>  // b.any
  401cb4:	str	wzr, [sp, #112]
  401cb8:	mov	x0, x22
  401cbc:	bl	401310 <free@plt>
  401cc0:	ldr	x1, [sp, #272]
  401cc4:	mov	x0, x23
  401cc8:	bl	401330 <munmap@plt>
  401ccc:	ldr	w22, [sp, #112]
  401cd0:	b	401768 <ferror@plt+0x398>
  401cd4:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  401cd8:	mov	w2, #0x4                   	// #4
  401cdc:	ldr	x3, [x0, #1064]
  401ce0:	mov	x0, x5
  401ce4:	blr	x3
  401ce8:	b	401cb8 <ferror@plt+0x8e8>
  401cec:	ldr	x0, [sp, #120]
  401cf0:	add	x2, x0, x2
  401cf4:	and	x2, x2, x6
  401cf8:	add	x2, x5, x2
  401cfc:	sub	x0, x8, x2
  401d00:	cmp	x0, #0x7
  401d04:	b.gt	401c00 <ferror@plt+0x830>
  401d08:	b	401b9c <ferror@plt+0x7cc>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	add	x1, x1, #0xce5
  401d1c:	bl	401360 <dcgettext@plt>
  401d20:	mov	x1, x19
  401d24:	bl	402b6c <error@@Base>
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	str	w0, [sp, #112]
  401d30:	b	401cb8 <ferror@plt+0x8e8>
  401d34:	mov	w25, #0x0                   	// #0
  401d38:	b	4014dc <ferror@plt+0x10c>
  401d3c:	mov	x29, #0x0                   	// #0
  401d40:	mov	x30, #0x0                   	// #0
  401d44:	mov	x5, x0
  401d48:	ldr	x1, [sp]
  401d4c:	add	x2, sp, #0x8
  401d50:	mov	x6, sp
  401d54:	movz	x0, #0x0, lsl #48
  401d58:	movk	x0, #0x0, lsl #32
  401d5c:	movk	x0, #0x40, lsl #16
  401d60:	movk	x0, #0x13e0
  401d64:	movz	x3, #0x0, lsl #48
  401d68:	movk	x3, #0x0, lsl #32
  401d6c:	movk	x3, #0x40, lsl #16
  401d70:	movk	x3, #0x4500
  401d74:	movz	x4, #0x0, lsl #48
  401d78:	movk	x4, #0x0, lsl #32
  401d7c:	movk	x4, #0x40, lsl #16
  401d80:	movk	x4, #0x4580
  401d84:	bl	401200 <__libc_start_main@plt>
  401d88:	bl	4012a0 <abort@plt>
  401d8c:	adrp	x0, 416000 <warn@@Base+0x12fa0>
  401d90:	ldr	x0, [x0, #4064]
  401d94:	cbz	x0, 401d9c <ferror@plt+0x9cc>
  401d98:	b	401280 <__gmon_start__@plt>
  401d9c:	ret
  401da0:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  401da4:	add	x0, x0, #0x308
  401da8:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  401dac:	add	x1, x1, #0x308
  401db0:	cmp	x1, x0
  401db4:	b.eq	401dcc <ferror@plt+0x9fc>  // b.none
  401db8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401dbc:	ldr	x1, [x1, #1472]
  401dc0:	cbz	x1, 401dcc <ferror@plt+0x9fc>
  401dc4:	mov	x16, x1
  401dc8:	br	x16
  401dcc:	ret
  401dd0:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  401dd4:	add	x0, x0, #0x308
  401dd8:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  401ddc:	add	x1, x1, #0x308
  401de0:	sub	x1, x1, x0
  401de4:	lsr	x2, x1, #63
  401de8:	add	x1, x2, x1, asr #3
  401dec:	cmp	xzr, x1, asr #1
  401df0:	asr	x1, x1, #1
  401df4:	b.eq	401e0c <ferror@plt+0xa3c>  // b.none
  401df8:	adrp	x2, 404000 <warn@@Base+0xfa0>
  401dfc:	ldr	x2, [x2, #1480]
  401e00:	cbz	x2, 401e0c <ferror@plt+0xa3c>
  401e04:	mov	x16, x2
  401e08:	br	x16
  401e0c:	ret
  401e10:	stp	x29, x30, [sp, #-32]!
  401e14:	mov	x29, sp
  401e18:	str	x19, [sp, #16]
  401e1c:	adrp	x19, 417000 <warn@@Base+0x13fa0>
  401e20:	ldrb	w0, [x19, #816]
  401e24:	cbnz	w0, 401e34 <ferror@plt+0xa64>
  401e28:	bl	401da0 <ferror@plt+0x9d0>
  401e2c:	mov	w0, #0x1                   	// #1
  401e30:	strb	w0, [x19, #816]
  401e34:	ldr	x19, [sp, #16]
  401e38:	ldp	x29, x30, [sp], #32
  401e3c:	ret
  401e40:	b	401dd0 <ferror@plt+0xa00>
  401e44:	cmp	w0, #0xb5
  401e48:	b.gt	401e6c <ferror@plt+0xa9c>
  401e4c:	cmp	w0, #0xb3
  401e50:	b.gt	401e74 <ferror@plt+0xaa4>
  401e54:	cmp	w0, #0x3
  401e58:	b.eq	401e7c <ferror@plt+0xaac>  // b.none
  401e5c:	cmp	w0, #0x6
  401e60:	mov	w0, #0x3                   	// #3
  401e64:	csinc	w0, w0, wzr, ne  // ne = any
  401e68:	ret
  401e6c:	mov	w0, #0x3                   	// #3
  401e70:	b	401e68 <ferror@plt+0xa98>
  401e74:	mov	w0, #0x2                   	// #2
  401e78:	b	401e68 <ferror@plt+0xa98>
  401e7c:	mov	w0, #0x1                   	// #1
  401e80:	b	401e68 <ferror@plt+0xa98>
  401e84:	stp	x29, x30, [sp, #-48]!
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	mov	x29, sp
  401e90:	str	x21, [sp, #32]
  401e94:	adrp	x21, 417000 <warn@@Base+0x13fa0>
  401e98:	stp	x19, x20, [sp, #16]
  401e9c:	mov	x19, x0
  401ea0:	mov	w20, w1
  401ea4:	mov	x0, #0x0                   	// #0
  401ea8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401eac:	add	x1, x1, #0x5d0
  401eb0:	bl	401360 <dcgettext@plt>
  401eb4:	ldr	x2, [x21, #376]
  401eb8:	mov	x1, x0
  401ebc:	mov	x0, x19
  401ec0:	bl	4013b0 <fprintf@plt>
  401ec4:	mov	w2, #0x5                   	// #5
  401ec8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401ecc:	mov	x0, #0x0                   	// #0
  401ed0:	add	x1, x1, #0x5f2
  401ed4:	bl	401360 <dcgettext@plt>
  401ed8:	mov	x1, x0
  401edc:	mov	x0, x19
  401ee0:	bl	4013b0 <fprintf@plt>
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401eec:	mov	x0, #0x0                   	// #0
  401ef0:	add	x1, x1, #0x617
  401ef4:	bl	401360 <dcgettext@plt>
  401ef8:	mov	x1, x0
  401efc:	mov	x0, x19
  401f00:	bl	4013b0 <fprintf@plt>
  401f04:	mov	w2, #0x5                   	// #5
  401f08:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401f0c:	mov	x0, #0x0                   	// #0
  401f10:	add	x1, x1, #0x62a
  401f14:	bl	401360 <dcgettext@plt>
  401f18:	mov	x1, x0
  401f1c:	mov	x0, x19
  401f20:	bl	4013b0 <fprintf@plt>
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401f2c:	mov	x0, #0x0                   	// #0
  401f30:	add	x1, x1, #0x79c
  401f34:	bl	401360 <dcgettext@plt>
  401f38:	mov	x1, x0
  401f3c:	mov	x0, x19
  401f40:	bl	4013b0 <fprintf@plt>
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401f4c:	mov	x0, #0x0                   	// #0
  401f50:	add	x1, x1, #0x857
  401f54:	bl	401360 <dcgettext@plt>
  401f58:	mov	x1, x0
  401f5c:	ldr	x2, [x21, #376]
  401f60:	mov	x0, x19
  401f64:	bl	4013b0 <fprintf@plt>
  401f68:	cbnz	w20, 401f94 <ferror@plt+0xbc4>
  401f6c:	mov	w2, #0x5                   	// #5
  401f70:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401f74:	mov	x0, #0x0                   	// #0
  401f78:	add	x1, x1, #0x8ce
  401f7c:	bl	401360 <dcgettext@plt>
  401f80:	mov	x1, x0
  401f84:	adrp	x2, 404000 <warn@@Base+0xfa0>
  401f88:	mov	x0, x19
  401f8c:	add	x2, x2, #0x8e1
  401f90:	bl	4013b0 <fprintf@plt>
  401f94:	mov	w0, w20
  401f98:	bl	401150 <exit@plt>
  401f9c:	stp	x29, x30, [sp, #-32]!
  401fa0:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401fa4:	add	x1, x1, #0x907
  401fa8:	mov	x29, sp
  401fac:	str	x19, [sp, #16]
  401fb0:	mov	x19, x0
  401fb4:	bl	401220 <strcasecmp@plt>
  401fb8:	cbz	w0, 402060 <ferror@plt+0xc90>
  401fbc:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401fc0:	mov	x0, x19
  401fc4:	add	x1, x1, #0x90c
  401fc8:	bl	401220 <strcasecmp@plt>
  401fcc:	cbz	w0, 402068 <ferror@plt+0xc98>
  401fd0:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401fd4:	mov	x0, x19
  401fd8:	add	x1, x1, #0x912
  401fdc:	bl	401220 <strcasecmp@plt>
  401fe0:	cbz	w0, 402070 <ferror@plt+0xca0>
  401fe4:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401fe8:	mov	x0, x19
  401fec:	add	x1, x1, #0x917
  401ff0:	bl	401220 <strcasecmp@plt>
  401ff4:	cbz	w0, 402078 <ferror@plt+0xca8>
  401ff8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  401ffc:	mov	x0, x19
  402000:	add	x1, x1, #0x91c
  402004:	bl	401220 <strcasecmp@plt>
  402008:	cbz	w0, 402080 <ferror@plt+0xcb0>
  40200c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402010:	mov	x0, x19
  402014:	add	x1, x1, #0x923
  402018:	bl	401220 <strcasecmp@plt>
  40201c:	cbz	w0, 402080 <ferror@plt+0xcb0>
  402020:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402024:	mov	x0, x19
  402028:	add	x1, x1, #0x92a
  40202c:	bl	401220 <strcasecmp@plt>
  402030:	cbz	w0, 402054 <ferror@plt+0xc84>
  402034:	mov	w2, #0x5                   	// #5
  402038:	adrp	x1, 404000 <warn@@Base+0xfa0>
  40203c:	mov	x0, #0x0                   	// #0
  402040:	add	x1, x1, #0x92f
  402044:	bl	401360 <dcgettext@plt>
  402048:	mov	x1, x19
  40204c:	bl	402b6c <error@@Base>
  402050:	mov	w0, #0xffffffff            	// #-1
  402054:	ldr	x19, [sp, #16]
  402058:	ldp	x29, x30, [sp], #32
  40205c:	ret
  402060:	mov	w0, #0x3                   	// #3
  402064:	b	402054 <ferror@plt+0xc84>
  402068:	mov	w0, #0x6                   	// #6
  40206c:	b	402054 <ferror@plt+0xc84>
  402070:	mov	w0, #0xb4                  	// #180
  402074:	b	402054 <ferror@plt+0xc84>
  402078:	mov	w0, #0xb5                  	// #181
  40207c:	b	402054 <ferror@plt+0xc84>
  402080:	mov	w0, #0x3e                  	// #62
  402084:	b	402054 <ferror@plt+0xc84>
  402088:	stp	x29, x30, [sp, #-32]!
  40208c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402090:	add	x1, x1, #0x949
  402094:	mov	x29, sp
  402098:	str	x19, [sp, #16]
  40209c:	mov	x19, x0
  4020a0:	bl	401220 <strcasecmp@plt>
  4020a4:	cbz	w0, 402110 <ferror@plt+0xd40>
  4020a8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4020ac:	mov	x0, x19
  4020b0:	add	x1, x1, #0x94d
  4020b4:	bl	401220 <strcasecmp@plt>
  4020b8:	cbz	w0, 402118 <ferror@plt+0xd48>
  4020bc:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4020c0:	mov	x0, x19
  4020c4:	add	x1, x1, #0x952
  4020c8:	bl	401220 <strcasecmp@plt>
  4020cc:	cbz	w0, 402120 <ferror@plt+0xd50>
  4020d0:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4020d4:	mov	x0, x19
  4020d8:	add	x1, x1, #0x92a
  4020dc:	bl	401220 <strcasecmp@plt>
  4020e0:	cbz	w0, 402104 <ferror@plt+0xd34>
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4020ec:	mov	x0, #0x0                   	// #0
  4020f0:	add	x1, x1, #0x956
  4020f4:	bl	401360 <dcgettext@plt>
  4020f8:	mov	x1, x19
  4020fc:	bl	402b6c <error@@Base>
  402100:	mov	w0, #0xffffffff            	// #-1
  402104:	ldr	x19, [sp, #16]
  402108:	ldp	x29, x30, [sp], #32
  40210c:	ret
  402110:	mov	w0, #0x1                   	// #1
  402114:	b	402104 <ferror@plt+0xd34>
  402118:	mov	w0, #0x2                   	// #2
  40211c:	b	402104 <ferror@plt+0xd34>
  402120:	mov	w0, #0x3                   	// #3
  402124:	b	402104 <ferror@plt+0xd34>
  402128:	stp	x29, x30, [sp, #-48]!
  40212c:	mov	x29, sp
  402130:	stp	x19, x20, [sp, #16]
  402134:	adrp	x20, 404000 <warn@@Base+0xfa0>
  402138:	add	x20, x20, #0xde8
  40213c:	stp	x21, x22, [sp, #32]
  402140:	mov	x21, x0
  402144:	mov	x22, x20
  402148:	mov	w19, #0x0                   	// #0
  40214c:	ldr	x1, [x20, #8]
  402150:	mov	x0, x21
  402154:	bl	401220 <strcasecmp@plt>
  402158:	cbnz	w0, 402174 <ferror@plt+0xda4>
  40215c:	ubfiz	x19, x19, #4, #32
  402160:	ldr	w0, [x22, x19]
  402164:	ldp	x19, x20, [sp, #16]
  402168:	ldp	x21, x22, [sp, #32]
  40216c:	ldp	x29, x30, [sp], #48
  402170:	ret
  402174:	add	w19, w19, #0x1
  402178:	add	x20, x20, #0x10
  40217c:	cmp	w19, #0x10
  402180:	b.ne	40214c <ferror@plt+0xd7c>  // b.any
  402184:	mov	w2, #0x5                   	// #5
  402188:	adrp	x1, 404000 <warn@@Base+0xfa0>
  40218c:	mov	x0, #0x0                   	// #0
  402190:	add	x1, x1, #0x968
  402194:	bl	401360 <dcgettext@plt>
  402198:	mov	x1, x21
  40219c:	bl	402b6c <error@@Base>
  4021a0:	mov	w0, #0xffffffff            	// #-1
  4021a4:	b	402164 <ferror@plt+0xd94>
  4021a8:	stp	x29, x30, [sp, #-32]!
  4021ac:	mov	x29, sp
  4021b0:	stp	x19, x20, [sp, #16]
  4021b4:	mov	w19, w1
  4021b8:	mov	x20, x0
  4021bc:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4021c0:	add	x1, x1, #0x97b
  4021c4:	bl	401220 <strcasecmp@plt>
  4021c8:	cbz	w0, 402214 <ferror@plt+0xe44>
  4021cc:	mov	x0, x20
  4021d0:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4021d4:	add	x1, x1, #0x97f
  4021d8:	bl	401220 <strcasecmp@plt>
  4021dc:	mov	w2, #0x2                   	// #2
  4021e0:	cbz	w0, 402218 <ferror@plt+0xe48>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	mov	w19, #0xffffffff            	// #-1
  4021ec:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	add	x1, x1, #0x985
  4021f8:	bl	401360 <dcgettext@plt>
  4021fc:	mov	x1, x20
  402200:	bl	402b6c <error@@Base>
  402204:	mov	w0, w19
  402208:	ldp	x19, x20, [sp, #16]
  40220c:	ldp	x29, x30, [sp], #32
  402210:	ret
  402214:	mov	w2, #0x1                   	// #1
  402218:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  40221c:	add	x3, x1, #0x338
  402220:	mvn	w0, w2
  402224:	ldr	w5, [x1, #824]
  402228:	ldr	w4, [x3, #4]
  40222c:	cbz	w19, 402248 <ferror@plt+0xe78>
  402230:	orr	w2, w2, w4
  402234:	and	w0, w0, w5
  402238:	mov	w19, #0x0                   	// #0
  40223c:	str	w0, [x1, #824]
  402240:	str	w2, [x3, #4]
  402244:	b	402204 <ferror@plt+0xe34>
  402248:	orr	w2, w2, w5
  40224c:	and	w0, w0, w4
  402250:	str	w2, [x1, #824]
  402254:	str	w0, [x3, #4]
  402258:	b	402204 <ferror@plt+0xe34>
  40225c:	stp	x29, x30, [sp, #-96]!
  402260:	mov	x29, sp
  402264:	stp	x19, x20, [sp, #16]
  402268:	adrp	x19, 417000 <warn@@Base+0x13fa0>
  40226c:	add	x19, x19, #0x338
  402270:	add	x20, x19, #0x8
  402274:	stp	x21, x22, [sp, #32]
  402278:	mov	x22, x0
  40227c:	mov	x0, x1
  402280:	stp	x23, x24, [sp, #48]
  402284:	mov	x24, x1
  402288:	stp	x25, x26, [sp, #64]
  40228c:	stp	x27, x28, [sp, #80]
  402290:	bl	401170 <ftell@plt>
  402294:	mov	x3, x24
  402298:	mov	x26, x0
  40229c:	mov	x2, #0x1                   	// #1
  4022a0:	mov	x0, x20
  4022a4:	mov	x1, #0x10                  	// #16
  4022a8:	bl	401300 <fread@plt>
  4022ac:	cmp	x0, #0x1
  4022b0:	b.ne	40230c <ferror@plt+0xf3c>  // b.any
  4022b4:	ldr	w1, [x19, #8]
  4022b8:	mov	w0, #0x457f                	// #17791
  4022bc:	movk	w0, #0x464c, lsl #16
  4022c0:	cmp	w1, w0
  4022c4:	b.ne	40230c <ferror@plt+0xf3c>  // b.any
  4022c8:	ldrb	w0, [x19, #13]
  4022cc:	adrp	x20, 417000 <warn@@Base+0x13fa0>
  4022d0:	adrp	x25, 417000 <warn@@Base+0x13fa0>
  4022d4:	cmp	w0, #0x2
  4022d8:	b.eq	402330 <ferror@plt+0xf60>  // b.none
  4022dc:	adrp	x0, 403000 <error@@Base+0x494>
  4022e0:	add	x0, x0, #0x254
  4022e4:	str	x0, [x20, #1056]
  4022e8:	adrp	x0, 403000 <error@@Base+0x494>
  4022ec:	add	x0, x0, #0x130
  4022f0:	ldrb	w23, [x19, #12]
  4022f4:	add	x21, x19, #0x8
  4022f8:	str	x0, [x25, #1064]
  4022fc:	cmp	w23, #0x1
  402300:	b.eq	402348 <ferror@plt+0xf78>  // b.none
  402304:	cmp	w23, #0x2
  402308:	b.eq	4024dc <ferror@plt+0x110c>  // b.none
  40230c:	mov	w2, #0x5                   	// #5
  402310:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402314:	mov	x0, #0x0                   	// #0
  402318:	add	x1, x1, #0x99e
  40231c:	bl	401360 <dcgettext@plt>
  402320:	mov	x1, x22
  402324:	bl	402b6c <error@@Base>
  402328:	mov	w0, #0x1                   	// #1
  40232c:	b	40262c <ferror@plt+0x125c>
  402330:	adrp	x0, 402000 <ferror@plt+0xc30>
  402334:	add	x0, x0, #0xc3c
  402338:	str	x0, [x20, #1056]
  40233c:	adrp	x0, 403000 <error@@Base+0x494>
  402340:	add	x0, x0, #0x1cc
  402344:	b	4022f0 <ferror@plt+0xf20>
  402348:	add	x23, x19, #0x70
  40234c:	mov	x3, x24
  402350:	mov	x0, x23
  402354:	mov	x2, #0x1                   	// #1
  402358:	mov	x1, #0x24                  	// #36
  40235c:	bl	401300 <fread@plt>
  402360:	cmp	x0, #0x1
  402364:	b.ne	40230c <ferror@plt+0xf3c>  // b.any
  402368:	ldr	x2, [x20, #1056]
  40236c:	mov	w1, #0x2                   	// #2
  402370:	mov	x0, x23
  402374:	blr	x2
  402378:	strh	w0, [x21, #56]
  40237c:	ldr	x2, [x20, #1056]
  402380:	mov	w1, #0x2                   	// #2
  402384:	add	x0, x19, #0x72
  402388:	blr	x2
  40238c:	strh	w0, [x21, #58]
  402390:	ldr	x2, [x20, #1056]
  402394:	mov	w1, #0x4                   	// #4
  402398:	add	x0, x19, #0x74
  40239c:	blr	x2
  4023a0:	str	x0, [x21, #40]
  4023a4:	ldr	x2, [x20, #1056]
  4023a8:	mov	w1, #0x4                   	// #4
  4023ac:	add	x0, x19, #0x78
  4023b0:	blr	x2
  4023b4:	str	x0, [x21, #16]
  4023b8:	ldr	x2, [x20, #1056]
  4023bc:	mov	w1, #0x4                   	// #4
  4023c0:	add	x0, x19, #0x7c
  4023c4:	blr	x2
  4023c8:	str	x0, [x21, #24]
  4023cc:	ldr	x2, [x20, #1056]
  4023d0:	mov	w1, #0x4                   	// #4
  4023d4:	add	x0, x19, #0x80
  4023d8:	blr	x2
  4023dc:	str	x0, [x21, #32]
  4023e0:	ldr	x2, [x20, #1056]
  4023e4:	mov	w1, #0x4                   	// #4
  4023e8:	add	x0, x19, #0x84
  4023ec:	blr	x2
  4023f0:	str	x0, [x21, #48]
  4023f4:	ldr	x2, [x20, #1056]
  4023f8:	mov	w1, #0x2                   	// #2
  4023fc:	add	x0, x19, #0x88
  402400:	blr	x2
  402404:	str	w0, [x21, #60]
  402408:	ldr	x2, [x20, #1056]
  40240c:	mov	w1, #0x2                   	// #2
  402410:	add	x0, x19, #0x8a
  402414:	blr	x2
  402418:	str	w0, [x21, #64]
  40241c:	ldr	x2, [x20, #1056]
  402420:	mov	w1, #0x2                   	// #2
  402424:	add	x0, x19, #0x8c
  402428:	blr	x2
  40242c:	str	w0, [x21, #68]
  402430:	ldr	x2, [x20, #1056]
  402434:	mov	w1, #0x2                   	// #2
  402438:	add	x0, x19, #0x8e
  40243c:	blr	x2
  402440:	str	w0, [x21, #72]
  402444:	ldr	x2, [x20, #1056]
  402448:	mov	w1, #0x2                   	// #2
  40244c:	add	x0, x19, #0x90
  402450:	blr	x2
  402454:	str	w0, [x21, #76]
  402458:	ldr	x2, [x20, #1056]
  40245c:	mov	w1, #0x2                   	// #2
  402460:	add	x0, x19, #0x92
  402464:	blr	x2
  402468:	str	w0, [x21, #80]
  40246c:	ldp	x0, x1, [x19, #8]
  402470:	stp	x0, x1, [x19, #96]
  402474:	mov	x1, x26
  402478:	mov	x0, x24
  40247c:	mov	w2, #0x0                   	// #0
  402480:	bl	401290 <fseek@plt>
  402484:	cbz	w0, 4024a4 <ferror@plt+0x10d4>
  402488:	mov	w2, #0x5                   	// #5
  40248c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402490:	mov	x0, #0x0                   	// #0
  402494:	add	x1, x1, #0x9bd
  402498:	bl	401360 <dcgettext@plt>
  40249c:	mov	x1, x22
  4024a0:	bl	402b6c <error@@Base>
  4024a4:	ldrb	w0, [x19, #14]
  4024a8:	add	x21, x19, #0x8
  4024ac:	cmp	w0, #0x1
  4024b0:	b.eq	402610 <ferror@plt+0x1240>  // b.none
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4024bc:	mov	x0, #0x0                   	// #0
  4024c0:	add	x1, x1, #0x9df
  4024c4:	bl	401360 <dcgettext@plt>
  4024c8:	ldrb	w2, [x21, #6]
  4024cc:	mov	w3, #0x1                   	// #1
  4024d0:	mov	x1, x22
  4024d4:	bl	402b6c <error@@Base>
  4024d8:	b	402328 <ferror@plt+0xf58>
  4024dc:	add	x27, x19, #0xa4
  4024e0:	mov	x3, x24
  4024e4:	mov	x0, x27
  4024e8:	mov	x2, #0x1                   	// #1
  4024ec:	mov	x1, #0x30                  	// #48
  4024f0:	add	x28, x19, #0x94
  4024f4:	bl	401300 <fread@plt>
  4024f8:	cmp	x0, #0x1
  4024fc:	b.ne	40230c <ferror@plt+0xf3c>  // b.any
  402500:	ldr	x2, [x20, #1056]
  402504:	mov	w1, w23
  402508:	mov	x0, x27
  40250c:	blr	x2
  402510:	strh	w0, [x21, #56]
  402514:	ldr	x2, [x20, #1056]
  402518:	mov	w1, w23
  40251c:	add	x0, x19, #0xa6
  402520:	blr	x2
  402524:	strh	w0, [x21, #58]
  402528:	ldr	x2, [x20, #1056]
  40252c:	mov	w1, #0x4                   	// #4
  402530:	add	x0, x19, #0xa8
  402534:	blr	x2
  402538:	str	x0, [x21, #40]
  40253c:	ldr	x2, [x20, #1056]
  402540:	mov	w1, #0x8                   	// #8
  402544:	add	x0, x19, #0xac
  402548:	blr	x2
  40254c:	str	x0, [x21, #16]
  402550:	ldr	x2, [x20, #1056]
  402554:	mov	w1, #0x8                   	// #8
  402558:	add	x0, x19, #0xb4
  40255c:	blr	x2
  402560:	str	x0, [x21, #24]
  402564:	ldr	x2, [x20, #1056]
  402568:	mov	w1, #0x8                   	// #8
  40256c:	add	x0, x19, #0xbc
  402570:	blr	x2
  402574:	str	x0, [x21, #32]
  402578:	ldr	x2, [x20, #1056]
  40257c:	mov	w1, #0x4                   	// #4
  402580:	add	x0, x19, #0xc4
  402584:	blr	x2
  402588:	str	x0, [x21, #48]
  40258c:	ldr	x2, [x20, #1056]
  402590:	mov	w1, w23
  402594:	add	x0, x19, #0xc8
  402598:	blr	x2
  40259c:	str	w0, [x21, #60]
  4025a0:	ldr	x2, [x20, #1056]
  4025a4:	mov	w1, w23
  4025a8:	add	x0, x19, #0xca
  4025ac:	blr	x2
  4025b0:	str	w0, [x21, #64]
  4025b4:	ldr	x2, [x20, #1056]
  4025b8:	mov	w1, w23
  4025bc:	add	x0, x19, #0xcc
  4025c0:	blr	x2
  4025c4:	str	w0, [x21, #68]
  4025c8:	ldr	x2, [x20, #1056]
  4025cc:	mov	w1, w23
  4025d0:	add	x0, x19, #0xce
  4025d4:	blr	x2
  4025d8:	str	w0, [x21, #72]
  4025dc:	ldr	x2, [x20, #1056]
  4025e0:	mov	w1, w23
  4025e4:	add	x0, x19, #0xd0
  4025e8:	blr	x2
  4025ec:	str	w0, [x21, #76]
  4025f0:	ldr	x2, [x20, #1056]
  4025f4:	mov	w1, w23
  4025f8:	add	x0, x19, #0xd2
  4025fc:	blr	x2
  402600:	str	w0, [x21, #80]
  402604:	ldp	x0, x1, [x19, #8]
  402608:	stp	x0, x1, [x28]
  40260c:	b	402474 <ferror@plt+0x10a4>
  402610:	adrp	x20, 417000 <warn@@Base+0x13fa0>
  402614:	add	x20, x20, #0x178
  402618:	ldrh	w23, [x21, #58]
  40261c:	ldr	w1, [x20, #8]
  402620:	cmp	w23, w1
  402624:	b.ne	402648 <ferror@plt+0x1278>  // b.any
  402628:	mov	w0, #0x0                   	// #0
  40262c:	ldp	x19, x20, [sp, #16]
  402630:	ldp	x21, x22, [sp, #32]
  402634:	ldp	x23, x24, [sp, #48]
  402638:	ldp	x25, x26, [sp, #64]
  40263c:	ldp	x27, x28, [sp, #80]
  402640:	ldp	x29, x30, [sp], #96
  402644:	ret
  402648:	ldr	w0, [x20, #12]
  40264c:	ldrb	w21, [x21, #4]
  402650:	cmn	w0, #0x1
  402654:	b.ne	402664 <ferror@plt+0x1294>  // b.any
  402658:	mov	w0, w23
  40265c:	bl	401e44 <ferror@plt+0xa74>
  402660:	str	w0, [x20, #12]
  402664:	ldr	w26, [x20, #12]
  402668:	cmp	w26, #0x3
  40266c:	b.eq	402698 <ferror@plt+0x12c8>  // b.none
  402670:	cmp	w21, w26
  402674:	b.eq	402698 <ferror@plt+0x12c8>  // b.none
  402678:	adrp	x1, 404000 <warn@@Base+0xfa0>
  40267c:	add	x1, x1, #0xa09
  402680:	mov	w2, #0x5                   	// #5
  402684:	mov	x0, #0x0                   	// #0
  402688:	bl	401360 <dcgettext@plt>
  40268c:	mov	w3, w26
  402690:	mov	w2, w21
  402694:	b	4024d0 <ferror@plt+0x1100>
  402698:	ldr	w26, [x20, #16]
  40269c:	cmp	w26, #0x3
  4026a0:	b.eq	4026bc <ferror@plt+0x12ec>  // b.none
  4026a4:	cmp	w21, w26
  4026a8:	b.eq	4026bc <ferror@plt+0x12ec>  // b.none
  4026ac:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	add	x1, x1, #0xa35
  4026b8:	b	402684 <ferror@plt+0x12b4>
  4026bc:	ldr	w26, [x20, #20]
  4026c0:	cmn	w26, #0x1
  4026c4:	b.eq	4026f0 <ferror@plt+0x1320>  // b.none
  4026c8:	cmp	w23, w26
  4026cc:	b.eq	4026f0 <ferror@plt+0x1320>  // b.none
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4026d8:	mov	x0, #0x0                   	// #0
  4026dc:	add	x1, x1, #0xa62
  4026e0:	bl	401360 <dcgettext@plt>
  4026e4:	mov	w3, w26
  4026e8:	mov	w2, w23
  4026ec:	b	4024d0 <ferror@plt+0x1100>
  4026f0:	ldr	w23, [x20, #24]
  4026f4:	cmn	w23, #0x1
  4026f8:	b.eq	402728 <ferror@plt+0x1358>  // b.none
  4026fc:	ldrh	w26, [x19, #64]
  402700:	cmp	w26, w23
  402704:	b.eq	402728 <ferror@plt+0x1358>  // b.none
  402708:	adrp	x1, 404000 <warn@@Base+0xfa0>
  40270c:	add	x1, x1, #0xa89
  402710:	mov	w2, #0x5                   	// #5
  402714:	mov	x0, #0x0                   	// #0
  402718:	bl	401360 <dcgettext@plt>
  40271c:	mov	w3, w23
  402720:	mov	w2, w26
  402724:	b	4024d0 <ferror@plt+0x1100>
  402728:	ldr	w23, [x20, #28]
  40272c:	cmn	w23, #0x1
  402730:	b.eq	402750 <ferror@plt+0x1380>  // b.none
  402734:	ldrb	w26, [x19, #15]
  402738:	cmp	w26, w23
  40273c:	b.eq	402750 <ferror@plt+0x1380>  // b.none
  402740:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402744:	mov	w2, #0x5                   	// #5
  402748:	add	x1, x1, #0xaad
  40274c:	b	402714 <ferror@plt+0x1344>
  402750:	cmp	w21, #0x1
  402754:	b.eq	402764 <ferror@plt+0x1394>  // b.none
  402758:	cmp	w21, #0x2
  40275c:	b.eq	402808 <ferror@plt+0x1438>  // b.none
  402760:	bl	4012a0 <abort@plt>
  402764:	cmn	w1, #0x1
  402768:	b.eq	402780 <ferror@plt+0x13b0>  // b.none
  40276c:	ldr	x3, [x25, #1064]
  402770:	sxtw	x1, w1
  402774:	add	x0, x19, #0x72
  402778:	mov	w2, #0x2                   	// #2
  40277c:	blr	x3
  402780:	ldr	w1, [x20, #32]
  402784:	cmn	w1, #0x1
  402788:	b.eq	4027a0 <ferror@plt+0x13d0>  // b.none
  40278c:	ldr	x3, [x25, #1064]
  402790:	sxtw	x1, w1
  402794:	add	x0, x19, #0x70
  402798:	mov	w2, #0x2                   	// #2
  40279c:	blr	x3
  4027a0:	ldr	w0, [x20, #36]
  4027a4:	cmn	w0, #0x1
  4027a8:	b.eq	4027b0 <ferror@plt+0x13e0>  // b.none
  4027ac:	strb	w0, [x19, #103]
  4027b0:	mov	x3, x24
  4027b4:	add	x0, x19, #0x60
  4027b8:	mov	x2, #0x1                   	// #1
  4027bc:	mov	x1, #0x34                  	// #52
  4027c0:	bl	401320 <fwrite@plt>
  4027c4:	cmp	x0, #0x1
  4027c8:	cset	w0, eq  // eq = none
  4027cc:	cbnz	w0, 402628 <ferror@plt+0x1258>
  4027d0:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4027d4:	add	x1, x1, #0xad3
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	mov	x0, #0x0                   	// #0
  4027e0:	bl	401360 <dcgettext@plt>
  4027e4:	mov	x19, x0
  4027e8:	bl	401390 <__errno_location@plt>
  4027ec:	ldr	w0, [x0]
  4027f0:	bl	401270 <strerror@plt>
  4027f4:	mov	x2, x0
  4027f8:	mov	x1, x22
  4027fc:	mov	x0, x19
  402800:	bl	402b6c <error@@Base>
  402804:	b	402328 <ferror@plt+0xf58>
  402808:	cmn	w1, #0x1
  40280c:	b.eq	402824 <ferror@plt+0x1454>  // b.none
  402810:	ldr	x3, [x25, #1064]
  402814:	mov	w2, w21
  402818:	sxtw	x1, w1
  40281c:	add	x0, x19, #0xa6
  402820:	blr	x3
  402824:	ldr	w1, [x20, #32]
  402828:	cmn	w1, #0x1
  40282c:	b.eq	402844 <ferror@plt+0x1474>  // b.none
  402830:	ldr	x3, [x25, #1064]
  402834:	sxtw	x1, w1
  402838:	add	x0, x19, #0xa4
  40283c:	mov	w2, #0x2                   	// #2
  402840:	blr	x3
  402844:	ldr	w0, [x20, #36]
  402848:	cmn	w0, #0x1
  40284c:	b.eq	402854 <ferror@plt+0x1484>  // b.none
  402850:	strb	w0, [x19, #155]
  402854:	mov	x3, x24
  402858:	add	x0, x19, #0x94
  40285c:	mov	x2, #0x1                   	// #1
  402860:	mov	x1, #0x40                  	// #64
  402864:	b	4027c0 <ferror@plt+0x13f0>
  402868:	stp	x29, x30, [sp, #-400]!
  40286c:	mov	w3, w2
  402870:	mov	w4, #0x0                   	// #0
  402874:	mov	x29, sp
  402878:	stp	x19, x20, [sp, #16]
  40287c:	mov	x20, x0
  402880:	stp	x21, x22, [sp, #32]
  402884:	mov	x22, x1
  402888:	stp	x23, x24, [sp, #48]
  40288c:	mov	w23, w2
  402890:	mov	x2, x1
  402894:	mov	x1, x0
  402898:	add	x0, sp, #0x60
  40289c:	stp	x25, x26, [sp, #64]
  4028a0:	str	x27, [sp, #80]
  4028a4:	stp	xzr, xzr, [sp, #96]
  4028a8:	stp	xzr, xzr, [sp, #120]
  4028ac:	str	xzr, [sp, #144]
  4028b0:	stp	xzr, xzr, [sp, #248]
  4028b4:	stp	xzr, xzr, [sp, #272]
  4028b8:	str	xzr, [sp, #296]
  4028bc:	bl	403578 <warn@@Base+0x518>
  4028c0:	cbnz	w0, 402998 <ferror@plt+0x15c8>
  4028c4:	adrp	x26, 404000 <warn@@Base+0xfa0>
  4028c8:	adrp	x25, 417000 <warn@@Base+0x13fa0>
  4028cc:	mov	w19, w0
  4028d0:	add	x26, x26, #0xb46
  4028d4:	add	x25, x25, #0x338
  4028d8:	ldr	x1, [sp, #168]
  4028dc:	mov	x0, x22
  4028e0:	mov	w2, #0x0                   	// #0
  4028e4:	bl	401290 <fseek@plt>
  4028e8:	cbz	w0, 40292c <ferror@plt+0x155c>
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	mov	w19, #0x1                   	// #1
  4028f4:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4028f8:	mov	x0, #0x0                   	// #0
  4028fc:	add	x1, x1, #0xaf8
  402900:	bl	401360 <dcgettext@plt>
  402904:	mov	x1, x20
  402908:	bl	402b6c <error@@Base>
  40290c:	mov	w0, w19
  402910:	ldp	x19, x20, [sp, #16]
  402914:	ldp	x21, x22, [sp, #32]
  402918:	ldp	x23, x24, [sp, #48]
  40291c:	ldp	x25, x26, [sp, #64]
  402920:	ldr	x27, [sp, #80]
  402924:	ldp	x29, x30, [sp], #400
  402928:	ret
  40292c:	mov	x3, x22
  402930:	add	x0, sp, #0xb8
  402934:	mov	x2, #0x3c                  	// #60
  402938:	mov	x1, #0x1                   	// #1
  40293c:	bl	401300 <fread@plt>
  402940:	cmp	x0, #0x3c
  402944:	b.eq	402968 <ferror@plt+0x1598>  // b.none
  402948:	cbz	x0, 402a68 <ferror@plt+0x1698>
  40294c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402950:	add	x1, x1, #0xb23
  402954:	mov	w2, #0x5                   	// #5
  402958:	mov	x0, #0x0                   	// #0
  40295c:	bl	401360 <dcgettext@plt>
  402960:	mov	x1, x20
  402964:	b	402994 <ferror@plt+0x15c4>
  402968:	mov	x1, x26
  40296c:	add	x0, sp, #0xf2
  402970:	mov	x2, #0x2                   	// #2
  402974:	bl	4012b0 <memcmp@plt>
  402978:	cbz	w0, 4029a0 <ferror@plt+0x15d0>
  40297c:	mov	w2, #0x5                   	// #5
  402980:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402984:	mov	x0, #0x0                   	// #0
  402988:	add	x1, x1, #0xb49
  40298c:	bl	401360 <dcgettext@plt>
  402990:	ldr	x1, [sp, #96]
  402994:	bl	402b6c <error@@Base>
  402998:	mov	w19, #0x1                   	// #1
  40299c:	b	402a68 <ferror@plt+0x1698>
  4029a0:	ldr	x0, [sp, #168]
  4029a4:	mov	w2, #0xa                   	// #10
  4029a8:	mov	x1, #0x0                   	// #0
  4029ac:	add	x0, x0, #0x3c
  4029b0:	str	x0, [sp, #168]
  4029b4:	add	x0, sp, #0xe8
  4029b8:	bl	401130 <strtoul@plt>
  4029bc:	tst	x0, #0x1
  4029c0:	add	x1, sp, #0xf8
  4029c4:	cinc	x0, x0, ne  // ne = any
  4029c8:	str	x0, [x25, #216]
  4029cc:	add	x0, sp, #0x60
  4029d0:	bl	40395c <warn@@Base+0x8fc>
  4029d4:	mov	x24, x0
  4029d8:	cbnz	x0, 4029ec <ferror@plt+0x161c>
  4029dc:	adrp	x1, 404000 <warn@@Base+0xfa0>
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	add	x1, x1, #0xb72
  4029e8:	b	40295c <ferror@plt+0x158c>
  4029ec:	bl	401140 <strlen@plt>
  4029f0:	mov	x27, x0
  4029f4:	mov	x2, x24
  4029f8:	add	x1, sp, #0xf8
  4029fc:	add	x0, sp, #0x60
  402a00:	bl	403b60 <warn@@Base+0xb00>
  402a04:	mov	x21, x0
  402a08:	cbz	x0, 4029dc <ferror@plt+0x160c>
  402a0c:	cbz	w23, 402afc <ferror@plt+0x172c>
  402a10:	ldr	x1, [sp, #160]
  402a14:	cbnz	x1, 402ab4 <ferror@plt+0x16e4>
  402a18:	mov	x1, x24
  402a1c:	mov	x2, x27
  402a20:	mov	x0, x20
  402a24:	bl	40347c <warn@@Base+0x41c>
  402a28:	mov	x24, x0
  402a2c:	cbz	x0, 402998 <ferror@plt+0x15c8>
  402a30:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402a34:	add	x1, x1, #0xb8d
  402a38:	bl	4011c0 <fopen@plt>
  402a3c:	mov	x27, x0
  402a40:	cbnz	x0, 402a88 <ferror@plt+0x16b8>
  402a44:	mov	w2, #0x5                   	// #5
  402a48:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402a4c:	add	x1, x1, #0xb91
  402a50:	bl	401360 <dcgettext@plt>
  402a54:	mov	x1, x24
  402a58:	bl	402b6c <error@@Base>
  402a5c:	mov	x0, x24
  402a60:	bl	401310 <free@plt>
  402a64:	mov	w19, w23
  402a68:	ldr	x0, [sp, #256]
  402a6c:	cbz	x0, 402a74 <ferror@plt+0x16a4>
  402a70:	bl	4011b0 <fclose@plt>
  402a74:	add	x0, sp, #0xf8
  402a78:	bl	4037d4 <warn@@Base+0x774>
  402a7c:	add	x0, sp, #0x60
  402a80:	bl	4037d4 <warn@@Base+0x774>
  402a84:	b	40290c <ferror@plt+0x153c>
  402a88:	mov	x1, x0
  402a8c:	mov	x0, x21
  402a90:	bl	40225c <ferror@plt+0xe8c>
  402a94:	orr	w19, w19, w0
  402a98:	mov	x0, x27
  402a9c:	bl	4011b0 <fclose@plt>
  402aa0:	mov	x0, x24
  402aa4:	bl	401310 <free@plt>
  402aa8:	mov	x0, x21
  402aac:	bl	401310 <free@plt>
  402ab0:	b	4028d8 <ferror@plt+0x1508>
  402ab4:	ldr	x0, [sp, #256]
  402ab8:	add	x1, x1, #0x3c
  402abc:	mov	w2, #0x0                   	// #0
  402ac0:	bl	401290 <fseek@plt>
  402ac4:	cbz	w0, 402ae8 <ferror@plt+0x1718>
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402ad0:	mov	x0, #0x0                   	// #0
  402ad4:	add	x1, x1, #0xbb2
  402ad8:	bl	401360 <dcgettext@plt>
  402adc:	ldr	x1, [sp, #248]
  402ae0:	bl	402b6c <error@@Base>
  402ae4:	b	402a64 <ferror@plt+0x1694>
  402ae8:	ldr	x1, [sp, #256]
  402aec:	mov	x0, x21
  402af0:	bl	40225c <ferror@plt+0xe8c>
  402af4:	orr	w19, w19, w0
  402af8:	b	402aa8 <ferror@plt+0x16d8>
  402afc:	ldr	x1, [sp, #168]
  402b00:	ldr	x2, [x25, #216]
  402b04:	add	x1, x1, x2
  402b08:	str	x1, [sp, #168]
  402b0c:	mov	x1, x22
  402b10:	b	402af0 <ferror@plt+0x1720>
  402b14:	stp	x29, x30, [sp, #-16]!
  402b18:	mov	x1, x0
  402b1c:	adrp	x2, 404000 <warn@@Base+0xfa0>
  402b20:	mov	x29, sp
  402b24:	add	x2, x2, #0xee8
  402b28:	adrp	x0, 404000 <warn@@Base+0xfa0>
  402b2c:	add	x0, x0, #0xefc
  402b30:	bl	401380 <printf@plt>
  402b34:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402b38:	add	x1, x1, #0xf07
  402b3c:	mov	w2, #0x5                   	// #5
  402b40:	mov	x0, #0x0                   	// #0
  402b44:	bl	401360 <dcgettext@plt>
  402b48:	bl	401380 <printf@plt>
  402b4c:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402b50:	add	x1, x1, #0xf3a
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x0, #0x0                   	// #0
  402b5c:	bl	401360 <dcgettext@plt>
  402b60:	bl	401380 <printf@plt>
  402b64:	mov	w0, #0x0                   	// #0
  402b68:	bl	401150 <exit@plt>

0000000000402b6c <error@@Base>:
  402b6c:	stp	x29, x30, [sp, #-304]!
  402b70:	mov	x29, sp
  402b74:	stp	x19, x20, [sp, #16]
  402b78:	mov	x19, x0
  402b7c:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  402b80:	str	x21, [sp, #32]
  402b84:	adrp	x20, 417000 <warn@@Base+0x13fa0>
  402b88:	ldr	x0, [x0, #800]
  402b8c:	str	q0, [sp, #112]
  402b90:	str	q1, [sp, #128]
  402b94:	str	q2, [sp, #144]
  402b98:	str	q3, [sp, #160]
  402b9c:	str	q4, [sp, #176]
  402ba0:	str	q5, [sp, #192]
  402ba4:	str	q6, [sp, #208]
  402ba8:	str	q7, [sp, #224]
  402bac:	stp	x1, x2, [sp, #248]
  402bb0:	stp	x3, x4, [sp, #264]
  402bb4:	stp	x5, x6, [sp, #280]
  402bb8:	str	x7, [sp, #296]
  402bbc:	bl	401340 <fflush@plt>
  402bc0:	add	x0, sp, #0x130
  402bc4:	stp	x0, x0, [sp, #80]
  402bc8:	add	x0, sp, #0xf0
  402bcc:	str	x0, [sp, #96]
  402bd0:	mov	w0, #0xffffffc8            	// #-56
  402bd4:	str	w0, [sp, #104]
  402bd8:	mov	w0, #0xffffff80            	// #-128
  402bdc:	ldr	x21, [x20, #776]
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	adrp	x1, 404000 <warn@@Base+0xfa0>
  402be8:	add	x1, x1, #0xffe
  402bec:	str	w0, [sp, #108]
  402bf0:	mov	x0, #0x0                   	// #0
  402bf4:	bl	401360 <dcgettext@plt>
  402bf8:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  402bfc:	ldr	x2, [x1, #376]
  402c00:	mov	x1, x0
  402c04:	mov	x0, x21
  402c08:	bl	4013b0 <fprintf@plt>
  402c0c:	ldp	x0, x1, [sp, #80]
  402c10:	stp	x0, x1, [sp, #48]
  402c14:	add	x2, sp, #0x30
  402c18:	ldp	x0, x1, [sp, #96]
  402c1c:	stp	x0, x1, [sp, #64]
  402c20:	ldr	x0, [x20, #776]
  402c24:	mov	x1, x19
  402c28:	bl	401370 <vfprintf@plt>
  402c2c:	ldp	x19, x20, [sp, #16]
  402c30:	ldr	x21, [sp, #32]
  402c34:	ldp	x29, x30, [sp], #304
  402c38:	ret
  402c3c:	sub	w2, w1, #0x1
  402c40:	cmp	w2, #0x7
  402c44:	b.hi	402d4c <error@@Base+0x1e0>  // b.pmore
  402c48:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402c4c:	add	x1, x1, #0x4dc
  402c50:	ldrb	w1, [x1, w2, uxtw]
  402c54:	adr	x2, 402c60 <error@@Base+0xf4>
  402c58:	add	x1, x2, w1, sxtb #2
  402c5c:	br	x1
  402c60:	ldrb	w0, [x0]
  402c64:	ret
  402c68:	ldrh	w0, [x0]
  402c6c:	rev16	w0, w0
  402c70:	and	x0, x0, #0xffff
  402c74:	ret
  402c78:	ldrb	w2, [x0]
  402c7c:	ldrb	w1, [x0, #1]
  402c80:	ldrb	w0, [x0, #2]
  402c84:	lsl	x2, x2, #16
  402c88:	orr	x1, x2, x1, lsl #8
  402c8c:	orr	x0, x1, x0
  402c90:	ret
  402c94:	ldr	w0, [x0]
  402c98:	rev	w0, w0
  402c9c:	ret
  402ca0:	ldrb	w2, [x0, #2]
  402ca4:	ldrb	w1, [x0, #3]
  402ca8:	ldrb	w3, [x0]
  402cac:	lsl	x2, x2, #16
  402cb0:	orr	x1, x2, x1, lsl #8
  402cb4:	ldrb	w2, [x0, #1]
  402cb8:	lsl	x3, x3, #32
  402cbc:	ldrb	w0, [x0, #4]
  402cc0:	orr	x2, x3, x2, lsl #24
  402cc4:	orr	x1, x1, x2
  402cc8:	b	402c8c <error@@Base+0x120>
  402ccc:	ldrb	w2, [x0, #3]
  402cd0:	ldrb	w1, [x0, #4]
  402cd4:	ldrb	w3, [x0, #1]
  402cd8:	lsl	x2, x2, #16
  402cdc:	orr	x1, x2, x1, lsl #8
  402ce0:	ldrb	w2, [x0, #2]
  402ce4:	lsl	x3, x3, #32
  402ce8:	orr	x2, x3, x2, lsl #24
  402cec:	orr	x1, x1, x2
  402cf0:	ldrb	w2, [x0]
  402cf4:	ldrb	w0, [x0, #5]
  402cf8:	orr	x0, x0, x2, lsl #40
  402cfc:	b	402c8c <error@@Base+0x120>
  402d00:	ldrb	w2, [x0, #4]
  402d04:	ldrb	w1, [x0, #5]
  402d08:	ldrb	w3, [x0, #2]
  402d0c:	lsl	x2, x2, #16
  402d10:	orr	x1, x2, x1, lsl #8
  402d14:	ldrb	w2, [x0, #3]
  402d18:	lsl	x3, x3, #32
  402d1c:	orr	x2, x3, x2, lsl #24
  402d20:	ldrb	w3, [x0]
  402d24:	orr	x1, x1, x2
  402d28:	ldrb	w2, [x0, #1]
  402d2c:	ldrb	w0, [x0, #6]
  402d30:	lsl	x3, x3, #48
  402d34:	orr	x2, x3, x2, lsl #40
  402d38:	orr	x1, x1, x2
  402d3c:	b	402c8c <error@@Base+0x120>
  402d40:	ldr	x0, [x0]
  402d44:	rev	x0, x0
  402d48:	ret
  402d4c:	stp	x29, x30, [sp, #-32]!
  402d50:	mov	w2, #0x5                   	// #5
  402d54:	mov	x0, #0x0                   	// #0
  402d58:	mov	x29, sp
  402d5c:	str	x19, [sp, #16]
  402d60:	mov	w19, w1
  402d64:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402d68:	add	x1, x1, #0xa
  402d6c:	bl	401360 <dcgettext@plt>
  402d70:	mov	w1, w19
  402d74:	bl	402b6c <error@@Base>
  402d78:	bl	4012a0 <abort@plt>
  402d7c:	stp	x29, x30, [sp, #-112]!
  402d80:	mov	x29, sp
  402d84:	stp	x19, x20, [sp, #16]
  402d88:	mov	x19, x0
  402d8c:	add	x0, x0, #0x88
  402d90:	stp	x21, x22, [sp, #32]
  402d94:	mov	w22, w1
  402d98:	mov	w21, w2
  402d9c:	stp	x23, x24, [sp, #48]
  402da0:	mov	w2, #0xa                   	// #10
  402da4:	mov	x1, #0x0                   	// #0
  402da8:	stp	x25, x26, [sp, #64]
  402dac:	str	x27, [sp, #80]
  402db0:	ldrb	w23, [x0, #10]
  402db4:	strb	wzr, [x0, #10]
  402db8:	bl	401130 <strtoul@plt>
  402dbc:	strb	w23, [x19, #146]
  402dc0:	mov	x20, x0
  402dc4:	tbz	x0, #63, 402df0 <error@@Base+0x284>
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402dd0:	mov	x0, #0x0                   	// #0
  402dd4:	add	x1, x1, #0x25
  402dd8:	bl	401360 <dcgettext@plt>
  402ddc:	ldr	x1, [x19]
  402de0:	mov	x2, x20
  402de4:	bl	402b6c <error@@Base>
  402de8:	mov	w21, #0x0                   	// #0
  402dec:	b	402e3c <error@@Base+0x2d0>
  402df0:	add	x20, x0, #0x1
  402df4:	ldr	x0, [x19, #72]
  402df8:	and	x20, x20, #0xfffffffffffffffe
  402dfc:	add	x0, x0, #0x3c
  402e00:	add	x0, x0, x20
  402e04:	str	x0, [x19, #72]
  402e08:	cbnz	w21, 402e5c <error@@Base+0x2f0>
  402e0c:	ldr	x0, [x19, #8]
  402e10:	mov	x1, x20
  402e14:	mov	w2, #0x1                   	// #1
  402e18:	bl	401290 <fseek@plt>
  402e1c:	cbz	w0, 403028 <error@@Base+0x4bc>
  402e20:	mov	w2, #0x5                   	// #5
  402e24:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402e28:	mov	x0, #0x0                   	// #0
  402e2c:	add	x1, x1, #0x4b
  402e30:	bl	401360 <dcgettext@plt>
  402e34:	ldr	x1, [x19]
  402e38:	bl	402b6c <error@@Base>
  402e3c:	mov	w0, w21
  402e40:	ldp	x19, x20, [sp, #16]
  402e44:	ldp	x21, x22, [sp, #32]
  402e48:	ldp	x23, x24, [sp, #48]
  402e4c:	ldp	x25, x26, [sp, #64]
  402e50:	ldr	x27, [sp, #80]
  402e54:	ldp	x29, x30, [sp], #112
  402e58:	ret
  402e5c:	mov	w23, w22
  402e60:	cmp	x20, w22, uxtw
  402e64:	b.cs	402e88 <error@@Base+0x31c>  // b.hs, b.nlast
  402e68:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402e6c:	add	x1, x1, #0x74
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	mov	x0, #0x0                   	// #0
  402e78:	bl	401360 <dcgettext@plt>
  402e7c:	ldr	x1, [x19]
  402e80:	bl	402b6c <error@@Base>
  402e84:	b	402de8 <error@@Base+0x27c>
  402e88:	ldr	x3, [x19, #8]
  402e8c:	mov	x2, x23
  402e90:	add	x0, sp, #0x68
  402e94:	mov	x1, #0x1                   	// #1
  402e98:	bl	401300 <fread@plt>
  402e9c:	cmp	x23, x0
  402ea0:	b.eq	402eb4 <error@@Base+0x348>  // b.none
  402ea4:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	add	x1, x1, #0x94
  402eb0:	b	402e74 <error@@Base+0x308>
  402eb4:	mov	w1, w22
  402eb8:	add	x0, sp, #0x68
  402ebc:	bl	402c3c <error@@Base+0xd0>
  402ec0:	mov	x24, x0
  402ec4:	mul	x0, x23, x0
  402ec8:	str	x24, [x19, #16]
  402ecc:	sub	x20, x20, x23
  402ed0:	cmp	x0, x20
  402ed4:	b.hi	402ee0 <error@@Base+0x374>  // b.pmore
  402ed8:	cmp	x24, x20
  402edc:	b.ls	402f0c <error@@Base+0x3a0>  // b.plast
  402ee0:	mov	w2, #0x5                   	// #5
  402ee4:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402ee8:	mov	x0, #0x0                   	// #0
  402eec:	add	x1, x1, #0xb6
  402ef0:	bl	401360 <dcgettext@plt>
  402ef4:	ldr	x1, [x19]
  402ef8:	mov	x4, x20
  402efc:	ldr	x2, [x19, #16]
  402f00:	mov	w3, w22
  402f04:	bl	402b6c <error@@Base>
  402f08:	b	402de8 <error@@Base+0x27c>
  402f0c:	bl	4011d0 <malloc@plt>
  402f10:	mov	x21, x0
  402f14:	cbnz	x0, 402f30 <error@@Base+0x3c4>
  402f18:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402f1c:	add	x1, x1, #0x117
  402f20:	mov	w2, #0x5                   	// #5
  402f24:	bl	401360 <dcgettext@plt>
  402f28:	bl	402b6c <error@@Base>
  402f2c:	b	402de8 <error@@Base+0x27c>
  402f30:	ldr	x3, [x19, #8]
  402f34:	mov	x1, x23
  402f38:	mov	x2, x24
  402f3c:	bl	401300 <fread@plt>
  402f40:	ldr	x1, [x19, #16]
  402f44:	cmp	x1, x0
  402f48:	b.eq	402f58 <error@@Base+0x3ec>  // b.none
  402f4c:	mov	x0, x21
  402f50:	bl	401310 <free@plt>
  402f54:	b	402ea4 <error@@Base+0x338>
  402f58:	msub	x20, x23, x1, x20
  402f5c:	lsl	x0, x1, #3
  402f60:	bl	4011d0 <malloc@plt>
  402f64:	str	x0, [x19, #24]
  402f68:	cbz	x0, 402f9c <error@@Base+0x430>
  402f6c:	mov	x25, x21
  402f70:	mov	x24, #0x0                   	// #0
  402f74:	ldr	x0, [x19, #16]
  402f78:	cmp	x0, x24
  402f7c:	b.hi	402fb8 <error@@Base+0x44c>  // b.pmore
  402f80:	mov	x0, x21
  402f84:	bl	401310 <free@plt>
  402f88:	cbnz	x20, 402fdc <error@@Base+0x470>
  402f8c:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402f90:	mov	w2, #0x5                   	// #5
  402f94:	add	x1, x1, #0x192
  402f98:	b	402e74 <error@@Base+0x308>
  402f9c:	mov	x0, x21
  402fa0:	bl	401310 <free@plt>
  402fa4:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402fa8:	mov	w2, #0x5                   	// #5
  402fac:	add	x1, x1, #0x151
  402fb0:	mov	x0, #0x0                   	// #0
  402fb4:	b	402f24 <error@@Base+0x3b8>
  402fb8:	ldr	x27, [x19, #24]
  402fbc:	lsl	x26, x24, #3
  402fc0:	mov	x0, x25
  402fc4:	mov	w1, w22
  402fc8:	add	x24, x24, #0x1
  402fcc:	bl	402c3c <error@@Base+0xd0>
  402fd0:	add	x25, x25, x23
  402fd4:	str	x0, [x27, x26]
  402fd8:	b	402f74 <error@@Base+0x408>
  402fdc:	mov	x0, x20
  402fe0:	bl	4011d0 <malloc@plt>
  402fe4:	str	x0, [x19, #32]
  402fe8:	cbnz	x0, 402ffc <error@@Base+0x490>
  402fec:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  402ff0:	mov	w2, #0x5                   	// #5
  402ff4:	add	x1, x1, #0x1bf
  402ff8:	b	402f24 <error@@Base+0x3b8>
  402ffc:	ldr	x3, [x19, #8]
  403000:	str	x20, [x19, #40]
  403004:	mov	x2, x20
  403008:	mov	x1, #0x1                   	// #1
  40300c:	bl	401300 <fread@plt>
  403010:	cmp	x20, x0
  403014:	b.eq	403028 <error@@Base+0x4bc>  // b.none
  403018:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  40301c:	mov	w2, #0x5                   	// #5
  403020:	add	x1, x1, #0x1ff
  403024:	b	402e74 <error@@Base+0x308>
  403028:	ldr	x3, [x19, #8]
  40302c:	add	x0, x19, #0x58
  403030:	mov	x2, #0x3c                  	// #60
  403034:	mov	x1, #0x1                   	// #1
  403038:	bl	401300 <fread@plt>
  40303c:	cmp	x0, #0x3c
  403040:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403044:	b.eq	403058 <error@@Base+0x4ec>  // b.none
  403048:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  40304c:	mov	w2, #0x5                   	// #5
  403050:	add	x1, x1, #0x22e
  403054:	b	402e74 <error@@Base+0x308>
  403058:	mov	w21, #0x1                   	// #1
  40305c:	b	402e3c <error@@Base+0x2d0>

0000000000403060 <warn@@Base>:
  403060:	stp	x29, x30, [sp, #-304]!
  403064:	mov	x29, sp
  403068:	stp	x19, x20, [sp, #16]
  40306c:	mov	x19, x0
  403070:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  403074:	str	x21, [sp, #32]
  403078:	adrp	x20, 417000 <warn@@Base+0x13fa0>
  40307c:	ldr	x0, [x0, #800]
  403080:	str	q0, [sp, #112]
  403084:	str	q1, [sp, #128]
  403088:	str	q2, [sp, #144]
  40308c:	str	q3, [sp, #160]
  403090:	str	q4, [sp, #176]
  403094:	str	q5, [sp, #192]
  403098:	str	q6, [sp, #208]
  40309c:	str	q7, [sp, #224]
  4030a0:	stp	x1, x2, [sp, #248]
  4030a4:	stp	x3, x4, [sp, #264]
  4030a8:	stp	x5, x6, [sp, #280]
  4030ac:	str	x7, [sp, #296]
  4030b0:	bl	401340 <fflush@plt>
  4030b4:	add	x0, sp, #0x130
  4030b8:	stp	x0, x0, [sp, #80]
  4030bc:	add	x0, sp, #0xf0
  4030c0:	str	x0, [sp, #96]
  4030c4:	mov	w0, #0xffffffc8            	// #-56
  4030c8:	str	w0, [sp, #104]
  4030cc:	mov	w0, #0xffffff80            	// #-128
  4030d0:	ldr	x21, [x20, #776]
  4030d4:	mov	w2, #0x5                   	// #5
  4030d8:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4030dc:	add	x1, x1, #0x269
  4030e0:	str	w0, [sp, #108]
  4030e4:	mov	x0, #0x0                   	// #0
  4030e8:	bl	401360 <dcgettext@plt>
  4030ec:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  4030f0:	ldr	x2, [x1, #376]
  4030f4:	mov	x1, x0
  4030f8:	mov	x0, x21
  4030fc:	bl	4013b0 <fprintf@plt>
  403100:	ldp	x0, x1, [sp, #80]
  403104:	stp	x0, x1, [sp, #48]
  403108:	add	x2, sp, #0x30
  40310c:	ldp	x0, x1, [sp, #96]
  403110:	stp	x0, x1, [sp, #64]
  403114:	ldr	x0, [x20, #776]
  403118:	mov	x1, x19
  40311c:	bl	401370 <vfprintf@plt>
  403120:	ldp	x19, x20, [sp, #16]
  403124:	ldr	x21, [sp, #32]
  403128:	ldp	x29, x30, [sp], #304
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-32]!
  403134:	sub	w3, w2, #0x1
  403138:	cmp	w3, #0x7
  40313c:	mov	x29, sp
  403140:	str	x19, [sp, #16]
  403144:	mov	w19, w2
  403148:	b.hi	4031ac <warn@@Base+0x14c>  // b.pmore
  40314c:	adrp	x2, 405000 <warn@@Base+0x1fa0>
  403150:	add	x2, x2, #0x4e4
  403154:	ldrb	w2, [x2, w3, uxtw]
  403158:	adr	x3, 403164 <warn@@Base+0x104>
  40315c:	add	x2, x3, w2, sxtb #2
  403160:	br	x2
  403164:	lsr	x2, x1, #56
  403168:	strb	w2, [x0, #7]
  40316c:	lsr	x2, x1, #48
  403170:	strb	w2, [x0, #6]
  403174:	lsr	x2, x1, #40
  403178:	strb	w2, [x0, #5]
  40317c:	lsr	x2, x1, #32
  403180:	strb	w2, [x0, #4]
  403184:	lsr	x2, x1, #24
  403188:	strb	w2, [x0, #3]
  40318c:	lsr	x2, x1, #16
  403190:	strb	w2, [x0, #2]
  403194:	lsr	x2, x1, #8
  403198:	strb	w2, [x0, #1]
  40319c:	strb	w1, [x0]
  4031a0:	ldr	x19, [sp, #16]
  4031a4:	ldp	x29, x30, [sp], #32
  4031a8:	ret
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	add	x1, x1, #0xa
  4031bc:	bl	401360 <dcgettext@plt>
  4031c0:	mov	w1, w19
  4031c4:	bl	402b6c <error@@Base>
  4031c8:	bl	4012a0 <abort@plt>
  4031cc:	stp	x29, x30, [sp, #-32]!
  4031d0:	sub	w3, w2, #0x1
  4031d4:	cmp	w3, #0x7
  4031d8:	mov	x29, sp
  4031dc:	str	x19, [sp, #16]
  4031e0:	mov	w19, w2
  4031e4:	b.hi	403234 <warn@@Base+0x1d4>  // b.pmore
  4031e8:	adrp	x2, 405000 <warn@@Base+0x1fa0>
  4031ec:	add	x2, x2, #0x4ec
  4031f0:	ldrb	w2, [x2, w3, uxtw]
  4031f4:	adr	x3, 403200 <warn@@Base+0x1a0>
  4031f8:	add	x2, x3, w2, sxtb #2
  4031fc:	br	x2
  403200:	rev	w2, w1
  403204:	lsr	x1, x1, #32
  403208:	str	w2, [x0, #4]
  40320c:	strb	w1, [x0, #3]
  403210:	lsr	x1, x1, #8
  403214:	strb	w1, [x0, #2]
  403218:	lsr	x1, x1, #8
  40321c:	strb	w1, [x0, #1]
  403220:	lsr	x1, x1, #8
  403224:	strb	w1, [x0]
  403228:	ldr	x19, [sp, #16]
  40322c:	ldp	x29, x30, [sp], #32
  403230:	ret
  403234:	mov	w2, #0x5                   	// #5
  403238:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  40323c:	mov	x0, #0x0                   	// #0
  403240:	add	x1, x1, #0xa
  403244:	bl	401360 <dcgettext@plt>
  403248:	mov	w1, w19
  40324c:	bl	402b6c <error@@Base>
  403250:	bl	4012a0 <abort@plt>
  403254:	sub	w2, w1, #0x1
  403258:	cmp	w2, #0x7
  40325c:	b.hi	403348 <warn@@Base+0x2e8>  // b.pmore
  403260:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403264:	add	x1, x1, #0x4f4
  403268:	ldrb	w1, [x1, w2, uxtw]
  40326c:	adr	x2, 403278 <warn@@Base+0x218>
  403270:	add	x1, x2, w1, sxtb #2
  403274:	br	x1
  403278:	ldrb	w0, [x0]
  40327c:	ret
  403280:	ldrh	w0, [x0]
  403284:	ret
  403288:	ldrb	w2, [x0, #2]
  40328c:	ldrb	w1, [x0, #1]
  403290:	lsl	x2, x2, #16
  403294:	orr	x1, x2, x1, lsl #8
  403298:	ldrb	w0, [x0]
  40329c:	orr	x0, x1, x0
  4032a0:	ret
  4032a4:	ldr	w0, [x0]
  4032a8:	ret
  4032ac:	ldrb	w2, [x0, #2]
  4032b0:	ldrb	w1, [x0, #1]
  4032b4:	ldrb	w3, [x0, #4]
  4032b8:	lsl	x2, x2, #16
  4032bc:	orr	x1, x2, x1, lsl #8
  4032c0:	ldrb	w2, [x0, #3]
  4032c4:	lsl	x3, x3, #32
  4032c8:	orr	x2, x3, x2, lsl #24
  4032cc:	orr	x1, x1, x2
  4032d0:	b	403298 <warn@@Base+0x238>
  4032d4:	ldrb	w2, [x0, #2]
  4032d8:	ldrb	w1, [x0, #1]
  4032dc:	ldrb	w3, [x0, #4]
  4032e0:	lsl	x2, x2, #16
  4032e4:	orr	x1, x2, x1, lsl #8
  4032e8:	ldrb	w2, [x0, #3]
  4032ec:	lsl	x3, x3, #32
  4032f0:	orr	x2, x3, x2, lsl #24
  4032f4:	orr	x1, x1, x2
  4032f8:	ldrb	w2, [x0, #5]
  4032fc:	ldrb	w0, [x0]
  403300:	orr	x0, x0, x2, lsl #40
  403304:	b	40329c <warn@@Base+0x23c>
  403308:	ldrb	w2, [x0, #2]
  40330c:	ldrb	w1, [x0, #1]
  403310:	ldrb	w3, [x0, #4]
  403314:	lsl	x2, x2, #16
  403318:	orr	x1, x2, x1, lsl #8
  40331c:	ldrb	w2, [x0, #3]
  403320:	lsl	x3, x3, #32
  403324:	orr	x2, x3, x2, lsl #24
  403328:	ldrb	w3, [x0, #6]
  40332c:	orr	x1, x1, x2
  403330:	ldrb	w2, [x0, #5]
  403334:	lsl	x3, x3, #48
  403338:	orr	x2, x3, x2, lsl #40
  40333c:	b	4032cc <warn@@Base+0x26c>
  403340:	ldr	x0, [x0]
  403344:	ret
  403348:	stp	x29, x30, [sp, #-32]!
  40334c:	mov	w2, #0x5                   	// #5
  403350:	mov	x0, #0x0                   	// #0
  403354:	mov	x29, sp
  403358:	str	x19, [sp, #16]
  40335c:	mov	w19, w1
  403360:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403364:	add	x1, x1, #0xa
  403368:	bl	401360 <dcgettext@plt>
  40336c:	mov	w1, w19
  403370:	bl	402b6c <error@@Base>
  403374:	bl	4012a0 <abort@plt>
  403378:	stp	x29, x30, [sp, #-32]!
  40337c:	adrp	x2, 417000 <warn@@Base+0x13fa0>
  403380:	mov	x29, sp
  403384:	ldr	x2, [x2, #1056]
  403388:	str	x19, [sp, #16]
  40338c:	mov	w19, w1
  403390:	blr	x2
  403394:	sub	w1, w19, #0x1
  403398:	cmp	w1, #0x7
  40339c:	b.hi	4033f4 <warn@@Base+0x394>  // b.pmore
  4033a0:	adrp	x2, 405000 <warn@@Base+0x1fa0>
  4033a4:	add	x2, x2, #0x4fc
  4033a8:	ldrb	w1, [x2, w1, uxtw]
  4033ac:	adr	x2, 4033b8 <warn@@Base+0x358>
  4033b0:	add	x1, x2, w1, sxtb #2
  4033b4:	br	x1
  4033b8:	eor	x0, x0, #0x80
  4033bc:	sub	x0, x0, #0x80
  4033c0:	ldr	x19, [sp, #16]
  4033c4:	ldp	x29, x30, [sp], #32
  4033c8:	ret
  4033cc:	eor	x0, x0, #0x8000
  4033d0:	sub	x0, x0, #0x8, lsl #12
  4033d4:	b	4033c0 <warn@@Base+0x360>
  4033d8:	eor	x0, x0, #0x800000
  4033dc:	sub	x0, x0, #0x800, lsl #12
  4033e0:	b	4033c0 <warn@@Base+0x360>
  4033e4:	eor	x0, x0, #0x80000000
  4033e8:	mov	x1, #0xffffffff80000000    	// #-2147483648
  4033ec:	add	x0, x0, x1
  4033f0:	b	4033c0 <warn@@Base+0x360>
  4033f4:	bl	4012a0 <abort@plt>
  4033f8:	stp	x29, x30, [sp, #-48]!
  4033fc:	mov	x29, sp
  403400:	stp	x21, x22, [sp, #32]
  403404:	mov	x21, x1
  403408:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  40340c:	stp	x19, x20, [sp, #16]
  403410:	mov	x19, x2
  403414:	add	x22, x0, #0x4
  403418:	ldr	x2, [x1, #1056]
  40341c:	adrp	x1, 402000 <ferror@plt+0xc30>
  403420:	add	x1, x1, #0xc3c
  403424:	cmp	x2, x1
  403428:	b.ne	403458 <warn@@Base+0x3f8>  // b.any
  40342c:	mov	w1, #0x4                   	// #4
  403430:	bl	402c3c <error@@Base+0xd0>
  403434:	str	x0, [x21]
  403438:	mov	w1, #0x4                   	// #4
  40343c:	mov	x0, x22
  403440:	bl	402c3c <error@@Base+0xd0>
  403444:	ldp	x21, x22, [sp, #32]
  403448:	str	x0, [x19]
  40344c:	ldp	x19, x20, [sp, #16]
  403450:	ldp	x29, x30, [sp], #48
  403454:	ret
  403458:	mov	x20, x0
  40345c:	mov	w1, #0x4                   	// #4
  403460:	mov	x0, x22
  403464:	bl	403254 <warn@@Base+0x1f4>
  403468:	str	x0, [x21]
  40346c:	mov	w1, #0x4                   	// #4
  403470:	mov	x0, x20
  403474:	bl	403254 <warn@@Base+0x1f4>
  403478:	b	403444 <warn@@Base+0x3e4>
  40347c:	stp	x29, x30, [sp, #-64]!
  403480:	mov	x29, sp
  403484:	stp	x21, x22, [sp, #32]
  403488:	mov	x22, x1
  40348c:	stp	x19, x20, [sp, #16]
  403490:	mov	x20, x2
  403494:	stp	x23, x24, [sp, #48]
  403498:	mov	x23, x0
  40349c:	bl	404324 <warn@@Base+0x12c4>
  4034a0:	ldrb	w1, [x22]
  4034a4:	cmp	w1, #0x2f
  4034a8:	b.eq	4034b4 <warn@@Base+0x454>  // b.none
  4034ac:	cmp	x23, x0
  4034b0:	b.ne	403508 <warn@@Base+0x4a8>  // b.any
  4034b4:	adds	x0, x20, #0x1
  4034b8:	b.eq	403540 <warn@@Base+0x4e0>  // b.none
  4034bc:	bl	4011d0 <malloc@plt>
  4034c0:	mov	x19, x0
  4034c4:	cbnz	x0, 4034e0 <warn@@Base+0x480>
  4034c8:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4034cc:	add	x1, x1, #0x277
  4034d0:	mov	w2, #0x5                   	// #5
  4034d4:	bl	401360 <dcgettext@plt>
  4034d8:	bl	402b6c <error@@Base>
  4034dc:	b	4034f0 <warn@@Base+0x490>
  4034e0:	mov	x2, x20
  4034e4:	mov	x1, x22
  4034e8:	bl	401110 <memcpy@plt>
  4034ec:	strb	wzr, [x19, x20]
  4034f0:	mov	x0, x19
  4034f4:	ldp	x19, x20, [sp, #16]
  4034f8:	ldp	x21, x22, [sp, #32]
  4034fc:	ldp	x23, x24, [sp, #48]
  403500:	ldp	x29, x30, [sp], #64
  403504:	ret
  403508:	sub	x21, x0, x23
  40350c:	cmp	x21, x20
  403510:	add	x24, x21, x20
  403514:	add	x0, x24, #0x1
  403518:	csel	x1, x21, x20, cs  // cs = hs, nlast
  40351c:	cmp	x0, x1
  403520:	b.cs	403548 <warn@@Base+0x4e8>  // b.hs, b.nlast
  403524:	mov	w2, #0x5                   	// #5
  403528:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  40352c:	mov	x0, #0x0                   	// #0
  403530:	add	x1, x1, #0x286
  403534:	bl	401360 <dcgettext@plt>
  403538:	mov	x1, x20
  40353c:	bl	402b6c <error@@Base>
  403540:	mov	x19, #0x0                   	// #0
  403544:	b	4034f0 <warn@@Base+0x490>
  403548:	bl	4011d0 <malloc@plt>
  40354c:	mov	x19, x0
  403550:	cbz	x0, 4034c8 <warn@@Base+0x468>
  403554:	mov	x2, x21
  403558:	mov	x1, x23
  40355c:	bl	401110 <memcpy@plt>
  403560:	mov	x2, x20
  403564:	mov	x1, x22
  403568:	add	x0, x19, x21
  40356c:	bl	401110 <memcpy@plt>
  403570:	strb	wzr, [x19, x24]
  403574:	b	4034f0 <warn@@Base+0x490>
  403578:	stp	x29, x30, [sp, #-80]!
  40357c:	mov	x29, sp
  403580:	stp	x19, x20, [sp, #16]
  403584:	mov	x19, x0
  403588:	mov	w20, w3
  40358c:	mov	x0, x1
  403590:	stp	x21, x22, [sp, #32]
  403594:	mov	x22, x2
  403598:	mov	x21, x1
  40359c:	stp	x23, x24, [sp, #48]
  4035a0:	mov	w23, w4
  4035a4:	str	x25, [sp, #64]
  4035a8:	bl	401260 <strdup@plt>
  4035ac:	mov	x25, #0x8                   	// #8
  4035b0:	stp	x0, x22, [x19]
  4035b4:	mov	x1, x25
  4035b8:	stp	xzr, xzr, [x19, #16]
  4035bc:	mov	x0, x22
  4035c0:	mov	w2, #0x0                   	// #0
  4035c4:	stp	xzr, xzr, [x19, #32]
  4035c8:	stp	xzr, xzr, [x19, #48]
  4035cc:	stp	xzr, x25, [x19, #64]
  4035d0:	stp	w20, wzr, [x19, #80]
  4035d4:	bl	401290 <fseek@plt>
  4035d8:	cbz	w0, 4035fc <warn@@Base+0x59c>
  4035dc:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4035e0:	add	x1, x1, #0x2b8
  4035e4:	mov	w2, #0x5                   	// #5
  4035e8:	mov	x0, #0x0                   	// #0
  4035ec:	bl	401360 <dcgettext@plt>
  4035f0:	mov	x1, x21
  4035f4:	bl	402b6c <error@@Base>
  4035f8:	b	403660 <warn@@Base+0x600>
  4035fc:	add	x24, x19, #0x58
  403600:	mov	w20, w0
  403604:	mov	x3, x22
  403608:	mov	x0, x24
  40360c:	mov	x2, #0x3c                  	// #60
  403610:	mov	x1, #0x1                   	// #1
  403614:	bl	401300 <fread@plt>
  403618:	cmp	x0, #0x3c
  40361c:	b.eq	403634 <warn@@Base+0x5d4>  // b.none
  403620:	cbz	x0, 403664 <warn@@Base+0x604>
  403624:	adrp	x1, 404000 <warn@@Base+0xfa0>
  403628:	mov	w2, #0x5                   	// #5
  40362c:	add	x1, x1, #0xb23
  403630:	b	4035e8 <warn@@Base+0x588>
  403634:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403638:	mov	x0, x24
  40363c:	add	x1, x1, #0x2e4
  403640:	mov	x2, #0x10                  	// #16
  403644:	bl	4011e0 <strncmp@plt>
  403648:	cbnz	w0, 403680 <warn@@Base+0x620>
  40364c:	mov	w2, w23
  403650:	mov	w1, #0x4                   	// #4
  403654:	mov	x0, x19
  403658:	bl	402d7c <error@@Base+0x210>
  40365c:	cbnz	w0, 4036cc <warn@@Base+0x66c>
  403660:	mov	w20, #0x1                   	// #1
  403664:	mov	w0, w20
  403668:	ldp	x19, x20, [sp, #16]
  40366c:	ldp	x21, x22, [sp, #32]
  403670:	ldp	x23, x24, [sp, #48]
  403674:	ldr	x25, [sp, #64]
  403678:	ldp	x29, x30, [sp], #80
  40367c:	ret
  403680:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403684:	mov	x0, x24
  403688:	add	x1, x1, #0x2f5
  40368c:	mov	x2, #0x10                  	// #16
  403690:	bl	4011e0 <strncmp@plt>
  403694:	cbnz	w0, 4036ac <warn@@Base+0x64c>
  403698:	mov	w0, #0x1                   	// #1
  40369c:	mov	w2, w23
  4036a0:	mov	w1, w25
  4036a4:	str	w0, [x19, #84]
  4036a8:	b	403654 <warn@@Base+0x5f4>
  4036ac:	cbz	w23, 4036cc <warn@@Base+0x66c>
  4036b0:	mov	w2, #0x5                   	// #5
  4036b4:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4036b8:	mov	x0, #0x0                   	// #0
  4036bc:	add	x1, x1, #0x306
  4036c0:	bl	401360 <dcgettext@plt>
  4036c4:	mov	x1, x21
  4036c8:	bl	401380 <printf@plt>
  4036cc:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4036d0:	mov	x0, x24
  4036d4:	add	x1, x1, #0x31f
  4036d8:	mov	x2, #0x10                  	// #16
  4036dc:	bl	4011e0 <strncmp@plt>
  4036e0:	cbnz	w0, 403664 <warn@@Base+0x604>
  4036e4:	ldrb	w23, [x19, #146]
  4036e8:	add	x0, x19, #0x88
  4036ec:	strb	wzr, [x19, #146]
  4036f0:	mov	w2, #0xa                   	// #10
  4036f4:	mov	x1, #0x0                   	// #0
  4036f8:	bl	401130 <strtoul@plt>
  4036fc:	str	x0, [x19, #56]
  403700:	strb	w23, [x19, #146]
  403704:	mov	x20, x0
  403708:	cmp	x0, #0x7
  40370c:	b.hi	403734 <warn@@Base+0x6d4>  // b.pmore
  403710:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403714:	add	x1, x1, #0x330
  403718:	mov	w2, #0x5                   	// #5
  40371c:	mov	x0, #0x0                   	// #0
  403720:	bl	401360 <dcgettext@plt>
  403724:	ldr	x2, [x19, #56]
  403728:	mov	x1, x21
  40372c:	bl	402b6c <error@@Base>
  403730:	b	403660 <warn@@Base+0x600>
  403734:	tbz	x0, #63, 403748 <warn@@Base+0x6e8>
  403738:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  40373c:	mov	w2, #0x5                   	// #5
  403740:	add	x1, x1, #0x360
  403744:	b	40371c <warn@@Base+0x6bc>
  403748:	ldr	x0, [x19, #72]
  40374c:	add	x0, x0, #0x3c
  403750:	add	x0, x0, x20
  403754:	str	x0, [x19, #72]
  403758:	add	x0, x20, #0x1
  40375c:	bl	4011d0 <malloc@plt>
  403760:	str	x0, [x19, #48]
  403764:	cbnz	x0, 403780 <warn@@Base+0x720>
  403768:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  40376c:	add	x1, x1, #0x390
  403770:	mov	w2, #0x5                   	// #5
  403774:	bl	401360 <dcgettext@plt>
  403778:	bl	402b6c <error@@Base>
  40377c:	b	403660 <warn@@Base+0x600>
  403780:	mov	x3, x22
  403784:	mov	x1, x20
  403788:	mov	x2, #0x1                   	// #1
  40378c:	bl	401300 <fread@plt>
  403790:	cmp	x0, #0x1
  403794:	b.eq	4037b4 <warn@@Base+0x754>  // b.none
  403798:	ldr	x0, [x19, #48]
  40379c:	bl	401310 <free@plt>
  4037a0:	str	xzr, [x19, #48]
  4037a4:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4037a8:	mov	w2, #0x5                   	// #5
  4037ac:	add	x1, x1, #0x3c4
  4037b0:	b	4035e8 <warn@@Base+0x588>
  4037b4:	ldr	x0, [x19, #56]
  4037b8:	tbz	w0, #0, 4037c4 <warn@@Base+0x764>
  4037bc:	mov	x0, x22
  4037c0:	bl	401250 <getc@plt>
  4037c4:	ldp	x1, x0, [x19, #48]
  4037c8:	mov	w20, #0x0                   	// #0
  4037cc:	strb	wzr, [x1, x0]
  4037d0:	b	403664 <warn@@Base+0x604>
  4037d4:	stp	x29, x30, [sp, #-32]!
  4037d8:	mov	x29, sp
  4037dc:	str	x19, [sp, #16]
  4037e0:	mov	x19, x0
  4037e4:	ldr	x0, [x0]
  4037e8:	cbz	x0, 4037f0 <warn@@Base+0x790>
  4037ec:	bl	401310 <free@plt>
  4037f0:	ldr	x0, [x19, #24]
  4037f4:	cbz	x0, 4037fc <warn@@Base+0x79c>
  4037f8:	bl	401310 <free@plt>
  4037fc:	ldr	x0, [x19, #32]
  403800:	cbz	x0, 403808 <warn@@Base+0x7a8>
  403804:	bl	401310 <free@plt>
  403808:	ldr	x0, [x19, #48]
  40380c:	cbz	x0, 40381c <warn@@Base+0x7bc>
  403810:	ldr	x19, [sp, #16]
  403814:	ldp	x29, x30, [sp], #32
  403818:	b	401310 <free@plt>
  40381c:	ldr	x19, [sp, #16]
  403820:	ldp	x29, x30, [sp], #32
  403824:	ret
  403828:	stp	x29, x30, [sp, #-32]!
  40382c:	mov	x29, sp
  403830:	stp	x19, x20, [sp, #16]
  403834:	mov	x19, x0
  403838:	mov	x20, x1
  40383c:	ldr	x0, [x0]
  403840:	cbz	x0, 40384c <warn@@Base+0x7ec>
  403844:	bl	4012e0 <strcmp@plt>
  403848:	cbz	w0, 403898 <warn@@Base+0x838>
  40384c:	ldr	x0, [x19, #8]
  403850:	cbz	x0, 403858 <warn@@Base+0x7f8>
  403854:	bl	4011b0 <fclose@plt>
  403858:	mov	x0, x19
  40385c:	bl	4037d4 <warn@@Base+0x774>
  403860:	mov	x0, x20
  403864:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403868:	add	x1, x1, #0x3f6
  40386c:	bl	4011c0 <fopen@plt>
  403870:	mov	x2, x0
  403874:	cbz	x0, 403894 <warn@@Base+0x834>
  403878:	mov	x1, x20
  40387c:	mov	x0, x19
  403880:	ldp	x19, x20, [sp, #16]
  403884:	mov	w4, #0x0                   	// #0
  403888:	ldp	x29, x30, [sp], #32
  40388c:	mov	w3, #0x0                   	// #0
  403890:	b	403578 <warn@@Base+0x518>
  403894:	mov	w0, #0x1                   	// #1
  403898:	ldp	x19, x20, [sp, #16]
  40389c:	ldp	x29, x30, [sp], #32
  4038a0:	ret
  4038a4:	stp	x29, x30, [sp, #-32]!
  4038a8:	mov	x29, sp
  4038ac:	stp	x19, x20, [sp, #16]
  4038b0:	mov	x19, x0
  4038b4:	mov	x20, x2
  4038b8:	ldr	x0, [x0, #8]
  4038bc:	mov	w2, #0x0                   	// #0
  4038c0:	bl	401290 <fseek@plt>
  4038c4:	cbz	w0, 4038f4 <warn@@Base+0x894>
  4038c8:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4038cc:	add	x1, x1, #0x3f9
  4038d0:	mov	w2, #0x5                   	// #5
  4038d4:	mov	x0, #0x0                   	// #0
  4038d8:	bl	401360 <dcgettext@plt>
  4038dc:	ldr	x1, [x19]
  4038e0:	bl	402b6c <error@@Base>
  4038e4:	mov	x0, #0x0                   	// #0
  4038e8:	ldp	x19, x20, [sp, #16]
  4038ec:	ldp	x29, x30, [sp], #32
  4038f0:	ret
  4038f4:	ldr	x3, [x19, #8]
  4038f8:	add	x0, x19, #0x58
  4038fc:	mov	x2, #0x3c                  	// #60
  403900:	mov	x1, #0x1                   	// #1
  403904:	bl	401300 <fread@plt>
  403908:	cmp	x0, #0x3c
  40390c:	b.eq	403920 <warn@@Base+0x8c0>  // b.none
  403910:	adrp	x1, 404000 <warn@@Base+0xfa0>
  403914:	mov	w2, #0x5                   	// #5
  403918:	add	x1, x1, #0xb23
  40391c:	b	4038d4 <warn@@Base+0x874>
  403920:	adrp	x1, 404000 <warn@@Base+0xfa0>
  403924:	add	x0, x19, #0x92
  403928:	add	x1, x1, #0xb46
  40392c:	mov	x2, #0x2                   	// #2
  403930:	bl	4012b0 <memcmp@plt>
  403934:	cbz	w0, 403948 <warn@@Base+0x8e8>
  403938:	adrp	x1, 404000 <warn@@Base+0xfa0>
  40393c:	mov	w2, #0x5                   	// #5
  403940:	add	x1, x1, #0xb49
  403944:	b	4038d4 <warn@@Base+0x874>
  403948:	mov	x1, x20
  40394c:	mov	x0, x19
  403950:	ldp	x19, x20, [sp, #16]
  403954:	ldp	x29, x30, [sp], #32
  403958:	b	40395c <warn@@Base+0x8fc>
  40395c:	stp	x29, x30, [sp, #-64]!
  403960:	mov	x29, sp
  403964:	stp	x19, x20, [sp, #16]
  403968:	mov	x19, x0
  40396c:	stp	x21, x22, [sp, #32]
  403970:	ldrb	w0, [x0, #88]
  403974:	cmp	w0, #0x2f
  403978:	b.ne	403b30 <warn@@Base+0xad0>  // b.any
  40397c:	ldr	x0, [x19, #48]
  403980:	cbz	x0, 40398c <warn@@Base+0x92c>
  403984:	ldr	x0, [x19, #56]
  403988:	cbnz	x0, 4039a8 <warn@@Base+0x948>
  40398c:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403990:	add	x1, x1, #0x41f
  403994:	mov	w2, #0x5                   	// #5
  403998:	mov	x0, #0x0                   	// #0
  40399c:	bl	401360 <dcgettext@plt>
  4039a0:	bl	402b6c <error@@Base>
  4039a4:	b	403a84 <warn@@Base+0xa24>
  4039a8:	ldrb	w22, [x19, #146]
  4039ac:	mov	x20, x1
  4039b0:	str	xzr, [x19, #64]
  4039b4:	add	x1, sp, #0x38
  4039b8:	strb	wzr, [x19, #146]
  4039bc:	add	x0, x19, #0x59
  4039c0:	mov	w2, #0xa                   	// #10
  4039c4:	bl	401130 <strtoul@plt>
  4039c8:	mov	x21, x0
  4039cc:	ldr	w0, [x19, #80]
  4039d0:	cbz	w0, 4039fc <warn@@Base+0x99c>
  4039d4:	ldr	x0, [sp, #56]
  4039d8:	cbz	x0, 4039fc <warn@@Base+0x99c>
  4039dc:	ldrb	w1, [x0]
  4039e0:	cmp	w1, #0x3a
  4039e4:	b.ne	4039fc <warn@@Base+0x99c>  // b.any
  4039e8:	add	x0, x0, #0x1
  4039ec:	mov	w2, #0xa                   	// #10
  4039f0:	mov	x1, #0x0                   	// #0
  4039f4:	bl	401130 <strtoul@plt>
  4039f8:	str	x0, [x19, #64]
  4039fc:	ldr	x0, [x19, #56]
  403a00:	strb	w22, [x19, #146]
  403a04:	cmp	x21, x0
  403a08:	b.hi	403a68 <warn@@Base+0xa08>  // b.pmore
  403a0c:	ldr	x1, [x19, #48]
  403a10:	mov	x2, x21
  403a14:	cmp	x0, x2
  403a18:	b.eq	403a2c <warn@@Base+0x9cc>  // b.none
  403a1c:	ldrb	w3, [x1, x2]
  403a20:	cmp	w3, #0xa
  403a24:	b.eq	403a2c <warn@@Base+0x9cc>  // b.none
  403a28:	cbnz	w3, 403a9c <warn@@Base+0xa3c>
  403a2c:	cbz	x2, 403a40 <warn@@Base+0x9e0>
  403a30:	sub	x3, x2, #0x1
  403a34:	ldrb	w4, [x1, x3]
  403a38:	cmp	w4, #0x2f
  403a3c:	csel	x2, x2, x3, ne  // ne = any
  403a40:	cmp	x0, x2
  403a44:	csel	x2, x0, x2, ls  // ls = plast
  403a48:	strb	wzr, [x1, x2]
  403a4c:	ldr	w0, [x19, #80]
  403a50:	cbz	w0, 403a5c <warn@@Base+0x9fc>
  403a54:	ldr	x0, [x19, #64]
  403a58:	cbnz	x0, 403aa4 <warn@@Base+0xa44>
  403a5c:	ldr	x20, [x19, #48]
  403a60:	add	x20, x20, x21
  403a64:	b	403a88 <warn@@Base+0xa28>
  403a68:	mov	w2, #0x5                   	// #5
  403a6c:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403a70:	mov	x0, #0x0                   	// #0
  403a74:	add	x1, x1, #0x45c
  403a78:	bl	401360 <dcgettext@plt>
  403a7c:	mov	x1, x21
  403a80:	bl	402b6c <error@@Base>
  403a84:	mov	x20, #0x0                   	// #0
  403a88:	mov	x0, x20
  403a8c:	ldp	x19, x20, [sp, #16]
  403a90:	ldp	x21, x22, [sp, #32]
  403a94:	ldp	x29, x30, [sp], #64
  403a98:	ret
  403a9c:	add	x2, x2, #0x1
  403aa0:	b	403a14 <warn@@Base+0x9b4>
  403aa4:	cmp	x21, x2
  403aa8:	b.cc	403abc <warn@@Base+0xa5c>  // b.lo, b.ul, b.last
  403aac:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403ab0:	mov	w2, #0x5                   	// #5
  403ab4:	add	x1, x1, #0x497
  403ab8:	b	403998 <warn@@Base+0x938>
  403abc:	ldr	x0, [x19]
  403ac0:	sub	x2, x2, x21
  403ac4:	ldr	x1, [x19, #48]
  403ac8:	add	x1, x1, x21
  403acc:	bl	40347c <warn@@Base+0x41c>
  403ad0:	mov	x22, x0
  403ad4:	cbz	x0, 403b0c <warn@@Base+0xaac>
  403ad8:	mov	x1, x0
  403adc:	mov	x0, x20
  403ae0:	bl	403828 <warn@@Base+0x7c8>
  403ae4:	cbnz	w0, 403b0c <warn@@Base+0xaac>
  403ae8:	ldr	x1, [x19, #64]
  403aec:	mov	x0, x20
  403af0:	mov	x2, #0x0                   	// #0
  403af4:	bl	4038a4 <warn@@Base+0x844>
  403af8:	mov	x20, x0
  403afc:	cbz	x0, 403b0c <warn@@Base+0xaac>
  403b00:	mov	x0, x22
  403b04:	bl	401310 <free@plt>
  403b08:	b	403a88 <warn@@Base+0xa28>
  403b0c:	mov	x0, x22
  403b10:	bl	401310 <free@plt>
  403b14:	b	403a5c <warn@@Base+0x9fc>
  403b18:	ldrb	w1, [x20, x0]
  403b1c:	cmp	w1, #0x2f
  403b20:	b.ne	403b38 <warn@@Base+0xad8>  // b.any
  403b24:	add	x0, x19, x0
  403b28:	strb	wzr, [x0, #88]
  403b2c:	b	403a88 <warn@@Base+0xa28>
  403b30:	add	x20, x19, #0x58
  403b34:	mov	x0, #0x0                   	// #0
  403b38:	add	x0, x0, #0x1
  403b3c:	cmp	x0, #0x10
  403b40:	b.ne	403b18 <warn@@Base+0xab8>  // b.any
  403b44:	mov	x0, #0x11                  	// #17
  403b48:	bl	404404 <warn@@Base+0x13a4>
  403b4c:	mov	x20, x0
  403b50:	ldp	x0, x1, [x19, #88]
  403b54:	stp	x0, x1, [x20]
  403b58:	strb	wzr, [x20, #16]
  403b5c:	b	403a88 <warn@@Base+0xa28>
  403b60:	stp	x29, x30, [sp, #-80]!
  403b64:	mov	x29, sp
  403b68:	stp	x21, x22, [sp, #32]
  403b6c:	mov	x21, x0
  403b70:	mov	x0, #0x0                   	// #0
  403b74:	stp	x19, x20, [sp, #16]
  403b78:	mov	x20, x2
  403b7c:	mov	w2, #0x5                   	// #5
  403b80:	stp	x23, x24, [sp, #48]
  403b84:	mov	x24, x1
  403b88:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403b8c:	add	x1, x1, #0x4b9
  403b90:	stp	x25, x26, [sp, #64]
  403b94:	bl	401360 <dcgettext@plt>
  403b98:	ldr	x22, [x21]
  403b9c:	mov	x23, x0
  403ba0:	mov	x0, x22
  403ba4:	bl	401140 <strlen@plt>
  403ba8:	mov	x19, x0
  403bac:	mov	x0, x20
  403bb0:	bl	401140 <strlen@plt>
  403bb4:	ldr	w26, [x21, #80]
  403bb8:	add	x2, x19, x0
  403bbc:	add	x19, x2, #0x3
  403bc0:	cbz	w26, 403be0 <warn@@Base+0xb80>
  403bc4:	ldr	x0, [x21, #64]
  403bc8:	cbz	x0, 403be0 <warn@@Base+0xb80>
  403bcc:	ldr	x0, [x24]
  403bd0:	add	x19, x2, #0x5
  403bd4:	cbz	x0, 403c20 <warn@@Base+0xbc0>
  403bd8:	bl	401140 <strlen@plt>
  403bdc:	add	x19, x19, x0
  403be0:	mov	x0, x19
  403be4:	bl	4011d0 <malloc@plt>
  403be8:	mov	x25, x0
  403bec:	cbnz	x0, 403c28 <warn@@Base+0xbc8>
  403bf0:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  403bf4:	add	x1, x1, #0x277
  403bf8:	mov	w2, #0x5                   	// #5
  403bfc:	bl	401360 <dcgettext@plt>
  403c00:	bl	402b6c <error@@Base>
  403c04:	mov	x0, x25
  403c08:	ldp	x19, x20, [sp, #16]
  403c0c:	ldp	x21, x22, [sp, #32]
  403c10:	ldp	x23, x24, [sp, #48]
  403c14:	ldp	x25, x26, [sp, #64]
  403c18:	ldp	x29, x30, [sp], #80
  403c1c:	ret
  403c20:	mov	x0, x23
  403c24:	b	403bd8 <warn@@Base+0xb78>
  403c28:	cbz	w26, 403c7c <warn@@Base+0xc1c>
  403c2c:	ldr	x1, [x21, #64]
  403c30:	cbz	x1, 403c60 <warn@@Base+0xc00>
  403c34:	ldr	x4, [x24]
  403c38:	adrp	x2, 405000 <warn@@Base+0x1fa0>
  403c3c:	mov	x5, x20
  403c40:	add	x2, x2, #0x4c3
  403c44:	cbz	x4, 403c58 <warn@@Base+0xbf8>
  403c48:	mov	x3, x22
  403c4c:	mov	x1, x19
  403c50:	bl	401190 <snprintf@plt>
  403c54:	b	403c04 <warn@@Base+0xba4>
  403c58:	mov	x4, x23
  403c5c:	b	403c48 <warn@@Base+0xbe8>
  403c60:	adrp	x2, 405000 <warn@@Base+0x1fa0>
  403c64:	mov	x4, x20
  403c68:	mov	x3, x22
  403c6c:	add	x2, x2, #0x4ce
  403c70:	mov	x1, x19
  403c74:	bl	401190 <snprintf@plt>
  403c78:	b	403c04 <warn@@Base+0xba4>
  403c7c:	adrp	x2, 405000 <warn@@Base+0x1fa0>
  403c80:	mov	x4, x20
  403c84:	mov	x3, x22
  403c88:	add	x2, x2, #0x4d5
  403c8c:	b	403c70 <warn@@Base+0xc10>
  403c90:	stp	x29, x30, [sp, #-48]!
  403c94:	mov	x29, sp
  403c98:	stp	x19, x20, [sp, #16]
  403c9c:	mov	x19, x0
  403ca0:	str	x21, [sp, #32]
  403ca4:	cbz	x0, 403ce0 <warn@@Base+0xc80>
  403ca8:	mov	x1, #0x0                   	// #0
  403cac:	ldr	x2, [x19, x1, lsl #3]
  403cb0:	add	w0, w1, #0x1
  403cb4:	add	x1, x1, #0x1
  403cb8:	cbnz	x2, 403cac <warn@@Base+0xc4c>
  403cbc:	sbfiz	x0, x0, #3, #32
  403cc0:	bl	404404 <warn@@Base+0x13a4>
  403cc4:	mov	x20, x0
  403cc8:	mov	x21, #0x0                   	// #0
  403ccc:	ldr	x0, [x19, x21]
  403cd0:	add	x1, x20, x21
  403cd4:	cbnz	x0, 403cf4 <warn@@Base+0xc94>
  403cd8:	mov	x19, x20
  403cdc:	str	xzr, [x1]
  403ce0:	mov	x0, x19
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldr	x21, [sp, #32]
  403cec:	ldp	x29, x30, [sp], #48
  403cf0:	ret
  403cf4:	bl	4044cc <warn@@Base+0x146c>
  403cf8:	str	x0, [x20, x21]
  403cfc:	add	x21, x21, #0x8
  403d00:	b	403ccc <warn@@Base+0xc6c>
  403d04:	cbnz	x0, 403d2c <warn@@Base+0xccc>
  403d08:	ret
  403d0c:	add	x20, x20, #0x8
  403d10:	bl	401310 <free@plt>
  403d14:	ldr	x0, [x20]
  403d18:	cbnz	x0, 403d0c <warn@@Base+0xcac>
  403d1c:	mov	x0, x19
  403d20:	ldp	x19, x20, [sp, #16]
  403d24:	ldp	x29, x30, [sp], #32
  403d28:	b	401310 <free@plt>
  403d2c:	stp	x29, x30, [sp, #-32]!
  403d30:	mov	x29, sp
  403d34:	stp	x19, x20, [sp, #16]
  403d38:	mov	x19, x0
  403d3c:	mov	x20, x0
  403d40:	b	403d14 <warn@@Base+0xcb4>
  403d44:	stp	x29, x30, [sp, #-112]!
  403d48:	mov	x29, sp
  403d4c:	stp	x19, x20, [sp, #16]
  403d50:	mov	x19, x0
  403d54:	stp	x21, x22, [sp, #32]
  403d58:	stp	x23, x24, [sp, #48]
  403d5c:	stp	x25, x26, [sp, #64]
  403d60:	stp	x27, x28, [sp, #80]
  403d64:	cbz	x0, 403e28 <warn@@Base+0xdc8>
  403d68:	bl	401140 <strlen@plt>
  403d6c:	adrp	x22, 405000 <warn@@Base+0x1fa0>
  403d70:	add	x0, x0, #0x1
  403d74:	add	x22, x22, #0x758
  403d78:	bl	404404 <warn@@Base+0x13a4>
  403d7c:	mov	x21, x0
  403d80:	mov	x26, #0x0                   	// #0
  403d84:	mov	x20, #0x0                   	// #0
  403d88:	mov	w27, #0x0                   	// #0
  403d8c:	mov	w25, #0x0                   	// #0
  403d90:	mov	w23, #0x0                   	// #0
  403d94:	mov	w24, #0x0                   	// #0
  403d98:	ldrb	w0, [x19]
  403d9c:	ldrh	w0, [x22, x0, lsl #1]
  403da0:	tbnz	w0, #6, 403e48 <warn@@Base+0xde8>
  403da4:	cbz	w27, 403db4 <warn@@Base+0xd54>
  403da8:	sub	w0, w27, #0x1
  403dac:	cmp	w0, w26
  403db0:	b.gt	403dcc <warn@@Base+0xd6c>
  403db4:	cbnz	x20, 403e50 <warn@@Base+0xdf0>
  403db8:	mov	x0, #0x40                  	// #64
  403dbc:	bl	404404 <warn@@Base+0x13a4>
  403dc0:	mov	x20, x0
  403dc4:	mov	w27, #0x8                   	// #8
  403dc8:	str	xzr, [x20, x26, lsl #3]
  403dcc:	mov	w2, w25
  403dd0:	mov	x1, x21
  403dd4:	ldrb	w0, [x19]
  403dd8:	cbnz	w0, 403e68 <warn@@Base+0xe08>
  403ddc:	mov	w25, w2
  403de0:	strb	wzr, [x1]
  403de4:	lsl	x1, x26, #3
  403de8:	mov	x0, x21
  403dec:	str	x1, [sp, #104]
  403df0:	add	x28, x20, x26, lsl #3
  403df4:	bl	4044cc <warn@@Base+0x146c>
  403df8:	ldr	x1, [sp, #104]
  403dfc:	str	x0, [x20, x1]
  403e00:	str	xzr, [x28, #8]
  403e04:	ldrb	w1, [x19]
  403e08:	ldrb	w0, [x19]
  403e0c:	ldrh	w1, [x22, x1, lsl #1]
  403e10:	tbnz	w1, #6, 403f14 <warn@@Base+0xeb4>
  403e14:	add	x26, x26, #0x1
  403e18:	cbnz	w0, 403d98 <warn@@Base+0xd38>
  403e1c:	mov	x19, x20
  403e20:	mov	x0, x21
  403e24:	bl	401310 <free@plt>
  403e28:	mov	x0, x19
  403e2c:	ldp	x19, x20, [sp, #16]
  403e30:	ldp	x21, x22, [sp, #32]
  403e34:	ldp	x23, x24, [sp, #48]
  403e38:	ldp	x25, x26, [sp, #64]
  403e3c:	ldp	x27, x28, [sp, #80]
  403e40:	ldp	x29, x30, [sp], #112
  403e44:	ret
  403e48:	add	x19, x19, #0x1
  403e4c:	b	403d98 <warn@@Base+0xd38>
  403e50:	lsl	w27, w27, #1
  403e54:	mov	x0, x20
  403e58:	sbfiz	x1, x27, #3, #32
  403e5c:	bl	404488 <warn@@Base+0x1428>
  403e60:	mov	x20, x0
  403e64:	b	403dc8 <warn@@Base+0xd68>
  403e68:	ldrh	w3, [x22, w0, sxtw #1]
  403e6c:	tbz	w3, #6, 403e7c <warn@@Base+0xe1c>
  403e70:	orr	w25, w24, w23
  403e74:	orr	w25, w25, w2
  403e78:	cbz	w25, 403f08 <warn@@Base+0xea8>
  403e7c:	cbz	w2, 403e90 <warn@@Base+0xe30>
  403e80:	mov	w2, #0x0                   	// #0
  403e84:	strb	w0, [x1], #1
  403e88:	add	x19, x19, #0x1
  403e8c:	b	403dd4 <warn@@Base+0xd74>
  403e90:	cmp	w0, #0x5c
  403e94:	b.eq	403ee4 <warn@@Base+0xe84>  // b.none
  403e98:	cbz	w24, 403eac <warn@@Base+0xe4c>
  403e9c:	cmp	w0, #0x27
  403ea0:	b.eq	403edc <warn@@Base+0xe7c>  // b.none
  403ea4:	strb	w0, [x1], #1
  403ea8:	b	403e88 <warn@@Base+0xe28>
  403eac:	cbz	w23, 403ec4 <warn@@Base+0xe64>
  403eb0:	cmp	w0, #0x22
  403eb4:	b.ne	403e80 <warn@@Base+0xe20>  // b.any
  403eb8:	mov	w2, w24
  403ebc:	mov	w23, #0x0                   	// #0
  403ec0:	b	403e88 <warn@@Base+0xe28>
  403ec4:	cmp	w0, #0x27
  403ec8:	b.eq	403eec <warn@@Base+0xe8c>  // b.none
  403ecc:	cmp	w0, #0x22
  403ed0:	b.eq	403ef8 <warn@@Base+0xe98>  // b.none
  403ed4:	mov	w2, w23
  403ed8:	strb	w0, [x1], #1
  403edc:	mov	w24, #0x0                   	// #0
  403ee0:	b	403e88 <warn@@Base+0xe28>
  403ee4:	mov	w2, #0x1                   	// #1
  403ee8:	b	403e88 <warn@@Base+0xe28>
  403eec:	mov	w2, w23
  403ef0:	mov	w24, #0x1                   	// #1
  403ef4:	b	403e88 <warn@@Base+0xe28>
  403ef8:	mov	w2, w23
  403efc:	mov	w24, w23
  403f00:	mov	w23, #0x1                   	// #1
  403f04:	b	403e88 <warn@@Base+0xe28>
  403f08:	mov	w23, #0x0                   	// #0
  403f0c:	mov	w24, #0x0                   	// #0
  403f10:	b	403de0 <warn@@Base+0xd80>
  403f14:	add	x19, x19, #0x1
  403f18:	b	403e04 <warn@@Base+0xda4>
  403f1c:	cbz	x1, 403fe8 <warn@@Base+0xf88>
  403f20:	stp	x29, x30, [sp, #-64]!
  403f24:	mov	x29, sp
  403f28:	stp	x19, x20, [sp, #16]
  403f2c:	mov	x20, x0
  403f30:	mov	x19, x1
  403f34:	stp	x23, x24, [sp, #48]
  403f38:	adrp	x23, 405000 <warn@@Base+0x1fa0>
  403f3c:	mov	x24, #0x21                  	// #33
  403f40:	add	x23, x23, #0x758
  403f44:	movk	x24, #0x400, lsl #48
  403f48:	stp	x21, x22, [sp, #32]
  403f4c:	ldr	x21, [x20]
  403f50:	cbnz	x21, 403fc4 <warn@@Base+0xf64>
  403f54:	mov	w0, #0x0                   	// #0
  403f58:	b	403f94 <warn@@Base+0xf34>
  403f5c:	ldrh	w0, [x23, w22, sxtw #1]
  403f60:	tbnz	w0, #6, 403fa8 <warn@@Base+0xf48>
  403f64:	sub	w1, w22, #0x22
  403f68:	and	w1, w1, #0xff
  403f6c:	cmp	w1, #0x3a
  403f70:	b.hi	403f7c <warn@@Base+0xf1c>  // b.pmore
  403f74:	lsr	x1, x24, x1
  403f78:	tbnz	w1, #0, 403fa8 <warn@@Base+0xf48>
  403f7c:	mov	x1, x19
  403f80:	mov	w0, w22
  403f84:	bl	401180 <fputc@plt>
  403f88:	cmn	w0, #0x1
  403f8c:	b.ne	403fc0 <warn@@Base+0xf60>  // b.any
  403f90:	mov	w0, #0x1                   	// #1
  403f94:	ldp	x19, x20, [sp, #16]
  403f98:	ldp	x21, x22, [sp, #32]
  403f9c:	ldp	x23, x24, [sp, #48]
  403fa0:	ldp	x29, x30, [sp], #64
  403fa4:	ret
  403fa8:	mov	x1, x19
  403fac:	mov	w0, #0x5c                  	// #92
  403fb0:	bl	401180 <fputc@plt>
  403fb4:	cmn	w0, #0x1
  403fb8:	b.ne	403f7c <warn@@Base+0xf1c>  // b.any
  403fbc:	b	403f90 <warn@@Base+0xf30>
  403fc0:	add	x21, x21, #0x1
  403fc4:	ldrb	w22, [x21]
  403fc8:	cbnz	w22, 403f5c <warn@@Base+0xefc>
  403fcc:	mov	x1, x19
  403fd0:	mov	w0, #0xa                   	// #10
  403fd4:	bl	401180 <fputc@plt>
  403fd8:	cmn	w0, #0x1
  403fdc:	b.eq	403f90 <warn@@Base+0xf30>  // b.none
  403fe0:	add	x20, x20, #0x8
  403fe4:	b	403f4c <warn@@Base+0xeec>
  403fe8:	mov	w0, #0x1                   	// #1
  403fec:	ret
  403ff0:	stp	x29, x30, [sp, #-256]!
  403ff4:	mov	x29, sp
  403ff8:	stp	x27, x28, [sp, #80]
  403ffc:	ldr	x28, [x1]
  404000:	stp	x19, x20, [sp, #16]
  404004:	mov	x19, x1
  404008:	stp	x21, x22, [sp, #32]
  40400c:	mov	x21, x0
  404010:	mov	w0, #0x7d0                 	// #2000
  404014:	stp	x23, x24, [sp, #48]
  404018:	stp	x25, x26, [sp, #64]
  40401c:	mov	w26, #0x0                   	// #0
  404020:	str	w0, [sp, #100]
  404024:	adrp	x0, 405000 <warn@@Base+0x1fa0>
  404028:	add	x0, x0, #0x758
  40402c:	str	x0, [sp, #112]
  404030:	ldr	w0, [x21]
  404034:	add	w22, w26, #0x1
  404038:	cmp	w0, w22
  40403c:	b.gt	40405c <warn@@Base+0xffc>
  404040:	ldp	x19, x20, [sp, #16]
  404044:	ldp	x21, x22, [sp, #32]
  404048:	ldp	x23, x24, [sp, #48]
  40404c:	ldp	x25, x26, [sp, #64]
  404050:	ldp	x27, x28, [sp, #80]
  404054:	ldp	x29, x30, [sp], #256
  404058:	ret
  40405c:	ldr	x0, [x19]
  404060:	sbfiz	x25, x22, #3, #32
  404064:	sxtw	x1, w22
  404068:	str	x1, [sp, #104]
  40406c:	ldr	x20, [x0, x25]
  404070:	ldrb	w1, [x20]
  404074:	cmp	w1, #0x40
  404078:	b.ne	404258 <warn@@Base+0x11f8>  // b.any
  40407c:	ldr	w1, [sp, #100]
  404080:	subs	w1, w1, #0x1
  404084:	str	w1, [sp, #100]
  404088:	b.ne	4040ac <warn@@Base+0x104c>  // b.any
  40408c:	ldr	x2, [x0]
  404090:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  404094:	add	x1, x1, #0x504
  404098:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  40409c:	ldr	x0, [x0, #776]
  4040a0:	bl	4013b0 <fprintf@plt>
  4040a4:	mov	w0, #0x1                   	// #1
  4040a8:	bl	404328 <warn@@Base+0x12c8>
  4040ac:	add	x20, x20, #0x1
  4040b0:	add	x1, sp, #0x80
  4040b4:	mov	x0, x20
  4040b8:	bl	404588 <warn@@Base+0x1528>
  4040bc:	tbnz	w0, #31, 404258 <warn@@Base+0x11f8>
  4040c0:	ldr	w0, [sp, #144]
  4040c4:	and	w0, w0, #0xf000
  4040c8:	cmp	w0, #0x4, lsl #12
  4040cc:	b.ne	4040e4 <warn@@Base+0x1084>  // b.any
  4040d0:	ldr	x0, [x19]
  4040d4:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4040d8:	add	x1, x1, #0x52d
  4040dc:	ldr	x2, [x0]
  4040e0:	b	404098 <warn@@Base+0x1038>
  4040e4:	adrp	x0, 405000 <warn@@Base+0x1fa0>
  4040e8:	add	x1, x0, #0x556
  4040ec:	mov	x0, x20
  4040f0:	bl	4011c0 <fopen@plt>
  4040f4:	mov	x20, x0
  4040f8:	cbz	x0, 404258 <warn@@Base+0x11f8>
  4040fc:	mov	w2, #0x2                   	// #2
  404100:	mov	x1, #0x0                   	// #0
  404104:	bl	401290 <fseek@plt>
  404108:	cmn	w0, #0x1
  40410c:	b.eq	404250 <warn@@Base+0x11f0>  // b.none
  404110:	mov	x0, x20
  404114:	bl	401170 <ftell@plt>
  404118:	mov	x24, x0
  40411c:	cmn	x0, #0x1
  404120:	b.eq	404250 <warn@@Base+0x11f0>  // b.none
  404124:	mov	x0, x20
  404128:	mov	w2, #0x0                   	// #0
  40412c:	mov	x1, #0x0                   	// #0
  404130:	bl	401290 <fseek@plt>
  404134:	cmn	w0, #0x1
  404138:	b.eq	404250 <warn@@Base+0x11f0>  // b.none
  40413c:	add	x0, x24, #0x1
  404140:	bl	404404 <warn@@Base+0x13a4>
  404144:	mov	x3, x20
  404148:	mov	x23, x0
  40414c:	mov	x2, x24
  404150:	mov	x1, #0x1                   	// #1
  404154:	bl	401300 <fread@plt>
  404158:	mov	x27, x0
  40415c:	cmp	x24, x0
  404160:	b.ne	404244 <warn@@Base+0x11e4>  // b.any
  404164:	mov	x0, x23
  404168:	strb	wzr, [x23, x27]
  40416c:	ldrb	w1, [x0]
  404170:	cbz	w1, 404270 <warn@@Base+0x1210>
  404174:	ldr	x2, [sp, #112]
  404178:	ldrh	w1, [x2, w1, sxtw #1]
  40417c:	tbnz	w1, #6, 404260 <warn@@Base+0x1200>
  404180:	mov	x0, x23
  404184:	bl	403d44 <warn@@Base+0xce4>
  404188:	mov	x24, x0
  40418c:	ldr	x0, [x19]
  404190:	cmp	x0, x28
  404194:	b.ne	4041a4 <warn@@Base+0x1144>  // b.any
  404198:	mov	x0, x28
  40419c:	bl	403c90 <warn@@Base+0xc30>
  4041a0:	str	x0, [x19]
  4041a4:	mov	x27, #0x0                   	// #0
  4041a8:	ldr	x0, [x24, x27, lsl #3]
  4041ac:	lsl	x4, x27, #3
  4041b0:	cbnz	x0, 404268 <warn@@Base+0x1208>
  4041b4:	ldr	x0, [x19]
  4041b8:	str	x4, [sp, #120]
  4041bc:	ldr	x0, [x0, x25]
  4041c0:	bl	401310 <free@plt>
  4041c4:	ldrsw	x1, [x21]
  4041c8:	ldr	x0, [x19]
  4041cc:	add	x1, x1, #0x1
  4041d0:	add	x1, x1, x27
  4041d4:	lsl	x1, x1, #3
  4041d8:	bl	404488 <warn@@Base+0x1428>
  4041dc:	ldr	x3, [sp, #104]
  4041e0:	add	x1, x25, #0x8
  4041e4:	ldr	w2, [x21]
  4041e8:	add	x1, x0, x1
  4041ec:	add	x5, x3, x27
  4041f0:	str	x0, [x19]
  4041f4:	sub	w2, w2, w22
  4041f8:	mov	w22, w26
  4041fc:	add	x0, x0, x5, lsl #3
  404200:	sbfiz	x2, x2, #3, #32
  404204:	bl	401120 <memmove@plt>
  404208:	ldr	x4, [sp, #120]
  40420c:	mov	x1, x24
  404210:	ldr	x0, [x19]
  404214:	mov	x2, x4
  404218:	add	x0, x0, x25
  40421c:	bl	401110 <memcpy@plt>
  404220:	ldr	w0, [x21]
  404224:	sub	w0, w0, #0x1
  404228:	add	w3, w0, w27
  40422c:	str	w3, [x21]
  404230:	mov	x0, x24
  404234:	bl	401310 <free@plt>
  404238:	mov	x0, x23
  40423c:	bl	401310 <free@plt>
  404240:	b	404250 <warn@@Base+0x11f0>
  404244:	mov	x0, x20
  404248:	bl	4013d0 <ferror@plt>
  40424c:	cbz	w0, 404164 <warn@@Base+0x1104>
  404250:	mov	x0, x20
  404254:	bl	4011b0 <fclose@plt>
  404258:	mov	w26, w22
  40425c:	b	404030 <warn@@Base+0xfd0>
  404260:	add	x0, x0, #0x1
  404264:	b	40416c <warn@@Base+0x110c>
  404268:	add	x27, x27, #0x1
  40426c:	b	4041a8 <warn@@Base+0x1148>
  404270:	mov	x0, #0x8                   	// #8
  404274:	bl	404404 <warn@@Base+0x13a4>
  404278:	mov	x24, x0
  40427c:	str	xzr, [x0]
  404280:	b	40418c <warn@@Base+0x112c>
  404284:	cbz	x0, 4042a4 <warn@@Base+0x1244>
  404288:	sub	x1, x0, #0x8
  40428c:	mov	x2, #0x0                   	// #0
  404290:	mov	w0, w2
  404294:	add	x2, x2, #0x1
  404298:	ldr	x3, [x1, x2, lsl #3]
  40429c:	cbnz	x3, 404290 <warn@@Base+0x1230>
  4042a0:	ret
  4042a4:	mov	w0, #0x0                   	// #0
  4042a8:	b	4042a0 <warn@@Base+0x1240>
  4042ac:	mov	x1, x0
  4042b0:	ldrb	w2, [x1]
  4042b4:	cbnz	w2, 4042bc <warn@@Base+0x125c>
  4042b8:	ret
  4042bc:	add	x1, x1, #0x1
  4042c0:	cmp	w2, #0x2f
  4042c4:	csel	x0, x0, x1, ne  // ne = any
  4042c8:	b	4042b0 <warn@@Base+0x1250>
  4042cc:	ldrb	w2, [x0]
  4042d0:	mov	x1, x0
  4042d4:	adrp	x0, 405000 <warn@@Base+0x1fa0>
  4042d8:	add	x0, x0, #0x758
  4042dc:	ldrh	w0, [x0, x2, lsl #1]
  4042e0:	mov	w2, #0x88                  	// #136
  4042e4:	tst	w2, w0
  4042e8:	b.eq	4042fc <warn@@Base+0x129c>  // b.none
  4042ec:	ldrb	w0, [x1, #1]
  4042f0:	cmp	w0, #0x3a
  4042f4:	b.ne	4042fc <warn@@Base+0x129c>  // b.any
  4042f8:	add	x1, x1, #0x2
  4042fc:	mov	x0, x1
  404300:	mov	w3, #0x5c                  	// #92
  404304:	ldrb	w2, [x1]
  404308:	cbnz	w2, 404310 <warn@@Base+0x12b0>
  40430c:	ret
  404310:	cmp	w2, #0x2f
  404314:	add	x1, x1, #0x1
  404318:	ccmp	w2, w3, #0x4, ne  // ne = any
  40431c:	csel	x0, x0, x1, ne  // ne = any
  404320:	b	404304 <warn@@Base+0x12a4>
  404324:	b	4042ac <warn@@Base+0x124c>
  404328:	stp	x29, x30, [sp, #-32]!
  40432c:	mov	x29, sp
  404330:	str	x19, [sp, #16]
  404334:	mov	w19, w0
  404338:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  40433c:	ldr	x0, [x0, #1072]
  404340:	cbz	x0, 404348 <warn@@Base+0x12e8>
  404344:	blr	x0
  404348:	mov	w0, w19
  40434c:	bl	401150 <exit@plt>
  404350:	stp	x29, x30, [sp, #-32]!
  404354:	adrp	x1, 417000 <warn@@Base+0x13fa0>
  404358:	mov	x29, sp
  40435c:	str	x19, [sp, #16]
  404360:	adrp	x19, 417000 <warn@@Base+0x13fa0>
  404364:	str	x0, [x1, #768]
  404368:	ldr	x0, [x19, #1048]
  40436c:	cbnz	x0, 404378 <warn@@Base+0x1318>
  404370:	bl	401160 <sbrk@plt>
  404374:	str	x0, [x19, #1048]
  404378:	ldr	x19, [sp, #16]
  40437c:	ldp	x29, x30, [sp], #32
  404380:	ret
  404384:	stp	x29, x30, [sp, #-32]!
  404388:	mov	x29, sp
  40438c:	stp	x19, x20, [sp, #16]
  404390:	mov	x19, x0
  404394:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  404398:	ldr	x20, [x0, #1048]
  40439c:	mov	x0, #0x0                   	// #0
  4043a0:	cbz	x20, 4043f0 <warn@@Base+0x1390>
  4043a4:	bl	401160 <sbrk@plt>
  4043a8:	sub	x5, x0, x20
  4043ac:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  4043b0:	adrp	x3, 405000 <warn@@Base+0x1fa0>
  4043b4:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4043b8:	add	x3, x3, #0x35f
  4043bc:	ldr	x2, [x0, #768]
  4043c0:	add	x1, x1, #0x274
  4043c4:	mov	x4, x19
  4043c8:	ldrb	w0, [x2]
  4043cc:	cmp	w0, #0x0
  4043d0:	adrp	x0, 417000 <warn@@Base+0x13fa0>
  4043d4:	csel	x3, x1, x3, ne  // ne = any
  4043d8:	adrp	x1, 405000 <warn@@Base+0x1fa0>
  4043dc:	ldr	x0, [x0, #776]
  4043e0:	add	x1, x1, #0x958
  4043e4:	bl	4013b0 <fprintf@plt>
  4043e8:	mov	w0, #0x1                   	// #1
  4043ec:	bl	404328 <warn@@Base+0x12c8>
  4043f0:	bl	401160 <sbrk@plt>
  4043f4:	adrp	x5, 417000 <warn@@Base+0x13fa0>
  4043f8:	add	x5, x5, #0x328
  4043fc:	sub	x5, x0, x5
  404400:	b	4043ac <warn@@Base+0x134c>
  404404:	stp	x29, x30, [sp, #-32]!
  404408:	cmp	x0, #0x0
  40440c:	mov	x29, sp
  404410:	str	x19, [sp, #16]
  404414:	csinc	x19, x0, xzr, ne  // ne = any
  404418:	mov	x0, x19
  40441c:	bl	4011d0 <malloc@plt>
  404420:	cbnz	x0, 40442c <warn@@Base+0x13cc>
  404424:	mov	x0, x19
  404428:	bl	404384 <warn@@Base+0x1324>
  40442c:	ldr	x19, [sp, #16]
  404430:	ldp	x29, x30, [sp], #32
  404434:	ret
  404438:	stp	x29, x30, [sp, #-32]!
  40443c:	cmp	x0, #0x0
  404440:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404444:	mov	x29, sp
  404448:	stp	x19, x20, [sp, #16]
  40444c:	b.ne	404470 <warn@@Base+0x1410>  // b.any
  404450:	mov	x19, #0x1                   	// #1
  404454:	mov	x20, x19
  404458:	mov	x1, x19
  40445c:	mov	x0, x20
  404460:	bl	401210 <calloc@plt>
  404464:	cbnz	x0, 40447c <warn@@Base+0x141c>
  404468:	mul	x0, x20, x19
  40446c:	bl	404384 <warn@@Base+0x1324>
  404470:	mov	x20, x0
  404474:	mov	x19, x1
  404478:	b	404458 <warn@@Base+0x13f8>
  40447c:	ldp	x19, x20, [sp, #16]
  404480:	ldp	x29, x30, [sp], #32
  404484:	ret
  404488:	stp	x29, x30, [sp, #-32]!
  40448c:	cmp	x1, #0x0
  404490:	mov	x29, sp
  404494:	str	x19, [sp, #16]
  404498:	csinc	x19, x1, xzr, ne  // ne = any
  40449c:	cbnz	x0, 4044b4 <warn@@Base+0x1454>
  4044a0:	mov	x0, x19
  4044a4:	bl	4011d0 <malloc@plt>
  4044a8:	cbnz	x0, 4044c0 <warn@@Base+0x1460>
  4044ac:	mov	x0, x19
  4044b0:	bl	404384 <warn@@Base+0x1324>
  4044b4:	mov	x1, x19
  4044b8:	bl	401230 <realloc@plt>
  4044bc:	b	4044a8 <warn@@Base+0x1448>
  4044c0:	ldr	x19, [sp, #16]
  4044c4:	ldp	x29, x30, [sp], #32
  4044c8:	ret
  4044cc:	stp	x29, x30, [sp, #-32]!
  4044d0:	mov	x29, sp
  4044d4:	stp	x19, x20, [sp, #16]
  4044d8:	mov	x20, x0
  4044dc:	bl	401140 <strlen@plt>
  4044e0:	add	x19, x0, #0x1
  4044e4:	mov	x0, x19
  4044e8:	bl	404404 <warn@@Base+0x13a4>
  4044ec:	mov	x2, x19
  4044f0:	mov	x1, x20
  4044f4:	ldp	x19, x20, [sp, #16]
  4044f8:	ldp	x29, x30, [sp], #32
  4044fc:	b	401110 <memcpy@plt>
  404500:	stp	x29, x30, [sp, #-64]!
  404504:	mov	x29, sp
  404508:	stp	x19, x20, [sp, #16]
  40450c:	adrp	x20, 416000 <warn@@Base+0x12fa0>
  404510:	add	x20, x20, #0xde0
  404514:	stp	x21, x22, [sp, #32]
  404518:	adrp	x21, 416000 <warn@@Base+0x12fa0>
  40451c:	add	x21, x21, #0xdd8
  404520:	sub	x20, x20, x21
  404524:	mov	w22, w0
  404528:	stp	x23, x24, [sp, #48]
  40452c:	mov	x23, x1
  404530:	mov	x24, x2
  404534:	bl	4010d0 <memcpy@plt-0x40>
  404538:	cmp	xzr, x20, asr #3
  40453c:	b.eq	404568 <warn@@Base+0x1508>  // b.none
  404540:	asr	x20, x20, #3
  404544:	mov	x19, #0x0                   	// #0
  404548:	ldr	x3, [x21, x19, lsl #3]
  40454c:	mov	x2, x24
  404550:	add	x19, x19, #0x1
  404554:	mov	x1, x23
  404558:	mov	w0, w22
  40455c:	blr	x3
  404560:	cmp	x20, x19
  404564:	b.ne	404548 <warn@@Base+0x14e8>  // b.any
  404568:	ldp	x19, x20, [sp, #16]
  40456c:	ldp	x21, x22, [sp, #32]
  404570:	ldp	x23, x24, [sp, #48]
  404574:	ldp	x29, x30, [sp], #64
  404578:	ret
  40457c:	nop
  404580:	ret
  404584:	nop
  404588:	mov	x2, x1
  40458c:	mov	x1, x0
  404590:	mov	w0, #0x0                   	// #0
  404594:	b	4013a0 <__xstat@plt>
  404598:	mov	x2, x1
  40459c:	mov	w1, w0
  4045a0:	mov	w0, #0x0                   	// #0
  4045a4:	b	401350 <__fxstat@plt>

Disassembly of section .fini:

00000000004045a8 <.fini>:
  4045a8:	stp	x29, x30, [sp, #-16]!
  4045ac:	mov	x29, sp
  4045b0:	ldp	x29, x30, [sp], #16
  4045b4:	ret
