#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 11 18:20:16 2022
# Process ID: 25352
# Current directory: D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.runs/synth_1
# Command line: vivado.exe -log SCPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPU.tcl
# Log file: D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.runs/synth_1/SCPU.vds
# Journal file: D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SCPU.tcl -notrace
Command: synth_design -top SCPU -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11792 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 387.141 ; gain = 97.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SCPU' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/SCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'SCPU_ctrl' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:23]
WARNING: [Synth 8-3848] Net ImmSel in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:28]
WARNING: [Synth 8-3848] Net ALUSrc_B in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:29]
WARNING: [Synth 8-3848] Net MemtoReg in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:30]
WARNING: [Synth 8-3848] Net Jump in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:31]
WARNING: [Synth 8-3848] Net Branch in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:32]
WARNING: [Synth 8-3848] Net RegWrite in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:33]
WARNING: [Synth 8-3848] Net MemRW in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:34]
WARNING: [Synth 8-3848] Net ALUop in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:39]
WARNING: [Synth 8-3848] Net CPU_MIO in module/entity SCPU_ctrl does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:36]
INFO: [Synth 8-256] done synthesizing module 'SCPU_ctrl' (1#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/SCPU_ctrl.v:23]
WARNING: [Synth 8-350] instance 'U1' of module 'SCPU_ctrl' requires 13 connections, but only 12 given [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/SCPU.v:42]
INFO: [Synth 8-638] synthesizing module 'DataPath' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/DataPath.v:23]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (2#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-638] synthesizing module 'add_32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/add_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'add_32' (3#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/add_32.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/MUX2T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_32' (4#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/MUX2T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX4T1_32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX4T1_32' (5#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'regs' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/project1/Exp01_Reg/Exp01_Reg.srcs/sources_1/new/regs.v:23]
INFO: [Synth 8-256] done synthesizing module 'regs' (6#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/project1/Exp01_Reg/Exp01_Reg.srcs/sources_1/new/regs.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_32' (7#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'and32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/and32.v:23]
INFO: [Synth 8-256] done synthesizing module 'and32' (8#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/and32.v:23]
INFO: [Synth 8-638] synthesizing module 'or32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/or32.v:23]
INFO: [Synth 8-256] done synthesizing module 'or32' (9#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/or32.v:23]
INFO: [Synth 8-638] synthesizing module 'nor32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/nor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'nor32' (10#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/nor32.v:23]
INFO: [Synth 8-638] synthesizing module 'srl32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/srl32.v:23]
INFO: [Synth 8-256] done synthesizing module 'srl32' (11#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/srl32.v:23]
INFO: [Synth 8-638] synthesizing module 'xor32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/xor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'xor32' (12#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/xor32.v:23]
INFO: [Synth 8-638] synthesizing module 'or_bit_32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/or_bit_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'or_bit_32' (13#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/or_bit_32.v:2]
INFO: [Synth 8-638] synthesizing module 'ADC32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/ADC32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADC32' (14#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/ADC32.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExt_32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/SignalExt_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'SignalExt_32' (15#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/SignalExt_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALU' (16#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'REG32' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/REG32.v:23]
INFO: [Synth 8-256] done synthesizing module 'REG32' (17#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/REG32.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (18#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/DataPath.v:23]
WARNING: [Synth 8-3848] Net MemRW in module/entity SCPU does not have driver. [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/SCPU.v:31]
INFO: [Synth 8-256] done synthesizing module 'SCPU' (19#1) [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/imports/new/SCPU.v:23]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[31]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[30]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[29]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[28]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[27]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[26]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[25]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[24]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[23]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[22]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[21]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[20]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[19]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[18]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[17]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[16]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[15]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[14]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[13]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[12]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[11]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[10]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[9]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[8]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[7]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[6]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[0]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port ImmSel[1]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port ImmSel[0]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port ALUSrc_B
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port MemtoReg[1]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port MemtoReg[0]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port Jump
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port Branch
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port RegWrite
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port MemRW
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port CPU_MIO
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port OPcode[4]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port OPcode[3]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port OPcode[2]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port OPcode[1]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port OPcode[0]
WARNING: [Synth 8-3331] design SCPU_ctrl has unconnected port MIO_ready
WARNING: [Synth 8-3331] design SCPU has unconnected port MemRW
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.980 ; gain = 150.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 439.980 ; gain = 150.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 439.980 ; gain = 150.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-5544] ROM "ALU_Control" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/MUX4T1_32.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 439.980 ; gain = 150.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SCPU_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX2T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX4T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module xor32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ADC32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module REG32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/PC/Q_reg was removed.  [D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/REG32.v:32]
WARNING: [Synth 8-3331] design SCPU has unconnected port CPU_MIO
WARNING: [Synth 8-3331] design SCPU has unconnected port MemRW
WARNING: [Synth 8-3331] design SCPU has unconnected port MIO_ready
WARNING: [Synth 8-3331] design SCPU has unconnected port inst_in[6]
WARNING: [Synth 8-3331] design SCPU has unconnected port inst_in[5]
WARNING: [Synth 8-3331] design SCPU has unconnected port inst_in[4]
WARNING: [Synth 8-3331] design SCPU has unconnected port inst_in[3]
WARNING: [Synth 8-3331] design SCPU has unconnected port inst_in[2]
WARNING: [Synth 8-3331] design SCPU has unconnected port inst_in[1]
WARNING: [Synth 8-3331] design SCPU has unconnected port inst_in[0]
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[31][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[30][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[29][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[28][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[27][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[26][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[25][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[24][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[23][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[22][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[21][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[20][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[19][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[18][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[17][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[16][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[15][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[14][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[13][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[12][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[11][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[10][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[9][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[8][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[7][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[6][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[5][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[4][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[3][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[2][0]' (FDCE) to 'U0/Regs/register_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[31][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[30][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[29][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[28][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[27][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[26][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[25][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[24][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[23][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[22][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[21][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[20][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[19][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[18][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[17][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[16][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[15][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[14][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[13][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[12][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[11][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[10][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[9][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[8][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[7][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[6][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[5][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[4][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[3][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[2][1]' (FDCE) to 'U0/Regs/register_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[31][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[30][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[29][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[28][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[27][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[26][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[25][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[24][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[23][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[22][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[21][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[20][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[19][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[18][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[17][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[16][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[15][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[14][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[13][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[12][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[11][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[10][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[9][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[8][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[7][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[6][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[5][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[4][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[3][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[2][2]' (FDCE) to 'U0/Regs/register_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][2] )
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[31][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[30][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[29][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[28][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[27][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[26][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[25][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[24][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[23][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/Regs/register_reg[22][3]' (FDCE) to 'U0/Regs/register_reg[1][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Regs/register_reg[1][31] )
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[31]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[30]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[29]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[28]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[27]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[26]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[25]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[24]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[23]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[22]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[21]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[20]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[19]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[18]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[17]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[16]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[15]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[14]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[13]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[12]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[11]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[10]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[9]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[8]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[7]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[6]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[5]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[4]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[3]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[2]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[1]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/MUX4T1_32_0/O_reg[0]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][0]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][1]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][2]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][3]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][4]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][5]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][6]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][7]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][8]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][9]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][10]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][11]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][12]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][13]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][14]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][15]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][16]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][17]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][18]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][19]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][20]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][21]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][22]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][23]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][24]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][25]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][26]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][27]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][28]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][29]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][30]) is unused and will be removed from module SCPU.
WARNING: [Synth 8-3332] Sequential element (U0/Regs/register_reg[1][31]) is unused and will be removed from module SCPU.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U0/PC/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (U0/PC/Q_reg[0]) is unused and will be removed from module SCPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 605.137 ; gain = 315.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 605.137 ; gain = 315.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |FDCE   |    31|
|5     |IBUF   |     2|
|6     |OBUF   |    96|
|7     |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   141|
|2     |  U0     |DataPath |    40|
|3     |    PC   |REG32    |    40|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 614.180 ; gain = 324.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 713.035 ; gain = 435.840
INFO: [Common 17-1381] The checkpoint 'D:/14.7/LabofCOAD/project4/OExp04-Datapath/OExp04-Datapath.runs/synth_1/SCPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SCPU_utilization_synth.rpt -pb SCPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 713.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 18:20:45 2022...
