Synthesis report
Sun Apr 13 12:05:52 2025
Quartus Prime Version 22.3.0 Build 104 09/14/2022 Patches 0.24fw SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Additional Pragma Usages
  2. Verilog Macro Usage
  3. Synthesis Source Files Read
  4. Warnings for cxltyp2_ed.sv
  5. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv
  6. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv
  7. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv
  8. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv
  9. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv
 10. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv
 11. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv
 12. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv
 13. Warnings for common/avst4to1_rx/avst4to1_pld_if.svh.iv
 14. Warnings for common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv
 15. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv
 16. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv
 17. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v
 18. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv
 19. Warnings for common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv
 20. Warnings for common/cm_sketch_sorted_cam/afu_banking/src/cam.sv
 21. Warnings for common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv
 22. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv
 23. Warnings for common/mc_top/mc_axi_if_pkg.sv
 24. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv
 25. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv
 26. Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv
 27. Warnings for common/cafu_csr0/ext_csr_if_pkg.sv
 28. Warnings for common/cafu_csr0/cafu_csr_doe.sv
 29. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv
 30. Warnings for common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker.sv
 31. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv
 32. Warnings for common/cxl_ed_defines.svh.iv
 33. Warnings for common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv
 34. Warnings for common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv
 35. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv
 36. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv
 37. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv
 38. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv
 39. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv
 40. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv
 41. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv
 42. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv
 43. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv
 44. Warnings for common/avst4to1_rx/ed_define.svh.iv
 45. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv
 46. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v
 47. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v
 48. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv
 49. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv
 50. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv
 51. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv
 52. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv
 53. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv
 54. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv
 55. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv
 56. Synthesis Messages



+--------------------------------------------------------------------------------------+
; Additional Pragma Usages                                                             ;
+--------+---------------+-------------------------------------------------------------+
; Entity ; Name          ; Location                                                    ;
+--------+---------------+-------------------------------------------------------------+
; --     ; translate_off ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:318     ;
; --     ; translate_on  ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:351     ;
; --     ; translate_off ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:645  ;
; --     ; translate_on  ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:780  ;
; --     ; translate_off ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:668        ;
; --     ; translate_on  ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:673        ;
; --     ; translate_off ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:26 ;
; --     ; translate_on  ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:28 ;
; --     ; translate_off ; intel_pcie_reset_sync.v:39                                  ;
; --     ; translate_on  ; intel_pcie_reset_sync.v:41                                  ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:79                           ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:128                          ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:146                          ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:159                          ;
; --     ; translate_off ; intel_pcie_bam_v2.sv:35                                     ;
; --     ; translate_on  ; intel_pcie_bam_v2.sv:37                                     ;
; --     ; translate_off ; intel_pcie_bam_v2_avmm_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avmm_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_avst_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avst_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_cpl.sv:36                                 ;
; --     ; translate_on  ; intel_pcie_bam_v2_cpl.sv:38                                 ;
; --     ; translate_off ; intel_pcie_bam_v2_fifos.sv:36                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_fifos.sv:38                               ;
; --     ; translate_off ; intel_pcie_bam_v2_rw.sv:39                                  ;
; --     ; translate_on  ; intel_pcie_bam_v2_rw.sv:41                                  ;
; --     ; translate_off ; intel_pcie_bam_v2_sch_intf.sv:38                            ;
; --     ; translate_on  ; intel_pcie_bam_v2_sch_intf.sv:40                            ;
; --     ; translate_off ; intel_cxl_bam_v2_crdt_intf.sv:47                            ;
; --     ; translate_on  ; intel_cxl_bam_v2_crdt_intf.sv:49                            ;
; --     ; translate_off ; intel_pcie_bam_v2_hwtcl.sv:34                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_hwtcl.sv:36                               ;
; --     ; translate_off ; avst4to1_ss_fifo_vcd.v:174                                  ;
; --     ; translate_on  ; avst4to1_ss_fifo_vcd.v:199                                  ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:542                            ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:789                            ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:887                            ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:955                            ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:1746                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:1765                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:1878                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:1898                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:1954                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:1974                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2030                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2050                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2251                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2287                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2338                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2373                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2727                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2799                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2888                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2926                           ;
; --     ; translate_off ; avst4to1_ss_rx_hdr_data_fifos.sv:1774                       ;
; --     ; translate_on  ; avst4to1_ss_rx_hdr_data_fifos.sv:1872                       ;
; --     ; translate_off ; cafu_ram_1r1w.sv:58                                         ;
; --     ; translate_on  ; cafu_ram_1r1w.sv:60                                         ;
; --     ; translate_off ; cafu_ram_1r1w.sv:70                                         ;
; --     ; translate_on  ; cafu_ram_1r1w.sv:75                                         ;
; --     ; translate_off ; cafu_ram_1r1w_be.sv:63                                      ;
; --     ; translate_on  ; cafu_ram_1r1w_be.sv:65                                      ;
; --     ; translate_off ; cafu_ram_1r1w_be.sv:78                                      ;
; --     ; translate_on  ; cafu_ram_1r1w_be.sv:85                                      ;
+--------+---------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Verilog Macro Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                           ; Location ; From ; Value                                                                                                                                                                                       ; Arguments                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; common/afu/afu_banking_top.sv                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     vivado                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     AVST4TO1_SS_PLD_IF                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 32       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/avst4to1_rx/ed_define.svh.iv                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ED_DEFINE                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 36       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 37       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 36       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 36       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 36       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_0                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 327      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_1                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 330      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_2                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 333      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_3                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 336      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_4                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 339      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_5                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 342      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_6                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 345      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_7                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 348      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/alg_1a_top.sv                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INCLUDE_TESTING_INJECT_BAD_BIT                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 151      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 417      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/cafu_csr0_avmm_wrapper.sv                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ORIGINAL_CCV_AFU_MODE                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 48       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 79       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 299      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 376      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/cafu_csr0_cfg.sv                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 51       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 52       ;      ; always_ff @(posedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 1332     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_cache_enable[0], nxt_DVSEC_FBCTRL_STATUS_cache_enable[0:0], DVSEC_FBCTRL_STATUS.cache_enable[0:0]                                                                    ;
;         Refer                                                                                                                  ; 1367     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_mem_enable[0], nxt_DVSEC_FBCTRL_STATUS_mem_enable[0:0], DVSEC_FBCTRL_STATUS.mem_enable[0:0]                                                                          ;
;         Refer                                                                                                                  ; 1396     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 5'h0, up_DVSEC_FBCTRL_STATUS_cache_sf_coverage[0], nxt_DVSEC_FBCTRL_STATUS_cache_sf_coverage[4:0], DVSEC_FBCTRL_STATUS.cache_sf_coverage[4:0]                                                     ;
;         Refer                                                                                                                  ; 1425     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 3'h0, up_DVSEC_FBCTRL_STATUS_cache_sf_granularity[0], nxt_DVSEC_FBCTRL_STATUS_cache_sf_granularity[2:0], DVSEC_FBCTRL_STATUS.cache_sf_granularity[2:0]                                            ;
;         Refer                                                                                                                  ; 1454     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_cache_clean_eviction[0], nxt_DVSEC_FBCTRL_STATUS_cache_clean_eviction[0:0], DVSEC_FBCTRL_STATUS.cache_clean_eviction[0:0]                                            ;
;         Refer                                                                                                                  ; 1483     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_viral_enable[0], nxt_DVSEC_FBCTRL_STATUS_viral_enable[0:0], DVSEC_FBCTRL_STATUS.viral_enable[0:0]                                                                    ;
;         Refer                                                                                                                  ; 1522     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, pwr_rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_viral_status[0], nxt_DVSEC_FBCTRL_STATUS_viral_status[0], DVSEC_FBCTRL_STATUS.viral_status[0]                                                                      ;
;         Refer                                                                                                                  ; 1587     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_initiate_cache_wb_and_inv[0], nxt_DVSEC_FBCTRL2_STATUS2_initiate_cache_wb_and_inv[0], DVSEC_FBCTRL2_STATUS2.initiate_cache_wb_and_inv[0]                             ;
;         Refer                                                                                                                  ; 1625     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_initiate_cxl_reset[0], nxt_DVSEC_FBCTRL2_STATUS2_initiate_cxl_reset[0], DVSEC_FBCTRL2_STATUS2.initiate_cxl_reset[0]                                                  ;
;         Refer                                                                                                                  ; 1705     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DVSEC_FBLOCK_config_lock[0], nxt_DVSEC_FBLOCK_config_lock[0:0], DVSEC_FBLOCK.config_lock[0:0]                                                                                            ;
;         Refer                                                                                                                  ; 1818     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[0], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[7:0], DVSEC_FBRANGE1HIGH.memory_base_high[7:0]                                                           ;
;         Refer                                                                                                                  ; 1819     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[1], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[15:8], DVSEC_FBRANGE1HIGH.memory_base_high[15:8]                                                         ;
;         Refer                                                                                                                  ; 1820     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[2], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[23:16], DVSEC_FBRANGE1HIGH.memory_base_high[23:16]                                                       ;
;         Refer                                                                                                                  ; 1821     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[3], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[31:24], DVSEC_FBRANGE1HIGH.memory_base_high[31:24]                                                       ;
;         Refer                                                                                                                  ; 1859     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_DVSEC_FBRANGE1LOW_memory_base_low[0], nxt_DVSEC_FBRANGE1LOW_memory_base_low[3:0], DVSEC_FBRANGE1LOW.memory_base_low[3:0]                                                                 ;
;         Refer                                                                                                                  ; 1960     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[0], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[7:0], DVSEC_FBRANGE2HIGH.memory_base_high[7:0]                                                           ;
;         Refer                                                                                                                  ; 1961     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[1], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[15:8], DVSEC_FBRANGE2HIGH.memory_base_high[15:8]                                                         ;
;         Refer                                                                                                                  ; 1962     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[2], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[23:16], DVSEC_FBRANGE2HIGH.memory_base_high[23:16]                                                       ;
;         Refer                                                                                                                  ; 1963     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[3], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[31:24], DVSEC_FBRANGE2HIGH.memory_base_high[31:24]                                                       ;
;         Refer                                                                                                                  ; 2001     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_DVSEC_FBRANGE2LOW_memory_base_low[0], nxt_DVSEC_FBRANGE2LOW_memory_base_low[3:0], DVSEC_FBRANGE2LOW.memory_base_low[3:0]                                                                 ;
;         Refer                                                                                                                  ; 2078     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, up_DOE_CTLREG_doe_abort[0], nxt_DOE_CTLREG_doe_abort[0:0], DOE_CTLREG.doe_abort[0:0]                                                                                                          ;
;         Refer                                                                                                                  ; 2128     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, up_DOE_CTLREG_doe_go[0], nxt_DOE_CTLREG_doe_go[0:0], DOE_CTLREG.doe_go[0:0]                                                                                                                   ;
;         Refer                                                                                                                  ; 2413     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CXL_DVSEC_TEST_LOCK_test_config_lock[0], nxt_CXL_DVSEC_TEST_LOCK_test_config_lock[0:0], CXL_DVSEC_TEST_LOCK.test_config_lock[0:0]                                                        ;
;         Refer                                                                                                                  ; 3177     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_HDM_DEC_BASELOW_mem_base_low[0], nxt_HDM_DEC_BASELOW_mem_base_low[3:0], HDM_DEC_BASELOW.mem_base_low[3:0]                                                                                ;
;         Refer                                                                                                                  ; 3221     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[0], nxt_HDM_DEC_BASEHIGH_mem_base_high[7:0], HDM_DEC_BASEHIGH.mem_base_high[7:0]                                                                          ;
;         Refer                                                                                                                  ; 3222     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[1], nxt_HDM_DEC_BASEHIGH_mem_base_high[15:8], HDM_DEC_BASEHIGH.mem_base_high[15:8]                                                                        ;
;         Refer                                                                                                                  ; 3223     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[2], nxt_HDM_DEC_BASEHIGH_mem_base_high[23:16], HDM_DEC_BASEHIGH.mem_base_high[23:16]                                                                      ;
;         Refer                                                                                                                  ; 3224     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[3], nxt_HDM_DEC_BASEHIGH_mem_base_high[31:24], HDM_DEC_BASEHIGH.mem_base_high[31:24]                                                                      ;
;         Refer                                                                                                                  ; 3259     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_HDM_DEC_SIZELOW_mem_size_low[0], nxt_HDM_DEC_SIZELOW_mem_size_low[3:0], HDM_DEC_SIZELOW.mem_size_low[3:0]                                                                                ;
;         Refer                                                                                                                  ; 3303     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[0], nxt_HDM_DEC_SIZEHIGH_mem_size_high[7:0], HDM_DEC_SIZEHIGH.mem_size_high[7:0]                                                                          ;
;         Refer                                                                                                                  ; 3304     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[1], nxt_HDM_DEC_SIZEHIGH_mem_size_high[15:8], HDM_DEC_SIZEHIGH.mem_size_high[15:8]                                                                        ;
;         Refer                                                                                                                  ; 3305     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[2], nxt_HDM_DEC_SIZEHIGH_mem_size_high[23:16], HDM_DEC_SIZEHIGH.mem_size_high[23:16]                                                                      ;
;         Refer                                                                                                                  ; 3306     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[3], nxt_HDM_DEC_SIZEHIGH_mem_size_high[31:24], HDM_DEC_SIZEHIGH.mem_size_high[31:24]                                                                      ;
;         Refer                                                                                                                  ; 3341     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_HDM_DEC_CTRL_interleave_granularity[0], nxt_HDM_DEC_CTRL_interleave_granularity[3:0], HDM_DEC_CTRL.interleave_granularity[3:0]                                                           ;
;         Refer                                                                                                                  ; 3367     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_HDM_DEC_CTRL_interleave_ways[0], nxt_HDM_DEC_CTRL_interleave_ways[3:0], HDM_DEC_CTRL.interleave_ways[3:0]                                                                                ;
;         Refer                                                                                                                  ; 3393     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_HDM_DEC_CTRL_lock_on_commit[0], nxt_HDM_DEC_CTRL_lock_on_commit[0:0], HDM_DEC_CTRL.lock_on_commit[0:0]                                                                                   ;
;         Refer                                                                                                                  ; 3419     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_HDM_DEC_CTRL_commit[0], nxt_HDM_DEC_CTRL_commit[0:0], HDM_DEC_CTRL.commit[0:0]                                                                                                           ;
;         Refer                                                                                                                  ; 3457     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_HDM_DEC_CTRL_target_dev_type[0], nxt_HDM_DEC_CTRL_target_dev_type[0:0], HDM_DEC_CTRL.target_dev_type[0:0]                                                                                ;
;         Refer                                                                                                                  ; 3492     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_HDM_DEC_DPALOW_dpa_skip_low[0], nxt_HDM_DEC_DPALOW_dpa_skip_low[3:0], HDM_DEC_DPALOW.dpa_skip_low[3:0]                                                                                   ;
;         Refer                                                                                                                  ; 3536     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[0], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[7:0], HDM_DEC_DPAHIGH.dpa_skip_high[7:0]                                                                             ;
;         Refer                                                                                                                  ; 3537     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[1], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[15:8], HDM_DEC_DPAHIGH.dpa_skip_high[15:8]                                                                           ;
;         Refer                                                                                                                  ; 3538     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[2], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[23:16], HDM_DEC_DPAHIGH.dpa_skip_high[23:16]                                                                         ;
;         Refer                                                                                                                  ; 3539     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[3], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[31:24], HDM_DEC_DPAHIGH.dpa_skip_high[31:24]                                                                         ;
;         Refer                                                                                                                  ; 3824     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 3'h0, up_CONFIG_ALGO_SETTING_test_algorithm_type[0], nxt_CONFIG_ALGO_SETTING_test_algorithm_type[2:0], CONFIG_ALGO_SETTING.test_algorithm_type[2:0]                                               ;
;         Refer                                                                                                                  ; 3979     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_ALGO_SETTING_flush_cache[0], nxt_CONFIG_ALGO_SETTING_flush_cache[0:0], CONFIG_ALGO_SETTING.flush_cache[0:0]                                                                       ;
;         Refer                                                                                                                  ; 4053     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_DEVICE_INJECTION_unexp_compl_inject[0], nxt_CONFIG_DEVICE_INJECTION_unexp_compl_inject[0:0], CONFIG_DEVICE_INJECTION.unexp_compl_inject[0:0]                                      ;
;         Refer                                                                                                                  ; 4088     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_DEVICE_INJECTION_completer_timeout[0], nxt_CONFIG_DEVICE_INJECTION_completer_timeout[0:0], CONFIG_DEVICE_INJECTION.completer_timeout[0:0]                                         ;
;         Refer                                                                                                                  ; 4400     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_ERROR_INJECTION_CachePoisonInjectionStart[0], nxt_DEVICE_ERROR_INJECTION_CachePoisonInjectionStart[0:0], DEVICE_ERROR_INJECTION.CachePoisonInjectionStart[0:0]                    ;
;         Refer                                                                                                                  ; 4435     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_ERROR_INJECTION_MemPoisonInjectionStart[0], nxt_DEVICE_ERROR_INJECTION_MemPoisonInjectionStart[0:0], DEVICE_ERROR_INJECTION.MemPoisonInjectionStart[0:0]                          ;
;         Refer                                                                                                                  ; 4839     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h60, up_CDAT_0_cdat_0[0], nxt_CDAT_0_cdat_0[7:0], CDAT_0.cdat_0[7:0]                                                                                                                              ;
;         Refer                                                                                                                  ; 4840     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_CDAT_0_cdat_0[1], nxt_CDAT_0_cdat_0[15:8], CDAT_0.cdat_0[15:8]                                                                                                                             ;
;         Refer                                                                                                                  ; 4841     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_CDAT_0_cdat_0[2], nxt_CDAT_0_cdat_0[23:16], CDAT_0.cdat_0[23:16]                                                                                                                           ;
;         Refer                                                                                                                  ; 4842     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_CDAT_0_cdat_0[3], nxt_CDAT_0_cdat_0[31:24], CDAT_0.cdat_0[31:24]                                                                                                                           ;
;         Refer                                                                                                                  ; 4904     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h1, up_CDAT_1_cdat_1[0], nxt_CDAT_1_cdat_1[7:0], CDAT_1.cdat_1[7:0]                                                                                                                               ;
;         Refer                                                                                                                  ; 4905     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h41, up_CDAT_1_cdat_1[1], nxt_CDAT_1_cdat_1[15:8], CDAT_1.cdat_1[15:8]                                                                                                                            ;
;         Refer                                                                                                                  ; 4906     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_CDAT_1_cdat_1[2], nxt_CDAT_1_cdat_1[23:16], CDAT_1.cdat_1[23:16]                                                                                                                           ;
;         Refer                                                                                                                  ; 4907     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_CDAT_1_cdat_1[3], nxt_CDAT_1_cdat_1[31:24], CDAT_1.cdat_1[31:24]                                                                                                                           ;
;         Refer                                                                                                                  ; 4934     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[0], nxt_CDAT_2_cdat_2[7:0], CDAT_2.cdat_2[7:0]                                                                                                                             ;
;         Refer                                                                                                                  ; 4935     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[1], nxt_CDAT_2_cdat_2[15:8], CDAT_2.cdat_2[15:8]                                                                                                                           ;
;         Refer                                                                                                                  ; 4936     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[2], nxt_CDAT_2_cdat_2[23:16], CDAT_2.cdat_2[23:16]                                                                                                                         ;
;         Refer                                                                                                                  ; 4937     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[3], nxt_CDAT_2_cdat_2[31:24], CDAT_2.cdat_2[31:24]                                                                                                                         ;
;         Refer                                                                                                                  ; 4964     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[0], nxt_CDAT_3_cdat_3[7:0], CDAT_3.cdat_3[7:0]                                                                                                                             ;
;         Refer                                                                                                                  ; 4965     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[1], nxt_CDAT_3_cdat_3[15:8], CDAT_3.cdat_3[15:8]                                                                                                                           ;
;         Refer                                                                                                                  ; 4966     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[2], nxt_CDAT_3_cdat_3[23:16], CDAT_3.cdat_3[23:16]                                                                                                                         ;
;         Refer                                                                                                                  ; 4967     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[3], nxt_CDAT_3_cdat_3[31:24], CDAT_3.cdat_3[31:24]                                                                                                                         ;
;         Refer                                                                                                                  ; 4994     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_0_dsmas_0[0], nxt_DSMAS_0_dsmas_0[7:0], DSMAS_0.dsmas_0[7:0]                                                                                                                       ;
;         Refer                                                                                                                  ; 4995     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_0_dsmas_0[1], nxt_DSMAS_0_dsmas_0[15:8], DSMAS_0.dsmas_0[15:8]                                                                                                                     ;
;         Refer                                                                                                                  ; 4996     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h18, up_DSMAS_0_dsmas_0[2], nxt_DSMAS_0_dsmas_0[23:16], DSMAS_0.dsmas_0[23:16]                                                                                                                  ;
;         Refer                                                                                                                  ; 4997     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_0_dsmas_0[3], nxt_DSMAS_0_dsmas_0[31:24], DSMAS_0.dsmas_0[31:24]                                                                                                                   ;
;         Refer                                                                                                                  ; 5024     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[0], nxt_DSMAS_1_dsmas_1[7:0], DSMAS_1.dsmas_1[7:0]                                                                                                                       ;
;         Refer                                                                                                                  ; 5025     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[1], nxt_DSMAS_1_dsmas_1[15:8], DSMAS_1.dsmas_1[15:8]                                                                                                                     ;
;         Refer                                                                                                                  ; 5026     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[2], nxt_DSMAS_1_dsmas_1[23:16], DSMAS_1.dsmas_1[23:16]                                                                                                                   ;
;         Refer                                                                                                                  ; 5027     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[3], nxt_DSMAS_1_dsmas_1[31:24], DSMAS_1.dsmas_1[31:24]                                                                                                                   ;
;         Refer                                                                                                                  ; 5054     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[0], nxt_DSMAS_2_dsmas_2[7:0], DSMAS_2.dsmas_2[7:0]                                                                                                                       ;
;         Refer                                                                                                                  ; 5055     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[1], nxt_DSMAS_2_dsmas_2[15:8], DSMAS_2.dsmas_2[15:8]                                                                                                                     ;
;         Refer                                                                                                                  ; 5056     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[2], nxt_DSMAS_2_dsmas_2[23:16], DSMAS_2.dsmas_2[23:16]                                                                                                                   ;
;         Refer                                                                                                                  ; 5057     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[3], nxt_DSMAS_2_dsmas_2[31:24], DSMAS_2.dsmas_2[31:24]                                                                                                                   ;
;         Refer                                                                                                                  ; 5084     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[0], nxt_DSMAS_3_dsmas_3[7:0], DSMAS_3.dsmas_3[7:0]                                                                                                                       ;
;         Refer                                                                                                                  ; 5085     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[1], nxt_DSMAS_3_dsmas_3[15:8], DSMAS_3.dsmas_3[15:8]                                                                                                                     ;
;         Refer                                                                                                                  ; 5086     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[2], nxt_DSMAS_3_dsmas_3[23:16], DSMAS_3.dsmas_3[23:16]                                                                                                                   ;
;         Refer                                                                                                                  ; 5087     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[3], nxt_DSMAS_3_dsmas_3[31:24], DSMAS_3.dsmas_3[31:24]                                                                                                                   ;
;         Refer                                                                                                                  ; 5114     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[0], nxt_DSMAS_4_dsmas_4[7:0], DSMAS_4.dsmas_4[7:0]                                                                                                                       ;
;         Refer                                                                                                                  ; 5115     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[1], nxt_DSMAS_4_dsmas_4[15:8], DSMAS_4.dsmas_4[15:8]                                                                                                                     ;
;         Refer                                                                                                                  ; 5116     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[2], nxt_DSMAS_4_dsmas_4[23:16], DSMAS_4.dsmas_4[23:16]                                                                                                                   ;
;         Refer                                                                                                                  ; 5117     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[3], nxt_DSMAS_4_dsmas_4[31:24], DSMAS_4.dsmas_4[31:24]                                                                                                                   ;
;         Refer                                                                                                                  ; 5144     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h4, up_DSMAS_5_dsmas_5[0], nxt_DSMAS_5_dsmas_5[7:0], DSMAS_5.dsmas_5[7:0]                                                                                                                       ;
;         Refer                                                                                                                  ; 5145     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_5_dsmas_5[1], nxt_DSMAS_5_dsmas_5[15:8], DSMAS_5.dsmas_5[15:8]                                                                                                                     ;
;         Refer                                                                                                                  ; 5146     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_5_dsmas_5[2], nxt_DSMAS_5_dsmas_5[23:16], DSMAS_5.dsmas_5[23:16]                                                                                                                   ;
;         Refer                                                                                                                  ; 5147     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSMAS_5_dsmas_5[3], nxt_DSMAS_5_dsmas_5[31:24], DSMAS_5.dsmas_5[31:24]                                                                                                                   ;
;         Refer                                                                                                                  ; 5174     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h3, up_DSIS_0_dsis_0[0], nxt_DSIS_0_dsis_0[7:0], DSIS_0.dsis_0[7:0]                                                                                                                             ;
;         Refer                                                                                                                  ; 5175     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSIS_0_dsis_0[1], nxt_DSIS_0_dsis_0[15:8], DSIS_0.dsis_0[15:8]                                                                                                                           ;
;         Refer                                                                                                                  ; 5176     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h8, up_DSIS_0_dsis_0[2], nxt_DSIS_0_dsis_0[23:16], DSIS_0.dsis_0[23:16]                                                                                                                         ;
;         Refer                                                                                                                  ; 5177     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSIS_0_dsis_0[3], nxt_DSIS_0_dsis_0[31:24], DSIS_0.dsis_0[31:24]                                                                                                                         ;
;         Refer                                                                                                                  ; 5204     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h1, up_DSIS_1_dsis_1[0], nxt_DSIS_1_dsis_1[7:0], DSIS_1.dsis_1[7:0]                                                                                                                             ;
;         Refer                                                                                                                  ; 5205     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSIS_1_dsis_1[1], nxt_DSIS_1_dsis_1[15:8], DSIS_1.dsis_1[15:8]                                                                                                                           ;
;         Refer                                                                                                                  ; 5206     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSIS_1_dsis_1[2], nxt_DSIS_1_dsis_1[23:16], DSIS_1.dsis_1[23:16]                                                                                                                         ;
;         Refer                                                                                                                  ; 5207     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSIS_1_dsis_1[3], nxt_DSIS_1_dsis_1[31:24], DSIS_1.dsis_1[31:24]                                                                                                                         ;
;         Refer                                                                                                                  ; 5234     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h1, up_DSLBIS_0_dslbis_0[0], nxt_DSLBIS_0_dslbis_0[7:0], DSLBIS_0.dslbis_0[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5235     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_0_dslbis_0[1], nxt_DSLBIS_0_dslbis_0[15:8], DSLBIS_0.dslbis_0[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5236     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h18, up_DSLBIS_0_dslbis_0[2], nxt_DSLBIS_0_dslbis_0[23:16], DSLBIS_0.dslbis_0[23:16]                                                                                                            ;
;         Refer                                                                                                                  ; 5237     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_0_dslbis_0[3], nxt_DSLBIS_0_dslbis_0[31:24], DSLBIS_0.dslbis_0[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5264     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[0], nxt_DSLBIS_1_dslbis_1[7:0], DSLBIS_1.dslbis_1[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5265     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[1], nxt_DSLBIS_1_dslbis_1[15:8], DSLBIS_1.dslbis_1[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5266     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[2], nxt_DSLBIS_1_dslbis_1[23:16], DSLBIS_1.dslbis_1[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5267     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[3], nxt_DSLBIS_1_dslbis_1[31:24], DSLBIS_1.dslbis_1[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5294     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[0], nxt_DSLBIS_2_dslbis_2[7:0], DSLBIS_2.dslbis_2[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5295     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[1], nxt_DSLBIS_2_dslbis_2[15:8], DSLBIS_2.dslbis_2[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5296     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[2], nxt_DSLBIS_2_dslbis_2[23:16], DSLBIS_2.dslbis_2[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5297     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[3], nxt_DSLBIS_2_dslbis_2[31:24], DSLBIS_2.dslbis_2[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5324     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[0], nxt_DSLBIS_3_dslbis_3[7:0], DSLBIS_3.dslbis_3[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5325     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[1], nxt_DSLBIS_3_dslbis_3[15:8], DSLBIS_3.dslbis_3[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5326     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[2], nxt_DSLBIS_3_dslbis_3[23:16], DSLBIS_3.dslbis_3[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5327     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[3], nxt_DSLBIS_3_dslbis_3[31:24], DSLBIS_3.dslbis_3[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5354     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[0], nxt_DSLBIS_4_dslbis_4[7:0], DSLBIS_4.dslbis_4[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5355     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[1], nxt_DSLBIS_4_dslbis_4[15:8], DSLBIS_4.dslbis_4[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5356     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[2], nxt_DSLBIS_4_dslbis_4[23:16], DSLBIS_4.dslbis_4[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5357     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[3], nxt_DSLBIS_4_dslbis_4[31:24], DSLBIS_4.dslbis_4[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5384     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[0], nxt_DSLBIS_5_dslbis_5[7:0], DSLBIS_5.dslbis_5[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5385     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[1], nxt_DSLBIS_5_dslbis_5[15:8], DSLBIS_5.dslbis_5[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5386     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[2], nxt_DSLBIS_5_dslbis_5[23:16], DSLBIS_5.dslbis_5[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5387     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[3], nxt_DSLBIS_5_dslbis_5[31:24], DSLBIS_5.dslbis_5[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5414     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h4, up_DSEMTS_0_dsemts_0[0], nxt_DSEMTS_0_dsemts_0[7:0], DSEMTS_0.dsemts_0[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5415     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_0_dsemts_0[1], nxt_DSEMTS_0_dsemts_0[15:8], DSEMTS_0.dsemts_0[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5416     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h18, up_DSEMTS_0_dsemts_0[2], nxt_DSEMTS_0_dsemts_0[23:16], DSEMTS_0.dsemts_0[23:16]                                                                                                            ;
;         Refer                                                                                                                  ; 5417     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_0_dsemts_0[3], nxt_DSEMTS_0_dsemts_0[31:24], DSEMTS_0.dsemts_0[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5444     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_1_dsemts_1[0], nxt_DSEMTS_1_dsemts_1[7:0], DSEMTS_1.dsemts_1[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5445     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h1, up_DSEMTS_1_dsemts_1[1], nxt_DSEMTS_1_dsemts_1[15:8], DSEMTS_1.dsemts_1[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5446     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_1_dsemts_1[2], nxt_DSEMTS_1_dsemts_1[23:16], DSEMTS_1.dsemts_1[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5447     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_1_dsemts_1[3], nxt_DSEMTS_1_dsemts_1[31:24], DSEMTS_1.dsemts_1[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5474     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[0], nxt_DSEMTS_2_dsemts_2[7:0], DSEMTS_2.dsemts_2[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5475     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[1], nxt_DSEMTS_2_dsemts_2[15:8], DSEMTS_2.dsemts_2[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5476     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[2], nxt_DSEMTS_2_dsemts_2[23:16], DSEMTS_2.dsemts_2[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5477     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[3], nxt_DSEMTS_2_dsemts_2[31:24], DSEMTS_2.dsemts_2[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5504     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[0], nxt_DSEMTS_3_dsemts_3[7:0], DSEMTS_3.dsemts_3[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5505     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[1], nxt_DSEMTS_3_dsemts_3[15:8], DSEMTS_3.dsemts_3[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5506     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[2], nxt_DSEMTS_3_dsemts_3[23:16], DSEMTS_3.dsemts_3[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5507     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[3], nxt_DSEMTS_3_dsemts_3[31:24], DSEMTS_3.dsemts_3[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5534     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[0], nxt_DSEMTS_4_dsemts_4[7:0], DSEMTS_4.dsemts_4[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5535     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[1], nxt_DSEMTS_4_dsemts_4[15:8], DSEMTS_4.dsemts_4[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5536     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[2], nxt_DSEMTS_4_dsemts_4[23:16], DSEMTS_4.dsemts_4[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5537     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[3], nxt_DSEMTS_4_dsemts_4[31:24], DSEMTS_4.dsemts_4[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5564     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[0], nxt_DSEMTS_5_dsemts_5[7:0], DSEMTS_5.dsemts_5[7:0]                                                                                                                 ;
;         Refer                                                                                                                  ; 5565     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[1], nxt_DSEMTS_5_dsemts_5[15:8], DSEMTS_5.dsemts_5[15:8]                                                                                                               ;
;         Refer                                                                                                                  ; 5566     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[2], nxt_DSEMTS_5_dsemts_5[23:16], DSEMTS_5.dsemts_5[23:16]                                                                                                             ;
;         Refer                                                                                                                  ; 5567     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[3], nxt_DSEMTS_5_dsemts_5[31:24], DSEMTS_5.dsemts_5[31:24]                                                                                                             ;
;         Refer                                                                                                                  ; 5654     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_MBOX_EVENTINJ_event_trigger[0], nxt_MBOX_EVENTINJ_event_trigger[0:0], MBOX_EVENTINJ.event_trigger[0:0]                                                                                   ;
;         Refer                                                                                                                  ; 5672     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 2'h0, up_MBOX_EVENTINJ_event_severity[0], nxt_MBOX_EVENTINJ_event_severity[1:0], MBOX_EVENTINJ.event_severity[1:0]                                                                                ;
;         Refer                                                                                                                  ; 5690     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_MBOX_EVENTINJ_event_record[0], nxt_MBOX_EVENTINJ_event_record[0:0], MBOX_EVENTINJ.event_record[0:0]                                                                                      ;
;         Refer                                                                                                                  ; 5708     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_MBOX_EVENTINJ_reserved[0], nxt_MBOX_EVENTINJ_reserved[3:0], MBOX_EVENTINJ.reserved[3:0]                                                                                                  ;
;         Refer                                                                                                                  ; 5709     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_MBOX_EVENTINJ_reserved[1], nxt_MBOX_EVENTINJ_reserved[11:4], MBOX_EVENTINJ.reserved[11:4]                                                                                                ;
;         Refer                                                                                                                  ; 5710     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_MBOX_EVENTINJ_reserved[2], nxt_MBOX_EVENTINJ_reserved[19:12], MBOX_EVENTINJ.reserved[19:12]                                                                                              ;
;         Refer                                                                                                                  ; 5711     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_MBOX_EVENTINJ_reserved[3], nxt_MBOX_EVENTINJ_reserved[27:20], MBOX_EVENTINJ.reserved[27:20]                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_NEGEDGE                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 67       ;      ; always_ff @(negedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_NEGEDGE_SYNCRST                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 142      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 143      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                    ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_RSTD                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 96       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 97       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (en)                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_SYNCRST                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 127      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 128      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                    ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 1549     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_disable_caching[0], nxt_DVSEC_FBCTRL2_STATUS2_disable_caching[0:0], DVSEC_FBCTRL2_STATUS2.disable_caching[0:0]                                         ;
;         Refer                                                                                                                  ; 1643     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_cxl_reset_mem_clr_enable[0], nxt_DVSEC_FBCTRL2_STATUS2_cxl_reset_mem_clr_enable[0:0], DVSEC_FBCTRL2_STATUS2.cxl_reset_mem_clr_enable[0:0]              ;
;         Refer                                                                                                                  ; 2096     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DOE_CTLREG_doe_int_enb[0], nxt_DOE_CTLREG_doe_int_enb[0:0], DOE_CTLREG.doe_int_enb[0:0]                                                                                      ;
;         Refer                                                                                                                  ; 2182     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 1'h0, up_DOE_STSREG_doe_int_status[0], nxt_DOE_STSREG_doe_int_status[0], DOE_STSREG.doe_int_status[0]                                                                                   ;
;         Refer                                                                                                                  ; 2256     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[0], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[7:0], DOE_WRMAILREG.doe_wr_data_mailbox[7:0]                                                       ;
;         Refer                                                                                                                  ; 2257     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[1], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[15:8], DOE_WRMAILREG.doe_wr_data_mailbox[15:8]                                                     ;
;         Refer                                                                                                                  ; 2258     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[2], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[23:16], DOE_WRMAILREG.doe_wr_data_mailbox[23:16]                                                   ;
;         Refer                                                                                                                  ; 2259     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[3], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[31:24], DOE_WRMAILREG.doe_wr_data_mailbox[31:24]                                                   ;
;         Refer                                                                                                                  ; 2321     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[0], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[7:0], DOE_RDMAILREG.doe_rd_data_mailbox[7:0]                                                       ;
;         Refer                                                                                                                  ; 2322     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[1], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[15:8], DOE_RDMAILREG.doe_rd_data_mailbox[15:8]                                                     ;
;         Refer                                                                                                                  ; 2323     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[2], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[23:16], DOE_RDMAILREG.doe_rd_data_mailbox[23:16]                                                   ;
;         Refer                                                                                                                  ; 2324     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[3], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[31:24], DOE_RDMAILREG.doe_rd_data_mailbox[31:24]                                                   ;
;         Refer                                                                                                                  ; 2844     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 1'h0, up_CXL_MB_CTRL_doorbell[0], nxt_CXL_MB_CTRL_doorbell[0:0], CXL_MB_CTRL.doorbell[0:0]                                                                                              ;
;         Refer                                                                                                                  ; 2862     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CXL_MB_CTRL_mb_doorbell_int[0], nxt_CXL_MB_CTRL_mb_doorbell_int[0:0], CXL_MB_CTRL.mb_doorbell_int[0:0]                                                                       ;
;         Refer                                                                                                                  ; 2880     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CXL_MB_CTRL_bk_cmd_comp_int[0], nxt_CXL_MB_CTRL_bk_cmd_comp_int[0:0], CXL_MB_CTRL.bk_cmd_comp_int[0:0]                                                                       ;
;         Refer                                                                                                                  ; 2907     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_command_op[0], nxt_CXL_MB_CMD_command_op[7:0], CXL_MB_CMD.command_op[7:0]                                                                                         ;
;         Refer                                                                                                                  ; 2908     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_command_op[1], nxt_CXL_MB_CMD_command_op[15:8], CXL_MB_CMD.command_op[15:8]                                                                                       ;
;         Refer                                                                                                                  ; 2954     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_payload_len[0], nxt_CXL_MB_CMD_payload_len[7:0], CXL_MB_CMD.payload_len[7:0]                                                                                        ;
;         Refer                                                                                                                  ; 2955     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_payload_len[1], nxt_CXL_MB_CMD_payload_len[15:8], CXL_MB_CMD.payload_len[15:8]                                                                                      ;
;         Refer                                                                                                                  ; 2956     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 5'h0, up_CXL_MB_CMD_payload_len[2], nxt_CXL_MB_CMD_payload_len[20:16], CXL_MB_CMD.payload_len[20:16]                                                                                    ;
;         Refer                                                                                                                  ; 3031     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[0], nxt_CXL_MB_PAY_START_mailbox_payload_start[7:0], CXL_MB_PAY_START.mailbox_payload_start[7:0]                                      ;
;         Refer                                                                                                                  ; 3032     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[1], nxt_CXL_MB_PAY_START_mailbox_payload_start[15:8], CXL_MB_PAY_START.mailbox_payload_start[15:8]                                    ;
;         Refer                                                                                                                  ; 3033     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[2], nxt_CXL_MB_PAY_START_mailbox_payload_start[23:16], CXL_MB_PAY_START.mailbox_payload_start[23:16]                                  ;
;         Refer                                                                                                                  ; 3034     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[3], nxt_CXL_MB_PAY_START_mailbox_payload_start[31:24], CXL_MB_PAY_START.mailbox_payload_start[31:24]                                  ;
;         Refer                                                                                                                  ; 3061     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[0], nxt_CXL_MB_PAY_END_mailbox_payload_end[7:0], CXL_MB_PAY_END.mailbox_payload_end[7:0]                                                  ;
;         Refer                                                                                                                  ; 3062     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[1], nxt_CXL_MB_PAY_END_mailbox_payload_end[15:8], CXL_MB_PAY_END.mailbox_payload_end[15:8]                                                ;
;         Refer                                                                                                                  ; 3063     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[2], nxt_CXL_MB_PAY_END_mailbox_payload_end[23:16], CXL_MB_PAY_END.mailbox_payload_end[23:16]                                              ;
;         Refer                                                                                                                  ; 3064     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[3], nxt_CXL_MB_PAY_END_mailbox_payload_end[31:24], CXL_MB_PAY_END.mailbox_payload_end[31:24]                                              ;
;         Refer                                                                                                                  ; 3142     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_HDM_DEC_GBL_CTRL_dec_enable[0], nxt_HDM_DEC_GBL_CTRL_dec_enable[0:0], HDM_DEC_GBL_CTRL.dec_enable[0:0]                                                                       ;
;         Refer                                                                                                                  ; 3566     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[0], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[7:0], CONFIG_TEST_START_ADDR.config_test_start_addr[7:0]                 ;
;         Refer                                                                                                                  ; 3567     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[1], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[15:8], CONFIG_TEST_START_ADDR.config_test_start_addr[15:8]               ;
;         Refer                                                                                                                  ; 3568     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[2], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[23:16], CONFIG_TEST_START_ADDR.config_test_start_addr[23:16]             ;
;         Refer                                                                                                                  ; 3569     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[3], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[31:24], CONFIG_TEST_START_ADDR.config_test_start_addr[31:24]             ;
;         Refer                                                                                                                  ; 3570     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[4], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[39:32], CONFIG_TEST_START_ADDR.config_test_start_addr[39:32]             ;
;         Refer                                                                                                                  ; 3571     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[5], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[47:40], CONFIG_TEST_START_ADDR.config_test_start_addr[47:40]             ;
;         Refer                                                                                                                  ; 3572     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[6], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[51:48], CONFIG_TEST_START_ADDR.config_test_start_addr[51:48]             ;
;         Refer                                                                                                                  ; 3599     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[0], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[7:0], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[7:0]        ;
;         Refer                                                                                                                  ; 3600     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[1], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[15:8], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[15:8]      ;
;         Refer                                                                                                                  ; 3601     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[2], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[23:16], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[23:16]    ;
;         Refer                                                                                                                  ; 3602     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[3], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[31:24], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[31:24]    ;
;         Refer                                                                                                                  ; 3603     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[4], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[39:32], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[39:32]    ;
;         Refer                                                                                                                  ; 3604     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[5], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[47:40], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[47:40]    ;
;         Refer                                                                                                                  ; 3605     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[6], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[51:48], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[51:48]    ;
;         Refer                                                                                                                  ; 3632     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[0], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[7:0], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[7:0]                 ;
;         Refer                                                                                                                  ; 3633     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[1], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[15:8], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[15:8]               ;
;         Refer                                                                                                                  ; 3634     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[2], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[23:16], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[23:16]             ;
;         Refer                                                                                                                  ; 3635     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[3], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[31:24], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[31:24]             ;
;         Refer                                                                                                                  ; 3653     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[0], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[7:0], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[7:0]     ;
;         Refer                                                                                                                  ; 3654     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[1], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[15:8], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[15:8]   ;
;         Refer                                                                                                                  ; 3655     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[2], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[23:16], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[23:16] ;
;         Refer                                                                                                                  ; 3656     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[3], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[31:24], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[31:24] ;
;         Refer                                                                                                                  ; 3683     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[0], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[7:0], CONFIG_TEST_PATTERN.algorithm_pattern1[7:0]                                      ;
;         Refer                                                                                                                  ; 3684     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[1], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[15:8], CONFIG_TEST_PATTERN.algorithm_pattern1[15:8]                                    ;
;         Refer                                                                                                                  ; 3685     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[2], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[23:16], CONFIG_TEST_PATTERN.algorithm_pattern1[23:16]                                  ;
;         Refer                                                                                                                  ; 3686     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[3], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[31:24], CONFIG_TEST_PATTERN.algorithm_pattern1[31:24]                                  ;
;         Refer                                                                                                                  ; 3704     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[0], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[7:0], CONFIG_TEST_PATTERN.algorithm_pattern2[7:0]                                      ;
;         Refer                                                                                                                  ; 3705     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[1], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[15:8], CONFIG_TEST_PATTERN.algorithm_pattern2[15:8]                                    ;
;         Refer                                                                                                                  ; 3706     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[2], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[23:16], CONFIG_TEST_PATTERN.algorithm_pattern2[23:16]                                  ;
;         Refer                                                                                                                  ; 3707     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[3], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[31:24], CONFIG_TEST_PATTERN.algorithm_pattern2[31:24]                                  ;
;         Refer                                                                                                                  ; 3734     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[0], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[7:0], CONFIG_TEST_BYTEMASK.cacheline_bytemask[7:0]                                   ;
;         Refer                                                                                                                  ; 3735     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[1], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[15:8], CONFIG_TEST_BYTEMASK.cacheline_bytemask[15:8]                                 ;
;         Refer                                                                                                                  ; 3736     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[2], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[23:16], CONFIG_TEST_BYTEMASK.cacheline_bytemask[23:16]                               ;
;         Refer                                                                                                                  ; 3737     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[3], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[31:24], CONFIG_TEST_BYTEMASK.cacheline_bytemask[31:24]                               ;
;         Refer                                                                                                                  ; 3738     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[4], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[39:32], CONFIG_TEST_BYTEMASK.cacheline_bytemask[39:32]                               ;
;         Refer                                                                                                                  ; 3739     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[5], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[47:40], CONFIG_TEST_BYTEMASK.cacheline_bytemask[47:40]                               ;
;         Refer                                                                                                                  ; 3740     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[6], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[55:48], CONFIG_TEST_BYTEMASK.cacheline_bytemask[55:48]                               ;
;         Refer                                                                                                                  ; 3741     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[7], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[63:56], CONFIG_TEST_BYTEMASK.cacheline_bytemask[63:56]                               ;
;         Refer                                                                                                                  ; 3768     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_TEST_PATTERN_PARAM_pattern_size[0], nxt_CONFIG_TEST_PATTERN_PARAM_pattern_size[2:0], CONFIG_TEST_PATTERN_PARAM.pattern_size[2:0]                                      ;
;         Refer                                                                                                                  ; 3786     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CONFIG_TEST_PATTERN_PARAM_pattern_parameter[0], nxt_CONFIG_TEST_PATTERN_PARAM_pattern_parameter[0:0], CONFIG_TEST_PATTERN_PARAM.pattern_parameter[0:0]                       ;
;         Refer                                                                                                                  ; 3842     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CONFIG_ALGO_SETTING_device_selfchecking[0], nxt_CONFIG_ALGO_SETTING_device_selfchecking[0:0], CONFIG_ALGO_SETTING.device_selfchecking[0:0]                                   ;
;         Refer                                                                                                                  ; 3860     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_increments[0], nxt_CONFIG_ALGO_SETTING_num_of_increments[7:0], CONFIG_ALGO_SETTING.num_of_increments[7:0]                                         ;
;         Refer                                                                                                                  ; 3878     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_sets[0], nxt_CONFIG_ALGO_SETTING_num_of_sets[7:0], CONFIG_ALGO_SETTING.num_of_sets[7:0]                                                           ;
;         Refer                                                                                                                  ; 3896     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_loops[0], nxt_CONFIG_ALGO_SETTING_num_of_loops[7:0], CONFIG_ALGO_SETTING.num_of_loops[7:0]                                                        ;
;         Refer                                                                                                                  ; 3914     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CONFIG_ALGO_SETTING_address_is_virtual[0], nxt_CONFIG_ALGO_SETTING_address_is_virtual[0:0], CONFIG_ALGO_SETTING.address_is_virtual[0:0]                                      ;
;         Refer                                                                                                                  ; 3932     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_ALGO_SETTING_interface_protocol_type[0], nxt_CONFIG_ALGO_SETTING_interface_protocol_type[2:0], CONFIG_ALGO_SETTING.interface_protocol_type[2:0]                       ;
;         Refer                                                                                                                  ; 3950     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_CONFIG_ALGO_SETTING_write_semantics_cache[0], nxt_CONFIG_ALGO_SETTING_write_semantics_cache[3:0], CONFIG_ALGO_SETTING.write_semantics_cache[3:0]                             ;
;         Refer                                                                                                                  ; 3997     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_ALGO_SETTING_execute_read_semantics[0], nxt_CONFIG_ALGO_SETTING_execute_read_semantics[2:0], CONFIG_ALGO_SETTING.execute_read_semantics[2:0]                          ;
;         Refer                                                                                                                  ; 4015     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_ALGO_SETTING_verify_semantics_cache[0], nxt_CONFIG_ALGO_SETTING_verify_semantics_cache[2:0], CONFIG_ALGO_SETTING.verify_semantics_cache[2:0]                          ;
;         Refer                                                                                                                  ; 4184     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_ERROR_LOG3_error_status[0], nxt_DEVICE_ERROR_LOG3_error_status[0], DEVICE_ERROR_LOG3.error_status[0]                                                                    ;
;         Refer                                                                                                                  ; 4211     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_CTRL_available_event_select[0], nxt_DEVICE_EVENT_CTRL_available_event_select[7:0], DEVICE_EVENT_CTRL.available_event_select[7:0]                                ;
;         Refer                                                                                                                  ; 4229     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_CTRL_sub_event_select[0], nxt_DEVICE_EVENT_CTRL_sub_event_select[7:0], DEVICE_EVENT_CTRL.sub_event_select[7:0]                                                  ;
;         Refer                                                                                                                  ; 4247     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_EVENT_CTRL_event_counter_reset[0], nxt_DEVICE_EVENT_CTRL_event_counter_reset[0:0], DEVICE_EVENT_CTRL.event_counter_reset[0:0]                                         ;
;         Refer                                                                                                                  ; 4265     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_EVENT_CTRL_event_edge_detect[0], nxt_DEVICE_EVENT_CTRL_event_edge_detect[0:0], DEVICE_EVENT_CTRL.event_edge_detect[0:0]                                               ;
;         Refer                                                                                                                  ; 4355     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[0], nxt_DEVICE_EVENT_COUNT_event_count[7:0], DEVICE_EVENT_COUNT.event_count[7:0]                                                                ;
;         Refer                                                                                                                  ; 4356     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[1], nxt_DEVICE_EVENT_COUNT_event_count[15:8], DEVICE_EVENT_COUNT.event_count[15:8]                                                              ;
;         Refer                                                                                                                  ; 4357     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[2], nxt_DEVICE_EVENT_COUNT_event_count[23:16], DEVICE_EVENT_COUNT.event_count[23:16]                                                            ;
;         Refer                                                                                                                  ; 4358     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[3], nxt_DEVICE_EVENT_COUNT_event_count[31:24], DEVICE_EVENT_COUNT.event_count[31:24]                                                            ;
;         Refer                                                                                                                  ; 4359     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[4], nxt_DEVICE_EVENT_COUNT_event_count[39:32], DEVICE_EVENT_COUNT.event_count[39:32]                                                            ;
;         Refer                                                                                                                  ; 4360     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[5], nxt_DEVICE_EVENT_COUNT_event_count[47:40], DEVICE_EVENT_COUNT.event_count[47:40]                                                            ;
;         Refer                                                                                                                  ; 4361     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[6], nxt_DEVICE_EVENT_COUNT_event_count[55:48], DEVICE_EVENT_COUNT.event_count[55:48]                                                            ;
;         Refer                                                                                                                  ; 4362     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[7], nxt_DEVICE_EVENT_COUNT_event_count[63:56], DEVICE_EVENT_COUNT.event_count[63:56]                                                            ;
;         Refer                                                                                                                  ; 4498     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_FORCE_DISABLE_forcefully_disable_afu[0], nxt_DEVICE_FORCE_DISABLE_forcefully_disable_afu[0:0], DEVICE_FORCE_DISABLE.forcefully_disable_afu[0:0]                       ;
;         Refer                                                                                                                  ; 4666     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AXI2CPI_STATUS_1_clear[0], nxt_DEVICE_AXI2CPI_STATUS_1_clear[0:0], DEVICE_AXI2CPI_STATUS_1.clear[0:0]                                                                 ;
;         Refer                                                                                                                  ; 4753     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AXI2CPI_STATUS_2_clear[0], nxt_DEVICE_AXI2CPI_STATUS_2_clear[0:0], DEVICE_AXI2CPI_STATUS_2.clear[0:0]                                                                 ;
;         Refer                                                                                                                  ; 5738     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_latency_mode_enable[0], nxt_DEVICE_AFU_LATENCY_MODE_latency_mode_enable[0:0], DEVICE_AFU_LATENCY_MODE.latency_mode_enable[0:0]                       ;
;         Refer                                                                                                                  ; 5756     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_writes_only_mode_enable[0], nxt_DEVICE_AFU_LATENCY_MODE_writes_only_mode_enable[0:0], DEVICE_AFU_LATENCY_MODE.writes_only_mode_enable[0:0]           ;
;         Refer                                                                                                                  ; 5774     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_reads_only_mode_enable[0], nxt_DEVICE_AFU_LATENCY_MODE_reads_only_mode_enable[0:0], DEVICE_AFU_LATENCY_MODE.reads_only_mode_enable[0:0]              ;
;         Refer                                                                                                                  ; 5798     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_clear_number_loops[0], nxt_DEVICE_AFU_LATENCY_MODE_clear_number_loops[0:0], DEVICE_AFU_LATENCY_MODE.clear_number_loops[0:0]                          ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 217      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 218      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk))) begin                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;               if (en) q <= d;                                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          end                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH_LOW                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 228      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 229      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) begin                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;               if (en) q <= d;                                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          end                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH_LOW_SYNCRST                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 269      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 270      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                    ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk)))                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             else if (en)    q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH_SYNCRST                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 259      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 260      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                    ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk)))                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             else if (en)    q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_FF                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 44       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 45       ;      ; always_ff @(posedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_FF_NEGEDGE                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 59       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 60       ;      ; always_ff @(negedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_FF_NEGEDGE_SYNCRST                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 135      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 136      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_FF_RSTD                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 74       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 75       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else                                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_FF_SYNCRST                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 120      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 121      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 197      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 198      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk))) q <= d;                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 174      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 175      ;      ; always_latch if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) q <= d;                                                                                                               ; rtl_clk,d,q                                                                                                                                                                                                         ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW_ASSIGN                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 186      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 187      ;      ; `RTLGEN_CAFU_CSR0_CFG_LATCH_LOW(gated_clk,``n``,``n``_low)                                                                                                                                  ; n                                                                                                                                                                                                                   ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW_ASYNCRST                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 208      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 209      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) q <= d;                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW_SYNCRST                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 249      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 250      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk)))                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             else            q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_SYNCRST                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 239      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 240      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk)))                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             else            q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_DELAY                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 359      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 360      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                                  ; clock,delay_rst_n,enable,lcb_clk,seq_type,nxt_expr                                                                                                                                                                  ;
;                                                                                                                                ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1)                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``seq_type``(clock,delay_rst_n,1'b0,``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                          ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 342      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 343      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_up;                                                                                                                                                   ; clock,delay_rst_n,enable,lcb_clk,seq_type,nxt_expr                                                                                                                                                                  ;
;                                                                                                                                ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb ``enable``_up = ``enable``_nxt | ``enable``_dly;                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1)                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``seq_type``(clock,delay_rst_n,1'b0,``enable``_up[ ``enable``_gen_var ],``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                          ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_FFEN                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 319      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 320      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_dly_up;                                                                                                                                               ; clock,delay_rst_n,enable,lcb_clk,dly_seq_type,close_ff_type,nxt_expr                                                                                                                                                ;
;                                                                                                                                ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_close_up;                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_close;                                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb ``enable``_dly_up = ``enable``_nxt | ``enable``_close;                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb ``enable``_close_up = ``enable``_dly | ``enable``_close;                                                                                                                     ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1) begin                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``close_ff_type``(clock,delay_rst_n,1'b0,``enable``_close_up[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ],``enable``_close[ ``enable``_gen_var ])     ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``dly_seq_type``(clock,delay_rst_n,1'b0,``enable``_dly_up[ ``enable``_gen_var ],``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          end                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                          ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_NEGEDGE                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 408      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 409      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_FF_NEGEDGE,enable)                                                                                                   ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_NEGEDGE_SYNCRST                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 413      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 414      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_FF_NEGEDGE_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                      ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                           ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_POSEDGE                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 419      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 420      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_FF,enable)                                                                                                           ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_POSEDGE_SYNCRST                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 424      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 425      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_FF_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                              ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                           ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_HOLD_REQ_2CYCLES                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 308      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 309      ;      ; always_comb lcb_clk = {$bits(lcb_clk){clock}} & enable;                                                                                                                                     ; clock,enable,lcb_clk                                                                                                                                                                                                ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_HOLD_REQ_2CYCLES_SYNCRST                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 313      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 314      ;      ; always_comb lcb_clk = {$bits(lcb_clk){clock}} & (enable | {$bits(lcb_clk){!sync_rst}});                                                                                                     ; clock,enable,lcb_clk,sync_rst                                                                                                                                                                                       ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_EN_LOW                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 386      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 387      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_LATCH_LOW,enable)                                                                                                    ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_EN_LOW_SYNCRST                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 391      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 392      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_LATCH_LOW_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                       ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                           ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_FFEN_LOW                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 375      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 376      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_FFEN(clock,delay_rst_n,enable,lcb_clk,EN_LATCH_LOW,EN_FF_NEGEDGE,enable)                                                                                    ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_FFEN_LOW_SYNCRST                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 380      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 381      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_FFEN(clock,1'b1,enable,lcb_clk,EN_LATCH_LOW_SYNCRST,EN_FF_NEGEDGE_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                               ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                           ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_LOW                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 397      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 398      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY(clock,delay_rst_n,enable,lcb_clk,LATCH_LOW_ASYNCRST,enable)                                                                                                 ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_LOW_SYNCRST                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 402      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 403      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY(clock,1'b1,enable,lcb_clk,LATCH_LOW_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                             ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                           ;
;     RTLGEN_CAFU_CSR0_CFG_PH2_FF                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 179      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 180      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,d,q                                                                                                                                                                                                         ;
;                                                                                                                                ;          ;      ;      q <= d;                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_CFG_PH2_FF_ASSIGN                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 192      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 193      ;      ; `RTLGEN_CAFU_CSR0_CFG_PH2_FF(gated_clk,``n``,``n``_low)                                                                                                                                     ; n                                                                                                                                                                                                                   ;
; common/cafu_csr0/cafu_csr0_cfg_pkg.sv                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CAFU_CSR0_CFG_PKG_VH                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 32       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RTLGEN_MERGE_CR_ACK_LIST                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 93       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 94       ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,merged_cr_ack                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;       merged_cr_ack.data = '0;                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i++) begin                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          merged_cr_ack.data |= cr_ack_list[i].data;                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       merged_cr_ack.read_valid = '1;                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          merged_cr_ack.read_valid &= cr_ack_list[i].read_valid;                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       merged_cr_ack.write_valid = '1;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          merged_cr_ack.write_valid &= cr_ack_list[i].write_valid;                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       merged_cr_ack.sai_successfull = '1;                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          merged_cr_ack.sai_successfull &= cr_ack_list[i].sai_successfull;                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       merged_cr_ack.read_miss = '1;                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          merged_cr_ack.read_miss &= cr_ack_list[i].read_miss;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       merged_cr_ack.write_miss = '1;                                                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          merged_cr_ack.write_miss &= cr_ack_list[i].write_miss;                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;     RTLGEN_MERGE_SB_ACK_LIST                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 67       ;      ; always_comb begin                                                                                                                                                                           ; sb_ack_list,merged_sb_ack                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;      merged_sb_ack.treg_rdata = '0;                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         merged_sb_ack.treg_rdata |= sb_ack_list[i].treg_rdata;                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   always_comb begin                                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      merged_sb_ack.treg_trdy = '1;                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i = i + 1) begin                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         merged_sb_ack.treg_trdy &= sb_ack_list[i].treg_trdy;                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   always_comb begin                                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      merged_sb_ack.treg_cerr = '0;                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i = i + 1) begin                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         merged_sb_ack.treg_cerr |= sb_ack_list[i].treg_cerr;                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/cafu_csr0_iosf_wrapper.sv                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ORIGINAL_CCV_AFU_MODE                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 58       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 131      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 300      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 371      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/cafu_csr0_reg_macros.vh.iv                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_EN_FF                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 39       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_EN_FF_NEGEDGE                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 50       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_EN_FF_RSTD                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 76       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (en)                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_FF                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 34       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_FF_NEGEDGE                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 45       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CAFU_CSR0_FF_RSTD                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 56       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else                                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/cafu_csr0_wrapper.sv                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CPI_MODE                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 372      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 490      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ORIGINAL_CCV_AFU_MODE                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 44       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 80       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 146      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 190      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 732      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SINGLE_SLICE_ENV                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 69       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 174      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 178      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 263      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 413      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 586      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 615      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 863      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 989      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 1013     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/ccv_afu_alg1a_pkg.sv                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CCV_AFU_ALG1A_PKG_VH                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 37       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 38       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/ccv_afu_cdc_fifo_vcd.v                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SINGLE_CLK_FIFO                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 106      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     VCS                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 195      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 68       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     APP_CORES                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 99       ;      ; 2                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     CCV_AFU_GLOBALS                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 31       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 30       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CPI_MODE                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 104      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 140      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 81       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INCLUDE                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 94       ;      ; IOSF_SB    1                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;     INCLUDE_POISON_INJECTION                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 76       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_ERSC_0                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 132      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_ERSC_2                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 134      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_ERSC_4                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 135      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_VRSC_0                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 146      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_VRSC_1                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 147      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_VRSC_2                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 148      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_0                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 114      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_2                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 116      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_3                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 117      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_4                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 118      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_5                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 119      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_7                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 121      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SINGLE_SLICE_ENV                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1A                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 62       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 66       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1B                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 71       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SUPPORT_CXL_CACHE                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 57       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_CXL_IO                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 58       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/ccv_afu_pkg.sv                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CCV_AFU_PKG_VH                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 37       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 38       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/ccv_afu_reg_macros.vh.iv                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RTLGEN_CCV_AFU_EN_FF                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 39       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CCV_AFU_EN_FF_NEGEDGE                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 50       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CCV_AFU_EN_FF_RSTD                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 76       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (en)                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;     RTLGEN_CCV_AFU_FF                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 34       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CCV_AFU_FF_NEGEDGE                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 45       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_CCV_AFU_FF_RSTD                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 56       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else                                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 103      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/mwae_config_check.sv                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_ERSC_0                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 132      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_ERSC_1                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 137      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_ERSC_2                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 142      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_ERSC_4                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 147      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_VRSC_0                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 160      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 181      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_VRSC_1                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 163      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 186      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_VRSC_2                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 166      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 191      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_VRSC_4                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 169      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 196      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_0                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 83       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_1                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 88       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_2                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 93       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_3                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 98       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_4                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 103      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_5                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 108      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_6                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 113      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INC_AC_WSC_7                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 118      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_CXL_CACHE                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 64       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_CXL_CACHE_AND_IO                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 69       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SUPPORT_CXL_IO                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 59       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/mwae_debug_logs.sv                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 162      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1A                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 51       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 118      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1B                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 65       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 119      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/mwae_error_injection_regs.sv                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INCLUDE_POISON_INJECTION                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 41       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 52       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/mwae_top.sv                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ALG_1A_SUPPORT_NON_SELF_CHECK                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 577      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 751      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 774      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 126      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 567      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 635      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 743      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 757      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 767      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 480      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     INCLUDE_POISON_INJECTION                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 330      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 369      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 500      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1A                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 115      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 548      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 566      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 576      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 634      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 693      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1B                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 148      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 554      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 586      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 596      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 647      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 697      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_2                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 156      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 560      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 701      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/mwae_top_level_fsm.sv                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 306      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1A                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 40       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 161      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 208      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 237      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1B                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 44       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 164      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 215      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_2                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 48       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 167      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 222      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cafu_csr0/tmp_cafu_csr0_cfg_pkg.sv                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     TMP_CAFU_CSR0_CFG_PKG                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     TMP_CSFU_CSR0_CFG_PKG                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 56       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     XILINX                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 3        ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 339      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 357      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cxl_ed_defines.svh.iv                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 70       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CXL_ED_DEFINES                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 49       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 50       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 49       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 49       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 49       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ENABLE_DDR_DBI_PINS                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 68       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     HDM_16G                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 66       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INCLUDE_CXLMEM_READY                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 67       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     OOORSP                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 63       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     OOORSP_MC_AXI2AVMM                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 62       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     OOO_SUPPORT                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 64       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     QUARTUS_FPGA_SYNTH                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 60       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SUPPORT_ALGORITHM_1A                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 69       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 330      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     REPORT_UVM_ERR                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 38       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 376      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/mc_top/axi2avmm_bridge.sv                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SINGLE_SLICE_ENV                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 80       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 246      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 266      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/mc_top/mc_channel_adapter.sv                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     SIM_MC_RAM_INIT_W_ZERO_PARTIAL_ONLY                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 452      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INCLUDE_CXLMEM_READY                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 31       ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; common/mc_top/mc_top.sv                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ENABLE_DDR_DBI_PINS                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 46       ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     HDM_SIM_CFG_USE_BASIC_MEM                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 110      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     INCLUDE_CXLMEM_READY                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 222      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 342      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 384      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 494      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 502      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 519      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     OOORSP_MC_AXI2AVMM                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 231      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     REVB_DEVKIT                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 711      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     T1IP                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 230      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; cxltyp2_ed.sv                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ENABLE_4_BBS_SLICE                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 692      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ENABLE_DDR_DBI_PINS                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 76       ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     HDM_64G                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 63       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     QUARTUS_FPGA_SYNTH                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 36       ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; ed_top_wrapper_typ2.sv                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     ENABLE_DDR_DBI_PINS                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 554      ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 2207     ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 2266     ; RTL  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     HDM_64G                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 541      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 1150     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     OOORSP_MC_NOCDCFIFOS                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 2191     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Refer                                                                                                                  ; 2236     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_gtunit_structs                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 79       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_IMPORT_RTLGEN_LATEST_PKG                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; import cxl_io_rtlgen_pkg_cmb_adapter::*;                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_RTLGEN_ASSERT                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; lbl: assert final (valid_condition)                                                                                                                                                         ; lbl,valid_condition,fail_msg                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;          else $error(fail_msg);                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list                                                                                                                                                                                             ;
;                                                                                                                                ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data                                                                                                                                                                                              ;
;                                                                                                                                ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.sai[7:0] = `CXL_IO_SS_RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);  ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                            ; cr_req,sb_req                                                                                                                                                                                                       ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                  ; cr_req,sb_req                                                                                                                                                                                                       ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                       ; cr_req                                                                                                                                                                                                              ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                             ; cr_req                                                                                                                                                                                                              ;
;     CXL_IO_SS_RTLGEN_INC_cmb_adapter                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_RTLGEN_LCB                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk                                                                                                                                                                                               ;
;     CXL_IO_SS_RTLGEN_SAI_SB_TO_CR                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                                                                                                                                                                                                              ;
;     CXL_IO_SS_RTLGEN_SB_ACK_FROM_CR_ACK                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                     ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 161      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                                                                                                                                                                                                              ;
;                                                                                                                                ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_STRAP_STRUCT                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 84       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     CXL_IO_SS_TLP_ENUM                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 157      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_NEGEDGE                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_NEGEDGE_SYNCRST                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                    ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_RSTD                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                        ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = rst_n ? ~rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = rst_n ? rst_val : '0;                                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (en)                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_SYNCRST                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                    ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_FF                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_NEGEDGE                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_NEGEDGE_SYNCRST                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_RSTD                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                           ;
;                                                                                                                                ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign rst_vec = rst_n ? ~rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign set_vec = rst_n ? rst_val : '0;                                                                                                                                             ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                else                                                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                     ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_SYNCRST                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RNR_CXL_SOFT_IP_INTF                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 266      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     rnr_ial_sip_intf                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 54       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     IMPORT_RTLGEN_LATEST_PKG                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; import rtlgen_pkg_v12_fix::*;                                                                                                                                                               ;                                                                                                                                                                                                                     ;
;     RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list                                                                                                                                                                                             ;
;                                                                                                                                ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         `RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;     RTLGEN_CR_REQ_FROM_SB                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data                                                                                                                                                                                              ;
;                                                                                                                                ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.sai[7:0] = `RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);            ;                                                                                                                                                                                                                     ;
;     RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                                      ; cr_req,sb_req                                                                                                                                                                                                       ;
;     RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                            ; cr_req,sb_req                                                                                                                                                                                                       ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                                 ; cr_req                                                                                                                                                                                                              ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                                       ; cr_req                                                                                                                                                                                                              ;
;     RTLGEN_INC_V12                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RTLGEN_LCB                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk                                                                                                                                                                                               ;
;     RTLGEN_SAI_SB_TO_CR                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                                                                                                                                                                                                              ;
;     RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;     RTLGEN_SB_FROM_CR_ACK                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;     RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                                                                                                                                                                                                              ;
;                                                                                                                                ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     IMPORT_RTLGEN_LATEST_PKG                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; import rtlgen_pkg_v12_fix::*;                                                                                                                                                               ;                                                                                                                                                                                                                     ;
;     RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list                                                                                                                                                                                             ;
;                                                                                                                                ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;         `RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;     RTLGEN_CR_REQ_FROM_SB                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data                                                                                                                                                                                              ;
;                                                                                                                                ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    assign cr_req.sai[7:0] = `RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);            ;                                                                                                                                                                                                                     ;
;     RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                                      ; cr_req,sb_req                                                                                                                                                                                                       ;
;     RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                            ; cr_req,sb_req                                                                                                                                                                                                       ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                                 ; cr_req                                                                                                                                                                                                              ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                                       ; cr_req                                                                                                                                                                                                              ;
;     RTLGEN_INC_V12                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;     RTLGEN_LCB                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk                                                                                                                                                                                               ;
;     RTLGEN_SAI_SB_TO_CR                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                                                                                                                                                                                                              ;
;     RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                               ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
;     RTLGEN_SB_FROM_CR_ACK                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                                                                                                                                                                                                       ;
;                                                                                                                                ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                                                                                                                                                                                                     ;
;     RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                     ;
;         Define                                                                                                                 ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                                                                                                                                                                                                              ;
;                                                                                                                                ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                          ;                                                                                                                                                                                                                     ;
;                                                                                                                                ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                                   ; File Type                                        ; File Name with Absolute Path                                                                                                                                                                              ; Library                              ; MD5                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; common/mc_top/mc_axi_if_pkg.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv                                                                                                                             ;                                      ; a0ad8f143993704aba0c9eb58d3dcb82 ;
; common/cafu_csr0/ext_csr_if_pkg.sv                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv                                                                                                                         ;                                      ; 5782ce92c6a3d73e0f8eacfa61f2e5b5 ;
; common/mc_top/mc_ecc_pkg.sv                                                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_ecc_pkg.sv                                                                                                                                ;                                      ; a61689ebc1b9dac3e5aa2217aa78cac3 ;
; common/BRAM/port_1_ram.ip                                                                                                                                                          ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/BRAM/port_1_ram.ip                                                                                                                                  ;                                      ; 1624bdba31f5949414c5ffad258082f0 ;
; common/BRAM/port_1_ram/ram_1port_2011/synth/port_1_ram_ram_1port_2011_puertoy.v                                                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/BRAM/port_1_ram/ram_1port_2011/synth/port_1_ram_ram_1port_2011_puertoy.v                                                                            ; ram_1port_2011                       ; 2cb4e940841a68ad42f872eef7350a9a ;
; common/BRAM/port_1_ram/synth/port_1_ram.v                                                                                                                                          ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/BRAM/port_1_ram/synth/port_1_ram.v                                                                                                                  ; port_1_ram                           ; d565a4c7c3e17c0eda4771716664f965 ;
; common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv                                                                                                 ;                                      ; 1f9d03f2d7244e3227cef2e75836790a ;
; common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv                                                                                                      ;                                      ; 7cc0317d99a61252a799011f17df08cb ;
; common/cm_sketch_sorted_cam/afu_banking/src/query_ctrl.sv                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/query_ctrl.sv                                                                                                  ;                                      ; 225cb2a9a05c9322db094a8b63c6e9c0 ;
; common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv                                                                                        ;                                      ; a848ad0a5748b6168dd30af464fe20e4 ;
; common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv                                                                                             ;                                      ; 04a09d81b1d9e0ed7db79055987f61b4 ;
; common/cm_sketch_sorted_cam/afu_banking/src/m5_ctrl.sv                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/m5_ctrl.sv                                                                                                     ;                                      ; a9cbf907b7b28aadc152c4b032b0a05f ;
; common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv                                                                                             ;                                      ; 2acffdb34ea2fa275ec8796d467506e3 ;
; common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker.sv                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker.sv                                                                                                 ;                                      ; afd6f8e449406cf6aa29d012e1d23978 ;
; common/cm_sketch_sorted_cam/afu_banking/src/hash_computation.sv                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hash_computation.sv                                                                                            ;                                      ; 78a36d44ecbb5e450e5fb31a25ea73d4 ;
; common/cm_sketch_sorted_cam/afu_banking/src/cm_sketch.sv                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/cm_sketch.sv                                                                                                   ;                                      ; 5a2c03ff2c001d0b82463a380fdc0c7e ;
; common/cm_sketch_sorted_cam/afu_banking/src/cam.sv                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/cam.sv                                                                                                         ;                                      ; 7eaee2c8e2698fffe8f5e316249d0411 ;
; common/cm_sketch_sorted_cam/afu_banking/src/axis_data_fifo.sv                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/axis_data_fifo.sv                                                                                              ;                                      ; 22b3a93e720d5d6ca553d04b74c8fc70 ;
; common/afu/afu_banking_top.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/afu/afu_banking_top.sv                                                                                                                              ;                                      ; a49cbba7ae3b8bc0493ec015d3d2455c ;
; common/ex_default_csr/h_cache_buffer.sv                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/ex_default_csr/h_cache_buffer.sv                                                                                                                    ;                                      ; 1987ef94d108b4600e3a062890f04ae2 ;
; common/cdc/stretcher.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc/stretcher.sv                                                                                                                                    ;                                      ; de586f3df0f38694ea1a29cfead31570 ;
; common/cdc/bus_synchronizer.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc/bus_synchronizer.sv                                                                                                                             ;                                      ; e395c3dc89017a42af288ead1e7001ea ;
; common/ex_default_csr/h_pfn_buffer.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/ex_default_csr/h_pfn_buffer.sv                                                                                                                      ;                                      ; b11e1ae2c0ce80c1c9aeda8d5c966362 ;
; common/page_hotness/ip/fifo/fifo_w32_d256.ip                                                                                                                                       ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/page_hotness/ip/fifo/fifo_w32_d256.ip                                                                                                               ;                                      ; 97077101daf4391270e7057a50380dfa ;
; common/page_hotness/ip/fifo/fifo_w32_d256/fifo_1923/synth/fifo_w32_d256_fifo_1923_rmok3kq.v                                                                                        ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/page_hotness/ip/fifo/fifo_w32_d256/fifo_1923/synth/fifo_w32_d256_fifo_1923_rmok3kq.v                                                                ; fifo_1923                            ; 739dbf4dc5173f803f0c072829915804 ;
; common/page_hotness/ip/fifo/fifo_w32_d256/synth/fifo_w32_d256.v                                                                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/page_hotness/ip/fifo/fifo_w32_d256/synth/fifo_w32_d256.v                                                                                            ; fifo_w32_d256                        ; 418e3e8fa1679520a7afb6b8637fbfe2 ;
; common/mc_top/mc_channel_adapter.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_channel_adapter.sv                                                                                                                        ;                                      ; b0133c63d5188c85cf3c13ccad293622 ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                   ;                                      ; 1e34fbf73e95505c884aee6e1af7740f ;
; common/mc_top/mc_rmw_shim.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_rmw_shim.sv                                                                                                                               ;                                      ; fe839e3d75a64d15622f9bb46e821e51 ;
; common/mc_top/mc_ecc.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_ecc.sv                                                                                                                                    ;                                      ; 2116158483b7764103033cbb7d5a1093 ;
; common/mc_top/mc_emif.sv                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_emif.sv                                                                                                                                   ;                                      ; 6a1d638ef1b26a9e185a36116587d459 ;
; common/mc_top/mc_devmem_top.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_devmem_top.sv                                                                                                                             ;                                      ; 1093697856a54578c072570eb9d83451 ;
; common/cdc_fifos/fifo_12b_128w_show_ahead.ip                                                                                                                                       ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_12b_128w_show_ahead.ip                                                                                                               ;                                      ; 3e020f039321f26c6df8d9b12a79e694 ;
; common/cdc_fifos/fifo_12b_128w_show_ahead/fifo_1923/synth/fifo_12b_128w_show_ahead_fifo_1923_tp2xvja.v                                                                             ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_12b_128w_show_ahead/fifo_1923/synth/fifo_12b_128w_show_ahead_fifo_1923_tp2xvja.v                                                     ; fifo_1923                            ; 53ae2f06883425d416d584ba1fee685e ;
; common/cdc_fifos/fifo_12b_128w_show_ahead/synth/fifo_12b_128w_show_ahead.v                                                                                                         ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_12b_128w_show_ahead/synth/fifo_12b_128w_show_ahead.v                                                                                 ; fifo_12b_128w_show_ahead             ; 05716fc08e4635487f7c9ddade78b3a1 ;
; common/mc_top/axi2avmm_bridge.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv                                                                                                                           ;                                      ; f9c046ccb8021f7d151498c73b6b077b ;
; common/mc_top/mc_top.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_top.sv                                                                                                                                    ;                                      ; c28dc3966e1b2e15e21bb122a95e885c ;
; common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                         ;                                      ; 92308afbde58c5e74735177fec240239 ;
; common/ex_default_csr/ex_default_csr_top.sv                                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/ex_default_csr/ex_default_csr_top.sv                                                                                                                ;                                      ; fab47ffee761f437710ee0e3ef7b4442 ;
; common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip                                                                                                                                        ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip                                                                                                                ;                                      ; 3ac611d9a9ac8c0e6f5ee23dd1ad657e ;
; common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1923/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1923_y3aowuq.v                                                                               ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1923/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1923_y3aowuq.v                                                       ; fifo_1923                            ; 164e0a760d5bb142e25583594a56f4f1 ;
; common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/synth/cfg_to_iosf_fifo_vcd_ED.v                                                                                                           ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/synth/cfg_to_iosf_fifo_vcd_ED.v                                                                                   ; cfg_to_iosf_fifo_vcd_ED              ; 6a6852e57a4633a34d5062b68008f36b ;
; common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip                                                                                                                                        ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip                                                                                                                ;                                      ; 29289b8861161804769ec450207f8434 ;
; common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1923/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1923_mrpm5pa.v                                                                               ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1923/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1923_mrpm5pa.v                                                       ; fifo_1923                            ; 13f3b3923deabc7383dc138b4fedee70 ;
; common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/synth/iosf_to_cfg_fifo_vcd_ED.v                                                                                                           ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/synth/iosf_to_cfg_fifo_vcd_ED.v                                                                                   ; iosf_to_cfg_fifo_vcd_ED              ; 807155371c0d569543d29371a2e16cb3 ;
; common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                 ;                                      ; 5bcfefb6ff03f11ea95978e63289f16d ;
; common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                ;                                      ; 95f126e0d8e1c5bd5cb556114225ea53 ;
; common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                     ;                                      ; 845263112d461334159539e44076f36f ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                         ;                                      ; cf9b0088dec0d1f1b576e7c6450397e0 ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                                                  ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                          ;                                      ; 54b8c3e0706292b5ae789eb4a4501b78 ;
; common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                         ;                                      ; eaf130362921e3eb4c7ef1c2ef34bd11 ;
; common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                           ;                                      ; a6be77dcfda3730a8d75a7fb0881d446 ;
; common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                      ;                                      ; a4904e7226989897ec27e93437808ea5 ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                           ;                                      ; 6a1750db03a870ef81cabe9071202a2f ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                           ;                                      ; 9353c1425fc7ca4bce829d3f2979d6ae ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                ;                                      ; 8349c7878d0222b100c1a37e4a3f1f23 ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                ;                                      ; 160312d3e29befb1a0c347f19c57cd20 ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                            ;                                      ; 7ba844aaac19030631244e755d920822 ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                       ;                                      ; eaa12a2f0e38d18c6546915d44c2792a ;
; common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                               ;                                      ; 08f294a615200353a2a80c6a47d5808f ;
; common/cxl_pio/pcie_ed_MEM0.v                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_MEM0.v                                                                                                                              ;                                      ; fc45015d865c780d378fb476fcd6c09b ;
; common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                    ;                                      ; cbdb7198e9cda9b156cdc4781cb41e3d ;
; common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                     ;                                      ; 28f2d75eb16f3108fce53f936e837f6f ;
; common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                              ;                                      ; 19727b362600587c1c951dfb16b03314 ;
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                        ;                                      ; 10b94a7b3156289b9b1d03fc853ffa30 ;
; common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                              ;                                      ; b67d672980accc16dd9822903469ed28 ;
; common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                              ;                                      ; a35581b77cf993de10931a1e04932c53 ;
; common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                    ;                                      ; b1512c3a346520467610ea59edee4330 ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                  ;                                      ; 41b9edeaf49d13b9544ff36b0e02bc5c ;
; common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                     ;                                      ; fdf90bf10fa80170c1620431c297e7b5 ;
; common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                               ;                                      ; 157e3ebe162206878e46b9b49adb02e0 ;
; common/cxl_pio/intel_cxl_pio.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio.sv                                                                                                                            ;                                      ; b21ffaaa40d124c8f2fbc539b6cf177c ;
; common/cxl_pio/intel_cxl_aer.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_aer.sv                                                                                                                            ;                                      ; 94b8c578e0faf73a6b3d914a0aa5dfb0 ;
; common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                               ;                                      ; 6720a28c87b17d5697bba6c872bd483b ;
; common/cxl_pio/intel_cxl_default_config.sv                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_default_config.sv                                                                                                                 ;                                      ; 2d21d32a65865fbaf6336abafa6f03fb ;
; common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                     ;                                      ; 567f21df7f6467efe85cb51d913a88a7 ;
; common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                  ;                                      ; c0955abdf9470e0eb22e0973b7933458 ;
; common/cxl_pio/pcie_ed_pio0.v                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed_pio0.v                                                                                                                              ;                                      ; be24e832dd5a665774f13d8ae8966e3d ;
; common/cxl_pio/pcie_ed.v                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/pcie_ed.v                                                                                                                                   ;                                      ; 86b2bf5af4ae7e6fae430c3a07cabfb5 ;
; common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                     ;                                      ; d02e3f14327a4ee57bd38fd7f85b5aa6 ;
; common/cxl_pio/intel_cxl_tx_crdt_intf.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_tx_crdt_intf.sv                                                                                                                   ;                                      ; 56d19d85e5a5c33a5bb1dd3db142c00d ;
; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                  ;                                      ; 82367691d132b6efc15556b28d6bb31f ;
; common/avst4to1_rx/avst4to1_ss_fifo_vcd.v                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_fifo_vcd.v                                                                                                                  ;                                      ; 6ec6f9fff4d9c72e437c89ac5c12294f ;
; common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv                                                                                                            ;                                      ; aa53e04ae06516bc3c0c91428e01b383 ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv                                                                                                             ;                                      ; 814ac195d4f263b4d21531189d1091c5 ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv                                                                                                               ;                                      ; b18d8b4abe30323d494f9833eb98fb32 ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_type.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_type.sv                                                                                                              ;                                      ; 252fe65c4108dca1e804a11247489b80 ;
; common/avst4to1_rx/avst4to1_ss_rx_data_fifos.sv                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_data_fifos.sv                                                                                                            ;                                      ; 6a205d0cdfeba88db3a082229e2c78c6 ;
; common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv                                                                                                        ;                                      ; 9f04c68d9ed63b21fe0fd46648178a41 ;
; common/avst4to1_rx/avst4to1_ss_tlp_hdr_decode.sv                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_tlp_hdr_decode.sv                                                                                                           ;                                      ; 55c7bb8c84ba1bf1d2f5e3f5a07648d8 ;
; common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv                                                                                                             ;                                      ; 41e07f50bd76886c57edded3a282ab6f ;
; common/avst4to1_rx/ed_define.svh.iv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv                                                                                                                        ;                                      ; 6145c721e9a332b6175e933a1ef0dfd1 ;
; common/axi_to_avst/axi_avst_if_pkg.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/axi_to_avst/axi_avst_if_pkg.sv                                                                                                                      ;                                      ; e5b2fe7d0485a391aa4765214114c5a5 ;
; common/axi_to_avst/axi_to_avst_bridge.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/axi_to_avst/axi_to_avst_bridge.sv                                                                                                                   ;                                      ; 10827e7eeb7f7be9003c195fb6f99206 ;
; common/axi_to_avst/intel_cxl_afu_cache_io_demux.sv                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/axi_to_avst/intel_cxl_afu_cache_io_demux.sv                                                                                                         ;                                      ; 362538b611f60e48c9691c5c451bf037 ;
; common/axi_to_avst/intel_cxl_afu_pio_mux.sv                                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/axi_to_avst/intel_cxl_afu_pio_mux.sv                                                                                                                ;                                      ; 238dd4ff3f5e9aa1bb18330f8da3dd51 ;
; common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv                                                                                                               ;                                      ; 5aee6dca5ce368db7b5ad0660ce6ba0e ;
; common/cafu_csr0/cafu_csr0_reg_macros.vh.iv                                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_reg_macros.vh.iv                                                                                                                ;                                      ; 7e832e0f7fd4e8f8ef7b01ed908ba2cf ;
; common/cafu_csr0/ccv_afu_reg_macros.vh.iv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ccv_afu_reg_macros.vh.iv                                                                                                                  ;                                      ; 9d185531f4ef6f62284a42e0332f0fa7 ;
; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                     ;                                      ; 3c7b751335d06fdec50db9c70b140606 ;
; common/cust_afu/cust_afu_wrapper.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cust_afu/cust_afu_wrapper.sv                                                                                                                        ;                                      ; f0269459bc3400ab46815dd5947025e6 ;
; common/prefetch/prefetch_read_write.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/prefetch/prefetch_read_write.sv                                                                                                                     ;                                      ; 1a62d4c2f0f5a0ca27fb89f6e3526457 ;
; common/cafu_csr0/tmp_cafu_csr0_cfg_pkg.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/tmp_cafu_csr0_cfg_pkg.sv                                                                                                                  ;                                      ; c6bf1957c2e7f9ce71c875242d8573fa ;
; common/cafu_csr0/cafu_csr0_cfg_pkg.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv                                                                                                                      ;                                      ; 15f8077cf00be97ef74762df29cc6f44 ;
; common/cafu_csr0/cafu_csr0_cfg.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv                                                                                                                          ;                                      ; 02d2c82b5d24574c56341d951b260407 ;
; common/cafu_csr0/cafu_mem_target_pkg.sv                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_mem_target_pkg.sv                                                                                                                    ;                                      ; da156f7c43bf85543a04f9a298728885 ;
; common/cafu_csr0/ccv_afu_pkg.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ccv_afu_pkg.sv                                                                                                                            ;                                      ; 36cf1307056e822f6675d1575f329716 ;
; common/cafu_csr0/ccv_afu_alg1a_pkg.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ccv_afu_alg1a_pkg.sv                                                                                                                      ;                                      ; 5e834eb281b9ad43000a607dbdd16875 ;
; common/cafu_csr0/cafu_ram_1r1w.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w.sv                                                                                                                          ;                                      ; ba2373d4bc80c763fd8c331195934a76 ;
; common/cafu_csr0/cafu_ram_1r1w_be.sv                                                                                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w_be.sv                                                                                                                       ;                                      ; f8ca284ffdfaf7ba7769ff09e2d005ae ;
; common/cafu_csr0/ccv_afu_cdc_fifo_vcd.v                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ccv_afu_cdc_fifo_vcd.v                                                                                                                    ;                                      ; 9a659b91da24ea1accd108fd7511421e ;
; common/cafu_csr0/fifo_sync_1.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv                                                                                                                            ;                                      ; ceb903d1d58d4772d8a59513ef72f855 ;
; common/cafu_csr0/pattern_expand_by_byte_mask.sv                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/pattern_expand_by_byte_mask.sv                                                                                                            ;                                      ; 28a909b543b4b16b90a4ad9e63c54fef ;
; common/cafu_csr0/pattern_expand_by_byte_mask_ver2.sv                                                                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/pattern_expand_by_byte_mask_ver2.sv                                                                                                       ;                                      ; 4b27b85a35881c2ff7ab557b54ee5a28 ;
; common/cafu_csr0/pattern_reduce_by_pattern_size.sv                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/pattern_reduce_by_pattern_size.sv                                                                                                         ;                                      ; 62047578bae59ca307f2eb41fff10875 ;
; common/cafu_csr0/verify_sc_compare.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/verify_sc_compare.sv                                                                                                                      ;                                      ; 2f781c719ba23418e07623eae3e7ad9b ;
; common/cafu_csr0/verify_sc_extract_error_pattern.sv                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/verify_sc_extract_error_pattern.sv                                                                                                        ;                                      ; 00de223119174bf602509f7e39be8454 ;
; common/cafu_csr0/verify_sc_index_byte_offset.sv                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/verify_sc_index_byte_offset.sv                                                                                                            ;                                      ; 1c7738844e50f5ef4fd02c7c3974c31b ;
; common/cafu_csr0/alg_1a_calc_error_address.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_calc_error_address.sv                                                                                                              ;                                      ; debeee428053eef03b1fa12b974fca26 ;
; common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv                                                                                                           ;                                      ; 1fe6cd44aa6c94c629884f7cacfd9164 ;
; common/cafu_csr0/alg_1a_execute_write.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write.sv                                                                                                                   ;                                      ; dede5e7117280b2d036a687ed611fdcf ;
; common/cafu_csr0/alg_1a_execute_response_count.sv                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_response_count.sv                                                                                                          ;                                      ; 3d9ff7dc0d0dcf93ac8aa3a9c49896c2 ;
; common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv                                                                                                          ;                                      ; 92b343c98702bd802236313fd27c1713 ;
; common/cafu_csr0/alg_1a_verify_sc_read.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read.sv                                                                                                                  ;                                      ; 82f01a59b0168116d662a521910c3d68 ;
; common/cafu_csr0/alg_1a_verify_sc_response.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_response.sv                                                                                                              ;                                      ; f03a80971954cbed8827d20979ae8f7d ;
; common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv                                                                                                           ;                                      ; 4d25ac4475bbc3a8e00400566018b91a ;
; common/cafu_csr0/alg_1a_top.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top.sv                                                                                                                             ;                                      ; 756acfb315180512b37e425a319e53a9 ;
; common/cafu_csr0/mwae_afu_status_regs.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv                                                                                                                   ;                                      ; 0d1fcd8e2eaa3594a0ee223a13514a03 ;
; common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv                                                                                                         ;                                      ; 47b0474875f3753e5591340fa9e5a148 ;
; common/cafu_csr0/mwae_config_check.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_check.sv                                                                                                                      ;                                      ; f3c6d2d15fc62f773406b486f8de40a8 ;
; common/cafu_csr0/mwae_debug_logs.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv                                                                                                                        ;                                      ; d9c02b312e930e6bc35cf4fc524d6248 ;
; common/cafu_csr0/mwae_error_injection_regs.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv                                                                                                              ;                                      ; 710502591e33e6cf6b70ea379496ccd6 ;
; common/cafu_csr0/mwae_poison_injection.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv                                                                                                                  ;                                      ; 44d1f56062a1b84fe4373ab983bf1c9a ;
; common/cafu_csr0/mwae_top_level_fsm.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv                                                                                                                     ;                                      ; d193ab6ffe5914b26c3cdae4a411c9d2 ;
; common/cafu_csr0/mwae_top.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv                                                                                                                               ;                                      ; c9f6955eab69fe10c6f233d2f1c82438 ;
; common/cafu_csr0/cafu_csr_doe.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr_doe.sv                                                                                                                           ;                                      ; 0c69037fdae41e153109add416369d60 ;
; common/cafu_csr0/cafu_mem_target.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv                                                                                                                        ;                                      ; d88f9109145ad9f2c76a02cd370694db ;
; common/cafu_csr0/cafu_devreg_mailbox_elog.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv                                                                                                               ;                                      ; 5cb413986eff65c7b8f09ca8c9b0d638 ;
; common/cafu_csr0/cafu_devreg_mailbox.sv                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv                                                                                                                    ;                                      ; 061d34423435beaba4db53dc676189f2 ;
; common/cafu_csr0/cafu_reg_router.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_reg_router.sv                                                                                                                        ;                                      ; 9ae30072592922c984a2ba2814ea364e ;
; common/cafu_csr0/ccv_afu_csr_avmm_slave.sv                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ccv_afu_csr_avmm_slave.sv                                                                                                                 ;                                      ; cf8645b52c1ff6db5f3d6d9f31b74112 ;
; common/cafu_csr0/ccv_afu_cdc_fifo.sv                                                                                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ccv_afu_cdc_fifo.sv                                                                                                                       ;                                      ; 92502b1dc8d851d7496a964be53aa5e5 ;
; common/cafu_csr0/cafu_csr0_wrapper.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv                                                                                                                      ;                                      ; 802a0d3c3f87231b4c5e884536fc3ab6 ;
; common/cafu_csr0/cafu_csr0_iosf_wrapper.sv                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_iosf_wrapper.sv                                                                                                                 ;                                      ; 5d999f1cbff00eaec8b55ae44d66f0ef ;
; common/cafu_csr0/cafu_csr0_avmm_wrapper.sv                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_avmm_wrapper.sv                                                                                                                 ;                                      ; a9c26bf7e9b83f0ae27578894d656d5c ;
; common/afu/afu_csr_avmm_slave.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/afu/afu_csr_avmm_slave.sv                                                                                                                           ;                                      ; 8db16d076e55c9b509b26bb58cb42701 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                                             ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                     ;                                      ; 2b6c3d23a316310251f7d701966f0db0 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1912/synth/altecc_enc_latency0_altecc_1912_ak2p7yq.v                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1912/synth/altecc_enc_latency0_altecc_1912_ak2p7yq.v                                            ; altecc_1912                          ; 03dd73c8faeaa166e74092f4b6891ccd ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                            ; altecc_enc_latency0                  ; d0845d449c1ddb5f857d351da489f5e8 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                                             ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                     ;                                      ; 8d994e678daec09a97e37f90cd140c94 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1912/synth/altecc_dec_latency1_altecc_1912_o44n2fq.v                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1912/synth/altecc_dec_latency1_altecc_1912_o44n2fq.v                                            ; altecc_1912                          ; a9354475f8cef47be3876355e1c1292a ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                            ; altecc_dec_latency1                  ; 8323be933e5dfbf3c5ed7d652e83927f ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                                             ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                     ;                                      ; ca885d57dc54a5068b749575abda299d ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1912/synth/altecc_dec_latency2_altecc_1912_dp5dtly.v                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1912/synth/altecc_dec_latency2_altecc_1912_dp5dtly.v                                            ; altecc_1912                          ; b0449c55453879ebe555057dad7e276d ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                                                    ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                            ; altecc_dec_latency2                  ; cfd43ed810122c84de44f792f0dac60c ;
; common/mc_top/emif_ip/emif_cal_one_ch.ip                                                                                                                                           ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch.ip                                                                                                                   ;                                      ; e28b21fe1a8cce1e525babbad362e52c ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/altera_emif_cal_iossm.sv                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/altera_emif_cal_iossm.sv                                                             ; altera_emif_cal_iossm_272            ; ed37af59b5fbb80b339f77762cbe51ca ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/altera_emif_f2c_gearbox.sv                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/altera_emif_f2c_gearbox.sv                                                           ; altera_emif_cal_iossm_272            ; 8143feda3dd67bc3c5c2fc09012003d0 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_code.hex                                                   ; User-Specified Hexadecimal (Intel-Format) File   ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_code.hex                           ; altera_emif_cal_iossm_272            ; 202378942429237a7667b3c7627497bc ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_sim_global_param_tbl.hex                                   ; User-Specified Hexadecimal (Intel-Format) File   ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_sim_global_param_tbl.hex           ; altera_emif_cal_iossm_272            ; 38b5de2ee95980f2f45eaf89ab45c840 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_sim_global_param_tbl.txt                                   ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_sim_global_param_tbl.txt           ; altera_emif_cal_iossm_272            ; 1f89c8a358b571e013c69e02c8b73c9f ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_synth_global_param_tbl.hex                                 ; User-Specified Hexadecimal (Intel-Format) File   ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_synth_global_param_tbl.hex         ; altera_emif_cal_iossm_272            ; 84977cc44cfe1f4474b10d7d596116e2 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_synth_global_param_tbl.txt                                 ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_synth_global_param_tbl.txt         ; altera_emif_cal_iossm_272            ; 0778d84ea001b0e2fdd63e856672c04e ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_arch.sv                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji_arch.sv                            ; altera_emif_cal_iossm_272            ; 2362b7eed224f0d2730ca66278f76439 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji.sv                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_272/synth/emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji.sv                                 ; altera_emif_cal_iossm_272            ; 922c17377d6e38cbec08d4b276fa9700 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_272/synth/emif_cal_one_ch_altera_emif_cal_272_iztohny.v                                                                      ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_272/synth/emif_cal_one_ch_altera_emif_cal_272_iztohny.v                                              ; altera_emif_cal_272                  ; e0904e786c5671df9a5e00fb3c0bddb7 ;
; common/mc_top/emif_ip/emif_cal_one_ch/synth/emif_cal_one_ch.v                                                                                                                      ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/synth/emif_cal_one_ch.v                                                                                              ; emif_cal_one_ch                      ; 1d691d415d91741e0eb7d490c9b69289 ;
; common/mc_top/emif_ip/emif.ip                                                                                                                                                      ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif.ip                                                                                                                              ;                                      ; 6b949d05a2d2f7d2bd988a7c917e7bb6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_top.sv                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_top.sv                                                       ; altera_emif_arch_fm_191              ; 5f507611bd75e10dc139629035a693ba ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca.sv                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca.sv                                                           ; altera_emif_arch_fm_191              ; c1a5abfdea8802fef21b9a18ba5973d2 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                       ; altera_emif_arch_fm_191              ; c07315088733c38848fd65dd9ef17dd3 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                       ; altera_emif_arch_fm_191              ; 9988d21c70bdd4c86cd511b5972bb429 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                ; altera_emif_arch_fm_191              ; 52be649131af26e08d1cc849e4b4f16f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                              ; altera_emif_arch_fm_191              ; f67031fd3e8bba8f12f6e08c8d119a4b ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                              ; altera_emif_arch_fm_191              ; 125fb1cca545a4a77eb46f7078f7c162 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                              ; altera_emif_arch_fm_191              ; 59b0e3ed7807c332635b526cddef5c9b ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                              ; altera_emif_arch_fm_191              ; d9c949d6e2dae4f47d1ca1fed2a8f682 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                              ; altera_emif_arch_fm_191              ; 515283e99beed803a95243486bcce44c ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                ; altera_emif_arch_fm_191              ; d4ed44f16a6f19e1e9ed3e55d5b07faf ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                ; altera_emif_arch_fm_191              ; 81aaedaf15f8808c0459c51bdfad8fad ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                 ; altera_emif_arch_fm_191              ; 478f28cdc50ea6509e47b07d7112be51 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                ; altera_emif_arch_fm_191              ; 220436e5175a1bf67795d4fe48e6bf83 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                        ; altera_emif_arch_fm_191              ; f7d53ca31b83cdcc4697dca4842933c7 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                               ; altera_emif_arch_fm_191              ; 5dda53de711ca1e60626b649d5d60a6b ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                             ; altera_emif_arch_fm_191              ; 482160524a971ccac311d5d9c98b9cbb ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                        ; altera_emif_arch_fm_191              ; 1996e45174aef87cf5d6ede4e1fcdb0d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                             ; altera_emif_arch_fm_191              ; 9cfc29ddd845a550f954f96e4fce984b ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                              ; altera_emif_arch_fm_191              ; aa037df72cac4bfc4da8c09a8fceffca ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                ; altera_emif_arch_fm_191              ; 86ff6d31be6b9d9b506c514b22481755 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                              ; altera_emif_arch_fm_191              ; 3254dcb4d33b5d5e6db71accf75c4d56 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                           ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                   ; altera_emif_arch_fm_191              ; 8b759ae8db0211f6cc97fb6c32d6fd8d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                              ; altera_emif_arch_fm_191              ; 99dc8a8a857b9e0113aafbf55e6bd6f9 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                 ; altera_emif_arch_fm_191              ; 61c08e2c9fdabe1924ca322e8ab11e8f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                            ; altera_emif_arch_fm_191              ; 39b9d118e88db9f95a535aec30561529 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                 ; altera_emif_arch_fm_191              ; ca8bfca9be50ac040d737d1b5be97113 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                            ; altera_emif_arch_fm_191              ; 31ba2d5af5e9192cc77798f083c73667 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                 ; altera_emif_arch_fm_191              ; 5a5eb479c539ea0e2215ba917393cf84 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                            ; altera_emif_arch_fm_191              ; d830cf69dc3e6dc2d1c45c51adae3d26 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                     ; altera_emif_arch_fm_191              ; ff67ee55667f4dd8fe9400e71ffda6a9 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                     ; altera_emif_arch_fm_191              ; 234fb73d7defc9773f0f292da79184b6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                       ; altera_emif_arch_fm_191              ; e8dc2a1b6f641f83cae262d380fc86b9 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                           ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                   ; altera_emif_arch_fm_191              ; 0d83c74bc51a1d9bced90a682a68f950 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_ip_parameters.dat                                                                    ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_ip_parameters.dat                                            ; altera_emif_arch_fm_191              ; 046fa373bd1696063826492c9afd33f2 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_spice_files.zip                                                                      ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_spice_files.zip                                              ; altera_emif_arch_fm_191              ; ba36f54f4e7d606c412901f3a04d9295 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_seq_params_synth.hex                                                                 ; User-Specified Hexadecimal (Intel-Format) File   ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_seq_params_synth.hex                                         ; altera_emif_arch_fm_191              ; 6c33491c57d31e1024a4674e17b3b7fd ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_seq_params_synth.txt                                                                 ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_seq_params_synth.txt                                         ; altera_emif_arch_fm_191              ; ba270ef554d32fd25e466215389fc8e5 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_seq_params_sim.txt                                                                   ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_seq_params_sim.txt                                           ; altera_emif_arch_fm_191              ; 08f816fa151a4ef0533c84560def1d24 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_readme.txt                                                                           ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca_readme.txt                                                   ; altera_emif_arch_fm_191              ; 75a0c91bced2e4ae1037f749e575362b ;
; common/mc_top/emif_ip/emif/altera_emif_fm_272/synth/emif_altera_emif_fm_272_dlxuzwy.v                                                                                              ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_fm_272/synth/emif_altera_emif_fm_272_dlxuzwy.v                                                                      ; altera_emif_fm_272                   ; 631807c22edbe802144761f4b61e289d ;
; common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                                            ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                    ; emif                                 ; b8c33e81e4c2bd302fec9bab974d74c0 ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                                                ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                        ;                                      ; 971bec17ce65cd960efe86c7ed62670a ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1923/synth/rspfifo_fifo_1923_h3bzh4a.v                                                                                       ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1923/synth/rspfifo_fifo_1923_h3bzh4a.v                                                               ; fifo_1923                            ; 1c812fa5528eb2f28ce7f6db91a8a37f ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                                                   ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                           ; rspfifo                              ; 206bb41ed835a4824af8cd8cc92e758e ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                                                ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                        ;                                      ; f1d4b9d77a23fe43856f1472d29fc6ef ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1923/synth/reqfifo_fifo_1923_jlcypci.v                                                                                       ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1923/synth/reqfifo_fifo_1923_jlcypci.v                                                               ; fifo_1923                            ; 2b9dc0c38755f6d90a3599035f144cdd ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                                                   ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                           ; reqfifo                              ; 52810fd854567d80f8306754eb5a72b3 ;
; common/intel_reset_release/intel_reset_release.ip                                                                                                                                  ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/intel_reset_release/intel_reset_release.ip                                                                                                          ;                                      ; 10588fe72bd46cddde3af12f96f4160f ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1945/synth/altera_s10_user_rst_clkgate.sv                                                               ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1945/synth/altera_s10_user_rst_clkgate.sv                                       ; altera_s10_user_rst_clkgate_1945     ; 284cd7d211bef50734dd805c3bfbeb6d ;
; common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                                         ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                 ; intel_reset_release                  ; 2d56c054cb72dc2ef73057eccf28352a ;
; ../intel_rtile_cxl_top_cxltyp2_ed.ip                                                                                                                                               ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed.ip                                                                                                                                               ;                                      ; 97cc9f722322a0ee595de4af7dcdfd4f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/rnr_cxl_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/rnr_cxl_pkg.sv                                                                                                     ; intel_rtile_cxl_ast_100              ; 94a0f1c3aeacde93d06f62300f8f0aae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/z1578a_mdx1.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/z1578a_mdx1.sv                                                                                                     ; intel_rtile_cxl_ast_100              ; c7549d17d54d30817f438b75acea5d06 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/maib_and_rnr.dv.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/maib_and_rnr.dv.sv                                                                                                 ; intel_rtile_cxl_ast_100              ; b9f66803482f927b894e6dc96ebd306f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                       ; intel_rtile_cxl_ast_100              ; e0a0db2edca289793457dca224a8eff7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                        ; intel_rtile_cxl_ast_100              ; f387d4f1cada6ada74e05f3684e48cae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                        ; intel_rtile_cxl_ast_100              ; 2f960e3a1b372604b9f7154b5d202bda ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                             ; intel_rtile_cxl_ast_100              ; 4d72ddac33da3a6ddd0d06f7f025ceef ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                             ; intel_rtile_cxl_ast_100              ; e2a5a8042dd9a9235a3c4a3a15d9a445 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                ; intel_rtile_cxl_ast_100              ; faf7ad4d620f59ff213ac8dde98514ce ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                             ; intel_rtile_cxl_ast_100              ; 78027a6a59b2828656f7480096ffd8df ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                     ; intel_rtile_cxl_ast_100              ; 3058594b1b227023f2294ce929381a6a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                   ; intel_rtile_cxl_ast_100              ; 0b3e4752291dacca08541e9498e2daa8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                              ; intel_rtile_cxl_ast_100              ; 1534b978dccf8609be4414b5593df01f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                 ; intel_rtile_cxl_ast_100              ; 1003e83226286911c49c79fdd1ece3b0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                      ; intel_rtile_cxl_ast_100              ; a3358e2e0d72fd71e2b49ec9000ef268 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                        ; intel_rtile_cxl_ast_100              ; ed0d8e7118bd667b45f550705cf5015f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                   ; intel_rtile_cxl_ast_100              ; 899cf78d4df6ff2c4a784a2044356955 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                         ; intel_rtile_cxl_ast_100              ; c48ca73e0e62bc915ee3eb3b170a90ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                            ; intel_rtile_cxl_ast_100              ; 950c5c5463ee0edab45b43f5917e91cf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                            ; intel_rtile_cxl_ast_100              ; 954839b6d248c2f1555a874bf7b00349 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                               ; intel_rtile_cxl_ast_100              ; 6b0e536a47a332a39ee91a8237b994d5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                       ; intel_rtile_cxl_ast_100              ; a3169e81cdd2cefda900563a09e530a4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                               ; intel_rtile_cxl_ast_100              ; ff9f900ee330876d22cceb771ad71fab ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                     ; intel_rtile_cxl_ast_100              ; 1de38ebf8ed31bb88648e287af987835 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                           ; intel_rtile_cxl_ast_100              ; a8a58f983b16e36c4cc340475ae17242 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                              ; intel_rtile_cxl_ast_100              ; bd330a2e115d721dc827d475d90a8541 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                           ; intel_rtile_cxl_ast_100              ; 8dfae96fe23b9ea32e0720b202f6fc5a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                 ; intel_rtile_cxl_ast_100              ; ab635e6d4d3869d98556d11cdf064c02 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                      ; intel_rtile_cxl_ast_100              ; 3f4dae7b8fa12ce1a976dce4bfb5b836 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                          ; intel_rtile_cxl_ast_100              ; b54d67bbda6f8f0befddb7ad7953b062 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                  ; intel_rtile_cxl_ast_100              ; 6ad2ecf0a8422ea13b16aa29be139c18 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                              ; intel_rtile_cxl_ast_100              ; 91f40d07dba35c1ba6f2cd1ff91897cd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                             ; intel_rtile_cxl_ast_100              ; c68266f345da9d4031a32fd1c8a994a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                            ; intel_rtile_cxl_ast_100              ; 2476c634e73c97e74e05c745d6fc0972 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                               ; intel_rtile_cxl_ast_100              ; 2218b4f8d376af15ade65cbd33828222 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                               ; intel_rtile_cxl_ast_100              ; 9af7f4f695eca5e14b2311ebfff48164 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                               ; intel_rtile_cxl_ast_100              ; f5276706edf678f1d741e568fbdb4516 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                               ; intel_rtile_cxl_ast_100              ; e6eb0add25e6bf0cc6dbbb80aa97e400 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                    ; intel_rtile_cxl_ast_100              ; 2143609bb47d25a28685df1d0be4cb1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                             ; intel_rtile_cxl_ast_100              ; f46c7c078aa19f9d8a67d3204d30faf4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                     ; intel_rtile_cxl_ast_100              ; ed6f364c3e5bbc744d77dc8421c3880a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                           ; intel_rtile_cxl_ast_100              ; f83194caadcda896ddfd88d3cd92b828 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                          ; intel_rtile_cxl_ast_100              ; 3b47c4497f3710f98dc7391c3612c22f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                       ; intel_rtile_cxl_ast_100              ; 0b32dbc43df45e757a3c7131a98aaab3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                       ; intel_rtile_cxl_ast_100              ; 3c6ba90d7834e5b372a0fb31ad6df6ee ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                   ; intel_rtile_cxl_ast_100              ; 5453889311730eca0bf9b9aca98a7837 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                 ; intel_rtile_cxl_ast_100              ; dd9f89eb9e05feabc09f33575d0397e1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                    ; intel_rtile_cxl_ast_100              ; bffed3f2eb8d4ccca3f19b427fcb9ce8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                          ; intel_rtile_cxl_ast_100              ; af7da0895d6694e71972c90eea364bc4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                  ; intel_rtile_cxl_ast_100              ; babf26870b5c346b4e7b69483088f6bc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                              ; intel_rtile_cxl_ast_100              ; b0cb465cf543cb8715ad5db0aa583ec2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                             ; intel_rtile_cxl_ast_100              ; b7351a5853f0e6cd8f867a522f45f7b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                 ; intel_rtile_cxl_ast_100              ; e02484161d734cf2af151e1e0629fcf8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                  ; intel_rtile_cxl_ast_100              ; 5e0fa43ef3a2827ebda8afb9735eb7e3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                               ; intel_rtile_cxl_ast_100              ; 02d661abfc07056b579c078b075b976c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                    ; intel_rtile_cxl_ast_100              ; 522eb845961fa5819e05e062aba34f9a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                ; intel_rtile_cxl_ast_100              ; 23f104362b3c94e52143aeacbdbf94ec ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                   ; intel_rtile_cxl_ast_100              ; 2e1ba2c3cca31064d7e1752b34ad7093 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                               ; intel_rtile_cxl_ast_100              ; 312bf109ae1e6632344a83cb560f2fe8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                             ; intel_rtile_cxl_ast_100              ; a4faf7ece690c08fcf5b05e1745c455f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                 ; intel_rtile_cxl_ast_100              ; eb0cf912fdd8a347004afd5e551e62f0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                             ; intel_rtile_cxl_ast_100              ; 1493e1e04ab90f8be32d93444e4ab78f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                      ; intel_rtile_cxl_ast_100              ; d2bda57744944859948f62097f59e5a9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 5ef049ac0b79e2b4a6a5f3fbc14d2da8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.mif                                                                                             ; intel_rtile_cxl_ast_100              ; f319574869ea0b6aad169671fea3bda8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 9da30a2dcbda236de6bbea92c9dac752 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 10bd5112dc03220ba7404fd44210e519 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 0348443bd6a9d4e544a06a7aa4401d7a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.mif                                                                                             ; intel_rtile_cxl_ast_100              ; c8ab61898531d42f9d693613d07af69e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 54a194218b8a7032cd9d8369d94de0a6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.mif                                                                                             ; User-Specified Memory Initialization File        ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 52fef9b317d2a327178e955eb9c84d89 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                        ; intel_rtile_cxl_ast_100              ; f550ec51c5d77898162c0e61f1040599 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv                                                                                      ; intel_rtile_cxl_ast_100              ; da321e2560a8021e727fc5759c588a7e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.sv                                                                                              ; intel_rtile_cxl_ast_100              ; c348092898371a1684c8c8d93f85a444 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 5ed66c7f0709c17d7789367de4f955d8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 07f7acc6c03f8a071be21a6f03b6a7ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 5941334582071cf2d5af72d65651bc7a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 934315bf13c7ce4e4dc14b29c02f471e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 0bdb275f984e7af6671f1acdd818d2d4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 5622aade00b1dfac83e2b949bb68d800 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 2aa98f9c8129e7cc3f1224ccca692146 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                     ; intel_rtile_cxl_ast_100              ; e0ab339e2424ae7cac188f4cb565220b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                     ; intel_rtile_cxl_ast_100              ; 588a163a5705942936e76adb4ea3e062 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                               ; intel_rtile_cxl_ast_100              ; 2cc4787b0a908ebf7ecc3f4c109f76c9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                              ; intel_rtile_cxl_ast_100              ; ed18cc26748280204bd36c1a8f169a2d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                   ; intel_rtile_cxl_ast_100              ; 14ef79c29d02eeb19fc75fb10556fb4d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                     ; intel_rtile_cxl_ast_100              ; 5ffa5edd6b6d3670fd3074a9175f464d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                      ; intel_rtile_cxl_ast_100              ; c43b268546647bc905c9586d8682ed8f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                    ; intel_rtile_cxl_ast_100              ; fb31d36447abce385a9eacfe0099913b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                   ; intel_rtile_cxl_ast_100              ; 092cc789774c17136685985100164a29 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                ; intel_rtile_cxl_ast_100              ; 5905e440a3c4eb1c6f5e8f72106e7c4e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                               ; intel_rtile_cxl_ast_100              ; ae85219e96168603e3ce99353eca798c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                  ; intel_rtile_cxl_ast_100              ; 1bceff967ad3ed8e8fc3dfa45ebba643 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                     ; intel_rtile_cxl_ast_100              ; f7adb52d5fc847a548ee4349298a9701 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                      ; intel_rtile_cxl_ast_100              ; 194d2d690ab24371c88381c012d9f8d6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                     ; intel_rtile_cxl_ast_100              ; 62f3b7a00c50b7c14810da6dfa6d5f15 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                     ; intel_rtile_cxl_ast_100              ; 3d1785cb154873ed65d00a6c50a39c08 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                  ; intel_rtile_cxl_ast_100              ; 8d20a9ded1b810d5ec48bf8c8706afeb ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                ; intel_rtile_cxl_ast_100              ; 1f7a6dad9f118fe57ebf6582d49a134c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                      ; intel_rtile_cxl_ast_100              ; 8aa25f5f0c13fe2399ff1f446d1020d9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                 ; intel_rtile_cxl_ast_100              ; a11fd5c5ffe81f72f6bd514bae51cef2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                  ; intel_rtile_cxl_ast_100              ; 2133798441c5e01291b736c089eaef47 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                 ; intel_rtile_cxl_ast_100              ; 279680ce26ff56221bdde157a7a260cd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                            ; intel_rtile_cxl_ast_100              ; befbe5321fc4e9916869687e18106afa ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                    ; intel_rtile_cxl_ast_100              ; 722c0176cb262c93134df0fe4a9ad440 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                  ; intel_rtile_cxl_ast_100              ; ea030916261e0f5aab25f8c1a22c939d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                    ; intel_rtile_cxl_ast_100              ; 9581efd5ddbcf196011e75b11d84d8f1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                 ; intel_rtile_cxl_ast_100              ; 429abc8439b2dbece359036be586510f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                         ; intel_rtile_cxl_ast_100              ; 904b1e6aa5deb9a2df013075c9cbba14 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                      ; intel_rtile_cxl_ast_100              ; 0fc9a66dcdf430d9eff0edc0e69414f3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                    ; intel_rtile_cxl_ast_100              ; 06c8482f1d36ede61aa3a118c1aa21c5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                    ; intel_rtile_cxl_ast_100              ; c5f0f840136829f6f59b1f88dfbab7a6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                        ; intel_rtile_cxl_ast_100              ; 765817b5afac083f2f62388f4806ae7a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                             ; intel_rtile_cxl_ast_100              ; c0f17a5e302414cb432e19181fe14592 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                           ; intel_rtile_cxl_ast_100              ; c7b97d6010f9ab4be78d7c05863dde66 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                            ; intel_rtile_cxl_ast_100              ; 9d64bbf77fe24d3760ce9f54e5520f98 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                             ; intel_rtile_cxl_ast_100              ; f709572a35d792ce420d871e7d856896 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                          ; intel_rtile_cxl_ast_100              ; 05ffd37f1498cc9156a20baf76d86788 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                          ; intel_rtile_cxl_ast_100              ; 39cc34cad016c0c47465a19d3d77a1d4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                       ; intel_rtile_cxl_ast_100              ; 2007328291a512907de1edfde39ae38f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                       ; intel_rtile_cxl_ast_100              ; 3c7e82dd790d4cc636d8dc77813764bc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                         ; intel_rtile_cxl_ast_100              ; 9fbb7e0077f94c3d2b13f387132c1066 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                  ; intel_rtile_cxl_ast_100              ; 2c202bbf77aa55a7ed6f7a8d05518471 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                        ; intel_rtile_cxl_ast_100              ; 8ae6280fc2eecd39b621232d6ba6b599 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                       ; intel_rtile_cxl_ast_100              ; bdb2d9560e3107fc1cc4310a39966e69 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                       ; intel_rtile_cxl_ast_100              ; 0df7db75484d2cadc488256526894a6f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                          ; intel_rtile_cxl_ast_100              ; c2bed46626a2441e59694351db029c38 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                             ; intel_rtile_cxl_ast_100              ; 45c5a96e1c0e874676ee0d39189c1183 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                     ; intel_rtile_cxl_ast_100              ; 7fdbf5ff63b687c6de9e2f21942e9662 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                          ; intel_rtile_cxl_ast_100              ; adda4e157ac7b8e2bef1fc2f68480737 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                             ; intel_rtile_cxl_ast_100              ; 6f1e82fc3a068713c84bbe663c9d9faa ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                               ; intel_rtile_cxl_ast_100              ; ec37c27e6810643521cdc767bbb1ee29 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                            ; intel_rtile_cxl_ast_100              ; a487acd69c8f78373bdfbf50352de0ae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                   ; intel_rtile_cxl_ast_100              ; 6e732d2e2a259d7cd1446b653f54f488 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                               ; intel_rtile_cxl_ast_100              ; b5bf3328eefe4bd5ec4a5de3ad70fbd3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_ast_100_5iee5yq.sv                                                  ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_ast_100_5iee5yq.sv                                                  ; intel_rtile_cxl_ast_100              ; 85244d984d1af2ae12d0d731088a7ec9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtile_cxl_ip.v                                                                                                     ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtile_cxl_ip.v                                                                                                     ; intel_rtile_cxl_top_150              ; f55b9110e18a50d41e3781dd0c97dc36 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_mm_bridge_2001/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v                                         ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_mm_bridge_2001/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v                                         ; altera_avalon_mm_bridge_2001         ; 191aeaadc5bb93215752c069818a045c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v                                                                   ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v                                                                   ; st_dc_fifo_1941                      ; 94ba6c5e4739aa9e45aebbbc977d43c0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                                                ; st_dc_fifo_1941                      ; c8af613029786806f2f04e1f07f50083 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                                                        ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                                                        ; st_dc_fifo_1941                      ; 195d375f8052d3c7d5c50bb45cfdc60b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                                                            ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                                                            ; st_dc_fifo_1941                      ; 5b4687792529b5affe600347320dd392 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v                                                                ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v                                                                ; mm_ccb_1921                          ; ac40147f123e01dc2b16880b9b4f9788 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v                                                                ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v                                                                ; mm_ccb_1921                          ; 5d5ce84d40f9c59f54ac86422e0701d3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v                                                                           ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v                                                                           ; mm_ccb_1921                          ; 750ecf07a416dba187c4c4b7982fe1af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_translator_191_g7h47bq.sv                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_translator_191_g7h47bq.sv                          ; altera_merlin_master_translator_191  ; f397493567e0095d1b6bfec106f90c3b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_translator_191_x56fcki.sv                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_translator_191_x56fcki.sv                            ; altera_merlin_slave_translator_191   ; 08e925b57379981a842a4f269801028a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                    ; altera_merlin_master_agent_191       ; 351a4687003c59d379bb2fc6fe046880 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                      ; altera_merlin_slave_agent_191        ; f7eebc698037d5f1f7f50781688351a2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                          ; altera_merlin_slave_agent_191        ; 4ad7f2721d771670c2edb4ac8c801bf6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v                                             ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v                                             ; altera_avalon_sc_fifo_1931           ; 6296d8a466a4229724fe992641bb5d9b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ev3gtfa.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ev3gtfa.sv                                              ; altera_merlin_router_1921            ; 4f818a487f356af2ba7503251899576f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iz4kmqa.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iz4kmqa.sv                                              ; altera_merlin_router_1921            ; 987357cb5df116f78b2772ff826493c5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iuteppq.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iuteppq.sv                                              ; altera_merlin_router_1921            ; 979af9a36ad73ee3038249957011238e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ahdw3sa.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ahdw3sa.sv                                              ; altera_merlin_router_1921            ; 0900e40df33110e61fb95b1dfa4260ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ga4uc2i.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ga4uc2i.sv                                              ; altera_merlin_router_1921            ; 5f8d9db5ccbf451d4721c29942aa4a4b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_wk3ga3a.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_wk3ga3a.sv                                              ; altera_merlin_router_1921            ; 6295362ffacc50005489cafbd05c7fe5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_tyusa4a.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_tyusa4a.sv                                              ; altera_merlin_router_1921            ; 0b4a4fc804d934dae68fbb1d4d63e6a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_yhoyeoq.sv                                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_yhoyeoq.sv                                              ; altera_merlin_router_1921            ; 2e9c2470154a0c5fe76fe1e3f8a6bbf9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v         ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v         ; altera_merlin_traffic_limiter_191    ; 5fd055eef092fcf23d148d6a8d42661c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                          ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                          ; altera_merlin_traffic_limiter_191    ; 82adecc1072e78b94b0fc48c2e2c4132 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                         ; altera_merlin_traffic_limiter_191    ; 06eb7362a6ab8323a93a3b39a49323c9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_191_kcba44q.sv                              ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_191_kcba44q.sv                              ; altera_merlin_traffic_limiter_191    ; 387f280ff6c43fc77ac8b625012cb754 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                        ; altera_avalon_st_pipeline_stage_1920 ; 11b4f6bedb1570489aa1af0bbf53b5f7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                      ; altera_avalon_st_pipeline_stage_1920 ; 06eb7362a6ab8323a93a3b39a49323c9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v ; altera_merlin_burst_adapter_1923     ; 40796c8464d3595a15491e9e6017ad1c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv                                ; altera_merlin_burst_adapter_1923     ; 5012fb21609dc0d75056eee897eb8980 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                                     ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                                     ; altera_merlin_burst_adapter_1923     ; de5177220dd02385254ce9e2dc4ff5f8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                       ; altera_merlin_burst_adapter_1923     ; dbc062fc7820666e7670d13aaa4c1ddf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                        ; altera_merlin_burst_adapter_1923     ; ad3c7d0854653f463e8a871851195196 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                            ; altera_merlin_burst_adapter_1923     ; 1deeaf796031a5fb59d410b9cb8d65b1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                            ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                            ; altera_merlin_burst_adapter_1923     ; 54cbe4df2c7b7ee6369cdc60f5974f55 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                         ; altera_merlin_burst_adapter_1923     ; 328ed42437706e277f1bfb80473b115a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                        ; altera_merlin_burst_adapter_1923     ; e583784dab0b9fccd4799a862c78617f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v ; altera_merlin_burst_adapter_1923     ; 6309fa3fe2e7e5866668f8292fb53263 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv                                ; altera_merlin_burst_adapter_1923     ; e5460eb917f59f3c84daf1e4461154ba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_idnjcja.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_idnjcja.sv                                ; altera_merlin_demultiplexer_1921     ; ec427cac33f0ec28aeead27281d166ee ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv                                ; altera_merlin_demultiplexer_1921     ; 48bc3cf425c5b17b465342919c197a1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_okzu56a.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_okzu56a.sv                                    ; altera_merlin_multiplexer_1921       ; aedb181d84e67830bddf3962229ba9a5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                                 ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                                 ; altera_merlin_multiplexer_1921       ; 011e4f887cae01deda8b8ba7acd23d61 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ows5xlq.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ows5xlq.sv                                    ; altera_merlin_multiplexer_1921       ; c1e595199c127655044a72fa06c777b9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv                                    ; altera_merlin_multiplexer_1921       ; 20f9d0f499a6274621dacd6ea9de450d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv                                    ; altera_merlin_multiplexer_1921       ; b6c25831b806933b3879bd82429b6668 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_kwikzwq.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_kwikzwq.sv                                    ; altera_merlin_multiplexer_1921       ; 7af321c1969aacd8ac057c560431a503 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv                                ; altera_merlin_demultiplexer_1921     ; b82974aa317aafd0217c33dd3365806c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv                                ; altera_merlin_demultiplexer_1921     ; 64840ecc98925d2b9df974b405480be0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_medrqry.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_medrqry.sv                                ; altera_merlin_demultiplexer_1921     ; cdc94e3589618e4694031847262f9ef2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_f6766by.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_f6766by.sv                                ; altera_merlin_demultiplexer_1921     ; 00ebb2631af28fefb98241e0b08b8e2a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv                                ; altera_merlin_demultiplexer_1921     ; 114d0d6474c5d2add61c1045e9d0df4f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_wkulxjq.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_wkulxjq.sv                                    ; altera_merlin_multiplexer_1921       ; a431146e720d82c6de924708a2400e9d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_thssqhi.sv                                    ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_thssqhi.sv                                    ; altera_merlin_multiplexer_1921       ; 1845ef03337711162475a7e52ca1005c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv                                ; altera_merlin_width_adapter_1920     ; 6f22720ac69f926ba5f1c619dac47457 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                        ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                        ; altera_merlin_width_adapter_1920     ; e583784dab0b9fccd4799a862c78617f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                       ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                       ; altera_merlin_width_adapter_1920     ; 4ad7f2721d771670c2edb4ac8c801bf6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv                                ; altera_merlin_width_adapter_1920     ; d39b61e1c64249b14e4a701d07f8770d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv                                ; altera_merlin_width_adapter_1920     ; a6c10699bc36279e77ad58534e7fa817 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv                                ; altera_merlin_width_adapter_1920     ; a0558d5721b954900e7893dfa38f6f66 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv                                ; altera_merlin_width_adapter_1920     ; f610cd287fc282c7b24c066392b3f57b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv                                ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv                                ; altera_merlin_width_adapter_1920     ; 880c68b87145cad30ad4869515064e00 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_mm_interconnect_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_mm_interconnect_1920_ujfwi7y.v                                           ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_mm_interconnect_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_mm_interconnect_1920_ujfwi7y.v                                           ; altera_mm_interconnect_1920          ; 66f564706961a54ccae572a911f21780 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/cxltyp3ddr_avmm_interconnect_100/synth/intel_rtile_cxl_top_cxltyp2_ed_cxltyp3ddr_avmm_interconnect_100_rv7nfgq.v                                 ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/cxltyp3ddr_avmm_interconnect_100/synth/intel_rtile_cxl_top_cxltyp2_ed_cxltyp3ddr_avmm_interconnect_100_rv7nfgq.v                                 ; cxltyp3ddr_avmm_interconnect_100     ; 8203d767a2bb8cf724800e2bc5651b4c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/avmm_interconnect.v                                                                                                ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/avmm_interconnect.v                                                                                                ; intel_rtile_cxl_top_150              ; 55ec08738f31775b1ae33202df02c5e6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.v                                                               ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.v                                                               ; altera_iopll_1931                    ; 223fecaac4ade425b9e0eee9ce41bef3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                 ; User-Specified File                              ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                 ; altera_iopll_1931                    ; 77818d39863d7bcd8cd7cfb510d7a252 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_clkgen_pll.v                                                                                           ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_clkgen_pll.v                                                                                           ; intel_rtile_cxl_top_150              ; 66e0b1b0f1a49aa91d2ef14e8b272e44 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv                                                                                           ; User-Specified Unspecified File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv                                                                                           ; intel_rtile_cxl_top_150              ; a358c752545f51e259cb5b6c2c1dd01d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_image_version.v                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_image_version.v                                                                                             ; intel_rtile_cxl_top_150              ; 50b2a91e74de7b8c5d42261afeb7a70f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/subIP/afd/afd_repeater.sv                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/subIP/afd/afd_repeater.sv                                                                                          ; intel_rtile_cxl_top_150              ; 0b7d8e95c3edf2df80e8110ea1a5f32b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv                                                                                            ; intel_rtile_cxl_top_150              ; 2faf50f1d3893066ea9c66b9037bdd68 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                 ; intel_rtile_cxl_top_150              ; 11b93b9b023e8fe2e34797ddf781e14a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                               ; intel_rtile_cxl_top_150              ; 490cc47d51c831a9f4964990fb7e4f24 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                 ; intel_rtile_cxl_top_150              ; cada102c6f5bc84c70f80a45817a3132 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                               ; intel_rtile_cxl_top_150              ; d97c868647b2a2885cb1f33281afa0bb ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_bb_buf.sv                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_bb_buf.sv                                                                                          ; intel_rtile_cxl_top_150              ; 4aca71205a89e5fd58c029a65c374f91 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_buf.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_buf.sv                                                                                             ; intel_rtile_cxl_top_150              ; 88be34a2cb4ed161793db08bc2c85050 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and.sv                                                                                         ; intel_rtile_cxl_top_150              ; afff2e357cb5e10085198bb786fe7cac ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                      ; intel_rtile_cxl_top_150              ; fe235cfddd129674f2c944bced2fb8fa ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_buf.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_buf.sv                                                                                         ; intel_rtile_cxl_top_150              ; 792e67cdafce937c34ed5f4213eab871 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2.sv                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2.sv                                                                                        ; intel_rtile_cxl_top_150              ; e84193c369b149c4ad1575f1cd01a2b9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                  ; intel_rtile_cxl_top_150              ; 82e9b04ad01b3150dc617b14c6330af2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                    ; intel_rtile_cxl_top_150              ; 1eaf6a86e1d9ff7b7a2b5f90de14431b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                     ; intel_rtile_cxl_top_150              ; 76670adab851dc7bcf2f6771e7d38288 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                     ; intel_rtile_cxl_top_150              ; 3cb44abfc7c6b8f07722bd9092bdaa0a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                              ; intel_rtile_cxl_top_150              ; f15629d4eae8de6b068441f0e4ae72c6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_inv.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_inv.sv                                                                                         ; intel_rtile_cxl_top_150              ; ee5608510e15b656e0e14afca5be0886 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                    ; intel_rtile_cxl_top_150              ; d56a04e2b6aa63bff023a71835335ff0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                    ; intel_rtile_cxl_top_150              ; d5cc37829acfb829d707e7d422bf538a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                    ; intel_rtile_cxl_top_150              ; e52b95c998f4e910bcd786804041104c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand.sv                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand.sv                                                                                        ; intel_rtile_cxl_top_150              ; 3198df86fd8b54058b29a10ad7126a33 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                     ; intel_rtile_cxl_top_150              ; 787196b5eff89f7a96a3e7f93cc51b88 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor.sv                                                                                         ; intel_rtile_cxl_top_150              ; 98acd3846bb5392407fc264a84148f36 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                      ; intel_rtile_cxl_top_150              ; 57c2e34fbc47af5143d639499a60614a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or.sv                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or.sv                                                                                          ; intel_rtile_cxl_top_150              ; f11c63642ff24f9c57bb14ca5710c6bd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                       ; intel_rtile_cxl_top_150              ; cfdb57443f5e17eb9250a5e05f12b144 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                  ; intel_rtile_cxl_top_150              ; a21dbfe8db843257f560cb2a170c5f64 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                 ; intel_rtile_cxl_top_150              ; d1ccb14dcddd6818dd55b73f36eefb57 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                  ; intel_rtile_cxl_top_150              ; 4eb1d61123984c3e70011b7806ab7363 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                 ; intel_rtile_cxl_top_150              ; d67bdf4b299ea24db3e530d87649522c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_dq.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_dq.sv                                                                                              ; intel_rtile_cxl_top_150              ; e35cf0cfbbc86c8bec106e7a91087851 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                              ; intel_rtile_cxl_top_150              ; cfc83deb050b4b9487188a126e60e2d2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                            ; intel_rtile_cxl_top_150              ; 4df643f226f0b8b80082f9faebf58594 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                             ; intel_rtile_cxl_top_150              ; e49910afbafb4a0c9a965822a21cbdb7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                           ; intel_rtile_cxl_top_150              ; ff51ea15fa7b3e6cc5bab2713bc71f5a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                              ; intel_rtile_cxl_top_150              ; c7121dd80aeadfd98502b3feae27984a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                            ; intel_rtile_cxl_top_150              ; 26d78b08087737fe1aaa392b2807ac37 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch.sv                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch.sv                                                                                        ; intel_rtile_cxl_top_150              ; a27c507f6b5ce4913bd6d6d2ca4fc458 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                      ; intel_rtile_cxl_top_150              ; 07d85d30358397b74a630799ea4f401c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                    ; intel_rtile_cxl_top_150              ; d1112c90c35521f6d2ef0690c2888e13 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                  ; intel_rtile_cxl_top_150              ; 445682354a599362b510c66cb086facf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                   ; intel_rtile_cxl_top_150              ; 78e9dc40cefecf0773a6e1f02ff8aa12 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                 ; intel_rtile_cxl_top_150              ; 62f9248deea71027a097e8abc7bcaf78 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                    ; intel_rtile_cxl_top_150              ; f5e6cf761e89d8b502dd0eb0a726cf5d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                  ; intel_rtile_cxl_top_150              ; 18c6fbc563a3974feabc9aa01b076154 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_ident.sv                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_ident.sv                                                                                           ; intel_rtile_cxl_top_150              ; 3bb79b9aacdc67d580d9448e6cdd17ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_inv.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_inv.sv                                                                                             ; intel_rtile_cxl_top_150              ; 5451903f906e49483351b2b08a4c3065 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch.sv                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch.sv                                                                                           ; intel_rtile_cxl_top_150              ; 04672992523c6a48ef822365a50589b4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                 ; intel_rtile_cxl_top_150              ; cf97234909a0b6eebe1f58eb25685f6c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                             ; intel_rtile_cxl_top_150              ; d79ad4dc7205b16b0c16d029384ef455 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                 ; intel_rtile_cxl_top_150              ; 9a09b4ac24b794762fac9f0ae0e7f23e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_p.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_p.sv                                                                                         ; intel_rtile_cxl_top_150              ; 4a8c264fc44d55c0ee8201aaf9b4b3e4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                        ; intel_rtile_cxl_top_150              ; d50c983af6a6beb07207cf721b0e708b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_or2.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_or2.sv                                                                                             ; intel_rtile_cxl_top_150              ; caeccaf556a7a277f443d6f4b0fc96b1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch.sv                                                                                       ; intel_rtile_cxl_top_150              ; 9a73fc6a11125d1edcb26ddde2fd97b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                     ; intel_rtile_cxl_top_150              ; d9850bb03660a2cc54cd2d7d16ef3a37 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                      ; intel_rtile_cxl_top_150              ; 5e9741fcb07eeb5e5a79cfaaa0ecd944 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                    ; intel_rtile_cxl_top_150              ; a122af80649a3acfdb27323ad1e5244c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch.sv                                                                                       ; intel_rtile_cxl_top_150              ; f197f10c079cd05b37274ff94ca42c97 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                     ; intel_rtile_cxl_top_150              ; d0b3ed0f0bd6bf65d376f32184ce352b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                   ; intel_rtile_cxl_top_150              ; d9f6fb3a10024dfa2b05e8baac393286 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                 ; intel_rtile_cxl_top_150              ; e903bf5df6192ddcc01815c13772537d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync.sv                                                                                      ; intel_rtile_cxl_top_150              ; 318dfdbb54b86e43611cd266d9ddf280 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                  ; intel_rtile_cxl_top_150              ; f0a85d2473ac254d23df816e78c42904 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_cdc_bridge.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_cdc_bridge.sv                                                                                             ; intel_rtile_cxl_top_150              ; 5676045d7a8a867fd7a5f3603a385e96 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_status.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_status.sv                                                                                                 ; intel_rtile_cxl_top_150              ; b43987381c5e65d18f1aa0c6addd842a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 892930285bd7dc097914b8531cb6698d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_adapter.sv                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_adapter.sv                                                                                                ; intel_rtile_cxl_top_150              ; 8ebda0226dc9b00d3ef7330d548809ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_controller.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_controller.sv                                                                                            ; intel_rtile_cxl_top_150              ; 78d80029c7589cc1a81af782213eeb4e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_Errinj.sv                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_Errinj.sv                                                                                                ; intel_rtile_cxl_top_150              ; dbd6df663bdda4452a9be79bb6e112f1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_handler.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_handler.sv                                                                                               ; intel_rtile_cxl_top_150              ; da6fac80ce7a9fb45c911c95395545b2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_response_ctrl.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_response_ctrl.sv                                                                                         ; intel_rtile_cxl_top_150              ; 116d2531239e07bcffab81ec40c82047 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ccip_if_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ccip_if_pkg.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 9c0f45464776e6e25d324c0d61249d1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv                                                                                                  ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv                                                                                                  ; intel_rtile_cxl_top_150              ; fd1babda934f7ba3d522a1e205bf321a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; d4bcbc4c17c213075f4b307de1b1c8fc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv                                                                                                   ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv                                                                                                   ; intel_rtile_cxl_top_150              ; bd956cd45e9ea61c37d55e05991d11af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if_pkg.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if_pkg.sv                                                                                                  ; intel_rtile_cxl_top_150              ; fad73ba8abb1062593bacfc2d978c45a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 8b40a74f0942253e15e2362477793865 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 9456f4687021d5a507f5022740729077 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff.sv                                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff.sv                                                                                                              ; intel_rtile_cxl_top_150              ; 2db3a0ae7d233161fdfd9780f9c6f7f7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en.sv                                                                                                           ; intel_rtile_cxl_top_150              ; fd501a7099460cc8ec2ea37ab2de321a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_reset.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_reset.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 605adf078d229531853a2da381292fdc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en_reset.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en_reset.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 5408388b5e0d7cf53643af3660560d98 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fair_arbiter.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fair_arbiter.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 438a9f474a3a49a4695c01bdcd6ef938 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 82b9956f9768cd14c209cad2b292eef9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv                                                                                             ; intel_rtile_cxl_top_150              ; f1a692cb6131afd43c35280b96a7c281 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_topram.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_topram.sv                                                                                             ; intel_rtile_cxl_top_150              ; 20a7a55dc9afbaf843608c5be3951dd8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/asc_module.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/asc_module.sv                                                                                                      ; intel_rtile_cxl_top_150              ; bcbc6f7dc144288c5e4840e8ffbf5832 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/prienc.sv                                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/prienc.sv                                                                                                          ; intel_rtile_cxl_top_150              ; 48fae842b639730fc15e381d9a8101a5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                              ; intel_rtile_cxl_top_150              ; 42041b0657b71d6f41b0240564545225 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 6e19c16af328f2f1a0ef0a14edfd5329 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 9b62fe391fccca2ecbb13539e81853ac ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks.sv                                                                                                  ; intel_rtile_cxl_top_150              ; c16f7a7551bb327bd18c710cf77c6b76 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks_re.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks_re.sv                                                                                               ; intel_rtile_cxl_top_150              ; fbd7def43ce84b6a9215b6033fe14932 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_tdp.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_tdp.sv                                                                                                        ; intel_rtile_cxl_top_150              ; b5d5c2242a2d76b2fd91c3a070f548b5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/quad_ram.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/quad_ram.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 11008ed269b1a6a6e1777d0e15f9ae56 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 10d56f2ec11ff412686624c2688d5ce7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_2clks.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_2clks.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 06fed933d384324699ba434d5b064d9a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2r2w.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2r2w.sv                                                                                                        ; intel_rtile_cxl_top_150              ; d149f0383eb07c4a36be52a4ef1bdbd1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2rw.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2rw.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 6b09481bdea57f9b230da5cb5633a565 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_topram.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_topram.sv                                                                                                 ; intel_rtile_cxl_top_150              ; 009f27c1c81077d08dce73d148d09455 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; d1b474772fbfa60d897635e51005bd13 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 88453d2dfb8ea236b2a7a9cb063d98f6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 33c77b23150fa42f0be898d741252259 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 09fcddb01a5a3c4c6b46defb53b29c7c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 94c6ac835028b6126f0f3ddfd4296d33 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; d40ce028a68548dc42330b4a0a188fba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/mfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/mfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 36c76f0467613649276ec8ba1bbcdea6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/qfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/qfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 3b0a4484b75d6f0f69a6dc965cbf8f4a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sb_gfifo.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sb_gfifo.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 8c4154cc1dd34dc94d3e364e5b4315a0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sbv_gfifo.sv                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sbv_gfifo.sv                                                                                                       ; intel_rtile_cxl_top_150              ; d08b4dc53905f8a0f8d379fd90ffdf68 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo_topram.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo_topram.sv                                                                                                    ; intel_rtile_cxl_top_150              ; ba90160addc899048623ef627819cb59 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo_topram.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo_topram.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 13e7ed15a1b9be1d1f292fe48322f203 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo_topram.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo_topram.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 5f3742d5c9c27e736a446ea8b2db10d5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 6f5ad17f1c706faddc82f485af2628c1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_pkg.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_pkg.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 485b608e4a2dd97121a5d726216364e0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_aib_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_aib_pkg.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 14851ca6bbef41d13c1d912a90ab3ace ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_fr_credits.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_fr_credits.sv                                                                                             ; intel_rtile_cxl_top_150              ; fcbd389622d0ed2a2fa8fa3dd3e2c694 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv                                                                                                ; intel_rtile_cxl_top_150              ; 225d5883e3b85f59e49e3e122916814d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling.sv                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling.sv                                                                                          ; intel_rtile_cxl_top_150              ; 433f4c618f518584206697b9226a8687 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv                                                                                 ; intel_rtile_cxl_top_150              ; 7551cfa32561388a32a48326abb73408 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                       ; intel_rtile_cxl_top_150              ; 7410bc5061bf784b86a7d227b1238efd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv                                                                                      ; intel_rtile_cxl_top_150              ; d8185840acded7c91c0b626cf7c82355 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mem_inter.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mem_inter.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 2e24579ccd413fd8e8f68552adba18d5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 5f199e151ef89ddc55ecb684da90e3af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                               ; intel_rtile_cxl_top_150              ; 1b191f290b75f3c57317630a9353ad71 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 4e5af9be1c5396513a2170b24e336263 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_arb.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_arb.sv                                                                                                     ; intel_rtile_cxl_top_150              ; fa3b769944261ce9de476513accc39ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv                                                                                                    ; intel_rtile_cxl_top_150              ; c12a23698e83d84c85e5204cf3a9fb39 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_afu_wrapper.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_afu_wrapper.sv                                                                                                 ; intel_rtile_cxl_top_150              ; 8ab24fad8cc9dec8202557e578aa552b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/retry_ctrl.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/retry_ctrl.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 88d6a1314abda906024c8cc032dab198 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/creq_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/creq_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 9ef330f61ced8bc2e17ad9d6a4a681f1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo.sv                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo.sv                                                                                                ; intel_rtile_cxl_top_150              ; 2673ffc526f4c36983fa060dbc9d8ead ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo_ord.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo_ord.sv                                                                                            ; intel_rtile_cxl_top_150              ; 0e885501f4bc4aa21eb6a3c9e7ad6ad5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 653be9355527f96f8dce7e3f4a0f1e7c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/host_rsp_snp_steer.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/host_rsp_snp_steer.sv                                                                                              ; intel_rtile_cxl_top_150              ; 7c1cc1b0203de41b323044f1db6bc061 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress_fifo.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress_fifo.sv                                                                                                 ; intel_rtile_cxl_top_150              ; e3f5b5b0652b6425d601a7d820cd35e4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 5dc1ecf620479c3fcac7c9599a1a0502 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 34c01c916bfc19bcdfa6edf9983f2892 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_pkg.sv                                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_pkg.sv                                                                                                          ; intel_rtile_cxl_top_150              ; 189fc3e89b08a888751f445f8f9061db ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afuhost.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afuhost.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 88eaeeb0adf52fb752ad59d4897d6b83 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afudev.sv                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afudev.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 0516b39920032e7de14d89805c3147fe ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_host.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_host.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 2656a4993833a7fd4da6916502e7733b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drequest.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drequest.sv                                                                                                   ; intel_rtile_cxl_top_150              ; a0fc454f57d59b833b26947dd65e1680 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2s_fwd.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2s_fwd.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 7d7305416df09f055792ac446a853552 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2sreq.sv                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2sreq.sv                                                                                                       ; intel_rtile_cxl_top_150              ; eec6965b9993dd0df72223d5e39ea795 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_dev.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_dev.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 2d13f6fda2de0fbe642c54c51c00ec84 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; b9e7702f1f61e0f1f30ec293c391bf04 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hcc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hcc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 72977679c816da25172685fe0138d6b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 35cde97dd18b6999dea71839fd1300cf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; d06377bb02ad453a02efb5f347266d5b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cache_top.sv                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cache_top.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 74204c8cd6426a623e5baf41b1fcb47f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 8412a9f20ce59db92df5cb3de44e3365 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_ctrl.sv                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_ctrl.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 91689e5226029e08d6c8a0f819eb5941 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 4f221718005c073f9c5f17843c13f3a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_dataflow.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_dataflow.sv                                                                                                   ; intel_rtile_cxl_top_150              ; e207060412480d7b9a95a8d5869868f2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 2d06a37bc3f076c320627dd7ece2bf2a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_hostwait.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_hostwait.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 4895a3bae909cd221ca0b40e703abfaf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; a224b0e301e54c47e916a39d4489451c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 3aeac817889579b0435136c32ad351da ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; e26efd3be359477a5647b3841ee8ffb7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/snpq_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/snpq_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 95f56b80adc5622f7a01bcabafd84bd1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; f38d52cf58b272b309db18f9d4870189 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_route.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_route.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 291189a377e0be41864c0efd6347cb21 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_ccip_cap.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_ccip_cap.sv                                                                                                 ; intel_rtile_cxl_top_150              ; cccc3b6f7f6480d9caa39aa27584e3af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_slice.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_slice.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 7ebe3bd4120a4a71cc96fa865ad03eae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_slice.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_slice.sv                                                                                                   ; intel_rtile_cxl_top_150              ; f19bdc8beefe755456e26b69ed12e7ef ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_top.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_top.sv                                                                                                     ; intel_rtile_cxl_top_150              ; d5cfab0a83077702c20c1810dc4df17c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 0ee28e5319c222de4e80b36e857c8232 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 9cc575f4f734f9e904eb3fd03431e1e6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 36a82b5682adeccba32da8d0d0e10a06 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_avmm_slave.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_avmm_slave.sv                                                                                                  ; intel_rtile_cxl_top_150              ; eb99243656ac5ffd9cefe4ce4a165212 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 984a8e8e2d13ce35011e3c9272848c38 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv                                                                                                 ; intel_rtile_cxl_top_150              ; dd02bb967decc75397ec6ea7e8217703 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv                                                                                                ; intel_rtile_cxl_top_150              ; a75ed2a643bc9b5b6d712947377ef2f4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_memwrap.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_memwrap.sv                                                                                                 ; intel_rtile_cxl_top_150              ; b6fb6ff8a2e0350825014a800427e565 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_wrap.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_wrap.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 75ce6321f2d8bf449bf4b1f3103c935c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_memwrap.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_memwrap.sv                                                                                                 ; intel_rtile_cxl_top_150              ; c49fc7c173813c9a5140be8f4fb29575 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_wrap.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_wrap.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 967a0465247a23130c61d0c9dc9ee609 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv                                                                                               ; intel_rtile_cxl_top_150              ; b8b38643aac6d5dd3bb30b8c207d81e9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv                                                                                                  ; intel_rtile_cxl_top_150              ; f67ce74c95ad15d428cbcda5b5f2036f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_if.sv                                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_if.sv                                                                                                          ; intel_rtile_cxl_top_150              ; 1e1aead293632a4df0206ad2ebe3910d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_fifo.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_fifo.sv                                                                                             ; intel_rtile_cxl_top_150              ; 12791e09a38eca72b12aab969ffce3bb ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_bbs_fifo_vcd.v                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_bbs_fifo_vcd.v                                                                                      ; intel_rtile_cxl_top_150              ; 98866d9897e6d8b9db089c551867b6a9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv                                                                                                ; intel_rtile_cxl_top_150              ; ae6eacb9146b126aa6c6812ace2a7a72 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 06ccac21649bb7fd11961c688a23a78b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 7a0be583fb6e6244c891eefd3dc760c7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 763d7bf087acfaf2687f67b32e91050d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv                                                                                              ; intel_rtile_cxl_top_150              ; 4714a53e0515ec54c8bb02d72d7c0827 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 3adc862bb5cf353eca86ddf4ec08b322 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctech_or2_gen.v                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctech_or2_gen.v                                                                                             ; intel_rtile_cxl_top_150              ; 1612feb0f86bddd4e2ee0677fa4fb626 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_bidir.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_bidir.v                                                                                                     ; intel_rtile_cxl_top_150              ; d782d896076118e7f1db60bf9a5be42b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                         ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                         ; intel_rtile_cxl_top_150              ; e25a81666c17e6e7f6347c900a5cffe9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v                                                                                                        ; intel_rtile_cxl_top_150              ; 2493ce944666e47f4d2820d514da0945 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dpram_vcd.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dpram_vcd.v                                                                                                 ; intel_rtile_cxl_top_150              ; d575d53c83aad92625f39fe51ec224e3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd.v                                                                                                  ; intel_rtile_cxl_top_150              ; faace45ddcc1536464b3942a5ac2b3e5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_mfc_trans_gate.v                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_mfc_trans_gate.v                                                                                          ; intel_rtile_cxl_top_150              ; 4d9d2e2f34e964d75b01d242935afa51 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_m_rdy_msk.v                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_m_rdy_msk.v                                                                                               ; intel_rtile_cxl_top_150              ; 644a46284ff56b99a22c5bf10a232d92 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_tfc_trans_gate.v                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_tfc_trans_gate.v                                                                                          ; intel_rtile_cxl_top_150              ; 91c30afe39e78923a78ead99bff3ba45 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_t_rdy_msk.v                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_t_rdy_msk.v                                                                                               ; intel_rtile_cxl_top_150              ; 942fdbefdd555445740bb6235b4f01ec ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v                                                                                                 ; intel_rtile_cxl_top_150              ; 53c217730b4dd306f642b7b2c9198681 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_aunit.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_aunit.v                                                                                                     ; intel_rtile_cxl_top_150              ; cc5f090dac364c1a3df609a9cad53cb3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_devreset.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_devreset.v                                                                                                  ; intel_rtile_cxl_top_150              ; b2e17b2901b9aae26f325e7aa9e1bb3e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                       ; intel_rtile_cxl_top_150              ; 8b8317f42f9964c43a8ebaa2c730b2e1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_strobe_generator.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_strobe_generator.sv                                                                                         ; intel_rtile_cxl_top_150              ; e5ac26aa124ea03be7d3cb7891db9c15 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ckunit.v                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ckunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 859f010e32be89da7be0d4a93e37dce0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v                                                                                            ; intel_rtile_cxl_top_150              ; aa79c59576fc234661dbc33bc4e8817f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 7789fcf519485612c86e44904acb6ea4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D256.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D256.v                                                                                                ; intel_rtile_cxl_top_150              ; 1c21759ea25779c0fd4b93274db21fba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D224.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D224.v                                                                                                ; intel_rtile_cxl_top_150              ; cbb2e12088fdfcbfc44e0e118181837f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D192.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D192.v                                                                                                ; intel_rtile_cxl_top_150              ; 583135449d133a7e81e347554db1c554 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D160.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D160.v                                                                                                ; intel_rtile_cxl_top_150              ; fed69d347f5038e8175fb63996dea971 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D128.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D128.v                                                                                                ; intel_rtile_cxl_top_150              ; 78c7e15ae57d4183772380b475343605 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D96.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D96.v                                                                                                 ; intel_rtile_cxl_top_150              ; 33d5b8c8e7a43d87f81120640e93fe9c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D64.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D64.v                                                                                                 ; intel_rtile_cxl_top_150              ; c1c1b15be204748848d6359b9ae61077 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D32.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D32.v                                                                                                 ; intel_rtile_cxl_top_150              ; f2107d32b1cd7618d660de0b38ff79be ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto_ecrc.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto_ecrc.sv                                                                                                 ; intel_rtile_cxl_top_150              ; ba0226a2da9d74db737fb498057f1a32 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v                                                                                                     ; intel_rtile_cxl_top_150              ; 4d228e22c138b71671a79667c37cdd81 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfcmcu.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfcmcu.v                                                                                                  ; intel_rtile_cxl_top_150              ; e01196f9fcfd31f7e8bb28188eb56995 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfctcu.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfctcu.v                                                                                                  ; intel_rtile_cxl_top_150              ; 50ed59b87e1dd1c0c5a84f9033fc754b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_errtrk.v                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_errtrk.v                                                                                            ; intel_rtile_cxl_top_150              ; d678373b77e5860139a6960b4b1a82db ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_seqtrk.v                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_seqtrk.v                                                                                            ; intel_rtile_cxl_top_150              ; 17677b595e775f2858959dd2b9418a63 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihdrchk.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihdrchk.v                                                                                                 ; intel_rtile_cxl_top_150              ; 71b0b48420a59d138f33df5d4ee16668 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gterrlog.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gterrlog.v                                                                                                  ; intel_rtile_cxl_top_150              ; 51f7e4d6157f9bf2a0f37ed5ae78d89e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtfc.v                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtfc.v                                                                                                      ; intel_rtile_cxl_top_150              ; 498086c8f7b5b94b5a66bdd383dee18b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v                                                                                                       ; intel_rtile_cxl_top_150              ; 7b0949c1bf46f621bbce1aa74fa104bc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gticpctl.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gticpctl.v                                                                                                  ; intel_rtile_cxl_top_150              ; 95071596aa3223a0212b59a62a401f74 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtidq.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtidq.v                                                                                                     ; intel_rtile_cxl_top_150              ; 505404064e779e6c51276b504cc54934 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihq.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihq.v                                                                                                     ; intel_rtile_cxl_top_150              ; feb89b738519268096bbeea35469e750 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v                                                                                                     ; intel_rtile_cxl_top_150              ; 7b3f28be31d9defb0dd2022d3b547fb9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtm.v                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtm.v                                                                                                       ; intel_rtile_cxl_top_150              ; 5bb96a22d701d840fc805e23267d5a8e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v                                                                                                       ; intel_rtile_cxl_top_150              ; a7722d64cf9cf9338c3ce196c35bd851 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v                                                                                                     ; intel_rtile_cxl_top_150              ; 77baa10cbb52f53ba99115ddec135142 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtsideq.v                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtsideq.v                                                                                                   ; intel_rtile_cxl_top_150              ; 79c3ccaa18744ef20adaa84b44c56665 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 9b1c943607cb2ae1f3c80c4b180365f6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_hiperrlog.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_hiperrlog.sv                                                                                             ; intel_rtile_cxl_top_150              ; 2cec8ec79f30247a77e4f383b5a77059 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_data_comp.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_data_comp.v                                                                                                 ; intel_rtile_cxl_top_150              ; f31c927a8fb226e0c3132ab4e95e3660 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator1.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator1.v                                                                                                ; intel_rtile_cxl_top_150              ; 6c59532b6f1951b35442d54278364816 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator2.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator2.v                                                                                                ; intel_rtile_cxl_top_150              ; 422c3b9716b16a0afa39050bef58dafd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errorlog.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errorlog.v                                                                                                  ; intel_rtile_cxl_top_150              ; 8ab7d75ed7dce1a75a60c3dfc938f296 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_target_bytecntrs.v                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_target_bytecntrs.v                                                                                          ; intel_rtile_cxl_top_150              ; 6f2a9f32dcb5d24663651cb3f9e8dec3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_master_bytecntrs.v                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_master_bytecntrs.v                                                                                          ; intel_rtile_cxl_top_150              ; 47b2d9a4810d65c719cdddb16324bf20 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errindicator.v                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errindicator.v                                                                                              ; intel_rtile_cxl_top_150              ; 7f8e0ff852cdbb41a15d5095e6673ee2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gunit.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gunit.v                                                                                                     ; intel_rtile_cxl_top_150              ; f9e4f5b031b254c57697c7f3933a3bf0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_new_dualportram.v                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_new_dualportram.v                                                                                           ; intel_rtile_cxl_top_150              ; aa054a7a1c8ea3f1a1348fbbee295098 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dbgport.v                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dbgport.v                                                                                                   ; intel_rtile_cxl_top_150              ; ceff03a82f9352829e650c7437e99644 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dmi.v                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dmi.v                                                                                                       ; intel_rtile_cxl_top_150              ; 5a165cb02815459055740c398d415fc5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_iointf.v                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_iointf.v                                                                                                    ; intel_rtile_cxl_top_150              ; 15ae84756044a7d335f790f76f6fec79 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_lunit.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_lunit.v                                                                                                     ; intel_rtile_cxl_top_150              ; 3c8c72e93f294352148a7125df3df067 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pm.v                                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pm.v                                                                                                        ; intel_rtile_cxl_top_150              ; f665211d55545dc49e8ec17f722ad390 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v                                                                                                    ; intel_rtile_cxl_top_150              ; 35769c3454ad4a1e3ab49ffe5ef06389 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_triggers.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_triggers.v                                                                                                  ; intel_rtile_cxl_top_150              ; c1d803e6d90519be88f1d8f1c9a91073 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltrcomp.v                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltrcomp.v                                                                                                   ; intel_rtile_cxl_top_150              ; a2f0c96755a8a9ddbec60d7e6bc55778 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_l1subunit.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_l1subunit.v                                                                                                 ; intel_rtile_cxl_top_150              ; 2e364147e5c0e3c2097f70fa102919c6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_tc_cntr.v                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_tc_cntr.v                                                                                               ; intel_rtile_cxl_top_150              ; 85acdc9cf4084969ea5771b29be2c934 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_cntr_wr.v                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_cntr_wr.v                                                                                               ; intel_rtile_cxl_top_150              ; cb8bcc6a5b7e5b9d0ba5cd8a1e1588d8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_reg.v                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_reg.v                                                                                                   ; intel_rtile_cxl_top_150              ; 2613e1cd683060bf893ac0ad59a66fd7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr.v                                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr.v                                                                                                       ; intel_rtile_cxl_top_150              ; 0e2cebdfc25954d2bcca4dbb37ed43de ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon_reg.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon_reg.v                                                                                                 ; intel_rtile_cxl_top_150              ; 136bafb8dfa54b4c4b532c335e7f1e54 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon.v                                                                                                     ; intel_rtile_cxl_top_150              ; a95ca50320ff7b82bbf9d75d55898b34 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ts_comp.v                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ts_comp.v                                                                                                   ; intel_rtile_cxl_top_150              ; 4eba796ff230344c20ca34b4c09dc697 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_jtimestamp.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_jtimestamp.v                                                                                                ; intel_rtile_cxl_top_150              ; a066a58773baaa1756ae47948f89a7bf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_junit.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_junit.v                                                                                                     ; intel_rtile_cxl_top_150              ; d4cca9d5ee0fa4f93613c2d6bcf51cb8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_build_version.v                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_build_version.v                                                                                             ; intel_rtile_cxl_top_150              ; 27d78dbf5ea3dcf93fd292a107bb336d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                       ; intel_rtile_cxl_top_150              ; 1cce0608ba91ea0c524c912425a2fed8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 58727f3921bde8ca72625c884e84cb73 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv                                                                                               ; intel_rtile_cxl_top_150              ; 0bbf4c5c13002e614c1047a6c4e4b306 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                       ; intel_rtile_cxl_top_150              ; 4f64baef32081d837ac02cc1385ea093 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 054a731ab421893c5d788d7b8407c4ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                       ; intel_rtile_cxl_top_150              ; d901eb260c752e21b966235aebeb3088 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pptm.sv                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pptm.sv                                                                                                     ; intel_rtile_cxl_top_150              ; e5bb8785a4d4a5103b12a5f50cc50622 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmpmmsgctrl.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmpmmsgctrl.sv                                                                                            ; intel_rtile_cxl_top_150              ; 741b2bc1b0e4be35f07e114ef94ba85a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv                                                                                           ; intel_rtile_cxl_top_150              ; 7664e75d79b4faf0d7440b59d18d4e89 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgrdrdy.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgrdrdy.v                                                                                                 ; intel_rtile_cxl_top_150              ; fcabc7eb73215d0bd8389b3cac2ca30d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v                                                                                              ; intel_rtile_cxl_top_150              ; 8f551853a3592a774061a21c3ecefa16 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v                                                                                             ; intel_rtile_cxl_top_150              ; 87bb7014c09d533cbb20a95dce4c6590 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcorr.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcorr.v                                                                                                     ; intel_rtile_cxl_top_150              ; 119d012f84a8bf2a34a090e8caee3371 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v                                                                                                   ; intel_rtile_cxl_top_150              ; 38d9f215881f287fedd4c95aae113e9e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_p_mc_multiply.v                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_p_mc_multiply.v                                                                                             ; intel_rtile_cxl_top_150              ; 16861f04155a0c04c842fd9a6146c645 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pexpbyten.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pexpbyten.v                                                                                                 ; intel_rtile_cxl_top_150              ; af09cdad7d9f8bdb453a712996d08e62 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pfatal.v                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pfatal.v                                                                                                    ; intel_rtile_cxl_top_150              ; db8a307e83a20455ba521630f6f3173b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pnonfatal.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pnonfatal.v                                                                                                 ; intel_rtile_cxl_top_150              ; 54c35401cc689cc9fb693f4f90f96c1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_prdycntrl.v                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_prdycntrl.v                                                                                                 ; intel_rtile_cxl_top_150              ; cbafe6eba9db82bfe389897c633fdaee ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmstrctrl.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmstrctrl.sv                                                                                              ; intel_rtile_cxl_top_150              ; b71ddbf56e5b2cb4b3e11062e6696ee0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbrspstrl.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbrspstrl.sv                                                                                               ; intel_rtile_cxl_top_150              ; 76560b7bf26d2c05ce7bd8b57a962600 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 2b4f7b9ec6faa1cf53724504e7ad47d6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pintr.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pintr.v                                                                                                     ; intel_rtile_cxl_top_150              ; 3d5728a8724c9f3e498bec461e36877e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v                                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v                                                                                                     ; intel_rtile_cxl_top_150              ; 26b87f30ed63dcf75d0226f920645124 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmgeneralpurpose.v                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmgeneralpurpose.v                                                                                          ; intel_rtile_cxl_top_150              ; 2c55b59531446dac41ab44955fe4dee9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmvectormachine.v                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmvectormachine.v                                                                                           ; intel_rtile_cxl_top_150              ; d8d68a8bfb0b9b77cccf631ce76ce9b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmunit.v                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 5ec6e1dac19ba124a90ff2b6563f8e12 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v                                                                                                ; intel_rtile_cxl_top_150              ; 98807945e740f06f8467bb3f632256b1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtslicer.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtslicer.v                                                                                                  ; intel_rtile_cxl_top_150              ; 9ef2bae3a855cdbd1c1b8e0204adce32 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtqueues.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtqueues.v                                                                                                  ; intel_rtile_cxl_top_150              ; 0cf55a452c2186ee48f2a79b99be8e56 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 37e120b052c9ad965d3a569ab332f475 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v                                                                                                      ; intel_rtile_cxl_top_150              ; 3c0a4c064e186d3d799dcee1c74adcf0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v                                                                                                   ; intel_rtile_cxl_top_150              ; a92338b05726dedf183a2f47c35a05f5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_slave.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_slave.sv                                                                                                  ; intel_rtile_cxl_top_150              ; a5c915e8818b9de3b823cfa2852e7c54 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_master.sv                                                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_master.sv                                                                                                 ; intel_rtile_cxl_top_150              ; 42125742d25319d169e17bb3ad254c97 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v                                                                                                  ; intel_rtile_cxl_top_150              ; ff6b7e383557ba12c29d1f1c09866276 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv                                                                                             ; intel_rtile_cxl_top_150              ; 9465adf26356a529452d98fee6ad001f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv                                                                                                  ; intel_rtile_cxl_top_150              ; f9c7bbf632a9f299b0c6af779c15227a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                        ; intel_rtile_cxl_top_150              ; 5ac61b02dbd2deb02f7b1317154f9b58 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_type.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_type.sv                                                                                              ; intel_rtile_cxl_top_150              ; 84c1874af33deceb6127fa95c6d5f63c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_lmt.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_lmt.sv                                                                                               ; intel_rtile_cxl_top_150              ; ec8daec22552a70fed02dd544d536268 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv                                                                                                  ; intel_rtile_cxl_top_150              ; c3836eb4ec89f5ca77973730ff30b4a5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                        ; intel_rtile_cxl_top_150              ; bb320db7a45aaac3a22eae7520db651a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_crd_lmt.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_crd_lmt.sv                                                                                               ; intel_rtile_cxl_top_150              ; c32a7a3802293d5501f7d5ad6fdcb2d7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_hdr_decode.sv                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_hdr_decode.sv                                                                                           ; intel_rtile_cxl_top_150              ; 153937ab981288b54d50b395ad841074 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb2avst_avmm_slave.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb2avst_avmm_slave.sv                                                                                             ; intel_rtile_cxl_top_150              ; 0b4905948b09fa5b659bdf187d923c4a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltssm_logger.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltssm_logger.sv                                                                                             ; intel_rtile_cxl_top_150              ; 4e708296af89347604bf36b31fd7f9e5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_check.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_check.sv                                                                                             ; intel_rtile_cxl_top_150              ; 2f97e65a6093566360a5903f19e11cc0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv                                                                                          ; intel_rtile_cxl_top_150              ; e90020e1496c196ce880dfd37b948c10 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                      ; intel_rtile_cxl_top_150              ; 29a48a0fc5f67fc3ff302850000416b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd.v                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd.v                                                                                            ; intel_rtile_cxl_top_150              ; 2ef9bbf134815eb4d9b476a252c1e9f8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; 342eaf8c5aa34fdde46ca9d0a23c319b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_data_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_data_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; 31e685923f3a24e9994363447e121a3e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv                                                                                              ; intel_rtile_cxl_top_150              ; fd135ac99b7ffed44d7c67ce523e60ba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; db6c8c09568ac10ac647b61627b22c97 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_burst_mode.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_burst_mode.sv                                                                                            ; intel_rtile_cxl_top_150              ; add7f8122863e5e53a7925b7f7dcceb3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_data_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_data_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; 9d848218f02934ca5ee93a281dec7753 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 7cd7e6ca68df4458bbfd66a7eeb2f4ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_fifo_vcd.v                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_fifo_vcd.v                                                                                  ; intel_rtile_cxl_top_150              ; 5319352ede15b284843aaf60043101c4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                      ; intel_rtile_cxl_top_150              ; ce541dc2d999ecbccf2edbdc7d1cca80 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                    ; intel_rtile_cxl_top_150              ; 678e5d07e4b7f0fb3fd5d8e8666b86d3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                    ; intel_rtile_cxl_top_150              ; 21fec620d83596c6c0f8f7dd4cfea0cc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                    ; intel_rtile_cxl_top_150              ; 2df43fe26b0b930947820a44d7827a85 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                               ; intel_rtile_cxl_top_150              ; d0fec106b0d9011c519861cdc15118c7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                ; intel_rtile_cxl_top_150              ; cfe9a10ceea98b46eb942f24cbfec5c5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                               ; intel_rtile_cxl_top_150              ; d0d4a12e050f50047fd405e302fd4222 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                       ; intel_rtile_cxl_top_150              ; de4bba0633adf9e295de64346a715042 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_top.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_top.sv                                                                                      ; intel_rtile_cxl_top_150              ; 7dc65a2aae0d88fa0b8208e434931247 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv                                                                                                  ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 40a5e94f49daf27368cb6a34c94231f4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv                                                                                    ; intel_rtile_cxl_top_150              ; e0bcaf4bb95b6b52f46b8e158ad3c7ea ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv                                                                                                   ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 94c986907b296e4b81bc3b3af2f9044f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv                                                                                     ; intel_rtile_cxl_top_150              ; a34d02efa026d109221d44b95f62e841 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv                                                                                      ; intel_rtile_cxl_top_150              ; c5cf238902065923f049f4e7f5139a76 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv                                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv                                                                                        ; intel_rtile_cxl_top_150              ; 9dcf8f4344dfeab5d9e087f008fddab5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_gen_clk2x.sv                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_gen_clk2x.sv                                                                                           ; intel_rtile_cxl_top_150              ; bfd108993b8815b601cdf08fe96122ba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                     ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                     ; intel_rtile_cxl_top_150              ; bf735a7a02aa938ea313a50128bb272a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                         ; intel_rtile_cxl_top_150              ; b4ab97f154fa0341f8ed52f71454ad34 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv                                                                                           ; intel_rtile_cxl_top_150              ; a046d4f88d734541436dfe8dcbcf9cf7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv                                                                                              ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv                                                                                              ; intel_rtile_cxl_top_150              ; 92af5345bde7b89b1dda3231ab1189b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv                                                                                          ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv                                                                                          ; intel_rtile_cxl_top_150              ; d70df298df127d30ecd2a097671a6545 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv                                                                                               ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv                                                                                               ; intel_rtile_cxl_top_150              ; e47fa89e556bcca41c5f76059d1f1680 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv                                                                                           ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv                                                                                           ; intel_rtile_cxl_top_150              ; 2ca0b732524ed4d8e66cb699d8d77441 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv                                                                                       ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv                                                                                       ; intel_rtile_cxl_top_150              ; 171459d1acf1ac1c623b5caec8943db4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv                                                                                             ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv                                                                                             ; intel_rtile_cxl_top_150              ; 51ec84f7b36fe2d8d3e73f691ba0b1bf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv                                                                                                      ; intel_rtile_cxl_top_150              ; d159c11a2720266b01cd169373f25fc9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 57b9783411a459d5e56c551f4b8b9bb7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv                                                                                                ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv                                                                                                ; intel_rtile_cxl_top_150              ; 1dc8f7ee08361f76309702eddcbf8b5d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv                                                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 2e45d88e70aa32e5cf692fff488f59a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; c2d0970f124d5c8e1f9599f12a11e9b3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v                                                                                                           ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v                                                                                                           ; intel_rtile_cxl_top_cxltyp2_ed       ; a359648ca3ceff33f1142d71d3f87ab3 ;
; ed_top_wrapper_typ2.sv                                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv                                                                                                                                     ;                                      ; 6b088c3f8ecf5fbebd955b52d83a97f1 ;
; cxltyp2_ed.sv                                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv                                                                                                                                              ;                                      ; 8f796180a62a99ae517c5559f514f4ab ;
; constraints/cxltyp2_ed.sdc                                                                                                                                                         ; User-Specified Synopsys Design Constraints File  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/constraints/cxltyp2_ed.sdc                                                                                                                                 ;                                      ; a35054e7eb773bb6fd297743cb7d779b ;
; IP/pll/pll_0.ip                                                                                                                                                                    ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/pll/pll_0.ip                                                                                                                                            ;                                      ; 065cc37a7aee6b26b54a678ed306d466 ;
; IP/pll/pll_0/intelclkctrl_200/synth/pll_0_intelclkctrl_200_wlyqxpa.v                                                                                                               ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/pll/pll_0/intelclkctrl_200/synth/pll_0_intelclkctrl_200_wlyqxpa.v                                                                                       ; intelclkctrl_200                     ; ba563614b4bac28ebfa90c3579a9d044 ;
; IP/pll/pll_0/synth/pll_0.v                                                                                                                                                         ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/pll/pll_0/synth/pll_0.v                                                                                                                                 ; pll_0                                ; 35993f46249717c659c72babdc3f1dc2 ;
; IP/fifo/fifo_cdc.ip                                                                                                                                                                ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo/fifo_cdc.ip                                                                                                                                        ;                                      ; 54f44d70040a62322026b114116d2330 ;
; IP/fifo/fifo_cdc/fifo_1923/synth/fifo_cdc_fifo_1923_wtv3t7a.v                                                                                                                      ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo/fifo_cdc/fifo_1923/synth/fifo_cdc_fifo_1923_wtv3t7a.v                                                                                              ; fifo_1923                            ; 27541f990999a9e683d42ff63842dd0e ;
; IP/fifo/fifo_cdc/synth/fifo_cdc.v                                                                                                                                                  ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo/fifo_cdc/synth/fifo_cdc.v                                                                                                                          ; fifo_cdc                             ; 1f6b0f2b66944158956f03db13111ea4 ;
; IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4.ip                                                                                                                                      ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4.ip                                                                                                              ;                                      ; 6d763b82a4c0639aac82ec9b64c4f2a4 ;
; IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4/fifo_1923/synth/fifo_cdc_to_mc_axi4_fifo_1923_jz4pbri.v                                                                                 ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4/fifo_1923/synth/fifo_cdc_to_mc_axi4_fifo_1923_jz4pbri.v                                                         ; fifo_1923                            ; 04b5889c08c617e1ba921dd18ea7e8a4 ;
; IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4/synth/fifo_cdc_to_mc_axi4.v                                                                                                             ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4/synth/fifo_cdc_to_mc_axi4.v                                                                                     ; fifo_cdc_to_mc_axi4                  ; 61d09ed7ec29efc3431d936d7636cba9 ;
; common/cdc_fifos/fifo_28w_16d.ip                                                                                                                                                   ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_28w_16d.ip                                                                                                                           ;                                      ; 89b78b209cd1645a96e3e02713cec26b ;
; common/cdc_fifos/fifo_28w_16d/fifo_1923/synth/fifo_28w_16d_fifo_1923_i6cb3wa.v                                                                                                     ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_28w_16d/fifo_1923/synth/fifo_28w_16d_fifo_1923_i6cb3wa.v                                                                             ; fifo_1923                            ; 7f6b4b6a22c82e0ca6a278ca89fb0247 ;
; common/cdc_fifos/fifo_28w_16d/synth/fifo_28w_16d.v                                                                                                                                 ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_28w_16d/synth/fifo_28w_16d.v                                                                                                         ; fifo_28w_16d                         ; dc76501a896ebf35c28a0a9f6e4385b4 ;
; IP/bram/w64_d8192.ip                                                                                                                                                               ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w64_d8192.ip                                                                                                                                       ;                                      ; de46bc8d447371edce42ddfd3730470e ;
; IP/bram/w64_d8192/ram_2port_2041/synth/w64_d8192_ram_2port_2041_tpys6ny.v                                                                                                          ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w64_d8192/ram_2port_2041/synth/w64_d8192_ram_2port_2041_tpys6ny.v                                                                                  ; ram_2port_2041                       ; 50da50d2bcc7bf9d123069d8fef33f70 ;
; IP/bram/w64_d8192/synth/w64_d8192.v                                                                                                                                                ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w64_d8192/synth/w64_d8192.v                                                                                                                        ; w64_d8192                            ; 5c9cc66bbdfa44f7596164852a099533 ;
; IP/bram/w32_d1024.ip                                                                                                                                                               ; User-Specified IP File                           ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w32_d1024.ip                                                                                                                                       ;                                      ; adc65f725bc3d3d33adfa2506aa7f70d ;
; IP/bram/w32_d1024/ram_2port_2041/synth/w32_d1024_ram_2port_2041_424xxoa.v                                                                                                          ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w32_d1024/ram_2port_2041/synth/w32_d1024_ram_2port_2041_424xxoa.v                                                                                  ; ram_2port_2041                       ; 19a72dcefa76783ef6abdbff21835e0c ;
; IP/bram/w32_d1024/synth/w32_d1024.v                                                                                                                                                ; User-Specified Verilog HDL File                  ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w32_d1024/synth/w32_d1024.v                                                                                                                        ; w32_d1024                            ; 836ec2181c984e13a207c1ea368ab211 ;
; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                           ; Megafunction                                     ; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                  ; altera_work                          ;                                  ;
; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                           ; Megafunction                                     ; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                                                  ; altera_work                          ;                                  ;
; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                          ; Megafunction                                     ; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                                                 ; altera_work                          ;                                  ;
; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                ; Megafunction                                     ; /root/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                       ; altera_work                          ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv                                                                                                        ; Auto-Found Unspecified File                      ; /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv                                                                                                                               ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv                                                                 ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                        ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                                           ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                    ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                           ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv                                                                        ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv                                                                                               ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                         ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                                ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                            ; Encrypted Altera IP File                         ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                   ;                                      ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv                                                                                         ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv                                                                                           ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                 ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                        ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv                                                                 ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv                                                                                        ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv                                                                 ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv                                                                                        ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv                                                                 ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv                                                                                        ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv                                                        ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv                                                                               ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv                                                                ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv                                                                                       ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv                                                               ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv                                                                                      ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                           ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                                                  ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                              ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                                                     ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                              ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                                                     ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                              ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                                                     ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                               ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                                                      ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                           ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                                                  ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                               ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                                                      ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                                     ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                                                            ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv                                                                      ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv                                                                                             ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                                   ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                                                          ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                       ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                                              ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv                                                                    ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv                                                                                           ;                                      ;                                  ;
; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                                                                     ; Auto-Found File                                  ; /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                                                                                            ;                                      ;                                  ;
; ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1923/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1923_y3aowuq.sdc                                                                           ; User-Specified Synopsys Design Constraints File  ; ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1923/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1923_y3aowuq.sdc                                                                                                  ;                                      ; a448540807a8f05300c5a86ec37a0487 ;
; ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1923/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1923_mrpm5pa.sdc                                                                           ; User-Specified Synopsys Design Constraints File  ; ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1923/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1923_mrpm5pa.sdc                                                                                                  ;                                      ; 512563266994a4e6c41f00dbaa41a922 ;
; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca.sdc                                                                                ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_ws7gkca.sdc                                                                                                       ;                                      ; 0b7fa73985150d91c21ff877a4dbba98 ;
; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1923/synth/rspfifo_fifo_1923_h3bzh4a.sdc                                                                                   ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1923/synth/rspfifo_fifo_1923_h3bzh4a.sdc                                                                                                          ;                                      ; d3172f07cc1a3911cafd81dbc74dd8d2 ;
; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1923/synth/reqfifo_fifo_1923_jlcypci.sdc                                                                                   ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1923/synth/reqfifo_fifo_1923_jlcypci.sdc                                                                                                          ;                                      ; 3c390db8d83c9aa336be946bd727794b ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1945/synth/altera_s10_user_rst_clkgate_fm.sdc                                                           ; User-Specified Synopsys Design Constraints File  ; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1945/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                  ;                                      ; 7f0f35a57a0ff82ea82e2a0543725039 ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl.sdc                                                                                              ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl.sdc                                                                                                                     ;                                      ; e51d4830586cd46d4f0ad857c0c52eb7 ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.sdc                                                               ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.sdc                                                                                      ;                                      ; 6c577747159348e7a3c5148681ccc780 ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.sdc                                                           ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.sdc                                                                                  ;                                      ; 83011ccb0570e06e8dab407ddde0754c ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxltyp2.sdc                                                                                                      ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxltyp2.sdc                                                                                                                             ;                                      ; 59d0209a0e5baa2cfbcf5b7abbb83710 ;
; IP/pll/pll_0/intelclkctrl_200/synth/pll_0_intelclkctrl_200_wlyqxpa.sdc                                                                                                             ; User-Specified Synopsys Design Constraints File  ; IP/pll/pll_0/intelclkctrl_200/synth/pll_0_intelclkctrl_200_wlyqxpa.sdc                                                                                                                                    ;                                      ; 426dd9a7897849f8f46a9838303b6063 ;
; IP/fifo/fifo_cdc/fifo_1923/synth/fifo_cdc_fifo_1923_wtv3t7a.sdc                                                                                                                    ; User-Specified Synopsys Design Constraints File  ; IP/fifo/fifo_cdc/fifo_1923/synth/fifo_cdc_fifo_1923_wtv3t7a.sdc                                                                                                                                           ;                                      ; 6d808272820f954ae28999b65fe43c37 ;
; IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4/fifo_1923/synth/fifo_cdc_to_mc_axi4_fifo_1923_jz4pbri.sdc                                                                               ; User-Specified Synopsys Design Constraints File  ; IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4/fifo_1923/synth/fifo_cdc_to_mc_axi4_fifo_1923_jz4pbri.sdc                                                                                                      ;                                      ; 54e52e8aac071935b9bcb5cd505a376e ;
; common/cdc_fifos/fifo_28w_16d/fifo_1923/synth/fifo_28w_16d_fifo_1923_i6cb3wa.sdc                                                                                                   ; User-Specified Synopsys Design Constraints File  ; common/cdc_fifos/fifo_28w_16d/fifo_1923/synth/fifo_28w_16d_fifo_1923_i6cb3wa.sdc                                                                                                                          ;                                      ; 8dc1e0d7b2b4e55d3e8c06f029b63a2c ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Warnings for cxltyp2_ed.sv                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxltyp2_ed.sv(38): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxltyp2_ed.sv(38): `include directive not isolated on its own line ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_sip_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_sip_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv                               ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_steal.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_steal.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv                               ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                          ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 1     ; Verilog HDL warning at rtlgen_pkg_v12.sv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                          ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21774      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_reset_ctrl.sv(0): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; 17377      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_soft_tx_wrapper.sv(0): initial value of parameter TX_BIG_BUFFER is omitted ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 9     ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 6     ; Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; 16818      ; Warning  ; 5     ; Verilog HDL warning at sketch.sv(87): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch.sv(87): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch.sv(95): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch.sv(96): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch.sv(142): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at sketch.sv(143): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv                                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_pld_if.svh.iv(0): module pld_if is previously defined, ignoring this definition ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at ial_tc_bbs_cfg.sv(0): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v                ;
+------------+----------+-------+----------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------+
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_punit.v(0): empty port in module declaration ;
+------------+----------+-------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_tx_hdr_data_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_tx_hdr_data_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 5     ; Verilog HDL warning at one_hash_computation.sv(45): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at one_hash_computation.sv(45): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at one_hash_computation.sv(58): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at one_hash_computation.sv(71): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at one_hash_computation.sv(84): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at one_hash_computation.sv(97): block identifier is required on this block ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Warnings for common/cm_sketch_sorted_cam/afu_banking/src/cam.sv                                                ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; 16818      ; Warning  ; 2     ; Verilog HDL warning at cam.sv(221): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cam.sv(221): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cam.sv(264): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv                                                ;
+------------+----------+-------+----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                         ;
+------------+----------+-------+----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 7     ; Verilog HDL warning at sketch_unit.sv(62): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch_unit.sv(62): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch_unit.sv(63): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch_unit.sv(84): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at sketch_unit.sv(103): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at sketch_unit.sv(110): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at sketch_unit.sv(151): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at sketch_unit.sv(167): block identifier is required on this block ;
+------------+----------+-------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv                                                                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/mc_top/mc_axi_if_pkg.sv                                                                                                                                        ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                     ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 27    ; Verilog HDL warning at mc_axi_if_pkg.sv(4): parameter 'AXI_ADDR_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam      ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(4): parameter 'AXI_ADDR_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam      ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(5): parameter 'AXI_DATA_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam      ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(6): parameter 'AXI_ID_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(7): parameter 'AXI_LEN_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam       ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(8): parameter 'AXI_SIZE_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam      ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(9): parameter 'AXI_BURST_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(10): parameter 'AXI_LOCK_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(11): parameter 'AXI_CACHE_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(12): parameter 'AXI_PROT_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(13): parameter 'AXI_QOS_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam      ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(14): parameter 'AXI_REGION_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(15): parameter 'AXI_USER_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(16): parameter 'AXI_STRB_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(19): parameter 'MC_AXI_RAC_ADDR_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(20): parameter 'MC_AXI_RAC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(21): parameter 'MC_AXI_WAC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(22): parameter 'MC_AXI_WRC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(23): parameter 'MC_AXI_WRC_USER_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(24): parameter 'MC_AXI_RRC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(25): parameter 'MC_AXI_RRC_DATA_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(28): parameter 'BURST_FIXED' declared inside package 'mc_axi_if_pkg' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(29): parameter 'BURST_INCR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam         ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(30): parameter 'BURST_WRAP' declared inside package 'mc_axi_if_pkg' shall be treated as localparam         ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(33): parameter 'RESP_OKAY' declared inside package 'mc_axi_if_pkg' shall be treated as localparam          ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(34): parameter 'RESP_EXOKAY' declared inside package 'mc_axi_if_pkg' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(35): parameter 'RESP_SLVERR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at mc_axi_if_pkg.sv(36): parameter 'RESP_DECERR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam        ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                                                                                                                                                 ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_pushwrite_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_pushwrite_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 16    ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                                              ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 8     ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/ext_csr_if_pkg.sv                                                                                                                                                      ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 7     ; Verilog HDL warning at ext_csr_if_pkg.sv(4): parameter 'TYPE_1_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam                          ;
;     21442  ;          ;       ; Verilog HDL warning at ext_csr_if_pkg.sv(4): parameter 'TYPE_1_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam                          ;
;     21442  ;          ;       ; Verilog HDL warning at ext_csr_if_pkg.sv(5): parameter 'TYPE_2_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam                          ;
;     21442  ;          ;       ; Verilog HDL warning at ext_csr_if_pkg.sv(6): parameter 'TYPE_3_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam                          ;
;     21442  ;          ;       ; Verilog HDL warning at ext_csr_if_pkg.sv(9): parameter 'CAFU2IP_CSR0_CFG_IF_WIDTH' declared inside package 'ext_csr_if_pkg' shall be treated as localparam           ;
;     21442  ;          ;       ; Verilog HDL warning at ext_csr_if_pkg.sv(10): parameter 'TMP_NEW_DVSEC_FBCTRL2_STATUS2_T_BW' declared inside package 'ext_csr_if_pkg' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at ext_csr_if_pkg.sv(44): parameter 'TYPE2_CDAT_0' declared inside package 'ext_csr_if_pkg' shall be treated as localparam                       ;
;     21442  ;          ;       ; Verilog HDL warning at ext_csr_if_pkg.sv(45): parameter 'TYPE2_CDAT_1' declared inside package 'ext_csr_if_pkg' shall be treated as localparam                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/cafu_csr_doe.sv                                                                        ;
+------------+----------+-------+--------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cafu_csr_doe.sv(664): extra semicolon in $unit (global) scope ;
+------------+----------+-------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker.sv                                               ;
+------------+----------+-------+---------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at hot_tracker.sv(95): block identifier is required on this block ;
+------------+----------+-------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 13    ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_wrapper_sv' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_wrapper_sv' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_sv' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_top_sv' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_add_top_sv' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_top_sv' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_steal_sv' shall be treated as localparam       ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_cfg_sv' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_sv' shall be treated as localparam              ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_top_sv' shall be treated as localparam          ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_top_sv' shall be treated as localparam              ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_ip_top_sv' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit_cxltyp2_ed_sv' shall be treated as localparam                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_ed_defines.svh.iv                                                                                                               ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 16744      ; Warning  ; 2     ; Verilog HDL warning at cxl_ed_defines.svh.iv(69): macro SUPPORT_ALGORITHM_1A redefined                                  ;
;     16744  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(69): macro SUPPORT_ALGORITHM_1A redefined                                  ;
;     16744  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(70): macro ALG_1A_SUPPORT_SELF_CHECK redefined                             ;
; 18455      ; Warning  ; 3     ; Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv                                                ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 4     ; Verilog HDL warning at min_computation.sv(75): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at min_computation.sv(75): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at min_computation.sv(95): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at min_computation.sv(113): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at min_computation.sv(114): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv                                                                                                                                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 8     ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(101): Parameter Declaration 'CTRL_IDLE' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List      ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(101): Parameter Declaration 'CTRL_IDLE' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List      ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(102): Parameter Declaration 'RD_HDR_S0_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(103): Parameter Declaration 'RD_HDR_S1_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(104): Parameter Declaration 'RD_HDR_S2_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(105): Parameter Declaration 'RD_HDR_S3_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(120): Parameter Declaration 'CPL_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List        ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(121): Parameter Declaration 'NP_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List         ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(122): Parameter Declaration 'P_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv                                                                                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_top.sv(0): Parameter Declaration 'pfn_num_array' in module 'cxl_io_top' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_top.sv(0): block identifier is required on this block                                                                                                                                      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv                                                                                                                                                                                       ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 39    ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition ;
; 16817      ; Warning  ; 1     ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): overwriting previous definition of cxl_type2_defines package             ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf0.sv(0): Parameter Declaration 'CMB_PF0_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf0' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf0.sv(0): block identifier is required on this block                                                                                                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(0): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 4     ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv                          ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_global.sv(0): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv                               ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 11    ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/avst4to1_rx/ed_define.svh.iv                                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 3     ; Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf1.sv(0): Parameter Declaration 'CMB_PF1_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf1' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf1.sv(0): block identifier is required on this block                                                                                                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v                ;
+------------+----------+-------+---------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                  ;
+------------+----------+-------+---------------------------------------------------------------------------------+
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qtgpslicer.v(0): empty port in module declaration ;
+------------+----------+-------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v                ;
+------------+----------+-------+-----------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------+
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qsunit.v(0): empty port in module declaration ;
+------------+----------+-------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 5     ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 5     ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv                                                                                                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_rx_core_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv                                                                                                                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_tx_core_crd.sv(0): Parameter Declaration 'NO_CREDITS' in module 'cxl_io_tx_core_crd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(0): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv               ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+
; 17377      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_soft_rx_tx_wrapper.sv(0): initial value of parameter REV_B0 is omitted ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv                                                                                                                                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_rx_avst_parser.sv(0): Parameter Declaration 'CONFIG_REQUEST' in module 'cxl_io_rx_avst_parser' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): `include directive not isolated on its own line                                                                                                                                             ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): extra semicolon in $unit (global) scope                                                                                                                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv                                                                                                                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_avst_merger.sv(0): Parameter Declaration 'AVST_READY' in module 'cxl_io_avst_merger' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger.sv(0): `include directive not isolated on its own line                                                                                                                                      ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger.sv(0): extra semicolon in $unit (global) scope                                                                                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.3.0 Build 104 09/14/2022 Patches 0.24fw SC Pro Edition
    Info: Processing started: Sun Apr 13 12:05:20 2025
    Info: System process ID: 2541098
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off cxltyp2_ed -c cxltyp2_ed --quick_elab
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "cxltyp2_ed"
Info: Revision = "cxltyp2_ed"
Info: Running Design Analysis
Info: Analyzing source files for Design Analysis mode
Info (16303): Superior Performance with Maximum Placement Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(4): parameter 'AXI_ADDR_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 4
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(5): parameter 'AXI_DATA_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 5
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(6): parameter 'AXI_ID_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 6
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(7): parameter 'AXI_LEN_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 7
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(8): parameter 'AXI_SIZE_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 8
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(9): parameter 'AXI_BURST_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 9
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(10): parameter 'AXI_LOCK_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 10
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(11): parameter 'AXI_CACHE_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 11
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(12): parameter 'AXI_PROT_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 12
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(13): parameter 'AXI_QOS_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 13
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(14): parameter 'AXI_REGION_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 14
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(15): parameter 'AXI_USER_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 15
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(16): parameter 'AXI_STRB_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 16
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(19): parameter 'MC_AXI_RAC_ADDR_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 19
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(20): parameter 'MC_AXI_RAC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 20
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(21): parameter 'MC_AXI_WAC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 21
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(22): parameter 'MC_AXI_WRC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 22
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(23): parameter 'MC_AXI_WRC_USER_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 23
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(24): parameter 'MC_AXI_RRC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 24
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(25): parameter 'MC_AXI_RRC_DATA_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 25
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(28): parameter 'BURST_FIXED' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 28
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(29): parameter 'BURST_INCR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 29
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(30): parameter 'BURST_WRAP' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 30
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(33): parameter 'RESP_OKAY' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 33
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(34): parameter 'RESP_EXOKAY' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 34
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(35): parameter 'RESP_SLVERR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 35
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(36): parameter 'RESP_DECERR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 36
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(4): parameter 'TYPE_1_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 4
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(5): parameter 'TYPE_2_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 5
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(6): parameter 'TYPE_3_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 6
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(9): parameter 'CAFU2IP_CSR0_CFG_IF_WIDTH' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 9
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(10): parameter 'TMP_NEW_DVSEC_FBCTRL2_STATUS2_T_BW' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 10
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(44): parameter 'TYPE2_CDAT_0' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 44
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(45): parameter 'TYPE2_CDAT_1' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 45
Warning (16818): Verilog HDL warning at sketch_unit.sv(62): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 62
Warning (16818): Verilog HDL warning at sketch_unit.sv(63): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 63
Warning (16818): Verilog HDL warning at sketch_unit.sv(84): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 84
Warning (16818): Verilog HDL warning at sketch_unit.sv(103): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 103
Warning (16818): Verilog HDL warning at sketch_unit.sv(110): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 110
Warning (16818): Verilog HDL warning at sketch_unit.sv(151): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 151
Warning (16818): Verilog HDL warning at sketch_unit.sv(167): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 167
Warning (16818): Verilog HDL warning at sketch.sv(87): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 87
Warning (16818): Verilog HDL warning at sketch.sv(95): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 95
Warning (16818): Verilog HDL warning at sketch.sv(96): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 96
Warning (16818): Verilog HDL warning at sketch.sv(142): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 142
Warning (16818): Verilog HDL warning at sketch.sv(143): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 143
Warning (16818): Verilog HDL warning at one_hash_computation.sv(45): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 45
Warning (16818): Verilog HDL warning at one_hash_computation.sv(58): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 58
Warning (16818): Verilog HDL warning at one_hash_computation.sv(71): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 71
Warning (16818): Verilog HDL warning at one_hash_computation.sv(84): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 84
Warning (16818): Verilog HDL warning at one_hash_computation.sv(97): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 97
Warning (16818): Verilog HDL warning at min_computation.sv(75): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 75
Warning (16818): Verilog HDL warning at min_computation.sv(95): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 95
Warning (16818): Verilog HDL warning at min_computation.sv(113): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 113
Warning (16818): Verilog HDL warning at min_computation.sv(114): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 114
Info (16884): Verilog HDL info at hot_tracker_top.sv(4): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv Line: 4
Info (19624): Verilog HDL info at hot_tracker_top.sv(4): back to file 'common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv Line: 4
Warning (16818): Verilog HDL warning at hot_tracker.sv(95): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker.sv Line: 95
Warning (16818): Verilog HDL warning at cam.sv(221): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/cam.sv Line: 221
Warning (16818): Verilog HDL warning at cam.sv(264): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/cam.sv Line: 264
Info (16884): Verilog HDL info at afu_banking_top.sv(31): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/afu/afu_banking_top.sv Line: 31
Warning (16817): Verilog HDL warning at cxl_type2_defines.svh.iv(87): overwriting previous definition of cxl_type2_defines package File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at afu_banking_top.sv(31): back to file 'common/afu/afu_banking_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/afu/afu_banking_top.sv Line: 31
Info (16884): Verilog HDL info at mc_cxlmem_ready_control.sv(30): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv Line: 30
Info (19624): Verilog HDL info at mc_cxlmem_ready_control.sv(30): back to file 'common/mc_top/mc_cxlmem_ready_control.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv Line: 30
Info (16884): Verilog HDL info at cxlip_top_pkg.sv(32): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv Line: 32
Info (19624): Verilog HDL info at cxlip_top_pkg.sv(32): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv Line: 32
Info (16884): Verilog HDL info at mc_top.sv(30): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_top.sv Line: 30
Warning (18455): Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(76): previous definition of module cxl_ed_defines is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (19624): Verilog HDL info at mc_top.sv(30): back to file 'common/mc_top/mc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_top.sv Line: 30
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 15
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 16
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 17
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 18
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 19
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 20
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 21
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 22
Info (16884): Verilog HDL info at avst4to1_ss_rx_core_fifos.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 32
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_core_fifos.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 32
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(101): Parameter Declaration 'CTRL_IDLE' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 101
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(102): Parameter Declaration 'RD_HDR_S0_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 102
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(103): Parameter Declaration 'RD_HDR_S1_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 103
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(104): Parameter Declaration 'RD_HDR_S2_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 104
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(105): Parameter Declaration 'RD_HDR_S3_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 105
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(120): Parameter Declaration 'CPL_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 120
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(121): Parameter Declaration 'NP_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 121
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(122): Parameter Declaration 'P_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 122
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_check.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv Line: 32
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_check.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(31): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 31
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(31): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 31
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 32
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(32): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 32
Warning (18455): Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (19624): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(33): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 33
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(33): back to file 'common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 33
Info (16884): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(14): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 14
Warning (18455): Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (19624): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(14): back to file 'common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 14
Info (16884): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(16): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 16
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(16): back to file 'common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 16
Warning (18455): Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (16884): Verilog HDL info at cafu_csr0_cfg_pkg.sv(34): analyzing included file common/cafu_csr0/cafu_csr0_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_cfg_pkg.sv(34): back to file 'common/cafu_csr0/cafu_csr0_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_cfg_pkg.sv(35): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 35
Info (19624): Verilog HDL info at cafu_csr0_cfg_pkg.sv(35): back to file 'common/cafu_csr0/cafu_csr0_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 35
Info (16884): Verilog HDL info at cafu_csr0_cfg.sv(34): analyzing included file common/cafu_csr0/cafu_csr0_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_cfg.sv(34): back to file 'common/cafu_csr0/cafu_csr0_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_cfg.sv(36): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 36
Info (19624): Verilog HDL info at cafu_csr0_cfg.sv(36): back to file 'common/cafu_csr0/cafu_csr0_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 36
Info (16884): Verilog HDL info at alg_1a_execute_write_axi_fsm.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_execute_write_axi_fsm.sv(30): back to file 'common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_execute_write.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_execute_write.sv(30): back to file 'common/cafu_csr0/alg_1a_execute_write.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_execute_response_count.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_response_count.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_execute_response_count.sv(30): back to file 'common/cafu_csr0/alg_1a_execute_response_count.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_response_count.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_read_axi_fsm.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_verify_sc_read_axi_fsm.sv(30): back to file 'common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_read.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_verify_sc_read.sv(30): back to file 'common/cafu_csr0/alg_1a_verify_sc_read.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_response.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_response.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_verify_sc_response.sv(30): back to file 'common/cafu_csr0/alg_1a_verify_sc_response.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_response.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): back to file 'common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_top.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_top.sv(30): back to file 'common/cafu_csr0/alg_1a_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top.sv Line: 30
Info (16884): Verilog HDL info at mwae_afu_status_regs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv Line: 30
Info (19624): Verilog HDL info at mwae_afu_status_regs.sv(30): back to file 'common/cafu_csr0/mwae_afu_status_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv Line: 30
Info (16884): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv Line: 30
Info (19624): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): back to file 'common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv Line: 30
Info (16884): Verilog HDL info at mwae_config_check.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_check.sv Line: 30
Info (19624): Verilog HDL info at mwae_config_check.sv(30): back to file 'common/cafu_csr0/mwae_config_check.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_check.sv Line: 30
Info (16884): Verilog HDL info at mwae_debug_logs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv Line: 30
Info (19624): Verilog HDL info at mwae_debug_logs.sv(30): back to file 'common/cafu_csr0/mwae_debug_logs.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv Line: 30
Info (16884): Verilog HDL info at mwae_error_injection_regs.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv Line: 31
Info (19624): Verilog HDL info at mwae_error_injection_regs.sv(31): back to file 'common/cafu_csr0/mwae_error_injection_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv Line: 31
Info (16884): Verilog HDL info at mwae_poison_injection.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv Line: 31
Info (19624): Verilog HDL info at mwae_poison_injection.sv(31): back to file 'common/cafu_csr0/mwae_poison_injection.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv Line: 31
Info (16884): Verilog HDL info at mwae_top_level_fsm.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv Line: 30
Info (19624): Verilog HDL info at mwae_top_level_fsm.sv(30): back to file 'common/cafu_csr0/mwae_top_level_fsm.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv Line: 30
Info (16884): Verilog HDL info at mwae_top.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 31
Info (19624): Verilog HDL info at mwae_top.sv(31): back to file 'common/cafu_csr0/mwae_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 31
Info (16884): Verilog HDL info at mwae_top.sv(33): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 33
Warning (16744): Verilog HDL warning at cxl_ed_defines.svh.iv(69): macro SUPPORT_ALGORITHM_1A redefined File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 69
Warning (16744): Verilog HDL warning at cxl_ed_defines.svh.iv(70): macro ALG_1A_SUPPORT_SELF_CHECK redefined File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 70
Warning (18455): Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(76): previous definition of module cxl_ed_defines is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (19624): Verilog HDL info at mwae_top.sv(33): back to file 'common/cafu_csr0/mwae_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 33
Warning (18457): Verilog HDL warning at cafu_csr_doe.sv(664): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr_doe.sv Line: 664
Info (16884): Verilog HDL info at cafu_csr0_wrapper.sv(34): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_wrapper.sv(34): back to file 'common/cafu_csr0/cafu_csr0_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_iosf_wrapper.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_iosf_wrapper.sv Line: 30
Info (19624): Verilog HDL info at cafu_csr0_iosf_wrapper.sv(30): back to file 'common/cafu_csr0/cafu_csr0_iosf_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_iosf_wrapper.sv Line: 30
Warning (17377): Verilog HDL warning at rnr_cxl_soft_rx_tx_wrapper.sv(0): initial value of parameter REV_B0 is omitted File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv Line: 0
Warning (17377): Verilog HDL warning at rnr_cxl_soft_tx_wrapper.sv(0): initial value of parameter TX_BIG_BUFFER is omitted File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv Line: 0
Warning (21774): Verilog HDL warning at rnr_cxl_reset_ctrl.sv(0): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv Line: 0
Info (16884): Verilog HDL info at custom_sb_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv Line: 0
Info (19624): Verilog HDL info at custom_sb_top.sv(557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv Line: 557
Warning (18455): Verilog HDL warning at rtlgen_pkg_v12.sv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (16884): Verilog HDL info at aibwrap_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at aibwrap_pkg.sv(1076): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv Line: 1076
Info (16884): Verilog HDL info at bbs_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_pkg.sv(1810): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 1810
Info (16884): Verilog HDL info at bbs_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 0
Info (19624): Verilog HDL info at bbs_pkg.sv(1810): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 1810
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_pushwrite_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_pushwrite_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv Line: 0
Info (16884): Verilog HDL info at ial_ingress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_ingress.sv(984): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv Line: 984
Info (16884): Verilog HDL info at ial_egress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_egress.sv(680): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv Line: 680
Info (16884): Verilog HDL info at ial_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_top.sv(1078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv Line: 1078
Info (16884): Verilog HDL info at dcc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dcc_top.sv(4242): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv Line: 4242
Info (16884): Verilog HDL info at ucc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ucc_top.sv(353): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 353
Info (16884): Verilog HDL info at dfc_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dfc_pkg.sv(767): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv Line: 767
Info (16884): Verilog HDL info at devmem_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at devmem_top.sv(1165): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv Line: 1165
Info (16884): Verilog HDL info at ddfc_ctrl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_ctrl.sv(1607): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv Line: 1607
Info (16884): Verilog HDL info at ddfc_dataflow.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_dataflow.sv(582): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv Line: 582
Info (16884): Verilog HDL info at ddfc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_top.sv(1283): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv Line: 1283
Info (16884): Verilog HDL info at dfc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dfc_top.sv(350): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv Line: 350
Info (16884): Verilog HDL info at m2sq_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at m2sq_top.sv(940): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv Line: 940
Info (16884): Verilog HDL info at bbs_slice.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice.sv(689): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv Line: 689
Info (16884): Verilog HDL info at bbs_fme_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_fme_top.sv(2998): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 2998
Info (16884): Verilog HDL info at bbs_slice_memwrap.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_memwrap.sv(7159): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv Line: 7159
Info (16884): Verilog HDL info at bbs_slice_wrap.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_wrap.sv(863): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv Line: 863
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 0
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_bfe.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_bfe.sv(2390): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv Line: 2390
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_top.sv(1366): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 1366
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Info (19624): Verilog HDL info at bbs_top.sv(1366): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 1366
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_wrapper.sv(877): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 877
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 0
Info (19624): Verilog HDL info at bbs_wrapper.sv(877): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 877
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(5907): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 5907
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(5907): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 5907
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(21554): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 21554
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(21554): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 21554
Warning (16818): Verilog HDL warning at ial_tc_bbs_cfg.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(85): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv Line: 85
Info (16884): Verilog HDL info at cxl_io_gtprs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gtprs.sv(167): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv Line: 167
Info (16884): Verilog HDL info at cxl_io_gti.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gti.v(1755): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v Line: 1755
Info (16884): Verilog HDL info at cxl_io_gto.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gto.v(1637): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v Line: 1637
Info (16884): Verilog HDL info at cxl_io_gtopf.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gtopf.v(3408): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v Line: 3408
Info (16884): Verilog HDL info at cxl_io_gtunit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gtunit.v(3727): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v Line: 3727
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(4397): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 4397
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf0.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf0.sv(0): Parameter Declaration 'CMB_PF0_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf0' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Warning (16818): Verilog HDL warning at cxl_io_cmb_global.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf1.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf1.sv(0): Parameter Declaration 'CMB_PF1_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf1' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.v(566): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.v(566): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(225): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 225
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(225): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 225
Info (16884): Verilog HDL info at cxl_io_pdecode.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pdecode.v(13870): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 13870
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Warning (16743): Verilog HDL warning at cxl_io_punit.v(0): empty port in module declaration File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qtgpslicer.v(0): empty port in module declaration File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qsunit.v(0): empty port in module declaration File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_ppgtran.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.v(5261): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 5261
Info (16884): Verilog HDL info at cxl_io_ppgtran.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.v(5261): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 5261
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(422): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 422
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(422): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 422
Info (16884): Verilog HDL info at cxl_io_rx_side.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_side.sv(181): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv Line: 181
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_tx_side.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_tx_side.sv(214): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv Line: 214
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_hdr_data_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_tx_hdr_data_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Warning (16818): Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_rx_core_fifos.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_core_fifos.sv(2392): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 2392
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_core_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_core_crd.sv(0): Parameter Declaration 'NO_CREDITS' in module 'cxl_io_tx_core_crd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_pld_if.svh.iv(0): module pld_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_pld_if.svh.iv(0): previous definition of module pld_if is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Warning (16818): Verilog HDL warning at cxl_io_top.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_top.sv(0): Parameter Declaration 'pfn_num_array' in module 'cxl_io_top' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_wrapper_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1026): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1026
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1026): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1026
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(855): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 855
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(855): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 855
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2163): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2163
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2163): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2163
Warning (16818): Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv Line: 0
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(368): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 368
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(368): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 368
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1486): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 1486
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1486): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 1486
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_avst_parser.sv(0): Parameter Declaration 'CONFIG_REQUEST' in module 'cxl_io_rx_avst_parser' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1156): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 1156
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1156): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 1156
Warning (17526): Verilog HDL warning at cxl_io_avst_merger.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_avst_merger.sv(0): Parameter Declaration 'AVST_READY' in module 'cxl_io_avst_merger' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1132): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 1132
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1132): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 1132
Warning (17526): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 321
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 321
Warning (17526): Verilog HDL warning at cxl_io_credit_add_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_add_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_add_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 1515
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 1515
Warning (17526): Verilog HDL warning at cxl_io_credit_steal.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_steal.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_steal_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_cfg_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Warning (17526): Verilog HDL warning at cxl_t2ip_sip_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_t2ip_sip_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Warning (17526): Verilog HDL warning at cxl_t2ip_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_t2ip_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_ip_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at ed_top_wrapper_typ2.sv(42): analyzing included file ./common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 42
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at ed_top_wrapper_typ2.sv(42): back to file 'ed_top_wrapper_typ2.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 42
Info (16884): Verilog HDL info at ed_top_wrapper_typ2.sv(43): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 43
Warning (18455): Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(76): previous definition of module cxl_ed_defines is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (19624): Verilog HDL info at ed_top_wrapper_typ2.sv(43): back to file 'ed_top_wrapper_typ2.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 43
Info (16884): Verilog HDL info at cxltyp2_ed.sv(31): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 31
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxltyp2_ed.sv(31): back to file 'cxltyp2_ed.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 31
Info (16884): Verilog HDL info at cxltyp2_ed.sv(37): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 37
Info (19624): Verilog HDL info at cxltyp2_ed.sv(37): back to file 'cxltyp2_ed.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 37
Info (16884): Verilog HDL info at cxltyp2_ed.sv(38): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Info (19624): Verilog HDL info at cxltyp2_ed.sv(38): back to file 'cxltyp2_ed.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (17526): Verilog HDL warning at cxltyp2_ed.sv(38): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (18457): Verilog HDL warning at cxltyp2_ed.sv(38): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit_cxltyp2_ed_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info: Elaborating for Design Analysis mode from top-level entity "cxltyp2_ed"
Info (18235): Library search order is as follows: "ram_1port_2011; port_1_ram; fifo_1923; fifo_w32_d256; fifo_12b_128w_show_ahead; intel_rtile_cxl_top_150; cfg_to_iosf_fifo_vcd_ED; iosf_to_cfg_fifo_vcd_ED; altecc_1912; altecc_enc_latency0; altecc_dec_latency1; altecc_dec_latency2; altera_emif_cal_iossm_272; altera_emif_cal_272; emif_cal_one_ch; altera_emif_arch_fm_191; altera_emif_fm_272; emif; rspfifo; reqfifo; altera_s10_user_rst_clkgate_1945; intel_reset_release; intel_rtile_cxl_ast_100; altera_avalon_mm_bridge_2001; st_dc_fifo_1941; mm_ccb_1921; altera_merlin_master_translator_191; altera_merlin_slave_translator_191; altera_merlin_master_agent_191; altera_merlin_slave_agent_191; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_merlin_traffic_limiter_191; altera_avalon_st_pipeline_stage_1920; altera_merlin_burst_adapter_1923; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; cxltyp3ddr_avmm_interconnect_100; altera_iopll_1931; intel_rtile_cxl_top_cxltyp2_ed; intelclkctrl_200; pll_0; fifo_cdc; fifo_cdc_to_mc_axi4; fifo_28w_16d; ram_2port_2041; w64_d8192; w32_d1024". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Error (14394): Verilog HDL error at cafu_mem_target.sv(134): target_hdm is not declared under the prefix "awuser" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv Line: 134
Error (14394): Verilog HDL error at cafu_mem_target.sv(200): target_hdm is not declared under the prefix "aruser" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv Line: 200
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(149): rid is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 149
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(150): rdata is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 150
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(151): rresp is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 151
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(152): rvalid is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 152
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(153): ruser is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 153
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(154): rlast is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 154
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(201): awid is not declared under the prefix "i_to_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 201
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(202): arid is not declared under the prefix "i_to_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 202
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(311): id is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 311
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(312): resp is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 312
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(314): user is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 314
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(318): id is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 318
Error: Flow failed: 0x24ba1040
Error: Quartus Prime Synthesis was unsuccessful. 15 errors, 236 warnings
    Error: Peak virtual memory: 1586 megabytes
    Error: Processing ended: Sun Apr 13 12:05:52 2025
    Error: Elapsed time: 00:00:32
    Error: System process ID: 2541098


