/// Verilog Memory Initialization File (.mem) generated by ./ex3_asm

/// 12-bit address
/// 16-bit data

@010 2013	///   0010 [2013]: LDA 013   (A)
@011 7020	///   0011 [7020]: INC          
@012 3014	///   0012 [3014]: STA 014   (B)
@013 000f	///A: 0013 [000f]: (   15:   15)  
@014 0000	///B: 0014 [0000]: (    0:    0)  
