// --------------------------------
// --------- Reference @HUI HU---------- 
// I had to use verilog as @HUI HU did cuz it gives more flexibality to deal with image files
// --------------------------------  

// Testbench

`define clk_period 10


MODULE fifo_single_line_tb();






ENDMODULE 