<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="113" from="1" to="4">
<condition id="34">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="1" to="2">
<condition id="36">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="40">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="4">
<condition id="38">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="2">
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="3">
<condition id="44">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="5">
<condition id="46">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="5" to="4">
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="5" to="6">
<condition id="50">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="6" to="5">
<condition id="52">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="14">
<condition id="54">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="8">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="8" to="9">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="9" to="10">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="10" to="11">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="11" to="12">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="12" to="13">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="13" to="14">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="14" to="6">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %nC) nounwind, !map !38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp = icmp eq i8 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp, label %1, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %mC, i8 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i8P(i8* %nC, i8 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %mC, i8 %mA_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i8P(i8* %nC, i8 %nB_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit19:0  %i = phi i7 [ 0, %1 ], [ %i_2, %.preheader8 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.loopexit19:1  %phi_mul = phi i14 [ 0, %1 ], [ %next_mul, %.preheader8 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit19:2  %next_mul = add i14 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit19:3  %exitcond4 = icmp eq i7 %i, -28

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit19:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit19:5  %i_2 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit19:6  br i1 %exitcond4, label %.preheader7, label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader8:0  %j = phi i7 [ %j_2, %2 ], [ 0, %.loopexit19 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:1  %exitcond3 = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:3  %j_2 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %exitcond3, label %.loopexit19, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_5_trn_cast = zext i7 %j to i14

]]></node>
<StgValue><ssdm name="tmp_5_trn_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr = add i14 %tmp_5_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1 = zext i14 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store i32 0, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader7:0  %i_1 = phi i7 [ 0, %.loopexit19 ], [ %i_3, %.preheader6 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader7:1  %phi_mul1 = phi i14 [ 0, %.loopexit19 ], [ %next_mul1, %.preheader6 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader7:2  %next_mul1 = add i14 %phi_mul1, 100

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="7">
<![CDATA[
.preheader7:3  %i_1_cast = zext i7 %i_1 to i8

]]></node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:4  %exitcond2 = icmp eq i7 %i_1, -28

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:6  %i_3 = add i7 %i_1, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:7  br i1 %exitcond2, label %.loopexit, label %.preheader6.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:0  %tmp_2 = icmp ult i8 %i_1_cast, %mA_read

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:1  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader6:0  %j_1 = phi i7 [ 0, %.preheader6.preheader ], [ %j_3, %.preheader ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="7">
<![CDATA[
.preheader6:1  %j_1_cast = zext i7 %j_1 to i8

]]></node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:2  %exitcond1 = icmp eq i7 %j_1, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:4  %j_3 = add i7 %j_1, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %exitcond1, label %.preheader7, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:0  %tmp_8 = icmp ult i8 %j_1_cast, %nB_read

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="14" op_0_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp_9_trn6_cast = zext i7 %j_1 to i14

]]></node>
<StgValue><ssdm name="tmp_9_trn6_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:2  %p_addr8 = add i14 %tmp_9_trn6_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader:3  %tmp_3 = zext i14 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i7 [ %k_1, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul2 = phi i14 [ %next_mul2, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="7">
<![CDATA[
.preheader:2  %k_cast = zext i7 %k to i8

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %exitcond = icmp eq i7 %k, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5  %k_1 = add i7 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %.preheader6, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_s = icmp ult i8 %k_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %tmp1 = and i1 %tmp_8, %tmp_s

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond5 = and i1 %tmp1, %tmp_2

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %next_mul2 = add i14 %phi_mul2, 100

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond5, label %4, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_4_trn_cast = zext i7 %k to i14

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr1 = add i14 %tmp_4_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_4 = zext i14 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="14">
<![CDATA[
:4  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %p_addr4 = add i14 %tmp_9_trn6_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_5 = zext i14 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="14">
<![CDATA[
:4  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="14">
<![CDATA[
:10  %C_load = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="14">
<![CDATA[
:10  %C_load = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_7 = add nsw i32 %C_load, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:12  store i32 %tmp_7, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="134" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="C" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="mA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mA"/></StgValue>
</port>
<port id="138" name="nA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nA"/></StgValue>
</port>
<port id="139" name="mB" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mB"/></StgValue>
</port>
<port id="140" name="nB" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nB"/></StgValue>
</port>
<port id="141" name="mC" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mC"/></StgValue>
</port>
<port id="142" name="nC" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="nC"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="144" from="_ssdm_op_SpecBitsMap" to="stg_15" fromId="143" toId="15">
</dataflow>
<dataflow id="145" from="A" to="stg_15" fromId="134" toId="15">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecBitsMap" to="stg_16" fromId="143" toId="16">
</dataflow>
<dataflow id="147" from="B" to="stg_16" fromId="135" toId="16">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecBitsMap" to="stg_17" fromId="143" toId="17">
</dataflow>
<dataflow id="149" from="C" to="stg_17" fromId="136" toId="17">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="stg_18" fromId="143" toId="18">
</dataflow>
<dataflow id="151" from="mA" to="stg_18" fromId="137" toId="18">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecBitsMap" to="stg_19" fromId="143" toId="19">
</dataflow>
<dataflow id="153" from="nA" to="stg_19" fromId="138" toId="19">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecBitsMap" to="stg_20" fromId="143" toId="20">
</dataflow>
<dataflow id="155" from="mB" to="stg_20" fromId="139" toId="20">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecBitsMap" to="stg_21" fromId="143" toId="21">
</dataflow>
<dataflow id="157" from="nB" to="stg_21" fromId="140" toId="21">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecBitsMap" to="stg_22" fromId="143" toId="22">
</dataflow>
<dataflow id="159" from="mC" to="stg_22" fromId="141" toId="22">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecBitsMap" to="stg_23" fromId="143" toId="23">
</dataflow>
<dataflow id="161" from="nC" to="stg_23" fromId="142" toId="23">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecTopModule" to="stg_24" fromId="162" toId="24">
</dataflow>
<dataflow id="165" from="str" to="stg_24" fromId="164" toId="24">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.i8" to="nB_read" fromId="166" toId="25">
</dataflow>
<dataflow id="168" from="nB" to="nB_read" fromId="140" toId="25">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.ap_auto.i8" to="mB_read" fromId="166" toId="26">
</dataflow>
<dataflow id="170" from="mB" to="mB_read" fromId="139" toId="26">
</dataflow>
<dataflow id="171" from="_ssdm_op_Read.ap_auto.i8" to="nA_read" fromId="166" toId="27">
</dataflow>
<dataflow id="172" from="nA" to="nA_read" fromId="138" toId="27">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.ap_auto.i8" to="mA_read" fromId="166" toId="28">
</dataflow>
<dataflow id="174" from="mA" to="mA_read" fromId="137" toId="28">
</dataflow>
<dataflow id="175" from="nA_read" to="tmp" fromId="27" toId="29">
</dataflow>
<dataflow id="176" from="mB_read" to="tmp" fromId="26" toId="29">
</dataflow>
<dataflow id="177" from="tmp" to="stg_30" fromId="29" toId="30">
</dataflow>
<dataflow id="179" from="_ssdm_op_Write.ap_auto.i8P" to="stg_31" fromId="178" toId="31">
</dataflow>
<dataflow id="180" from="mC" to="stg_31" fromId="141" toId="31">
</dataflow>
<dataflow id="182" from="stg_181" to="stg_31" fromId="181" toId="31">
</dataflow>
<dataflow id="183" from="_ssdm_op_Write.ap_auto.i8P" to="stg_32" fromId="178" toId="32">
</dataflow>
<dataflow id="184" from="nC" to="stg_32" fromId="142" toId="32">
</dataflow>
<dataflow id="185" from="stg_181" to="stg_32" fromId="181" toId="32">
</dataflow>
<dataflow id="186" from="_ssdm_op_Write.ap_auto.i8P" to="stg_34" fromId="178" toId="34">
</dataflow>
<dataflow id="187" from="mC" to="stg_34" fromId="141" toId="34">
</dataflow>
<dataflow id="188" from="mA_read" to="stg_34" fromId="28" toId="34">
</dataflow>
<dataflow id="189" from="_ssdm_op_Write.ap_auto.i8P" to="stg_35" fromId="178" toId="35">
</dataflow>
<dataflow id="190" from="nC" to="stg_35" fromId="142" toId="35">
</dataflow>
<dataflow id="191" from="nB_read" to="stg_35" fromId="25" toId="35">
</dataflow>
<dataflow id="193" from="stg_192" to="i" fromId="192" toId="37">
<condition id="79">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="stg_36" to="i" fromId="36" toId="37">
</dataflow>
<dataflow id="195" from="i_2" to="i" fromId="42" toId="37">
<BackEdge/>
<condition id="80">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="stg_48" to="i" fromId="48" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="198" from="stg_197" to="phi_mul" fromId="197" toId="38">
<condition id="81">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="199" from="stg_36" to="phi_mul" fromId="36" toId="38">
</dataflow>
<dataflow id="200" from="next_mul" to="phi_mul" fromId="39" toId="38">
<BackEdge/>
<condition id="82">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="stg_48" to="phi_mul" fromId="48" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="202" from="phi_mul" to="next_mul" fromId="38" toId="39">
</dataflow>
<dataflow id="204" from="stg_203" to="next_mul" fromId="203" toId="39">
</dataflow>
<dataflow id="205" from="i" to="exitcond4" fromId="37" toId="40">
</dataflow>
<dataflow id="207" from="stg_206" to="exitcond4" fromId="206" toId="40">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="208" toId="41">
</dataflow>
<dataflow id="211" from="stg_210" to="empty" fromId="210" toId="41">
</dataflow>
<dataflow id="212" from="stg_210" to="empty" fromId="210" toId="41">
</dataflow>
<dataflow id="213" from="stg_210" to="empty" fromId="210" toId="41">
</dataflow>
<dataflow id="214" from="i" to="i_2" fromId="37" toId="42">
</dataflow>
<dataflow id="216" from="stg_215" to="i_2" fromId="215" toId="42">
</dataflow>
<dataflow id="217" from="exitcond4" to="stg_43" fromId="40" toId="43">
</dataflow>
<dataflow id="218" from="j_2" to="j" fromId="47" toId="44">
<BackEdge/>
<condition id="83">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="stg_54" to="j" fromId="54" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="220" from="stg_192" to="j" fromId="192" toId="44">
<condition id="84">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="stg_43" to="j" fromId="43" toId="44">
</dataflow>
<dataflow id="222" from="j" to="exitcond3" fromId="44" toId="45">
</dataflow>
<dataflow id="223" from="stg_206" to="exitcond3" fromId="206" toId="45">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="208" toId="46">
</dataflow>
<dataflow id="225" from="stg_210" to="empty_2" fromId="210" toId="46">
</dataflow>
<dataflow id="226" from="stg_210" to="empty_2" fromId="210" toId="46">
</dataflow>
<dataflow id="227" from="stg_210" to="empty_2" fromId="210" toId="46">
</dataflow>
<dataflow id="228" from="j" to="j_2" fromId="44" toId="47">
</dataflow>
<dataflow id="229" from="stg_215" to="j_2" fromId="215" toId="47">
</dataflow>
<dataflow id="230" from="exitcond3" to="stg_48" fromId="45" toId="48">
</dataflow>
<dataflow id="231" from="j" to="tmp_5_trn_cast" fromId="44" toId="49">
</dataflow>
<dataflow id="232" from="tmp_5_trn_cast" to="p_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="233" from="phi_mul" to="p_addr" fromId="38" toId="50">
</dataflow>
<dataflow id="234" from="p_addr" to="tmp_1" fromId="50" toId="51">
</dataflow>
<dataflow id="235" from="C" to="C_addr" fromId="136" toId="52">
</dataflow>
<dataflow id="237" from="stg_236" to="C_addr" fromId="236" toId="52">
</dataflow>
<dataflow id="238" from="tmp_1" to="C_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="240" from="stg_239" to="stg_53" fromId="239" toId="53">
</dataflow>
<dataflow id="241" from="C_addr" to="stg_53" fromId="52" toId="53">
</dataflow>
<dataflow id="242" from="stg_192" to="i_1" fromId="192" toId="55">
<condition id="85">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="stg_43" to="i_1" fromId="43" toId="55">
</dataflow>
<dataflow id="244" from="i_3" to="i_1" fromId="61" toId="55">
<BackEdge/>
<condition id="86">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="stg_71" to="i_1" fromId="71" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="246" from="stg_197" to="phi_mul1" fromId="197" toId="56">
<condition id="87">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="stg_43" to="phi_mul1" fromId="43" toId="56">
</dataflow>
<dataflow id="248" from="next_mul1" to="phi_mul1" fromId="57" toId="56">
<BackEdge/>
<condition id="88">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="stg_71" to="phi_mul1" fromId="71" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="250" from="phi_mul1" to="next_mul1" fromId="56" toId="57">
</dataflow>
<dataflow id="251" from="stg_203" to="next_mul1" fromId="203" toId="57">
</dataflow>
<dataflow id="252" from="i_1" to="i_1_cast" fromId="55" toId="58">
</dataflow>
<dataflow id="253" from="i_1" to="exitcond2" fromId="55" toId="59">
</dataflow>
<dataflow id="254" from="stg_206" to="exitcond2" fromId="206" toId="59">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="208" toId="60">
</dataflow>
<dataflow id="256" from="stg_210" to="empty_3" fromId="210" toId="60">
</dataflow>
<dataflow id="257" from="stg_210" to="empty_3" fromId="210" toId="60">
</dataflow>
<dataflow id="258" from="stg_210" to="empty_3" fromId="210" toId="60">
</dataflow>
<dataflow id="259" from="i_1" to="i_3" fromId="55" toId="61">
</dataflow>
<dataflow id="260" from="stg_215" to="i_3" fromId="215" toId="61">
</dataflow>
<dataflow id="261" from="exitcond2" to="stg_62" fromId="59" toId="62">
</dataflow>
<dataflow id="262" from="i_1_cast" to="tmp_2" fromId="58" toId="63">
</dataflow>
<dataflow id="263" from="mA_read" to="tmp_2" fromId="28" toId="63">
</dataflow>
<dataflow id="264" from="stg_192" to="j_1" fromId="192" toId="66">
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="stg_64" to="j_1" fromId="64" toId="66">
</dataflow>
<dataflow id="266" from="j_3" to="j_1" fromId="70" toId="66">
<BackEdge/>
<condition id="90">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="267" from="stg_84" to="j_1" fromId="84" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="268" from="j_1" to="j_1_cast" fromId="66" toId="67">
</dataflow>
<dataflow id="269" from="j_1" to="exitcond1" fromId="66" toId="68">
</dataflow>
<dataflow id="270" from="stg_206" to="exitcond1" fromId="206" toId="68">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="208" toId="69">
</dataflow>
<dataflow id="272" from="stg_210" to="empty_4" fromId="210" toId="69">
</dataflow>
<dataflow id="273" from="stg_210" to="empty_4" fromId="210" toId="69">
</dataflow>
<dataflow id="274" from="stg_210" to="empty_4" fromId="210" toId="69">
</dataflow>
<dataflow id="275" from="j_1" to="j_3" fromId="66" toId="70">
</dataflow>
<dataflow id="276" from="stg_215" to="j_3" fromId="215" toId="70">
</dataflow>
<dataflow id="277" from="exitcond1" to="stg_71" fromId="68" toId="71">
</dataflow>
<dataflow id="278" from="j_1_cast" to="tmp_8" fromId="67" toId="72">
</dataflow>
<dataflow id="279" from="nB_read" to="tmp_8" fromId="25" toId="72">
</dataflow>
<dataflow id="280" from="j_1" to="tmp_9_trn6_cast" fromId="66" toId="73">
</dataflow>
<dataflow id="281" from="tmp_9_trn6_cast" to="p_addr8" fromId="73" toId="74">
</dataflow>
<dataflow id="282" from="phi_mul1" to="p_addr8" fromId="56" toId="74">
</dataflow>
<dataflow id="283" from="p_addr8" to="tmp_3" fromId="74" toId="75">
</dataflow>
<dataflow id="284" from="C" to="C_addr_1" fromId="136" toId="76">
</dataflow>
<dataflow id="285" from="stg_236" to="C_addr_1" fromId="236" toId="76">
</dataflow>
<dataflow id="286" from="tmp_3" to="C_addr_1" fromId="75" toId="76">
</dataflow>
<dataflow id="287" from="k_1" to="k" fromId="83" toId="78">
<BackEdge/>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="288" from="stg_112" to="k" fromId="112" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="289" from="stg_192" to="k" fromId="192" toId="78">
<condition id="92">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="290" from="stg_77" to="k" fromId="77" toId="78">
</dataflow>
<dataflow id="291" from="next_mul2" to="phi_mul2" fromId="88" toId="79">
<BackEdge/>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="292" from="stg_112" to="phi_mul2" fromId="112" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="293" from="stg_197" to="phi_mul2" fromId="197" toId="79">
<condition id="94">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="294" from="stg_77" to="phi_mul2" fromId="77" toId="79">
</dataflow>
<dataflow id="295" from="k" to="k_cast" fromId="78" toId="80">
</dataflow>
<dataflow id="296" from="k" to="exitcond" fromId="78" toId="81">
</dataflow>
<dataflow id="297" from="stg_206" to="exitcond" fromId="206" toId="81">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="208" toId="82">
</dataflow>
<dataflow id="299" from="stg_210" to="empty_5" fromId="210" toId="82">
</dataflow>
<dataflow id="300" from="stg_210" to="empty_5" fromId="210" toId="82">
</dataflow>
<dataflow id="301" from="stg_210" to="empty_5" fromId="210" toId="82">
</dataflow>
<dataflow id="302" from="k" to="k_1" fromId="78" toId="83">
</dataflow>
<dataflow id="303" from="stg_215" to="k_1" fromId="215" toId="83">
</dataflow>
<dataflow id="304" from="exitcond" to="stg_84" fromId="81" toId="84">
</dataflow>
<dataflow id="305" from="k_cast" to="tmp_s" fromId="80" toId="85">
</dataflow>
<dataflow id="306" from="mB_read" to="tmp_s" fromId="26" toId="85">
</dataflow>
<dataflow id="307" from="tmp_8" to="tmp1" fromId="72" toId="86">
</dataflow>
<dataflow id="308" from="tmp_s" to="tmp1" fromId="85" toId="86">
</dataflow>
<dataflow id="309" from="tmp1" to="or_cond5" fromId="86" toId="87">
</dataflow>
<dataflow id="310" from="tmp_2" to="or_cond5" fromId="63" toId="87">
</dataflow>
<dataflow id="311" from="phi_mul2" to="next_mul2" fromId="79" toId="88">
</dataflow>
<dataflow id="312" from="stg_203" to="next_mul2" fromId="203" toId="88">
</dataflow>
<dataflow id="313" from="or_cond5" to="stg_89" fromId="87" toId="89">
</dataflow>
<dataflow id="314" from="k" to="tmp_4_trn_cast" fromId="78" toId="90">
</dataflow>
<dataflow id="315" from="tmp_4_trn_cast" to="p_addr1" fromId="90" toId="91">
</dataflow>
<dataflow id="316" from="phi_mul1" to="p_addr1" fromId="56" toId="91">
</dataflow>
<dataflow id="317" from="p_addr1" to="tmp_4" fromId="91" toId="92">
</dataflow>
<dataflow id="318" from="A" to="A_addr" fromId="134" toId="93">
</dataflow>
<dataflow id="319" from="stg_236" to="A_addr" fromId="236" toId="93">
</dataflow>
<dataflow id="320" from="tmp_4" to="A_addr" fromId="92" toId="93">
</dataflow>
<dataflow id="321" from="A_addr" to="A_load" fromId="93" toId="94">
</dataflow>
<dataflow id="322" from="tmp_9_trn6_cast" to="p_addr4" fromId="73" toId="95">
</dataflow>
<dataflow id="323" from="phi_mul2" to="p_addr4" fromId="79" toId="95">
</dataflow>
<dataflow id="324" from="p_addr4" to="tmp_5" fromId="95" toId="96">
</dataflow>
<dataflow id="325" from="B" to="B_addr" fromId="135" toId="97">
</dataflow>
<dataflow id="326" from="stg_236" to="B_addr" fromId="236" toId="97">
</dataflow>
<dataflow id="327" from="tmp_5" to="B_addr" fromId="96" toId="97">
</dataflow>
<dataflow id="328" from="B_addr" to="B_load" fromId="97" toId="98">
</dataflow>
<dataflow id="329" from="A_addr" to="A_load" fromId="93" toId="99">
</dataflow>
<dataflow id="330" from="B_addr" to="B_load" fromId="97" toId="100">
</dataflow>
<dataflow id="331" from="B_load" to="tmp_6" fromId="100" toId="101">
</dataflow>
<dataflow id="332" from="A_load" to="tmp_6" fromId="99" toId="101">
</dataflow>
<dataflow id="333" from="B_load" to="tmp_6" fromId="100" toId="102">
</dataflow>
<dataflow id="334" from="A_load" to="tmp_6" fromId="99" toId="102">
</dataflow>
<dataflow id="335" from="B_load" to="tmp_6" fromId="100" toId="103">
</dataflow>
<dataflow id="336" from="A_load" to="tmp_6" fromId="99" toId="103">
</dataflow>
<dataflow id="337" from="B_load" to="tmp_6" fromId="100" toId="104">
</dataflow>
<dataflow id="338" from="A_load" to="tmp_6" fromId="99" toId="104">
</dataflow>
<dataflow id="339" from="B_load" to="tmp_6" fromId="100" toId="105">
</dataflow>
<dataflow id="340" from="A_load" to="tmp_6" fromId="99" toId="105">
</dataflow>
<dataflow id="341" from="B_load" to="tmp_6" fromId="100" toId="106">
</dataflow>
<dataflow id="342" from="A_load" to="tmp_6" fromId="99" toId="106">
</dataflow>
<dataflow id="343" from="C_addr_1" to="C_load" fromId="76" toId="107">
</dataflow>
<dataflow id="344" from="C_addr_1" to="C_load" fromId="76" toId="108">
</dataflow>
<dataflow id="345" from="C_load" to="tmp_7" fromId="108" toId="109">
</dataflow>
<dataflow id="346" from="tmp_6" to="tmp_7" fromId="106" toId="109">
</dataflow>
<dataflow id="347" from="tmp_7" to="stg_110" fromId="109" toId="110">
</dataflow>
<dataflow id="348" from="C_addr_1" to="stg_110" fromId="76" toId="110">
</dataflow>
<dataflow id="349" from="tmp" to="stg_1" fromId="29" toId="1">
</dataflow>
<dataflow id="350" from="exitcond3" to="stg_3" fromId="45" toId="3">
</dataflow>
<dataflow id="351" from="tmp" to="stg_4" fromId="29" toId="4">
</dataflow>
<dataflow id="352" from="exitcond2" to="stg_4" fromId="59" toId="4">
</dataflow>
<dataflow id="353" from="exitcond1" to="stg_5" fromId="68" toId="5">
</dataflow>
<dataflow id="354" from="exitcond" to="stg_6" fromId="81" toId="6">
</dataflow>
<dataflow id="355" from="or_cond5" to="stg_6" fromId="87" toId="6">
</dataflow>
<dataflow id="356" from="or_cond5" to="stg_14" fromId="87" toId="14">
</dataflow>
<dataflow id="357" from="exitcond4" to="stg_2" fromId="40" toId="2">
</dataflow>
</dataflows>


</stg>
