---
title: "iEDA Toolchain"
index: false
order: 2
---
（iEDA build-in EDA tools）

## **Tool List**

- **Logic Synthesis**
  - **Tech Mapping：**
    - [iMap](/tools/ieda-tools/imap.md)

<center><img src="/res/images/tools/tool/imap.png" alt="6" style="zoom:100%;"/></center>

- **Physical Design**

  - **Netlist Optimization：** [iNO](/tools/ieda-tools/ino.md)
  - **Floorplan：** [iFP](/tools/ieda-tools/ifp.md)
  - **Power Deliver Network：** [iPDN](/tools/ieda-tools/ipnd.md)

  <center><img src="/res/images/tools/tool/ifp.png" alt="6" style="zoom:100%;"/></center>

  - **Placement：** [iPL](/tools/ieda-tools/ipl.md)

  <center><img src="/res/images/tools/tool/ipl.png" alt="6" style="zoom:100%;"/></center>
  <center><img src="/res/images/tools/tool/ipl2.png" alt="6" style="zoom:100%;"/></center>

  - **Clock Tree Synthesis：** [iCTS](/tools/ieda-tools/icts.md)

  <center><img src="/res/images/tools/tool/icts.png" alt="6" style="zoom:100%;"/></center>
  <center><img src="/res/images/tools/tool/icts2.png" alt="6" style="zoom:100%;"/></center>

  - **Timing Optimization：** [iTO](/tools/ieda-tools/ito.md)

  <center><img src="/res/images/tools/tool/ito.png" alt="6" style="zoom:100%;"/></center>

  - **Routing：** [iRT](/tools/ieda-tools/irt.md)

  <center><img src="/res/images/tools/tool/irt1.png" alt="6" style="zoom:100%;"/></center>
  <center><img src="/res/images/tools/tool/irt2.png" alt="6" style="zoom:100%;"/></center>
- **Sign-off**

  - **Timing Analysis：** [iSTA](/tools/ieda-tools/ista.md)

  <center><img src="/res/images/tools/tool/ista.png" alt="6" style="zoom:100%;"/></center>
  <center><img src="/res/images/tools/tool/ista2.png" alt="6" style="zoom:100%;"/></center>

  - **Power Analysis：** [iPA](/tools/ieda-tools/ipa.md)

  <center><img src="/res/images/tools/tool/ipa.png" alt="6" style="zoom:100%;"/></center>

  - **Design Rule Check：** [iDRC](/tools/ieda-tools/idrc.md)

  <center><img src="/res/images/tools/tool/idrc.png" alt="6" style="zoom:100%;"/></center>
