INFO: [VRFC 10-2263] Analyzing Verilog file "/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-311] analyzing module transmitter
