$date
	Tue Nov 26 13:43:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! t $end
$var wire 1 " r $end
$var reg 1 # p $end
$var reg 1 $ q $end
$var integer 32 % seed [31:0] $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 ! c $end
$var reg 1 " s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11100001110001000001001110100011 %
1$
1#
0"
1!
$end
#2
0!
1"
0$
b11101011111010101010011101001 %
#4
b101010010011110000110100011111 %
#6
0"
0#
b11101010111100111000111000101 %
#8
b11100100010010100001010001011011 %
#10
1!
1$
1#
b10101000100010000100001001100001 %
#12
b111001110001000110010101010111 %
#14
0!
1"
0$
b100001000100110110001010111101 %
#16
1$
0#
b11011000100101101111110000010011 %
#18
1!
0"
1#
b10111010000010111011011001 %
#20
0!
0$
0#
b1010011011000001001010010001111 %
#22
b10010100000110101100001010110101 %
#24
b11001000010000011010101011001011 %
#26
b1000001000001101111101001010001 %
#28
1"
1#
b10001001010110000111101011000111 %
#30
b11000000001011000111000110101101 %
#32
1$
0#
b1000010111111010000000010000011 %
#34
b11011001110010101000010011001001 %
#36
1!
0"
1#
b11011011101111001111011111111111 %
#38
0!
1"
0$
b1101111001111000100111110100101 %
#40
