# ğŸš€ VLSI Tool Setup Guide: Yosys, Iverilog & GTKWave

<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-Tool%20Setup-blue?style=for-the-badge&logo=chip)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)
![Ubuntu](https://img.shields.io/badge/Ubuntu-20.04+-orange?style=for-the-badge&logo=ubuntu)

</div>

Welcome to the **VLSI Tool Setup Guide**! This README documents the complete installation process of essential open-source VLSI design tools: **Yosys**, **Iverilog**, and **GTKWave**. Follow this guide to set up your digital design environment with detailed troubleshooting steps.

---

## ğŸ“‹ **Table of Contents**

- [ğŸ¯ Overview](#-overview)
- [âš™ï¸ System Requirements](#ï¸-system-requirements)  
- [ğŸ§  Yosys Installation](#-yosys-installation---rtl-synthesis-tool)
- [ğŸ“Ÿ Iverilog Installation](#-iverilog-installation---verilog-simulator)
- [ğŸ“Š GTKWave Installation](#-gtkwave-installation---waveform-viewer)
- [ğŸ”§ Troubleshooting](#-troubleshooting-guide)
- [âœ… Verification](#-installation-verification)
- [ğŸ¤ Contributing](#-contributing)

---

## ğŸ¯ **Overview**

This repository contains step-by-step instructions for installing the essential VLSI design toolchain:

<div align="center">

```
ğŸ§  Yosys (RTL Synthesis) â†’ ğŸ“Ÿ Iverilog (Simulation) â†’ ğŸ“Š GTKWave (Waveform Analysis)
```

</div>

Each tool serves a specific purpose in the digital design flow:
- **Yosys**: RTL synthesis and optimization
- **Iverilog**: Verilog simulation and compilation  
- **GTKWave**: Waveform visualization and analysis

---

## âš™ï¸ **System Requirements**

<div align="center">

| **Specification** | **Requirement** |
|-------------------|-----------------|
| **OS** | Ubuntu 20.04+ (or compatible Linux) |
| **RAM** | 4GB+ recommended |
| **Storage** | 2GB+ free space |
| **Internet** | Required for package downloads |

</div>

---

## ğŸ§  **Yosys Installation - RTL Synthesis Tool**

### ğŸ“– **About Yosys**
Yosys is a framework for RTL synthesis that converts Verilog HDL designs into gate-level netlists with various optimization capabilities.

### ğŸ› ï¸ **Installation Steps**

```bash
# Step 1: Update system packages
sudo apt-get update

# Step 2: Clone Yosys repository
git clone https://github.com/YosysHQ/yosys.git
cd yosys

# Step 3: Install make (if not present)
sudo apt install make

# Step 4: Install required dependencies
sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev

# Step 5: Configure for GCC
make config-gcc

# Step 6: Build Yosys
make

# Step 7: Install system-wide
sudo make install
```

### âš ï¸ **Common Error & Solution**

**Error Encountered:**
```
make: *** [Makefile:811: check-git-abc] Error 1
```

![Yosys Make Error](https://github.com/your-username/your-repo/blob/main/assets/yosys_make_error.png)

**Solution:**
```bash
# Initialize Git submodules
git submodule update --init
```

![Git Submodule Fix](https://github.com/your-username/your-repo/blob/main/assets/git_submodule_update.png)

**Then continue with:**
```bash
make
sudo make install
```

### âœ… **Verification**

```bash
yosys
```

![Yosys Installed](https://github.com/your-username/your-repo/blob/main/assets/yosys_installed.png)

**Expected Output:** Yosys command prompt with version information.

---

## ğŸ“Ÿ **Iverilog Installation - Verilog Simulator**

### ğŸ“– **About Iverilog**
Icarus Verilog is an IEEE-1364 compliant Verilog simulator that supports both behavioral and synthesizable Verilog designs.

### ğŸ› ï¸ **Installation Steps**

```bash
# Step 1: Update system packages
sudo apt-get update

# Step 2: Install Iverilog
sudo apt-get install iverilog
```

### âœ… **Verification**

```bash
iverilog
```

![Iverilog Installed](https://github.com/your-username/your-repo/blob/main/assets/iverilog_installed.png)

**Expected Output:** Command usage information confirming successful installation.

---

## ğŸ“Š **GTKWave Installation - Waveform Viewer**

### ğŸ“– **About GTKWave**
GTKWave is a fully-featured waveform viewer for analyzing digital simulation results with support for multiple file formats.

### ğŸ› ï¸ **Installation Steps**

```bash
# Step 1: Update system packages
sudo apt-get update

# Step 2: Install GTKWave
sudo apt install gtkwave
```

### âœ… **Verification**

```bash
gtkwave
```

![GTKWave Installed](https://github.com/your-username/your-repo/blob/main/assets/gtkwave_installed.png)

**Expected Output:** GTKWave GUI opens successfully.

---

## ğŸ”§ **Troubleshooting Guide**

### Common Issues & Solutions

<div align="center">

| **Issue** | **Tool** | **Solution** | **Status** |
|-----------|----------|--------------|------------|
| Git submodule error | ğŸ§  Yosys | `git submodule update --init` | âœ… Resolved |
| Missing dependencies | ğŸ§  Yosys | Install build-essential packages | âœ… Resolved |
| Permission denied | All | Use `sudo` for system installation | âœ… Resolved |
| Package not found | All | Run `sudo apt-get update` first | âœ… Resolved |

</div>

### ğŸ’¡ **Pro Tips**

- **Always update packages** before installation: `sudo apt-get update`
- **Check dependencies** before building from source
- **Use Git submodules** for projects with external dependencies  
- **Verify installations** after each tool setup

---

## âœ… **Installation Verification**

### Quick Verification Commands

```bash
# Test Yosys
yosys -V

# Test Iverilog  
iverilog -V

# Test GTKWave
gtkwave --version
```

### ğŸ‰ **Installation Summary**

<div align="center">

| **Tool** | **Version** | **Status** | **Function** |
|----------|-------------|------------|--------------|
| ğŸ§  **Yosys** | 0.57+153 | âœ… **Ready** | RTL Synthesis |
| ğŸ“Ÿ **Iverilog** | Latest | âœ… **Ready** | Verilog Simulation |
| ğŸ“Š **GTKWave** | v3.3.116 | âœ… **Ready** | Waveform Analysis |

### ğŸš€ **Your VLSI Development Environment is Ready!**

</div>

---

## ğŸ“ **Repository Structure**

```
â”œâ”€â”€ README.md                 # This installation guide
â”œâ”€â”€ assets/                   # Screenshots and images
â”‚   â”œâ”€â”€ yosys_make_error.png
â”‚   â”œâ”€â”€ git_submodule_update.png
â”‚   â”œâ”€â”€ yosys_installed.png
â”‚   â”œâ”€â”€ iverilog_installed.png
â”‚   â””â”€â”€ gtkwave_installed.png
â”œâ”€â”€ scripts/                  # Installation scripts
â”‚   â””â”€â”€ install_tools.sh
â””â”€â”€ examples/                 # Sample designs
    â”œâ”€â”€ basic_gates/
    â””â”€â”€ counters/
```

---

## ğŸ¤ **Contributing**

Found an issue or want to improve this guide? 

1. **Fork** this repository
2. **Create** a feature branch: `git checkout -b feature/improvement`
3. **Commit** your changes: `git commit -am 'Add improvement'`
4. **Push** to the branch: `git push origin feature/improvement`
5. **Submit** a Pull Request

---

## ğŸ“ **Support**

If you encounter issues:

- ğŸ› **Bug Reports**: Open an issue with detailed error logs
- ğŸ’¬ **Questions**: Start a discussion in the Issues tab
- ğŸ“§ **Contact**: Reach out via GitHub profile

---

## ğŸ“„ **License**

This guide is open-source and available under the MIT License. Feel free to use and modify as needed.

---

<div align="center">

**â­ Star this repo if it helped you!**

[![GitHub stars](https://img.shields.io/github/stars/your-username/your-repo?style=social)](https://github.com/your-username/your-repo/stargazers)
[![GitHub forks](https://img.shields.io/github/forks/your-username/your-repo?style=social)](https://github.com/your-username/your-repo/network/members)

**ğŸ”— Quick Links**

[![Yosys](https://img.shields.io/badge/Yosys-Documentation-blue)](http://www.clifford.at/yosys/)
[![Iverilog](https://img.shields.io/badge/Iverilog-Documentation-green)](http://iverilog.icarus.com/)
[![GTKWave](https://img.shields.io/badge/GTKWave-Documentation-orange)](http://gtkwave.sourceforge.net/)

---

**Built with â¤ï¸ for the VLSI Community**

</div>
