5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (string2.vcd) 2 -o (string2.cdd) 2 -v (string2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 string2.v 10 29 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000f 1 0 319 0 320 17 0 ffffffffffffffff 0 464f4f 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 string2.v 14 18 1 
2 2 15 15 15 50006 1 0 81004 0 0 8 16 0 0
2 3 15 15 15 10001 0 1 1410 0 0 320 1 a
2 4 15 15 15 10006 1 37 16 2 3
2 5 16 16 16 20002 1 0 1008 0 0 32 48 5 0
2 6 16 16 16 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 17 17 17 50009 1 0 81008 0 0 24 16 464f4f 0
2 8 17 17 17 10001 0 1 1410 0 0 320 1 a
2 9 17 17 17 10009 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$1 "main.u$1" 0 string2.v 20 27 1 
