===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.8013 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2393 (  3.1%)    0.2393 (  5.0%)  FIR Parser
    6.6500 ( 85.9%)    3.7065 ( 77.2%)  'firrtl.circuit' Pipeline
    0.1298 (  1.7%)    0.0741 (  1.5%)    'firrtl.module' Pipeline
    0.1154 (  1.5%)    0.0664 (  1.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0144 (  0.2%)    0.0076 (  0.2%)      LowerCHIRRTL
    0.0118 (  0.2%)    0.0118 (  0.2%)    InferWidths
    0.0510 (  0.7%)    0.0510 (  1.1%)    InferResets
    0.0017 (  0.0%)    0.0017 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0988 (  1.3%)    0.0988 (  2.1%)    LowerFIRRTLTypes
    5.2667 ( 68.0%)    2.8878 ( 60.1%)    'firrtl.module' Pipeline
    0.0886 (  1.1%)    0.0490 (  1.0%)      ExpandWhens
    5.1780 ( 66.9%)    2.8481 ( 59.3%)      Canonicalizer
    0.0228 (  0.3%)    0.0228 (  0.5%)    Inliner
    0.0277 (  0.4%)    0.0277 (  0.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.5322 (  6.9%)    0.5322 ( 11.1%)    'firrtl.module' Pipeline
    0.5322 (  6.9%)    0.5322 ( 11.1%)      Canonicalizer
    0.0801 (  1.0%)    0.0801 (  1.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.6905 (  8.9%)    0.6905 ( 14.4%)  'hw.module' Pipeline
    0.0011 (  0.0%)    0.0011 (  0.0%)    HWCleanup
    0.0255 (  0.3%)    0.0255 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.6624 (  8.6%)    0.6624 ( 13.8%)    Canonicalizer
    0.0014 (  0.0%)    0.0014 (  0.0%)    HWLegalizeModules
    0.0076 (  0.1%)    0.0076 (  0.2%)  HWLegalizeNames
    0.0181 (  0.2%)    0.0181 (  0.4%)  'hw.module' Pipeline
    0.0181 (  0.2%)    0.0181 (  0.4%)    PrettifyVerilog
    0.0582 (  0.8%)    0.0582 (  1.2%)  ExportVerilog emission
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    7.7448 (100.0%)    4.8013 (100.0%)  Total

{
  totalTime: 4.812,
  maxMemory: 68825088
}
