Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,2345
design__instance__area,26448.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011832420714199543
power__switching__total,0.000762377108912915
power__leakage__total,6.702132964164775E-7
power__total,0.0019462894415482879
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2627158009942936
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26762204321232386
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11667780960540564
timing__setup__ws__corner:nom_fast_1p32V_m40C,19.091734955561655
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.116678
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,23.54628
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.266746660088225
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27238381765518893
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6181662579010412
timing__setup__ws__corner:nom_slow_1p08V_125C,18.153115080503937
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.618166
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.829269
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26355110506606994
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.268877400177347
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2967612350965045
timing__setup__ws__corner:nom_typ_1p20V_25C,18.743584992404408
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.296761
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,22.95558
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2627158009942936
clock__skew__worst_setup,0.26762204321232386
timing__hold__ws,0.11667780960540564
timing__setup__ws,18.153115080503937
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116678
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.829269
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 174.48 193.2
design__core__bbox,5.76 15.12 168.48 177.66
design__io,54
design__die__area,33709.5
design__core__area,26448.5
design__instance__count__stdcell,1278
design__instance__area__stdcell,19058.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.720587
design__instance__utilization__stdcell,0.720587
design__rows,43
design__rows:CoreSite,43
design__sites,14577
design__sites:CoreSite,14577
design__instance__count__class:inverter,135
design__instance__area__class:inverter,765.677
design__instance__count__class:sequential_cell,89
design__instance__area__class:sequential_cell,4425.32
design__instance__count__class:multi_input_combinational_cell,713
design__instance__area__class:multi_input_combinational_cell,8297.25
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,52
design__io__hpwl,2162899
design__instance__count__class:timing_repair_buffer,309
design__instance__area__class:timing_repair_buffer,5073.06
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,27263.5
design__violations,0
design__instance__count__class:clock_buffer,25
design__instance__area__class:clock_buffer,459.043
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,155
global_route__vias,8339
global_route__wirelength,46355
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1282
route__net__special,2
route__drc_errors__iter:0,308
route__wirelength__iter:0,29977
route__drc_errors__iter:1,84
route__wirelength__iter:1,29673
route__drc_errors__iter:2,146
route__wirelength__iter:2,29645
route__drc_errors__iter:3,0
route__wirelength__iter:3,29611
route__drc_errors,0
route__wirelength,29611
route__vias,7597
route__vias__singlecut,7597
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,474.845
design__instance__count__class:fill_cell,1067
design__instance__area__class:fill_cell,7390.05
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,15
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,15
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,15
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19827
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19921
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00173457
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0014091
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000733097
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0014091
design_powergrid__voltage__worst,0.0014091
design_powergrid__voltage__worst__net:VPWR,1.19827
design_powergrid__drop__worst,0.00173457
design_powergrid__drop__worst__net:VPWR,0.00173457
design_powergrid__voltage__worst__net:VGND,0.0014091
design_powergrid__drop__worst__net:VGND,0.0014091
ir__voltage__worst,1.2
ir__drop__avg,0.000788
ir__drop__worst,0.00173
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
