

================================================================
== Vitis HLS Report for 'Loop_Xpose_Row_Outer_Loop_proc'
================================================================
* Date:           Fri Feb 14 11:46:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution7
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 7 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 8 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i3"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end20.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_ln694 = phi i1 0, void %entry, i1 %icmp_ln69, void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69]   --->   Operation 13 'phi' 'icmp_ln694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 14 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j2_load = load i4 %j2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 15 'load' 'j2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i3_load = load i4 %i3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 16 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln66 = add i4 %j2_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 17 'add' 'add_ln66' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%select_ln57 = select i1 %icmp_ln694, i4 0, i4 %i3_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 18 'select' 'select_ln57' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %select_ln57" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 19 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%j = select i1 %icmp_ln694, i4 %add_ln66, i4 %j2_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 20 'select' 'j' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln66_1 = add i6 %indvar_flatten1_load, i6 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 21 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%switch_ln72 = switch i3 %trunc_ln66, void %arrayidx176.i.case.7, i3 0, void %arrayidx176.i.case.0, i3 1, void %arrayidx176.i.case.1, i3 2, void %arrayidx176.i.case.2, i3 3, void %arrayidx176.i.case.3, i3 4, void %arrayidx176.i.case.4, i3 5, void %arrayidx176.i.case.5, i3 6, void %arrayidx176.i.case.6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 22 'switch' 'switch_ln72' <Predicate = true> <Delay = 1.65>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%i = add i4 %select_ln57, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln69 = icmp_eq  i4 %i, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69]   --->   Operation 24 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%icmp_ln66 = icmp_eq  i6 %indvar_flatten1_load, i6 63" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 25 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln69 = store i4 %i, i4 %i3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69]   --->   Operation 26 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln66 = store i4 %j, i4 %j2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 27 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln66 = store i6 %add_ln66_1, i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 28 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.end20.i, void %for.end23.i.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 29 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln66_cast = zext i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 30 'zext' 'select_ln66_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln66, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln72 = add i6 %tmp, i6 %select_ln66_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 32 'add' 'add_ln72' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %add_ln72" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 33 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_outbuf_i_addr = getelementptr i16 %row_outbuf_i, i64 0, i64 %zext_ln72" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 34 'getelementptr' 'row_outbuf_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%row_outbuf_i_load = load i6 %row_outbuf_i_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 35 'load' 'row_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 38 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%col_inbuf_i_0_addr = getelementptr i16 %col_inbuf_i_0, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 39 'getelementptr' 'col_inbuf_i_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%col_inbuf_i_1_addr = getelementptr i16 %col_inbuf_i_1, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 40 'getelementptr' 'col_inbuf_i_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%col_inbuf_i_2_addr = getelementptr i16 %col_inbuf_i_2, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 41 'getelementptr' 'col_inbuf_i_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%col_inbuf_i_3_addr = getelementptr i16 %col_inbuf_i_3, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 42 'getelementptr' 'col_inbuf_i_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%col_inbuf_i_4_addr = getelementptr i16 %col_inbuf_i_4, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 43 'getelementptr' 'col_inbuf_i_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%col_inbuf_i_5_addr = getelementptr i16 %col_inbuf_i_5, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 44 'getelementptr' 'col_inbuf_i_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%col_inbuf_i_6_addr = getelementptr i16 %col_inbuf_i_6, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 45 'getelementptr' 'col_inbuf_i_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%col_inbuf_i_7_addr = getelementptr i16 %col_inbuf_i_7, i64 0, i64 %zext_ln66" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66]   --->   Operation 46 'getelementptr' 'col_inbuf_i_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70]   --->   Operation 47 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] ( I:3.25ns O:3.25ns )   --->   "%row_outbuf_i_load = load i6 %row_outbuf_i_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 48 'load' 'row_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 49 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 49 'store' 'store_ln72' <Predicate = (trunc_ln66 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 50 'br' 'br_ln72' <Predicate = (trunc_ln66 == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 51 'store' 'store_ln72' <Predicate = (trunc_ln66 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 52 'br' 'br_ln72' <Predicate = (trunc_ln66 == 5)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 53 'store' 'store_ln72' <Predicate = (trunc_ln66 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 54 'br' 'br_ln72' <Predicate = (trunc_ln66 == 4)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 55 'store' 'store_ln72' <Predicate = (trunc_ln66 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 56 'br' 'br_ln72' <Predicate = (trunc_ln66 == 3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 57 'store' 'store_ln72' <Predicate = (trunc_ln66 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 58 'br' 'br_ln72' <Predicate = (trunc_ln66 == 2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 59 'store' 'store_ln72' <Predicate = (trunc_ln66 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 60 'br' 'br_ln72' <Predicate = (trunc_ln66 == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_0_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 61 'store' 'store_ln72' <Predicate = (trunc_ln66 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 62 'br' 'br_ln72' <Predicate = (trunc_ln66 == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln72 = store i16 %row_outbuf_i_load, i3 %col_inbuf_i_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 63 'store' 'store_ln72' <Predicate = (trunc_ln66 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72]   --->   Operation 64 'br' 'br_ln72' <Predicate = (trunc_ln66 == 7)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 0100]
j2                    (alloca           ) [ 0100]
i3                    (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
icmp_ln694            (phi              ) [ 0100]
indvar_flatten1_load  (load             ) [ 0000]
j2_load               (load             ) [ 0000]
i3_load               (load             ) [ 0000]
add_ln66              (add              ) [ 0000]
select_ln57           (select           ) [ 0000]
trunc_ln66            (trunc            ) [ 0111]
j                     (select           ) [ 0111]
add_ln66_1            (add              ) [ 0000]
switch_ln72           (switch           ) [ 0000]
i                     (add              ) [ 0000]
icmp_ln69             (icmp             ) [ 0100]
icmp_ln66             (icmp             ) [ 0111]
store_ln69            (store            ) [ 0000]
store_ln66            (store            ) [ 0000]
store_ln66            (store            ) [ 0000]
br_ln66               (br               ) [ 0100]
select_ln66_cast      (zext             ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
add_ln72              (add              ) [ 0000]
zext_ln72             (zext             ) [ 0000]
row_outbuf_i_addr     (getelementptr    ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
zext_ln66             (zext             ) [ 0000]
col_inbuf_i_0_addr    (getelementptr    ) [ 0000]
col_inbuf_i_1_addr    (getelementptr    ) [ 0000]
col_inbuf_i_2_addr    (getelementptr    ) [ 0000]
col_inbuf_i_3_addr    (getelementptr    ) [ 0000]
col_inbuf_i_4_addr    (getelementptr    ) [ 0000]
col_inbuf_i_5_addr    (getelementptr    ) [ 0000]
col_inbuf_i_6_addr    (getelementptr    ) [ 0000]
col_inbuf_i_7_addr    (getelementptr    ) [ 0000]
specpipeline_ln70     (specpipeline     ) [ 0000]
row_outbuf_i_load     (load             ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
store_ln72            (store            ) [ 0000]
br_ln72               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf_i_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf_i_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_i_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_i_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_inbuf_i_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_inbuf_i_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_inbuf_i_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_inbuf_i_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="j2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="row_outbuf_i_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_i_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="col_inbuf_i_0_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_0_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="col_inbuf_i_1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_1_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="col_inbuf_i_2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_2_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="col_inbuf_i_3_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_3_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="col_inbuf_i_4_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_4_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="col_inbuf_i_5_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_5_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="col_inbuf_i_6_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_6_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="col_inbuf_i_7_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_7_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln72_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln72_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln72_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln72_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln72_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln72_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln72_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln72_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln694_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln694 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln694_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln694/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten1_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j2_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i3_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i3_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln66_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln57_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln66_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln66_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln69_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln66_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln69_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln66_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln66_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln66_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln66_cast/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="1"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln72_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln72_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln66_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="2"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="j2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i3_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="trunc_ln66_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="1"/>
<pin id="359" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="362" class="1005" name="j_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln69_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln66_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="377" class="1005" name="row_outbuf_i_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="87" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="135" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="87" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="128" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="87" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="121" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="87" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="114" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="87" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="107" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="87" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="100" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="87" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="93" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="87" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="142" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="208" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="236" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="208" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="239" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="233" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="230" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="245" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="230" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="271" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="257" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="265" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="304" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="339"><net_src comp="68" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="346"><net_src comp="72" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="353"><net_src comp="76" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="360"><net_src comp="253" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="365"><net_src comp="257" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="371"><net_src comp="277" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="376"><net_src comp="283" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="80" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_inbuf_i_7 | {3 }
	Port: col_inbuf_i_6 | {3 }
	Port: col_inbuf_i_5 | {3 }
	Port: col_inbuf_i_4 | {3 }
	Port: col_inbuf_i_3 | {3 }
	Port: col_inbuf_i_2 | {3 }
	Port: col_inbuf_i_1 | {3 }
	Port: col_inbuf_i_0 | {3 }
 - Input state : 
	Port: Loop_Xpose_Row_Outer_Loop_proc : row_outbuf_i | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln694 : 1
		indvar_flatten1_load : 1
		j2_load : 1
		i3_load : 1
		add_ln66 : 2
		select_ln57 : 2
		trunc_ln66 : 3
		j : 3
		add_ln66_1 : 2
		switch_ln72 : 4
		i : 3
		icmp_ln69 : 4
		icmp_ln66 : 2
		store_ln69 : 4
		store_ln66 : 4
		store_ln66 : 3
		br_ln66 : 3
	State 2
		add_ln72 : 1
		zext_ln72 : 2
		row_outbuf_i_addr : 3
		row_outbuf_i_load : 4
	State 3
		col_inbuf_i_0_addr : 1
		col_inbuf_i_1_addr : 1
		col_inbuf_i_2_addr : 1
		col_inbuf_i_3_addr : 1
		col_inbuf_i_4_addr : 1
		col_inbuf_i_5_addr : 1
		col_inbuf_i_6_addr : 1
		col_inbuf_i_7_addr : 1
		store_ln72 : 2
		store_ln72 : 2
		store_ln72 : 2
		store_ln72 : 2
		store_ln72 : 2
		store_ln72 : 2
		store_ln72 : 2
		store_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln66_fu_239     |    0    |    13   |
|    add   |    add_ln66_1_fu_265    |    0    |    14   |
|          |         i_fu_271        |    0    |    13   |
|          |     add_ln72_fu_314     |    0    |    14   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln69_fu_277    |    0    |    13   |
|          |     icmp_ln66_fu_283    |    0    |    14   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln57_fu_245   |    0    |    4    |
|          |         j_fu_257        |    0    |    4    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln66_fu_253    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | select_ln66_cast_fu_304 |    0    |    0    |
|   zext   |     zext_ln72_fu_320    |    0    |    0    |
|          |     zext_ln66_fu_325    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_307       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    89   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i3_reg_350       |    4   |
|    icmp_ln66_reg_373    |    1   |
|    icmp_ln694_reg_205   |    1   |
|    icmp_ln69_reg_368    |    1   |
| indvar_flatten1_reg_336 |    6   |
|        j2_reg_343       |    4   |
|        j_reg_362        |    4   |
|row_outbuf_i_addr_reg_377|    6   |
|    trunc_ln66_reg_357   |    3   |
+-------------------------+--------+
|          Total          |   30   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   30   |   98   |
+-----------+--------+--------+--------+
