$date
	Tue Jan 13 11:37:37 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ring_counter $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # count [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 #
1"
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
0!
0"
#30000
b1000 #
1!
#35000
0!
#40000
b100 #
1!
#45000
0!
#50000
b10 #
1!
#55000
0!
#60000
b1 #
1!
#65000
0!
#70000
b1000 #
1!
#75000
0!
#80000
b100 #
1!
#85000
0!
#90000
b10 #
1!
#95000
0!
#100000
b1 #
1!
#105000
0!
#110000
b1000 #
1!
#115000
0!
#120000
b100 #
1!
#125000
0!
#130000
b10 #
1!
#135000
0!
#140000
b1 #
1!
#145000
0!
#150000
b1000 #
1!
#155000
0!
#160000
b100 #
1!
#165000
0!
#170000
b10 #
1!
#175000
0!
#180000
b1 #
1!
#185000
0!
#190000
b1000 #
1!
#195000
0!
#200000
b100 #
1!
#205000
0!
#210000
b10 #
1!
#215000
0!
#220000
b1 #
1!
#225000
0!
#230000
b1000 #
1!
#230001
