// Seed: 4251801246
module module_0 (
    output tri id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri id_4,
    output wire id_5,
    input wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input tri id_11,
    output supply0 id_12,
    output wor id_13
);
  assign id_13 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input logic id_2,
    output supply1 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    output logic id_8
);
  always @(negedge id_0) id_8 <= id_2;
  module_0(
      id_3, id_1, id_1, id_3, id_3, id_3, id_6, id_1, id_0, id_4, id_4, id_0, id_3, id_4
  );
endmodule
