library ieee;
use ieee.std_logic_1164.all;

entity SLCDC_Wrapper is
port();

architecture arc of SLCDC_Wrapper is
component SerialReceiver
port(
SS, SCLK, CLK, SDX, accept, Reset : in std_logic;
DXval : out std_logic;
D : out std_logic_vector(4 downto 0));
end component;

component UsbPort
port(
inputPort:  in std_logic_vector(7 downto 0);
outputPort :  out std_logic_vector(7 downto 0));
end component;

signal ssw, sclkw, sdxw: std_logic;

begin

usbp: UsbPort port map(
inputPort(0) => ,
inputPort(1) => ,
inputPort(2) => ,
inputPort(3) => ,
inputPort(4) => ,
inputPort(5) => ,
inputPort(6) => ,
inputPort(7) => ,
outputPort(0) => ,
outputPort(1) => ,
outputPort(2) => ,
outputPort(3) => ,
outputPort(4) => ,
outputPort(5) => ,
outputPort(6) => ,
outputPort(7) => 
);

sr: SerialReceiver port map(
SS => ssw, 
SCLK => sclkw, 
CLK => CLK, 
SDX => sdxw, 
accept => , 
Reset => Reset,
DXval => ,
D => 
);