{"sha": "f4b905f0107b2a701c630787e378752cc2a3b181", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjRiOTA1ZjAxMDdiMmE3MDFjNjMwNzg3ZTM3ODc1MmNjMmEzYjE4MQ==", "commit": {"author": {"name": "Kelvin Nilsen", "email": "kelvin@gcc.gnu.org", "date": "2018-08-09T15:01:55Z"}, "committer": {"name": "Kelvin Nilsen", "email": "kelvin@gcc.gnu.org", "date": "2018-08-09T15:01:55Z"}, "message": "extend.texi (PowerPC AltiVec Built-in Functions Available on ISA 2.07): Correct spelling of bcdsub to be __builtin_bcdsub.\n\ngcc/ChangeLog:\n\n2018-08-09  Kelvin Nilsen  <kelvin@gcc.gnu.org>\n\n\t* doc/extend.texi (PowerPC AltiVec Built-in Functions Available on\n\tISA 2.07): Correct spelling of bcdsub to be __builtin_bcdsub.  Add\n\tthird argument of type \"const signed char\" to descriptions of\n\t__builtin_bcdadd, __builtin_bcdadd_lt, __builtin_bcdadd_eq,\n\t__builtin_bcdadd_gt, __builtin_bcdadd_ov, __builtin_bcdsub,\n\t__builtin_bcdsub_lt, __builtin_bcdsub_eq, __builtin_bcdsub_gt,\n\t__builtin_bcdsub_ov functions.\n\nFrom-SVN: r263449", "tree": {"sha": "d7953b5b313e5314ec883cd1f3ab15b23600ab29", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d7953b5b313e5314ec883cd1f3ab15b23600ab29"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f4b905f0107b2a701c630787e378752cc2a3b181", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f4b905f0107b2a701c630787e378752cc2a3b181", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f4b905f0107b2a701c630787e378752cc2a3b181", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f4b905f0107b2a701c630787e378752cc2a3b181/comments", "author": null, "committer": null, "parents": [{"sha": "3dec9a89d480616a4c11454f4ef4030d15a49773", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3dec9a89d480616a4c11454f4ef4030d15a49773", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3dec9a89d480616a4c11454f4ef4030d15a49773"}], "stats": {"total": 30, "additions": 20, "deletions": 10}, "files": [{"sha": "601dc7f24bd8cb7c5eea74e2c49a7939e7b18ba7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f4b905f0107b2a701c630787e378752cc2a3b181/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f4b905f0107b2a701c630787e378752cc2a3b181/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f4b905f0107b2a701c630787e378752cc2a3b181", "patch": "@@ -1,3 +1,13 @@\n+2018-08-09  Kelvin Nilsen  <kelvin@gcc.gnu.org>\n+\n+\t* doc/extend.texi (PowerPC AltiVec Built-in Functions Available on\n+\tISA 2.07): Correct spelling of bcdsub to be __builtin_bcdsub.  Add\n+\tthird argument of type \"const signed char\" to descriptions of\n+\t__builtin_bcdadd, __builtin_bcdadd_lt, __builtin_bcdadd_eq,\n+\t__builtin_bcdadd_gt, __builtin_bcdadd_ov, __builtin_bcdsub,\n+\t__builtin_bcdsub_lt, __builtin_bcdsub_eq, __builtin_bcdsub_gt,\n+\t__builtin_bcdsub_ov functions.\n+\n 2018-08-09  Richard Sandiford  <richard.sandiford@arm.com>\n \n \tPR tree-optimization/86858"}, {"sha": "eeec00998a9ee0473e25e554f3ed519e59544aaa", "filename": "gcc/doc/extend.texi", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f4b905f0107b2a701c630787e378752cc2a3b181/gcc%2Fdoc%2Fextend.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f4b905f0107b2a701c630787e378752cc2a3b181/gcc%2Fdoc%2Fextend.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fextend.texi?ref=f4b905f0107b2a701c630787e378752cc2a3b181", "patch": "@@ -18476,16 +18476,16 @@ vector __uint128 vec_vsubcuq (vector __uint128, vector __uint128);\n __int128 vec_vsubuqm (__int128, __int128);\n __uint128 vec_vsubuqm (__uint128, __uint128);\n \n-vector __int128 __builtin_bcdadd (vector __int128, vector __int128);\n-int __builtin_bcdadd_lt (vector __int128, vector __int128);\n-int __builtin_bcdadd_eq (vector __int128, vector __int128);\n-int __builtin_bcdadd_gt (vector __int128, vector __int128);\n-int __builtin_bcdadd_ov (vector __int128, vector __int128);\n-vector __int128 bcdsub (vector __int128, vector __int128);\n-int __builtin_bcdsub_lt (vector __int128, vector __int128);\n-int __builtin_bcdsub_eq (vector __int128, vector __int128);\n-int __builtin_bcdsub_gt (vector __int128, vector __int128);\n-int __builtin_bcdsub_ov (vector __int128, vector __int128);\n+vector __int128 __builtin_bcdadd (vector __int128, vector __int128, const int);\n+int __builtin_bcdadd_lt (vector __int128, vector __int128, const int);\n+int __builtin_bcdadd_eq (vector __int128, vector __int128, const int);\n+int __builtin_bcdadd_gt (vector __int128, vector __int128, const int);\n+int __builtin_bcdadd_ov (vector __int128, vector __int128, const int);\n+vector __int128 __builtin_bcdsub (vector __int128, vector __int128, const int);\n+int __builtin_bcdsub_lt (vector __int128, vector __int128, const int);\n+int __builtin_bcdsub_eq (vector __int128, vector __int128, const int);\n+int __builtin_bcdsub_gt (vector __int128, vector __int128, const int);\n+int __builtin_bcdsub_ov (vector __int128, vector __int128, const int);\n @end smallexample\n \n @node PowerPC AltiVec Built-in Functions Available on ISA 3.0"}]}