{
    "DESIGN_NAME": "RAM_IO",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::src/*.v"
    ],
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 110 223.5",
    "GRT_OBS":  "met5 0 0 128.5 223.5",

    "FP_IO_VEXTEND": 1.5,
   "FP_IO_HEXTEND": 1.5,
   
    "MAX_FANOUT_CONSTRAINT":5,
     "CELL_PAD":4,

    "SYNTH_LATCH_MAP" :"dir::gate_map.v",
    
     "SYNTH_STRATEGY":"DELAY 0",
     "GRT_ALLOW_CONGESTION": 1,
   
    "PL_TARGET_DENSITY": 0.80,
    "GLB_RESIZER_HOLD_SLACK_MARGIN":0.05,
    "GLB_RESIZER_SETUP_SLACK_MARGIN":0.5,
    "PL_RESIZER_SETUP_SLACK_MARGIN":0.5,
    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT":70,
     "GLB_RESIZER_ALLOW_SETUP_VIOS":0,
     "RT_MAX_LAYER": "met4",
     "CLOCK_WIRE_RC_LAYER": "met4",
     "FP_PDN_HORIZONTAL_LAYER": "met3",
    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": "UserCLK",
    "RUN_CTS": 1,
    "SYNTH_NO_FLAT": 1,
    "FP_PDN_CORE_RING": 0,
    "GLB_RT_MAXLAYER": "met4",
    "RUN_LINTER": 0,
    "BASE_SDC_FILE": "dir::RAM_IO.sdc",
    "FP_IO_VLENGTH": 0.8,
    "FP_IO_HLENGTH": 0.8,
    "FP_IO_HTHICKNESS_MULT": 2,
    "FP_IO_VTHICKNESS_MULT": 2,
    "FP_IO_MODE": 0,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "TOP_MARGIN_MULT": 2,
    "BOTTOM_MARGIN_MULT": 2,
    "VDD_PINS": "vccd1",
    "GND_PINS": "vssd1",
    "ROUTING_CORES": 10
}
