
CanSat_V3 - 1kHz.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d5e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000d0  00802000  00001d5e  00001df2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000583  008020d0  008020d0  00001ec2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001ec2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00001ef4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000230  00000000  00000000  00001f38  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004000  00000000  00000000  00002168  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a87  00000000  00000000  00006168  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000017e4  00000000  00000000  00006bef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007a4  00000000  00000000  000083d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001b2e  00000000  00000000  00008b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001892  00000000  00000000  0000a6a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e0  00000000  00000000  0000bf38  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	06 c1       	rjmp	.+524    	; 0x20e <__ctors_end>
       2:	00 00       	nop
       4:	24 c1       	rjmp	.+584    	; 0x24e <__bad_interrupt>
       6:	00 00       	nop
       8:	22 c1       	rjmp	.+580    	; 0x24e <__bad_interrupt>
       a:	00 00       	nop
       c:	20 c1       	rjmp	.+576    	; 0x24e <__bad_interrupt>
       e:	00 00       	nop
      10:	1e c1       	rjmp	.+572    	; 0x24e <__bad_interrupt>
      12:	00 00       	nop
      14:	1c c1       	rjmp	.+568    	; 0x24e <__bad_interrupt>
      16:	00 00       	nop
      18:	1a c1       	rjmp	.+564    	; 0x24e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	18 c1       	rjmp	.+560    	; 0x24e <__bad_interrupt>
      1e:	00 00       	nop
      20:	16 c1       	rjmp	.+556    	; 0x24e <__bad_interrupt>
      22:	00 00       	nop
      24:	14 c1       	rjmp	.+552    	; 0x24e <__bad_interrupt>
      26:	00 00       	nop
      28:	12 c1       	rjmp	.+548    	; 0x24e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	10 c1       	rjmp	.+544    	; 0x24e <__bad_interrupt>
      2e:	00 00       	nop
      30:	0e c1       	rjmp	.+540    	; 0x24e <__bad_interrupt>
      32:	00 00       	nop
      34:	0c c1       	rjmp	.+536    	; 0x24e <__bad_interrupt>
      36:	00 00       	nop
      38:	05 c4       	rjmp	.+2058   	; 0x844 <__vector_14>
      3a:	00 00       	nop
      3c:	08 c1       	rjmp	.+528    	; 0x24e <__bad_interrupt>
      3e:	00 00       	nop
      40:	06 c1       	rjmp	.+524    	; 0x24e <__bad_interrupt>
      42:	00 00       	nop
      44:	04 c1       	rjmp	.+520    	; 0x24e <__bad_interrupt>
      46:	00 00       	nop
      48:	02 c1       	rjmp	.+516    	; 0x24e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	00 c1       	rjmp	.+512    	; 0x24e <__bad_interrupt>
      4e:	00 00       	nop
      50:	fe c0       	rjmp	.+508    	; 0x24e <__bad_interrupt>
      52:	00 00       	nop
      54:	fc c0       	rjmp	.+504    	; 0x24e <__bad_interrupt>
      56:	00 00       	nop
      58:	fa c0       	rjmp	.+500    	; 0x24e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f8 c0       	rjmp	.+496    	; 0x24e <__bad_interrupt>
      5e:	00 00       	nop
      60:	f6 c0       	rjmp	.+492    	; 0x24e <__bad_interrupt>
      62:	00 00       	nop
      64:	f4 c0       	rjmp	.+488    	; 0x24e <__bad_interrupt>
      66:	00 00       	nop
      68:	f2 c0       	rjmp	.+484    	; 0x24e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	f0 c0       	rjmp	.+480    	; 0x24e <__bad_interrupt>
      6e:	00 00       	nop
      70:	ee c0       	rjmp	.+476    	; 0x24e <__bad_interrupt>
      72:	00 00       	nop
      74:	ec c0       	rjmp	.+472    	; 0x24e <__bad_interrupt>
      76:	00 00       	nop
      78:	ea c0       	rjmp	.+468    	; 0x24e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e8 c0       	rjmp	.+464    	; 0x24e <__bad_interrupt>
      7e:	00 00       	nop
      80:	e6 c0       	rjmp	.+460    	; 0x24e <__bad_interrupt>
      82:	00 00       	nop
      84:	e4 c0       	rjmp	.+456    	; 0x24e <__bad_interrupt>
      86:	00 00       	nop
      88:	e2 c0       	rjmp	.+452    	; 0x24e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	e0 c0       	rjmp	.+448    	; 0x24e <__bad_interrupt>
      8e:	00 00       	nop
      90:	de c0       	rjmp	.+444    	; 0x24e <__bad_interrupt>
      92:	00 00       	nop
      94:	dc c0       	rjmp	.+440    	; 0x24e <__bad_interrupt>
      96:	00 00       	nop
      98:	da c0       	rjmp	.+436    	; 0x24e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d8 c0       	rjmp	.+432    	; 0x24e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d6 c0       	rjmp	.+428    	; 0x24e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	d4 c0       	rjmp	.+424    	; 0x24e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	d2 c0       	rjmp	.+420    	; 0x24e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	d0 c0       	rjmp	.+416    	; 0x24e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ce c0       	rjmp	.+412    	; 0x24e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	cc c0       	rjmp	.+408    	; 0x24e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	ca c0       	rjmp	.+404    	; 0x24e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	39 c4       	rjmp	.+2162   	; 0x930 <__vector_47>
      be:	00 00       	nop
      c0:	c6 c0       	rjmp	.+396    	; 0x24e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	c4 c0       	rjmp	.+392    	; 0x24e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	c2 c0       	rjmp	.+388    	; 0x24e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	c0 c0       	rjmp	.+384    	; 0x24e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	be c0       	rjmp	.+380    	; 0x24e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	bc c0       	rjmp	.+376    	; 0x24e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ba c0       	rjmp	.+372    	; 0x24e <__bad_interrupt>
      da:	00 00       	nop
      dc:	b8 c0       	rjmp	.+368    	; 0x24e <__bad_interrupt>
      de:	00 00       	nop
      e0:	b6 c0       	rjmp	.+364    	; 0x24e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b4 c0       	rjmp	.+360    	; 0x24e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	b2 c0       	rjmp	.+356    	; 0x24e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	b0 c0       	rjmp	.+352    	; 0x24e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ae c0       	rjmp	.+348    	; 0x24e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ac c0       	rjmp	.+344    	; 0x24e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	aa c0       	rjmp	.+340    	; 0x24e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a8 c0       	rjmp	.+336    	; 0x24e <__bad_interrupt>
      fe:	00 00       	nop
     100:	a6 c0       	rjmp	.+332    	; 0x24e <__bad_interrupt>
     102:	00 00       	nop
     104:	a4 c0       	rjmp	.+328    	; 0x24e <__bad_interrupt>
     106:	00 00       	nop
     108:	a2 c0       	rjmp	.+324    	; 0x24e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	a0 c0       	rjmp	.+320    	; 0x24e <__bad_interrupt>
     10e:	00 00       	nop
     110:	9e c0       	rjmp	.+316    	; 0x24e <__bad_interrupt>
     112:	00 00       	nop
     114:	9c c0       	rjmp	.+312    	; 0x24e <__bad_interrupt>
     116:	00 00       	nop
     118:	9a c0       	rjmp	.+308    	; 0x24e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	98 c0       	rjmp	.+304    	; 0x24e <__bad_interrupt>
     11e:	00 00       	nop
     120:	96 c0       	rjmp	.+300    	; 0x24e <__bad_interrupt>
     122:	00 00       	nop
     124:	94 c0       	rjmp	.+296    	; 0x24e <__bad_interrupt>
     126:	00 00       	nop
     128:	92 c0       	rjmp	.+292    	; 0x24e <__bad_interrupt>
     12a:	00 00       	nop
     12c:	90 c0       	rjmp	.+288    	; 0x24e <__bad_interrupt>
     12e:	00 00       	nop
     130:	8e c0       	rjmp	.+284    	; 0x24e <__bad_interrupt>
     132:	00 00       	nop
     134:	b5 c3       	rjmp	.+1898   	; 0x8a0 <__vector_77>
     136:	00 00       	nop
     138:	8a c0       	rjmp	.+276    	; 0x24e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	88 c0       	rjmp	.+272    	; 0x24e <__bad_interrupt>
     13e:	00 00       	nop
     140:	86 c0       	rjmp	.+268    	; 0x24e <__bad_interrupt>
     142:	00 00       	nop
     144:	84 c0       	rjmp	.+264    	; 0x24e <__bad_interrupt>
     146:	00 00       	nop
     148:	82 c0       	rjmp	.+260    	; 0x24e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	80 c0       	rjmp	.+256    	; 0x24e <__bad_interrupt>
     14e:	00 00       	nop
     150:	7e c0       	rjmp	.+252    	; 0x24e <__bad_interrupt>
     152:	00 00       	nop
     154:	7c c0       	rjmp	.+248    	; 0x24e <__bad_interrupt>
     156:	00 00       	nop
     158:	7a c0       	rjmp	.+244    	; 0x24e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	78 c0       	rjmp	.+240    	; 0x24e <__bad_interrupt>
     15e:	00 00       	nop
     160:	90 c2       	rjmp	.+1312   	; 0x682 <__vector_88>
     162:	00 00       	nop
     164:	74 c0       	rjmp	.+232    	; 0x24e <__bad_interrupt>
     166:	00 00       	nop
     168:	4c c2       	rjmp	.+1176   	; 0x602 <__vector_90>
     16a:	00 00       	nop
     16c:	70 c0       	rjmp	.+224    	; 0x24e <__bad_interrupt>
     16e:	00 00       	nop
     170:	6e c0       	rjmp	.+220    	; 0x24e <__bad_interrupt>
     172:	00 00       	nop
     174:	6c c0       	rjmp	.+216    	; 0x24e <__bad_interrupt>
     176:	00 00       	nop
     178:	6a c0       	rjmp	.+212    	; 0x24e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	68 c0       	rjmp	.+208    	; 0x24e <__bad_interrupt>
     17e:	00 00       	nop
     180:	66 c0       	rjmp	.+204    	; 0x24e <__bad_interrupt>
     182:	00 00       	nop
     184:	64 c0       	rjmp	.+200    	; 0x24e <__bad_interrupt>
     186:	00 00       	nop
     188:	62 c0       	rjmp	.+196    	; 0x24e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	60 c0       	rjmp	.+192    	; 0x24e <__bad_interrupt>
     18e:	00 00       	nop
     190:	5e c0       	rjmp	.+188    	; 0x24e <__bad_interrupt>
     192:	00 00       	nop
     194:	5c c0       	rjmp	.+184    	; 0x24e <__bad_interrupt>
     196:	00 00       	nop
     198:	5a c0       	rjmp	.+180    	; 0x24e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	58 c0       	rjmp	.+176    	; 0x24e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	56 c0       	rjmp	.+172    	; 0x24e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	54 c0       	rjmp	.+168    	; 0x24e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	52 c0       	rjmp	.+164    	; 0x24e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	50 c0       	rjmp	.+160    	; 0x24e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	d0 c3       	rjmp	.+1952   	; 0x952 <__vector_108>
     1b2:	00 00       	nop
     1b4:	4c c0       	rjmp	.+152    	; 0x24e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	4a c0       	rjmp	.+148    	; 0x24e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	48 c0       	rjmp	.+144    	; 0x24e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	46 c0       	rjmp	.+140    	; 0x24e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	44 c0       	rjmp	.+136    	; 0x24e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	42 c0       	rjmp	.+132    	; 0x24e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	40 c0       	rjmp	.+128    	; 0x24e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	3e c0       	rjmp	.+124    	; 0x24e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	3c c0       	rjmp	.+120    	; 0x24e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	3a c0       	rjmp	.+116    	; 0x24e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	38 c0       	rjmp	.+112    	; 0x24e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	36 c0       	rjmp	.+108    	; 0x24e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	34 c0       	rjmp	.+104    	; 0x24e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	32 c0       	rjmp	.+100    	; 0x24e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	30 c0       	rjmp	.+96     	; 0x24e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	2e c0       	rjmp	.+92     	; 0x24e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	2c c0       	rjmp	.+88     	; 0x24e <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	2a c0       	rjmp	.+84     	; 0x24e <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	46 05       	cpc	r20, r6
     1fe:	49 05       	cpc	r20, r9
     200:	4d 05       	cpc	r20, r13
     202:	67 05       	cpc	r22, r7
     204:	d2 05       	cpc	r29, r2
     206:	8c 05       	cpc	r24, r12
     208:	a6 05       	cpc	r26, r6
     20a:	d2 05       	cpc	r29, r2
     20c:	ca 05       	cpc	r28, r10

0000020e <__ctors_end>:
     20e:	11 24       	eor	r1, r1
     210:	1f be       	out	0x3f, r1	; 63
     212:	cf ef       	ldi	r28, 0xFF	; 255
     214:	cd bf       	out	0x3d, r28	; 61
     216:	df e5       	ldi	r29, 0x5F	; 95
     218:	de bf       	out	0x3e, r29	; 62
     21a:	00 e0       	ldi	r16, 0x00	; 0
     21c:	0c bf       	out	0x3c, r16	; 60

0000021e <__do_copy_data>:
     21e:	10 e2       	ldi	r17, 0x20	; 32
     220:	a0 e0       	ldi	r26, 0x00	; 0
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	ee e5       	ldi	r30, 0x5E	; 94
     226:	fd e1       	ldi	r31, 0x1D	; 29
     228:	00 e0       	ldi	r16, 0x00	; 0
     22a:	0b bf       	out	0x3b, r16	; 59
     22c:	02 c0       	rjmp	.+4      	; 0x232 <__do_copy_data+0x14>
     22e:	07 90       	elpm	r0, Z+
     230:	0d 92       	st	X+, r0
     232:	a0 3d       	cpi	r26, 0xD0	; 208
     234:	b1 07       	cpc	r27, r17
     236:	d9 f7       	brne	.-10     	; 0x22e <__do_copy_data+0x10>

00000238 <__do_clear_bss>:
     238:	26 e2       	ldi	r18, 0x26	; 38
     23a:	a0 ed       	ldi	r26, 0xD0	; 208
     23c:	b0 e2       	ldi	r27, 0x20	; 32
     23e:	01 c0       	rjmp	.+2      	; 0x242 <.do_clear_bss_start>

00000240 <.do_clear_bss_loop>:
     240:	1d 92       	st	X+, r1

00000242 <.do_clear_bss_start>:
     242:	a3 35       	cpi	r26, 0x53	; 83
     244:	b2 07       	cpc	r27, r18
     246:	e1 f7       	brne	.-8      	; 0x240 <.do_clear_bss_loop>
     248:	30 d6       	rcall	.+3168   	; 0xeaa <main>
     24a:	0c 94 ad 0e 	jmp	0x1d5a	; 0x1d5a <_exit>

0000024e <__bad_interrupt>:
     24e:	ca c1       	rjmp	.+916    	; 0x5e4 <__vector_default>

00000250 <AnalogUpdate>:
#include <math.h>
#include "struct.h"
#include "ADC.h"
#include "CanSat.h"

void AnalogUpdate(Analog_t * Analog){
     250:	2f 92       	push	r2
     252:	3f 92       	push	r3
     254:	4f 92       	push	r4
     256:	5f 92       	push	r5
     258:	6f 92       	push	r6
     25a:	7f 92       	push	r7
     25c:	8f 92       	push	r8
     25e:	9f 92       	push	r9
     260:	af 92       	push	r10
     262:	bf 92       	push	r11
     264:	cf 92       	push	r12
     266:	df 92       	push	r13
     268:	ef 92       	push	r14
     26a:	ff 92       	push	r15
     26c:	0f 93       	push	r16
     26e:	1f 93       	push	r17
     270:	cf 93       	push	r28
     272:	df 93       	push	r29
     274:	cd b7       	in	r28, 0x3d	; 61
     276:	de b7       	in	r29, 0x3e	; 62
     278:	2c 97       	sbiw	r28, 0x0c	; 12
     27a:	cd bf       	out	0x3d, r28	; 61
     27c:	de bf       	out	0x3e, r29	; 62
     27e:	8c 01       	movw	r16, r24
	float Analog1, Analog2, Analog3, Analog4, Analog5, Analog6, Analog7, Analog8;
	
	ADCA.CH0.CTRL |= ADC_CH_INPUTMODE_SINGLEENDED_gc;	//singleended
     280:	e0 e0       	ldi	r30, 0x00	; 0
     282:	f2 e0       	ldi	r31, 0x02	; 2
     284:	80 a1       	ldd	r24, Z+32	; 0x20
     286:	81 60       	ori	r24, 0x01	; 1
     288:	80 a3       	std	Z+32, r24	; 0x20
	//sensor 1
	//ADCA_CH0_CTRL = ADC_CH_INPUTMODE_DIFFWGAIN_gc | ADC_CH_GAIN_1X_gc;
	ADCA_CH0_MUXCTRL = ADC_CH_MUXPOS_PIN13_gc | ADC_CH_MUXNEG_GND_MODE4_gc;
     28a:	8f e6       	ldi	r24, 0x6F	; 111
     28c:	80 93 21 02 	sts	0x0221, r24
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar CH0
     290:	80 a1       	ldd	r24, Z+32	; 0x20
     292:	80 68       	ori	r24, 0x80	; 128
     294:	80 a3       	std	Z+32, r24	; 0x20
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
     296:	86 81       	ldd	r24, Z+6	; 0x06
     298:	80 ff       	sbrs	r24, 0
     29a:	fd cf       	rjmp	.-6      	; 0x296 <AnalogUpdate+0x46>
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;	
     29c:	e1 2c       	mov	r14, r1
     29e:	68 94       	set
     2a0:	ff 24       	eor	r15, r15
     2a2:	f1 f8       	bld	r15, 1
     2a4:	81 e0       	ldi	r24, 0x01	; 1
     2a6:	f7 01       	movw	r30, r14
     2a8:	83 a3       	std	Z+35, r24	; 0x23
	Analog1 = ADCA.CH0RES/16.0;
     2aa:	60 89       	ldd	r22, Z+16	; 0x10
     2ac:	71 89       	ldd	r23, Z+17	; 0x11
     2ae:	80 e0       	ldi	r24, 0x00	; 0
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__floatunsisf>
     2b6:	20 e0       	ldi	r18, 0x00	; 0
     2b8:	30 e0       	ldi	r19, 0x00	; 0
     2ba:	40 e8       	ldi	r20, 0x80	; 128
     2bc:	5d e3       	ldi	r21, 0x3D	; 61
     2be:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     2c2:	2b 01       	movw	r4, r22
     2c4:	3c 01       	movw	r6, r24
	
	//sensor 2
	//ADCA_CH0_CTRL = ADC_CH_INPUTMODE_DIFFWGAIN_gc | ADC_CH_GAIN_1X_gc;
	ADCA_CH0_MUXCTRL = ADC_CH_MUXPOS_PIN14_gc | ADC_CH_MUXNEG_GND_MODE4_gc;
     2c6:	87 e7       	ldi	r24, 0x77	; 119
     2c8:	80 93 21 02 	sts	0x0221, r24
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar CH0
     2cc:	f7 01       	movw	r30, r14
     2ce:	80 a1       	ldd	r24, Z+32	; 0x20
     2d0:	80 68       	ori	r24, 0x80	; 128
     2d2:	80 a3       	std	Z+32, r24	; 0x20
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
     2d4:	86 81       	ldd	r24, Z+6	; 0x06
     2d6:	80 ff       	sbrs	r24, 0
     2d8:	fd cf       	rjmp	.-6      	; 0x2d4 <AnalogUpdate+0x84>
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;
     2da:	e1 2c       	mov	r14, r1
     2dc:	68 94       	set
     2de:	ff 24       	eor	r15, r15
     2e0:	f1 f8       	bld	r15, 1
     2e2:	81 e0       	ldi	r24, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	83 a3       	std	Z+35, r24	; 0x23
	Analog2 = ADCA.CH0RES/16.0;
     2e8:	60 89       	ldd	r22, Z+16	; 0x10
     2ea:	71 89       	ldd	r23, Z+17	; 0x11
     2ec:	80 e0       	ldi	r24, 0x00	; 0
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__floatunsisf>
     2f4:	20 e0       	ldi	r18, 0x00	; 0
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	40 e8       	ldi	r20, 0x80	; 128
     2fa:	5d e3       	ldi	r21, 0x3D	; 61
     2fc:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     300:	4b 01       	movw	r8, r22
     302:	5c 01       	movw	r10, r24
	
	//sensor 3
	//ADCA_CH0_CTRL = ADC_CH_INPUTMODE_DIFFWGAIN_gc | ADC_CH_GAIN_1X_gc;
	ADCA_CH0_MUXCTRL = ADC_CH_MUXPOS_PIN15_gc | ADC_CH_MUXNEG_GND_MODE4_gc;
     304:	8f e7       	ldi	r24, 0x7F	; 127
     306:	80 93 21 02 	sts	0x0221, r24
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar CH0
     30a:	f7 01       	movw	r30, r14
     30c:	80 a1       	ldd	r24, Z+32	; 0x20
     30e:	80 68       	ori	r24, 0x80	; 128
     310:	80 a3       	std	Z+32, r24	; 0x20
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
     312:	86 81       	ldd	r24, Z+6	; 0x06
     314:	80 ff       	sbrs	r24, 0
     316:	fd cf       	rjmp	.-6      	; 0x312 <AnalogUpdate+0xc2>
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;
     318:	e1 2c       	mov	r14, r1
     31a:	68 94       	set
     31c:	ff 24       	eor	r15, r15
     31e:	f1 f8       	bld	r15, 1
     320:	81 e0       	ldi	r24, 0x01	; 1
     322:	f7 01       	movw	r30, r14
     324:	83 a3       	std	Z+35, r24	; 0x23
	Analog3 = ADCA.CH0RES/16.0;
     326:	60 89       	ldd	r22, Z+16	; 0x10
     328:	71 89       	ldd	r23, Z+17	; 0x11
     32a:	80 e0       	ldi	r24, 0x00	; 0
     32c:	90 e0       	ldi	r25, 0x00	; 0
     32e:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__floatunsisf>
     332:	20 e0       	ldi	r18, 0x00	; 0
     334:	30 e0       	ldi	r19, 0x00	; 0
     336:	40 e8       	ldi	r20, 0x80	; 128
     338:	5d e3       	ldi	r21, 0x3D	; 61
     33a:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     33e:	69 83       	std	Y+1, r22	; 0x01
     340:	7a 83       	std	Y+2, r23	; 0x02
     342:	8b 83       	std	Y+3, r24	; 0x03
     344:	9c 83       	std	Y+4, r25	; 0x04
	
	//Vbat
	ADCA_CH0_MUXCTRL = ADC_CH_MUXPOS_PIN7_gc;	    // 
     346:	88 e3       	ldi	r24, 0x38	; 56
     348:	80 93 21 02 	sts	0x0221, r24
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar CH0
     34c:	f7 01       	movw	r30, r14
     34e:	80 a1       	ldd	r24, Z+32	; 0x20
     350:	80 68       	ori	r24, 0x80	; 128
     352:	80 a3       	std	Z+32, r24	; 0x20
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
     354:	86 81       	ldd	r24, Z+6	; 0x06
     356:	80 ff       	sbrs	r24, 0
     358:	fd cf       	rjmp	.-6      	; 0x354 <AnalogUpdate+0x104>
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;
     35a:	e1 2c       	mov	r14, r1
     35c:	68 94       	set
     35e:	ff 24       	eor	r15, r15
     360:	f1 f8       	bld	r15, 1
     362:	81 e0       	ldi	r24, 0x01	; 1
     364:	f7 01       	movw	r30, r14
     366:	83 a3       	std	Z+35, r24	; 0x23
	Analog4 = (ADCA.CH0RES/4096.0-0.05)*10.3;
     368:	60 89       	ldd	r22, Z+16	; 0x10
     36a:	71 89       	ldd	r23, Z+17	; 0x11
     36c:	80 e0       	ldi	r24, 0x00	; 0
     36e:	90 e0       	ldi	r25, 0x00	; 0
     370:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__floatunsisf>
     374:	20 e0       	ldi	r18, 0x00	; 0
     376:	30 e0       	ldi	r19, 0x00	; 0
     378:	40 e8       	ldi	r20, 0x80	; 128
     37a:	59 e3       	ldi	r21, 0x39	; 57
     37c:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     380:	2d ec       	ldi	r18, 0xCD	; 205
     382:	3c ec       	ldi	r19, 0xCC	; 204
     384:	4c e4       	ldi	r20, 0x4C	; 76
     386:	5d e3       	ldi	r21, 0x3D	; 61
     388:	0e 94 67 0c 	call	0x18ce	; 0x18ce <__subsf3>
     38c:	2d ec       	ldi	r18, 0xCD	; 205
     38e:	3c ec       	ldi	r19, 0xCC	; 204
     390:	44 e2       	ldi	r20, 0x24	; 36
     392:	51 e4       	ldi	r21, 0x41	; 65
     394:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     398:	6d 83       	std	Y+5, r22	; 0x05
     39a:	7e 83       	std	Y+6, r23	; 0x06
     39c:	8f 83       	std	Y+7, r24	; 0x07
     39e:	98 87       	std	Y+8, r25	; 0x08
	
	//Vex
	//ADCA_CH0_CTRL = ADC_CH_INPUTMODE_DIFFWGAIN_gc | ADC_CH_GAIN_1X_gc;
	ADCA_CH0_MUXCTRL = ADC_CH_MUXPOS_PIN1_gc | ADC_CH_MUXNEG_GND_MODE4_gc;
     3a0:	8f e0       	ldi	r24, 0x0F	; 15
     3a2:	80 93 21 02 	sts	0x0221, r24
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar CH0
     3a6:	f7 01       	movw	r30, r14
     3a8:	80 a1       	ldd	r24, Z+32	; 0x20
     3aa:	80 68       	ori	r24, 0x80	; 128
     3ac:	80 a3       	std	Z+32, r24	; 0x20
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
     3ae:	86 81       	ldd	r24, Z+6	; 0x06
     3b0:	80 ff       	sbrs	r24, 0
     3b2:	fd cf       	rjmp	.-6      	; 0x3ae <AnalogUpdate+0x15e>
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;
     3b4:	e1 2c       	mov	r14, r1
     3b6:	68 94       	set
     3b8:	ff 24       	eor	r15, r15
     3ba:	f1 f8       	bld	r15, 1
     3bc:	81 e0       	ldi	r24, 0x01	; 1
     3be:	f7 01       	movw	r30, r14
     3c0:	83 a3       	std	Z+35, r24	; 0x23
	Analog5 = (ADCA.CH0RES/4096.0-0.05)*10.3;
     3c2:	60 89       	ldd	r22, Z+16	; 0x10
     3c4:	71 89       	ldd	r23, Z+17	; 0x11
     3c6:	80 e0       	ldi	r24, 0x00	; 0
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__floatunsisf>
     3ce:	20 e0       	ldi	r18, 0x00	; 0
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	40 e8       	ldi	r20, 0x80	; 128
     3d4:	59 e3       	ldi	r21, 0x39	; 57
     3d6:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     3da:	2d ec       	ldi	r18, 0xCD	; 205
     3dc:	3c ec       	ldi	r19, 0xCC	; 204
     3de:	4c e4       	ldi	r20, 0x4C	; 76
     3e0:	5d e3       	ldi	r21, 0x3D	; 61
     3e2:	0e 94 67 0c 	call	0x18ce	; 0x18ce <__subsf3>
     3e6:	2d ec       	ldi	r18, 0xCD	; 205
     3e8:	3c ec       	ldi	r19, 0xCC	; 204
     3ea:	44 e2       	ldi	r20, 0x24	; 36
     3ec:	51 e4       	ldi	r21, 0x41	; 65
     3ee:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     3f2:	69 87       	std	Y+9, r22	; 0x09
     3f4:	7a 87       	std	Y+10, r23	; 0x0a
     3f6:	8b 87       	std	Y+11, r24	; 0x0b
     3f8:	9c 87       	std	Y+12, r25	; 0x0c
	
	//Vusb
	//ADCA_CH0_CTRL = ADC_CH_INPUTMODE_DIFFWGAIN_gc | ADC_CH_GAIN_1X_gc;
	ADCA_CH0_MUXCTRL = ADC_CH_MUXPOS_PIN8_gc | ADC_CH_MUXNEG_GND_MODE4_gc;
     3fa:	87 e4       	ldi	r24, 0x47	; 71
     3fc:	80 93 21 02 	sts	0x0221, r24
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar CH0
     400:	f7 01       	movw	r30, r14
     402:	80 a1       	ldd	r24, Z+32	; 0x20
     404:	80 68       	ori	r24, 0x80	; 128
     406:	80 a3       	std	Z+32, r24	; 0x20
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
     408:	86 81       	ldd	r24, Z+6	; 0x06
     40a:	80 ff       	sbrs	r24, 0
     40c:	fd cf       	rjmp	.-6      	; 0x408 <AnalogUpdate+0x1b8>
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;
     40e:	21 2c       	mov	r2, r1
     410:	68 94       	set
     412:	33 24       	eor	r3, r3
     414:	31 f8       	bld	r3, 1
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	f1 01       	movw	r30, r2
     41a:	83 a3       	std	Z+35, r24	; 0x23
	Analog6 = (ADCA.CH0RES/4096.0-0.05)*10.3;
     41c:	60 89       	ldd	r22, Z+16	; 0x10
     41e:	71 89       	ldd	r23, Z+17	; 0x11
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	90 e0       	ldi	r25, 0x00	; 0
     424:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__floatunsisf>
     428:	20 e0       	ldi	r18, 0x00	; 0
     42a:	30 e0       	ldi	r19, 0x00	; 0
     42c:	40 e8       	ldi	r20, 0x80	; 128
     42e:	59 e3       	ldi	r21, 0x39	; 57
     430:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     434:	2d ec       	ldi	r18, 0xCD	; 205
     436:	3c ec       	ldi	r19, 0xCC	; 204
     438:	4c e4       	ldi	r20, 0x4C	; 76
     43a:	5d e3       	ldi	r21, 0x3D	; 61
     43c:	0e 94 67 0c 	call	0x18ce	; 0x18ce <__subsf3>
     440:	2d ec       	ldi	r18, 0xCD	; 205
     442:	3c ec       	ldi	r19, 0xCC	; 204
     444:	44 e2       	ldi	r20, 0x24	; 36
     446:	51 e4       	ldi	r21, 0x41	; 65
     448:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     44c:	6b 01       	movw	r12, r22
     44e:	7c 01       	movw	r14, r24
	
	//Vcc
	ADCA.CH0.CTRL = ADC_CH_INPUTMODE_INTERNAL_gc;	//internal
     450:	f1 01       	movw	r30, r2
     452:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.MUXCTRL = ADC_CH_MUXINT_SCALEDVCC_gc;
     454:	80 e1       	ldi	r24, 0x10	; 16
     456:	81 a3       	std	Z+33, r24	; 0x21
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar 1/10 VCC
     458:	80 a1       	ldd	r24, Z+32	; 0x20
     45a:	80 68       	ori	r24, 0x80	; 128
     45c:	80 a3       	std	Z+32, r24	; 0x20
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
     45e:	86 81       	ldd	r24, Z+6	; 0x06
     460:	80 ff       	sbrs	r24, 0
     462:	fd cf       	rjmp	.-6      	; 0x45e <AnalogUpdate+0x20e>
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;
     464:	e0 e0       	ldi	r30, 0x00	; 0
     466:	f2 e0       	ldi	r31, 0x02	; 2
     468:	81 e0       	ldi	r24, 0x01	; 1
     46a:	83 a3       	std	Z+35, r24	; 0x23
	Analog7 = ((ADCA.CH0RES/4096.0)-0.05)*10.35;
     46c:	20 88       	ldd	r2, Z+16	; 0x10
     46e:	31 88       	ldd	r3, Z+17	; 0x11
	
	Analog8 = 0;
	
	//-----Analog to percent-----------------------
	Analog->AnalogIn1 = ((Analog1 * 100) / 255);
     470:	20 e0       	ldi	r18, 0x00	; 0
     472:	30 e0       	ldi	r19, 0x00	; 0
     474:	48 ec       	ldi	r20, 0xC8	; 200
     476:	52 e4       	ldi	r21, 0x42	; 66
     478:	c3 01       	movw	r24, r6
     47a:	b2 01       	movw	r22, r4
     47c:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     480:	20 e0       	ldi	r18, 0x00	; 0
     482:	30 e0       	ldi	r19, 0x00	; 0
     484:	4f e7       	ldi	r20, 0x7F	; 127
     486:	53 e4       	ldi	r21, 0x43	; 67
     488:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__divsf3>
     48c:	f8 01       	movw	r30, r16
     48e:	64 83       	std	Z+4, r22	; 0x04
     490:	75 83       	std	Z+5, r23	; 0x05
     492:	86 83       	std	Z+6, r24	; 0x06
     494:	97 83       	std	Z+7, r25	; 0x07
	Analog->AnalogIn2 = ((Analog2 * 100) / 255);
     496:	20 e0       	ldi	r18, 0x00	; 0
     498:	30 e0       	ldi	r19, 0x00	; 0
     49a:	48 ec       	ldi	r20, 0xC8	; 200
     49c:	52 e4       	ldi	r21, 0x42	; 66
     49e:	c5 01       	movw	r24, r10
     4a0:	b4 01       	movw	r22, r8
     4a2:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     4a6:	20 e0       	ldi	r18, 0x00	; 0
     4a8:	30 e0       	ldi	r19, 0x00	; 0
     4aa:	4f e7       	ldi	r20, 0x7F	; 127
     4ac:	53 e4       	ldi	r21, 0x43	; 67
     4ae:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__divsf3>
     4b2:	f8 01       	movw	r30, r16
     4b4:	60 87       	std	Z+8, r22	; 0x08
     4b6:	71 87       	std	Z+9, r23	; 0x09
     4b8:	82 87       	std	Z+10, r24	; 0x0a
     4ba:	93 87       	std	Z+11, r25	; 0x0b
	Analog->AnalogIn3 = ((Analog3 * 100) / 255);
     4bc:	20 e0       	ldi	r18, 0x00	; 0
     4be:	30 e0       	ldi	r19, 0x00	; 0
     4c0:	48 ec       	ldi	r20, 0xC8	; 200
     4c2:	52 e4       	ldi	r21, 0x42	; 66
     4c4:	69 81       	ldd	r22, Y+1	; 0x01
     4c6:	7a 81       	ldd	r23, Y+2	; 0x02
     4c8:	8b 81       	ldd	r24, Y+3	; 0x03
     4ca:	9c 81       	ldd	r25, Y+4	; 0x04
     4cc:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     4d0:	20 e0       	ldi	r18, 0x00	; 0
     4d2:	30 e0       	ldi	r19, 0x00	; 0
     4d4:	4f e7       	ldi	r20, 0x7F	; 127
     4d6:	53 e4       	ldi	r21, 0x43	; 67
     4d8:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__divsf3>
     4dc:	f8 01       	movw	r30, r16
     4de:	64 87       	std	Z+12, r22	; 0x0c
     4e0:	75 87       	std	Z+13, r23	; 0x0d
     4e2:	86 87       	std	Z+14, r24	; 0x0e
     4e4:	97 87       	std	Z+15, r25	; 0x0f
	Analog->AnalogIn4 = ((Analog4 * 100) / 255);
     4e6:	20 e0       	ldi	r18, 0x00	; 0
     4e8:	30 e0       	ldi	r19, 0x00	; 0
     4ea:	48 ec       	ldi	r20, 0xC8	; 200
     4ec:	52 e4       	ldi	r21, 0x42	; 66
     4ee:	6d 81       	ldd	r22, Y+5	; 0x05
     4f0:	7e 81       	ldd	r23, Y+6	; 0x06
     4f2:	8f 81       	ldd	r24, Y+7	; 0x07
     4f4:	98 85       	ldd	r25, Y+8	; 0x08
     4f6:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     4fa:	20 e0       	ldi	r18, 0x00	; 0
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	4f e7       	ldi	r20, 0x7F	; 127
     500:	53 e4       	ldi	r21, 0x43	; 67
     502:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__divsf3>
     506:	f8 01       	movw	r30, r16
     508:	60 8b       	std	Z+16, r22	; 0x10
     50a:	71 8b       	std	Z+17, r23	; 0x11
     50c:	82 8b       	std	Z+18, r24	; 0x12
     50e:	93 8b       	std	Z+19, r25	; 0x13
	Analog->AnalogIn5 = ((Analog5 * 100) / 255);
     510:	20 e0       	ldi	r18, 0x00	; 0
     512:	30 e0       	ldi	r19, 0x00	; 0
     514:	48 ec       	ldi	r20, 0xC8	; 200
     516:	52 e4       	ldi	r21, 0x42	; 66
     518:	69 85       	ldd	r22, Y+9	; 0x09
     51a:	7a 85       	ldd	r23, Y+10	; 0x0a
     51c:	8b 85       	ldd	r24, Y+11	; 0x0b
     51e:	9c 85       	ldd	r25, Y+12	; 0x0c
     520:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     524:	20 e0       	ldi	r18, 0x00	; 0
     526:	30 e0       	ldi	r19, 0x00	; 0
     528:	4f e7       	ldi	r20, 0x7F	; 127
     52a:	53 e4       	ldi	r21, 0x43	; 67
     52c:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__divsf3>
     530:	f8 01       	movw	r30, r16
     532:	64 8b       	std	Z+20, r22	; 0x14
     534:	75 8b       	std	Z+21, r23	; 0x15
     536:	86 8b       	std	Z+22, r24	; 0x16
     538:	97 8b       	std	Z+23, r25	; 0x17
	Analog->AnalogIn6 = ((Analog6 * 100) / 255);
     53a:	20 e0       	ldi	r18, 0x00	; 0
     53c:	30 e0       	ldi	r19, 0x00	; 0
     53e:	48 ec       	ldi	r20, 0xC8	; 200
     540:	52 e4       	ldi	r21, 0x42	; 66
     542:	c7 01       	movw	r24, r14
     544:	b6 01       	movw	r22, r12
     546:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     54a:	20 e0       	ldi	r18, 0x00	; 0
     54c:	30 e0       	ldi	r19, 0x00	; 0
     54e:	4f e7       	ldi	r20, 0x7F	; 127
     550:	53 e4       	ldi	r21, 0x43	; 67
     552:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__divsf3>
     556:	f8 01       	movw	r30, r16
     558:	60 8f       	std	Z+24, r22	; 0x18
     55a:	71 8f       	std	Z+25, r23	; 0x19
     55c:	82 8f       	std	Z+26, r24	; 0x1a
     55e:	93 8f       	std	Z+27, r25	; 0x1b
	ADCA.CH0.CTRL = ADC_CH_INPUTMODE_INTERNAL_gc;	//internal
	ADCA.CH0.MUXCTRL = ADC_CH_MUXINT_SCALEDVCC_gc;
	ADCA.CH0.CTRL |= ADC_CH_START_bm;				//rozpocznij pomiar 1/10 VCC
	while(!(ADCA.INTFLAGS & ADC_CH0IF_bm));
	ADCA.CH0.INTFLAGS = ADC_CH0IF_bm;
	Analog7 = ((ADCA.CH0RES/4096.0)-0.05)*10.35;
     560:	b1 01       	movw	r22, r2
     562:	80 e0       	ldi	r24, 0x00	; 0
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__floatunsisf>
     56a:	20 e0       	ldi	r18, 0x00	; 0
     56c:	30 e0       	ldi	r19, 0x00	; 0
     56e:	40 e8       	ldi	r20, 0x80	; 128
     570:	59 e3       	ldi	r21, 0x39	; 57
     572:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     576:	2d ec       	ldi	r18, 0xCD	; 205
     578:	3c ec       	ldi	r19, 0xCC	; 204
     57a:	4c e4       	ldi	r20, 0x4C	; 76
     57c:	5d e3       	ldi	r21, 0x3D	; 61
     57e:	0e 94 67 0c 	call	0x18ce	; 0x18ce <__subsf3>
     582:	2a e9       	ldi	r18, 0x9A	; 154
     584:	39 e9       	ldi	r19, 0x99	; 153
     586:	45 e2       	ldi	r20, 0x25	; 37
     588:	51 e4       	ldi	r21, 0x41	; 65
     58a:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
	Analog->AnalogIn2 = ((Analog2 * 100) / 255);
	Analog->AnalogIn3 = ((Analog3 * 100) / 255);
	Analog->AnalogIn4 = ((Analog4 * 100) / 255);
	Analog->AnalogIn5 = ((Analog5 * 100) / 255);
	Analog->AnalogIn6 = ((Analog6 * 100) / 255);
	Analog->AnalogIn7 = ((Analog7 * 100) / 255);
     58e:	20 e0       	ldi	r18, 0x00	; 0
     590:	30 e0       	ldi	r19, 0x00	; 0
     592:	48 ec       	ldi	r20, 0xC8	; 200
     594:	52 e4       	ldi	r21, 0x42	; 66
     596:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__mulsf3>
     59a:	20 e0       	ldi	r18, 0x00	; 0
     59c:	30 e0       	ldi	r19, 0x00	; 0
     59e:	4f e7       	ldi	r20, 0x7F	; 127
     5a0:	53 e4       	ldi	r21, 0x43	; 67
     5a2:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__divsf3>
     5a6:	f8 01       	movw	r30, r16
     5a8:	64 8f       	std	Z+28, r22	; 0x1c
     5aa:	75 8f       	std	Z+29, r23	; 0x1d
     5ac:	86 8f       	std	Z+30, r24	; 0x1e
     5ae:	97 8f       	std	Z+31, r25	; 0x1f
	Analog->AnalogIn8 = ((Analog8 * 100) / 255);
     5b0:	10 a2       	std	Z+32, r1	; 0x20
     5b2:	11 a2       	std	Z+33, r1	; 0x21
     5b4:	12 a2       	std	Z+34, r1	; 0x22
     5b6:	13 a2       	std	Z+35, r1	; 0x23
}
     5b8:	2c 96       	adiw	r28, 0x0c	; 12
     5ba:	cd bf       	out	0x3d, r28	; 61
     5bc:	de bf       	out	0x3e, r29	; 62
     5be:	df 91       	pop	r29
     5c0:	cf 91       	pop	r28
     5c2:	1f 91       	pop	r17
     5c4:	0f 91       	pop	r16
     5c6:	ff 90       	pop	r15
     5c8:	ef 90       	pop	r14
     5ca:	df 90       	pop	r13
     5cc:	cf 90       	pop	r12
     5ce:	bf 90       	pop	r11
     5d0:	af 90       	pop	r10
     5d2:	9f 90       	pop	r9
     5d4:	8f 90       	pop	r8
     5d6:	7f 90       	pop	r7
     5d8:	6f 90       	pop	r6
     5da:	5f 90       	pop	r5
     5dc:	4f 90       	pop	r4
     5de:	3f 90       	pop	r3
     5e0:	2f 90       	pop	r2
     5e2:	08 95       	ret

000005e4 <__vector_default>:
        XBEE_UART.DATA = buf0[i++];
        _delay_ms(2);
    }
    buzzer_d.trigger = false;														//odblokowanie buzzera
    SPIaddress = 0;
}
     5e4:	1f 92       	push	r1
     5e6:	0f 92       	push	r0
     5e8:	0f b6       	in	r0, 0x3f	; 63
     5ea:	0f 92       	push	r0
     5ec:	11 24       	eor	r1, r1
     5ee:	8f 93       	push	r24
     5f0:	88 e0       	ldi	r24, 0x08	; 8
     5f2:	80 93 07 06 	sts	0x0607, r24
     5f6:	8f 91       	pop	r24
     5f8:	0f 90       	pop	r0
     5fa:	0f be       	out	0x3f, r0	; 63
     5fc:	0f 90       	pop	r0
     5fe:	1f 90       	pop	r1
     600:	18 95       	reti

00000602 <__vector_90>:
     602:	1f 92       	push	r1
     604:	0f 92       	push	r0
     606:	0f b6       	in	r0, 0x3f	; 63
     608:	0f 92       	push	r0
     60a:	11 24       	eor	r1, r1
     60c:	0b b6       	in	r0, 0x3b	; 59
     60e:	0f 92       	push	r0
     610:	8f 93       	push	r24
     612:	9f 93       	push	r25
     614:	ef 93       	push	r30
     616:	ff 93       	push	r31
     618:	e0 91 b9 25 	lds	r30, 0x25B9
     61c:	f0 91 ba 25 	lds	r31, 0x25BA
     620:	ef 59       	subi	r30, 0x9F	; 159
     622:	fc 4d       	sbci	r31, 0xDC	; 220
     624:	80 81       	ld	r24, Z
     626:	88 23       	and	r24, r24
     628:	f9 f0       	breq	.+62     	; 0x668 <__vector_90+0x66>
     62a:	83 32       	cpi	r24, 0x23	; 35
     62c:	e9 f0       	breq	.+58     	; 0x668 <__vector_90+0x66>
     62e:	91 e0       	ldi	r25, 0x01	; 1
     630:	90 93 bb 25 	sts	0x25BB, r25
     634:	85 32       	cpi	r24, 0x25	; 37
     636:	21 f4       	brne	.+8      	; 0x640 <__vector_90+0x3e>
     638:	8a e0       	ldi	r24, 0x0A	; 10
     63a:	80 93 a0 09 	sts	0x09A0, r24
     63e:	02 c0       	rjmp	.+4      	; 0x644 <__vector_90+0x42>
     640:	80 93 a0 09 	sts	0x09A0, r24
     644:	80 91 b9 25 	lds	r24, 0x25B9
     648:	90 91 ba 25 	lds	r25, 0x25BA
     64c:	87 39       	cpi	r24, 0x97	; 151
     64e:	91 05       	cpc	r25, r1
     650:	30 f4       	brcc	.+12     	; 0x65e <__vector_90+0x5c>
     652:	01 96       	adiw	r24, 0x01	; 1
     654:	80 93 b9 25 	sts	0x25B9, r24
     658:	90 93 ba 25 	sts	0x25BA, r25
     65c:	07 c0       	rjmp	.+14     	; 0x66c <__vector_90+0x6a>
     65e:	fc 01       	movw	r30, r24
     660:	ef 59       	subi	r30, 0x9F	; 159
     662:	fc 4d       	sbci	r31, 0xDC	; 220
     664:	10 82       	st	Z, r1
     666:	02 c0       	rjmp	.+4      	; 0x66c <__vector_90+0x6a>
     668:	10 92 bb 25 	sts	0x25BB, r1
     66c:	ff 91       	pop	r31
     66e:	ef 91       	pop	r30
     670:	9f 91       	pop	r25
     672:	8f 91       	pop	r24
     674:	0f 90       	pop	r0
     676:	0b be       	out	0x3b, r0	; 59
     678:	0f 90       	pop	r0
     67a:	0f be       	out	0x3f, r0	; 63
     67c:	0f 90       	pop	r0
     67e:	1f 90       	pop	r1
     680:	18 95       	reti

00000682 <__vector_88>:
     682:	1f 92       	push	r1
     684:	0f 92       	push	r0
     686:	0f b6       	in	r0, 0x3f	; 63
     688:	0f 92       	push	r0
     68a:	11 24       	eor	r1, r1
     68c:	0b b6       	in	r0, 0x3b	; 59
     68e:	0f 92       	push	r0
     690:	2f 93       	push	r18
     692:	3f 93       	push	r19
     694:	4f 93       	push	r20
     696:	5f 93       	push	r21
     698:	6f 93       	push	r22
     69a:	7f 93       	push	r23
     69c:	8f 93       	push	r24
     69e:	9f 93       	push	r25
     6a0:	af 93       	push	r26
     6a2:	bf 93       	push	r27
     6a4:	ef 93       	push	r30
     6a6:	ff 93       	push	r31
     6a8:	cf 93       	push	r28
     6aa:	df 93       	push	r29
     6ac:	1f 92       	push	r1
     6ae:	cd b7       	in	r28, 0x3d	; 61
     6b0:	de b7       	in	r29, 0x3e	; 62
     6b2:	80 e1       	ldi	r24, 0x10	; 16
     6b4:	80 93 05 06 	sts	0x0605, r24
     6b8:	80 91 a0 09 	lds	r24, 0x09A0
     6bc:	89 83       	std	Y+1, r24	; 0x01
     6be:	89 81       	ldd	r24, Y+1	; 0x01
     6c0:	84 32       	cpi	r24, 0x24	; 36
     6c2:	21 f4       	brne	.+8      	; 0x6cc <__vector_88+0x4a>
     6c4:	81 e0       	ldi	r24, 0x01	; 1
     6c6:	80 93 e8 25 	sts	0x25E8, r24
     6ca:	a6 c0       	rjmp	.+332    	; 0x818 <__vector_88+0x196>
     6cc:	89 81       	ldd	r24, Y+1	; 0x01
     6ce:	82 35       	cpi	r24, 0x52	; 82
     6d0:	81 f4       	brne	.+32     	; 0x6f2 <__vector_88+0x70>
     6d2:	80 91 e8 25 	lds	r24, 0x25E8
     6d6:	88 23       	and	r24, r24
     6d8:	09 f4       	brne	.+2      	; 0x6dc <__vector_88+0x5a>
     6da:	7e c0       	rjmp	.+252    	; 0x7d8 <__vector_88+0x156>
     6dc:	8f b7       	in	r24, 0x3f	; 63
     6de:	f8 94       	cli
     6e0:	10 92 e8 25 	sts	0x25E8, r1
     6e4:	98 ed       	ldi	r25, 0xD8	; 216
     6e6:	94 bf       	out	0x34, r25	; 52
     6e8:	91 e0       	ldi	r25, 0x01	; 1
     6ea:	90 93 79 00 	sts	0x0079, r25
     6ee:	8f bf       	out	0x3f, r24	; 63
     6f0:	93 c0       	rjmp	.+294    	; 0x818 <__vector_88+0x196>
     6f2:	89 81       	ldd	r24, Y+1	; 0x01
     6f4:	80 35       	cpi	r24, 0x50	; 80
     6f6:	f9 f4       	brne	.+62     	; 0x736 <__vector_88+0xb4>
     6f8:	80 91 e8 25 	lds	r24, 0x25E8
     6fc:	88 23       	and	r24, r24
     6fe:	09 f4       	brne	.+2      	; 0x702 <__vector_88+0x80>
     700:	71 c0       	rjmp	.+226    	; 0x7e4 <__vector_88+0x162>
     702:	c6 d4       	rcall	.+2444   	; 0x1090 <SPI_ChipErase>
     704:	10 92 d4 20 	sts	0x20D4, r1
     708:	10 92 d5 20 	sts	0x20D5, r1
     70c:	10 92 d6 20 	sts	0x20D6, r1
     710:	10 92 d7 20 	sts	0x20D7, r1
     714:	10 92 e8 25 	sts	0x25E8, r1
     718:	e8 ed       	ldi	r30, 0xD8	; 216
     71a:	f0 e2       	ldi	r31, 0x20	; 32
     71c:	81 e0       	ldi	r24, 0x01	; 1
     71e:	81 83       	std	Z+1, r24	; 0x01
     720:	80 83       	st	Z, r24
     722:	2f ef       	ldi	r18, 0xFF	; 255
     724:	87 ea       	ldi	r24, 0xA7	; 167
     726:	91 e6       	ldi	r25, 0x61	; 97
     728:	21 50       	subi	r18, 0x01	; 1
     72a:	80 40       	sbci	r24, 0x00	; 0
     72c:	90 40       	sbci	r25, 0x00	; 0
     72e:	e1 f7       	brne	.-8      	; 0x728 <__vector_88+0xa6>
     730:	00 c0       	rjmp	.+0      	; 0x732 <__vector_88+0xb0>
     732:	00 00       	nop
     734:	71 c0       	rjmp	.+226    	; 0x818 <__vector_88+0x196>
     736:	89 81       	ldd	r24, Y+1	; 0x01
     738:	88 35       	cpi	r24, 0x58	; 88
     73a:	59 f4       	brne	.+22     	; 0x752 <__vector_88+0xd0>
     73c:	80 91 e8 25 	lds	r24, 0x25E8
     740:	88 23       	and	r24, r24
     742:	09 f4       	brne	.+2      	; 0x746 <__vector_88+0xc4>
     744:	55 c0       	rjmp	.+170    	; 0x7f0 <__vector_88+0x16e>
     746:	e6 ee       	ldi	r30, 0xE6	; 230
     748:	f5 e2       	ldi	r31, 0x25	; 37
     74a:	81 e0       	ldi	r24, 0x01	; 1
     74c:	84 83       	std	Z+4, r24	; 0x04
     74e:	12 82       	std	Z+2, r1	; 0x02
     750:	63 c0       	rjmp	.+198    	; 0x818 <__vector_88+0x196>
     752:	89 81       	ldd	r24, Y+1	; 0x01
     754:	8b 34       	cpi	r24, 0x4B	; 75
     756:	51 f4       	brne	.+20     	; 0x76c <__vector_88+0xea>
     758:	80 91 e8 25 	lds	r24, 0x25E8
     75c:	88 23       	and	r24, r24
     75e:	09 f4       	brne	.+2      	; 0x762 <__vector_88+0xe0>
     760:	4c c0       	rjmp	.+152    	; 0x7fa <__vector_88+0x178>
     762:	e6 ee       	ldi	r30, 0xE6	; 230
     764:	f5 e2       	ldi	r31, 0x25	; 37
     766:	14 82       	std	Z+4, r1	; 0x04
     768:	12 82       	std	Z+2, r1	; 0x02
     76a:	56 c0       	rjmp	.+172    	; 0x818 <__vector_88+0x196>
     76c:	89 81       	ldd	r24, Y+1	; 0x01
     76e:	83 35       	cpi	r24, 0x53	; 83
     770:	59 f4       	brne	.+22     	; 0x788 <__vector_88+0x106>
     772:	80 91 e8 25 	lds	r24, 0x25E8
     776:	88 23       	and	r24, r24
     778:	09 f4       	brne	.+2      	; 0x77c <__vector_88+0xfa>
     77a:	44 c0       	rjmp	.+136    	; 0x804 <__vector_88+0x182>
     77c:	e6 ee       	ldi	r30, 0xE6	; 230
     77e:	f5 e2       	ldi	r31, 0x25	; 37
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	83 83       	std	Z+3, r24	; 0x03
     784:	12 82       	std	Z+2, r1	; 0x02
     786:	48 c0       	rjmp	.+144    	; 0x818 <__vector_88+0x196>
     788:	89 81       	ldd	r24, Y+1	; 0x01
     78a:	86 34       	cpi	r24, 0x46	; 70
     78c:	49 f4       	brne	.+18     	; 0x7a0 <__vector_88+0x11e>
     78e:	80 91 e8 25 	lds	r24, 0x25E8
     792:	88 23       	and	r24, r24
     794:	e1 f1       	breq	.+120    	; 0x80e <__vector_88+0x18c>
     796:	e6 ee       	ldi	r30, 0xE6	; 230
     798:	f5 e2       	ldi	r31, 0x25	; 37
     79a:	13 82       	std	Z+3, r1	; 0x03
     79c:	12 82       	std	Z+2, r1	; 0x02
     79e:	3c c0       	rjmp	.+120    	; 0x818 <__vector_88+0x196>
     7a0:	89 81       	ldd	r24, Y+1	; 0x01
     7a2:	81 34       	cpi	r24, 0x41	; 65
     7a4:	51 f4       	brne	.+20     	; 0x7ba <__vector_88+0x138>
     7a6:	80 91 e8 25 	lds	r24, 0x25E8
     7aa:	88 23       	and	r24, r24
     7ac:	99 f1       	breq	.+102    	; 0x814 <__vector_88+0x192>
     7ae:	e6 ee       	ldi	r30, 0xE6	; 230
     7b0:	f5 e2       	ldi	r31, 0x25	; 37
     7b2:	81 e0       	ldi	r24, 0x01	; 1
     7b4:	85 83       	std	Z+5, r24	; 0x05
     7b6:	12 82       	std	Z+2, r1	; 0x02
     7b8:	2f c0       	rjmp	.+94     	; 0x818 <__vector_88+0x196>
     7ba:	89 81       	ldd	r24, Y+1	; 0x01
     7bc:	84 34       	cpi	r24, 0x44	; 68
     7be:	49 f4       	brne	.+18     	; 0x7d2 <__vector_88+0x150>
     7c0:	80 91 e8 25 	lds	r24, 0x25E8
     7c4:	88 23       	and	r24, r24
     7c6:	29 f0       	breq	.+10     	; 0x7d2 <__vector_88+0x150>
     7c8:	e6 ee       	ldi	r30, 0xE6	; 230
     7ca:	f5 e2       	ldi	r31, 0x25	; 37
     7cc:	15 82       	std	Z+5, r1	; 0x05
     7ce:	12 82       	std	Z+2, r1	; 0x02
     7d0:	23 c0       	rjmp	.+70     	; 0x818 <__vector_88+0x196>
     7d2:	10 92 e8 25 	sts	0x25E8, r1
     7d6:	20 c0       	rjmp	.+64     	; 0x818 <__vector_88+0x196>
     7d8:	89 81       	ldd	r24, Y+1	; 0x01
     7da:	89 81       	ldd	r24, Y+1	; 0x01
     7dc:	88 35       	cpi	r24, 0x58	; 88
     7de:	09 f0       	breq	.+2      	; 0x7e2 <__vector_88+0x160>
     7e0:	b8 cf       	rjmp	.-144    	; 0x752 <__vector_88+0xd0>
     7e2:	06 c0       	rjmp	.+12     	; 0x7f0 <__vector_88+0x16e>
     7e4:	89 81       	ldd	r24, Y+1	; 0x01
     7e6:	89 81       	ldd	r24, Y+1	; 0x01
     7e8:	8b 34       	cpi	r24, 0x4B	; 75
     7ea:	09 f0       	breq	.+2      	; 0x7ee <__vector_88+0x16c>
     7ec:	bf cf       	rjmp	.-130    	; 0x76c <__vector_88+0xea>
     7ee:	05 c0       	rjmp	.+10     	; 0x7fa <__vector_88+0x178>
     7f0:	89 81       	ldd	r24, Y+1	; 0x01
     7f2:	89 81       	ldd	r24, Y+1	; 0x01
     7f4:	83 35       	cpi	r24, 0x53	; 83
     7f6:	41 f6       	brne	.-112    	; 0x788 <__vector_88+0x106>
     7f8:	05 c0       	rjmp	.+10     	; 0x804 <__vector_88+0x182>
     7fa:	89 81       	ldd	r24, Y+1	; 0x01
     7fc:	89 81       	ldd	r24, Y+1	; 0x01
     7fe:	86 34       	cpi	r24, 0x46	; 70
     800:	79 f6       	brne	.-98     	; 0x7a0 <__vector_88+0x11e>
     802:	05 c0       	rjmp	.+10     	; 0x80e <__vector_88+0x18c>
     804:	89 81       	ldd	r24, Y+1	; 0x01
     806:	89 81       	ldd	r24, Y+1	; 0x01
     808:	81 34       	cpi	r24, 0x41	; 65
     80a:	b9 f6       	brne	.-82     	; 0x7ba <__vector_88+0x138>
     80c:	03 c0       	rjmp	.+6      	; 0x814 <__vector_88+0x192>
     80e:	89 81       	ldd	r24, Y+1	; 0x01
     810:	89 81       	ldd	r24, Y+1	; 0x01
     812:	df cf       	rjmp	.-66     	; 0x7d2 <__vector_88+0x150>
     814:	89 81       	ldd	r24, Y+1	; 0x01
     816:	dd cf       	rjmp	.-70     	; 0x7d2 <__vector_88+0x150>
     818:	0f 90       	pop	r0
     81a:	df 91       	pop	r29
     81c:	cf 91       	pop	r28
     81e:	ff 91       	pop	r31
     820:	ef 91       	pop	r30
     822:	bf 91       	pop	r27
     824:	af 91       	pop	r26
     826:	9f 91       	pop	r25
     828:	8f 91       	pop	r24
     82a:	7f 91       	pop	r23
     82c:	6f 91       	pop	r22
     82e:	5f 91       	pop	r21
     830:	4f 91       	pop	r20
     832:	3f 91       	pop	r19
     834:	2f 91       	pop	r18
     836:	0f 90       	pop	r0
     838:	0b be       	out	0x3b, r0	; 59
     83a:	0f 90       	pop	r0
     83c:	0f be       	out	0x3f, r0	; 63
     83e:	0f 90       	pop	r0
     840:	1f 90       	pop	r1
     842:	18 95       	reti

00000844 <__vector_14>:
     844:	1f 92       	push	r1
     846:	0f 92       	push	r0
     848:	0f b6       	in	r0, 0x3f	; 63
     84a:	0f 92       	push	r0
     84c:	11 24       	eor	r1, r1
     84e:	0b b6       	in	r0, 0x3b	; 59
     850:	0f 92       	push	r0
     852:	8f 93       	push	r24
     854:	9f 93       	push	r25
     856:	af 93       	push	r26
     858:	bf 93       	push	r27
     85a:	ef 93       	push	r30
     85c:	ff 93       	push	r31
     85e:	ea ef       	ldi	r30, 0xFA	; 250
     860:	f5 e2       	ldi	r31, 0x25	; 37
     862:	a2 81       	ldd	r26, Z+2	; 0x02
     864:	b3 81       	ldd	r27, Z+3	; 0x03
     866:	81 e0       	ldi	r24, 0x01	; 1
     868:	8c 93       	st	X, r24
     86a:	00 84       	ldd	r0, Z+8	; 0x08
     86c:	f1 85       	ldd	r31, Z+9	; 0x09
     86e:	e0 2d       	mov	r30, r0
     870:	80 81       	ld	r24, Z
     872:	91 81       	ldd	r25, Z+1	; 0x01
     874:	a2 81       	ldd	r26, Z+2	; 0x02
     876:	b3 81       	ldd	r27, Z+3	; 0x03
     878:	01 96       	adiw	r24, 0x01	; 1
     87a:	a1 1d       	adc	r26, r1
     87c:	b1 1d       	adc	r27, r1
     87e:	80 83       	st	Z, r24
     880:	91 83       	std	Z+1, r25	; 0x01
     882:	a2 83       	std	Z+2, r26	; 0x02
     884:	b3 83       	std	Z+3, r27	; 0x03
     886:	ff 91       	pop	r31
     888:	ef 91       	pop	r30
     88a:	bf 91       	pop	r27
     88c:	af 91       	pop	r26
     88e:	9f 91       	pop	r25
     890:	8f 91       	pop	r24
     892:	0f 90       	pop	r0
     894:	0b be       	out	0x3b, r0	; 59
     896:	0f 90       	pop	r0
     898:	0f be       	out	0x3f, r0	; 63
     89a:	0f 90       	pop	r0
     89c:	1f 90       	pop	r1
     89e:	18 95       	reti

000008a0 <__vector_77>:
     8a0:	1f 92       	push	r1
     8a2:	0f 92       	push	r0
     8a4:	0f b6       	in	r0, 0x3f	; 63
     8a6:	0f 92       	push	r0
     8a8:	11 24       	eor	r1, r1
     8aa:	0b b6       	in	r0, 0x3b	; 59
     8ac:	0f 92       	push	r0
     8ae:	8f 93       	push	r24
     8b0:	9f 93       	push	r25
     8b2:	ef 93       	push	r30
     8b4:	ff 93       	push	r31
     8b6:	80 91 d8 20 	lds	r24, 0x20D8
     8ba:	88 23       	and	r24, r24
     8bc:	49 f1       	breq	.+82     	; 0x910 <__vector_77+0x70>
     8be:	80 91 d9 20 	lds	r24, 0x20D9
     8c2:	81 30       	cpi	r24, 0x01	; 1
     8c4:	79 f0       	breq	.+30     	; 0x8e4 <__vector_77+0x44>
     8c6:	28 f0       	brcs	.+10     	; 0x8d2 <__vector_77+0x32>
     8c8:	82 30       	cpi	r24, 0x02	; 2
     8ca:	d1 f0       	breq	.+52     	; 0x900 <__vector_77+0x60>
     8cc:	83 30       	cpi	r24, 0x03	; 3
     8ce:	e1 f0       	breq	.+56     	; 0x908 <__vector_77+0x68>
     8d0:	24 c0       	rjmp	.+72     	; 0x91a <__vector_77+0x7a>
     8d2:	e8 ed       	ldi	r30, 0xD8	; 216
     8d4:	f0 e2       	ldi	r31, 0x20	; 32
     8d6:	10 82       	st	Z, r1
     8d8:	13 82       	std	Z+3, r1	; 0x03
     8da:	12 82       	std	Z+2, r1	; 0x02
     8dc:	80 e4       	ldi	r24, 0x40	; 64
     8de:	80 93 a6 06 	sts	0x06A6, r24
     8e2:	1b c0       	rjmp	.+54     	; 0x91a <__vector_77+0x7a>
     8e4:	80 91 db 20 	lds	r24, 0x20DB
     8e8:	87 30       	cpi	r24, 0x07	; 7
     8ea:	18 f0       	brcs	.+6      	; 0x8f2 <__vector_77+0x52>
     8ec:	10 92 d9 20 	sts	0x20D9, r1
     8f0:	14 c0       	rjmp	.+40     	; 0x91a <__vector_77+0x7a>
     8f2:	90 e4       	ldi	r25, 0x40	; 64
     8f4:	90 93 a7 06 	sts	0x06A7, r25
     8f8:	8f 5f       	subi	r24, 0xFF	; 255
     8fa:	80 93 db 20 	sts	0x20DB, r24
     8fe:	0d c0       	rjmp	.+26     	; 0x91a <__vector_77+0x7a>
     900:	80 e4       	ldi	r24, 0x40	; 64
     902:	80 93 a7 06 	sts	0x06A7, r24
     906:	09 c0       	rjmp	.+18     	; 0x91a <__vector_77+0x7a>
     908:	80 e4       	ldi	r24, 0x40	; 64
     90a:	80 93 a5 06 	sts	0x06A5, r24
     90e:	05 c0       	rjmp	.+10     	; 0x91a <__vector_77+0x7a>
     910:	10 92 d9 20 	sts	0x20D9, r1
     914:	80 e4       	ldi	r24, 0x40	; 64
     916:	80 93 a6 06 	sts	0x06A6, r24
     91a:	ff 91       	pop	r31
     91c:	ef 91       	pop	r30
     91e:	9f 91       	pop	r25
     920:	8f 91       	pop	r24
     922:	0f 90       	pop	r0
     924:	0b be       	out	0x3b, r0	; 59
     926:	0f 90       	pop	r0
     928:	0f be       	out	0x3f, r0	; 63
     92a:	0f 90       	pop	r0
     92c:	1f 90       	pop	r1
     92e:	18 95       	reti

00000930 <__vector_47>:
     930:	1f 92       	push	r1
     932:	0f 92       	push	r0
     934:	0f b6       	in	r0, 0x3f	; 63
     936:	0f 92       	push	r0
     938:	11 24       	eor	r1, r1
     93a:	8f 93       	push	r24
     93c:	80 e1       	ldi	r24, 0x10	; 16
     93e:	80 93 06 06 	sts	0x0606, r24
     942:	10 92 e8 25 	sts	0x25E8, r1
     946:	8f 91       	pop	r24
     948:	0f 90       	pop	r0
     94a:	0f be       	out	0x3f, r0	; 63
     94c:	0f 90       	pop	r0
     94e:	1f 90       	pop	r1
     950:	18 95       	reti

00000952 <__vector_108>:
     952:	1f 92       	push	r1
     954:	0f 92       	push	r0
     956:	0f b6       	in	r0, 0x3f	; 63
     958:	0f 92       	push	r0
     95a:	11 24       	eor	r1, r1
     95c:	0b b6       	in	r0, 0x3b	; 59
     95e:	0f 92       	push	r0
     960:	2f 93       	push	r18
     962:	3f 93       	push	r19
     964:	4f 93       	push	r20
     966:	5f 93       	push	r21
     968:	6f 93       	push	r22
     96a:	7f 93       	push	r23
     96c:	8f 93       	push	r24
     96e:	9f 93       	push	r25
     970:	af 93       	push	r26
     972:	bf 93       	push	r27
     974:	ef 93       	push	r30
     976:	ff 93       	push	r31
     978:	80 e2       	ldi	r24, 0x20	; 32
     97a:	80 93 07 06 	sts	0x0607, r24
     97e:	10 92 bc 25 	sts	0x25BC, r1
     982:	80 91 e9 25 	lds	r24, 0x25E9
     986:	88 23       	and	r24, r24
     988:	41 f1       	breq	.+80     	; 0x9da <__vector_108+0x88>
     98a:	80 91 f2 25 	lds	r24, 0x25F2
     98e:	90 91 f3 25 	lds	r25, 0x25F3
     992:	a0 91 f4 25 	lds	r26, 0x25F4
     996:	b0 91 f5 25 	lds	r27, 0x25F5
     99a:	8f 39       	cpi	r24, 0x9F	; 159
     99c:	26 e8       	ldi	r18, 0x86	; 134
     99e:	92 07       	cpc	r25, r18
     9a0:	21 e0       	ldi	r18, 0x01	; 1
     9a2:	a2 07       	cpc	r26, r18
     9a4:	b1 05       	cpc	r27, r1
     9a6:	60 f4       	brcc	.+24     	; 0x9c0 <__vector_108+0x6e>
     9a8:	01 96       	adiw	r24, 0x01	; 1
     9aa:	a1 1d       	adc	r26, r1
     9ac:	b1 1d       	adc	r27, r1
     9ae:	80 93 f2 25 	sts	0x25F2, r24
     9b2:	90 93 f3 25 	sts	0x25F3, r25
     9b6:	a0 93 f4 25 	sts	0x25F4, r26
     9ba:	b0 93 f5 25 	sts	0x25F5, r27
     9be:	08 c0       	rjmp	.+16     	; 0x9d0 <__vector_108+0x7e>
     9c0:	10 92 f2 25 	sts	0x25F2, r1
     9c4:	10 92 f3 25 	sts	0x25F3, r1
     9c8:	10 92 f4 25 	sts	0x25F4, r1
     9cc:	10 92 f5 25 	sts	0x25F5, r1
     9d0:	10 92 34 23 	sts	0x2334, r1
     9d4:	10 92 35 23 	sts	0x2335, r1
     9d8:	14 de       	rcall	.-984    	; 0x602 <__vector_90>
     9da:	ff 91       	pop	r31
     9dc:	ef 91       	pop	r30
     9de:	bf 91       	pop	r27
     9e0:	af 91       	pop	r26
     9e2:	9f 91       	pop	r25
     9e4:	8f 91       	pop	r24
     9e6:	7f 91       	pop	r23
     9e8:	6f 91       	pop	r22
     9ea:	5f 91       	pop	r21
     9ec:	4f 91       	pop	r20
     9ee:	3f 91       	pop	r19
     9f0:	2f 91       	pop	r18
     9f2:	0f 90       	pop	r0
     9f4:	0b be       	out	0x3b, r0	; 59
     9f6:	0f 90       	pop	r0
     9f8:	0f be       	out	0x3f, r0	; 63
     9fa:	0f 90       	pop	r0
     9fc:	1f 90       	pop	r1
     9fe:	18 95       	reti

00000a00 <structInit>:

void structInit(void) {
    frame_d.iUART = 0;
     a00:	10 92 b9 25 	sts	0x25B9, r1
     a04:	10 92 ba 25 	sts	0x25BA, r1
    stan_d.new_data = false;
     a08:	a6 ee       	ldi	r26, 0xE6	; 230
     a0a:	b5 e2       	ldi	r27, 0x25	; 37
     a0c:	1c 92       	st	X, r1
    stan_d.new_frame = false;
     a0e:	11 96       	adiw	r26, 0x01	; 1
     a10:	1c 92       	st	X, r1
     a12:	11 97       	sbiw	r26, 0x01	; 1
	
	//----------------------Initialize allData_d--------------------
	allData_d.Analog = &Analog_d;
     a14:	ea ef       	ldi	r30, 0xFA	; 250
     a16:	f5 e2       	ldi	r31, 0x25	; 37
     a18:	8f e0       	ldi	r24, 0x0F	; 15
     a1a:	96 e2       	ldi	r25, 0x26	; 38
     a1c:	80 83       	st	Z, r24
     a1e:	91 83       	std	Z+1, r25	; 0x01
	allData_d.stan = &stan_d;
     a20:	a2 83       	std	Z+2, r26	; 0x02
     a22:	b3 83       	std	Z+3, r27	; 0x03
	allData_d.frame = &frame_d;
     a24:	81 e6       	ldi	r24, 0x61	; 97
     a26:	93 e2       	ldi	r25, 0x23	; 35
     a28:	84 83       	std	Z+4, r24	; 0x04
     a2a:	95 83       	std	Z+5, r25	; 0x05
	allData_d.frame_b = &frame_b;
     a2c:	8c ed       	ldi	r24, 0xDC	; 220
     a2e:	90 e2       	ldi	r25, 0x20	; 32
     a30:	86 83       	std	Z+6, r24	; 0x06
     a32:	97 83       	std	Z+7, r25	; 0x07
	allData_d.RTC = &RTC_d;
     a34:	8e ee       	ldi	r24, 0xEE	; 238
     a36:	95 e2       	ldi	r25, 0x25	; 37
     a38:	80 87       	std	Z+8, r24	; 0x08
     a3a:	91 87       	std	Z+9, r25	; 0x09
	allData_d.Output = &Output_d;
     a3c:	86 e0       	ldi	r24, 0x06	; 6
     a3e:	96 e2       	ldi	r25, 0x26	; 38
     a40:	82 87       	std	Z+10, r24	; 0x0a
     a42:	93 87       	std	Z+11, r25	; 0x0b
     a44:	08 95       	ret

00000a46 <SensorUpdate>:
    //-----------------AD7195 (1)--------------
	
	//-----------------AD7195 (2)--------------
    
    //-----------------Read ADC-------------
    AnalogUpdate(allData->Analog);
     a46:	fc 01       	movw	r30, r24
     a48:	80 81       	ld	r24, Z
     a4a:	91 81       	ldd	r25, Z+1	; 0x01
     a4c:	01 cc       	rjmp	.-2046   	; 0x250 <AnalogUpdate>
     a4e:	08 95       	ret

00000a50 <StateUpdate>:
}

void StateUpdate(void) {
     a50:	cf 92       	push	r12
     a52:	df 92       	push	r13
     a54:	ef 92       	push	r14
     a56:	ff 92       	push	r15
    if(!(stan_d.armed_trigger)) {
     a58:	80 91 eb 25 	lds	r24, 0x25EB
     a5c:	81 11       	cpse	r24, r1
     a5e:	08 c0       	rjmp	.+16     	; 0xa70 <StateUpdate+0x20>
        stan_d.flightState = 0;
     a60:	10 92 ec 25 	sts	0x25EC, r1
        buzzer_d.mode = 0;
     a64:	10 92 d9 20 	sts	0x20D9, r1
		//stan_d.flash_trigger = false;
        PORTD_OUTCLR = PIN1_bm;
     a68:	82 e0       	ldi	r24, 0x02	; 2
     a6a:	80 93 66 06 	sts	0x0666, r24
     a6e:	9a c0       	rjmp	.+308    	; 0xba4 <StateUpdate+0x154>
    } else {
        switch(stan_d.flightState) {
     a70:	80 91 ec 25 	lds	r24, 0x25EC
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	89 30       	cpi	r24, 0x09	; 9
     a78:	91 05       	cpc	r25, r1
     a7a:	08 f0       	brcs	.+2      	; 0xa7e <StateUpdate+0x2e>
     a7c:	93 c0       	rjmp	.+294    	; 0xba4 <StateUpdate+0x154>
     a7e:	fc 01       	movw	r30, r24
     a80:	88 27       	eor	r24, r24
     a82:	e2 50       	subi	r30, 0x02	; 2
     a84:	ff 4f       	sbci	r31, 0xFF	; 255
     a86:	8f 4f       	sbci	r24, 0xFF	; 255
     a88:	0c 94 82 0e 	jmp	0x1d04	; 0x1d04 <__tablejump2__>
        //--------case 0 preflight-----------------
        case 0:
            //if((SensorData_d.accel_x > 3) || (LPS25H_d.velocity > 10)) stan_d.flightState = 1;	//wykrycie startu
            buzzer_d.mode = 0;
     a8c:	10 92 d9 20 	sts	0x20D9, r1
			//LPS25H_d.max_altitude = LPS25H_d.altitude;
            break;
     a90:	89 c0       	rjmp	.+274    	; 0xba4 <StateUpdate+0x154>
        //--------case 1 flight wait for apogee----
        case 1:
			stan_d.flash_trigger = true;
     a92:	81 e0       	ldi	r24, 0x01	; 1
     a94:	80 93 ea 25 	sts	0x25EA, r24
            //if((LPS25H_d.max_altitude - LPS25H_d.altitude) > 10.0) stan_d.flightState = 2;	//wykrycie puapu
            break;
     a98:	85 c0       	rjmp	.+266    	; 0xba4 <StateUpdate+0x154>
        //-------case 2 delay + sound signal + deployment------------------
        case 2:
            buzzer_d.mode = 1;																//3 sygnay cige
     a9a:	e8 ed       	ldi	r30, 0xD8	; 216
     a9c:	f0 e2       	ldi	r31, 0x20	; 32
     a9e:	81 e0       	ldi	r24, 0x01	; 1
     aa0:	81 83       	std	Z+1, r24	; 0x01
            buzzer_d.trigger = true;														//odblokowanie buzzera
     aa2:	80 83       	st	Z, r24
            timer_buffer = RTC_d.time;														//buforowanie czasu
     aa4:	60 91 ee 25 	lds	r22, 0x25EE
     aa8:	70 91 ef 25 	lds	r23, 0x25EF
     aac:	80 91 f0 25 	lds	r24, 0x25F0
     ab0:	90 91 f1 25 	lds	r25, 0x25F1
     ab4:	d9 d7       	rcall	.+4018   	; 0x1a68 <__floatunsisf>
     ab6:	60 93 d0 20 	sts	0x20D0, r22
     aba:	70 93 d1 20 	sts	0x20D1, r23
     abe:	80 93 d2 20 	sts	0x20D2, r24
     ac2:	90 93 d3 20 	sts	0x20D3, r25
            stan_d.flightState = 3;
     ac6:	83 e0       	ldi	r24, 0x03	; 3
     ac8:	80 93 ec 25 	sts	0x25EC, r24
            break;
     acc:	6b c0       	rjmp	.+214    	; 0xba4 <StateUpdate+0x154>
        //--------case 3 parachute delay--------------
        case 3:
            if(RTC_d.time > (timer_buffer + 5)) stan_d.flightState = 4;						//odczekanie po separacji
     ace:	60 91 ee 25 	lds	r22, 0x25EE
     ad2:	70 91 ef 25 	lds	r23, 0x25EF
     ad6:	80 91 f0 25 	lds	r24, 0x25F0
     ada:	90 91 f1 25 	lds	r25, 0x25F1
     ade:	c4 d7       	rcall	.+3976   	; 0x1a68 <__floatunsisf>
     ae0:	6b 01       	movw	r12, r22
     ae2:	7c 01       	movw	r14, r24
     ae4:	20 e0       	ldi	r18, 0x00	; 0
     ae6:	30 e0       	ldi	r19, 0x00	; 0
     ae8:	40 ea       	ldi	r20, 0xA0	; 160
     aea:	50 e4       	ldi	r21, 0x40	; 64
     aec:	60 91 d0 20 	lds	r22, 0x20D0
     af0:	70 91 d1 20 	lds	r23, 0x20D1
     af4:	80 91 d2 20 	lds	r24, 0x20D2
     af8:	90 91 d3 20 	lds	r25, 0x20D3
     afc:	e9 d6       	rcall	.+3538   	; 0x18d0 <__addsf3>
     afe:	9b 01       	movw	r18, r22
     b00:	ac 01       	movw	r20, r24
     b02:	c7 01       	movw	r24, r14
     b04:	b6 01       	movw	r22, r12
     b06:	0e 94 e6 0d 	call	0x1bcc	; 0x1bcc <__gesf2>
     b0a:	18 16       	cp	r1, r24
     b0c:	0c f0       	brlt	.+2      	; 0xb10 <StateUpdate+0xc0>
     b0e:	4a c0       	rjmp	.+148    	; 0xba4 <StateUpdate+0x154>
     b10:	84 e0       	ldi	r24, 0x04	; 4
     b12:	80 93 ec 25 	sts	0x25EC, r24
     b16:	46 c0       	rjmp	.+140    	; 0xba4 <StateUpdate+0x154>
        case 4:
            //if(((LPS25H_d.velocity) > 40) || (LPS25H_d.altitude < 250)) stan_d.flightState = 5;						//odczekanie do separacji
            break;
        //-------case 5 separation------------------
        case 5:
            buzzer_d.mode = 1;																//3 sygnay cige
     b18:	e8 ed       	ldi	r30, 0xD8	; 216
     b1a:	f0 e2       	ldi	r31, 0x20	; 32
     b1c:	81 e0       	ldi	r24, 0x01	; 1
     b1e:	81 83       	std	Z+1, r24	; 0x01
            buzzer_d.trigger = true;														//odblokowanie buzzera
     b20:	80 83       	st	Z, r24
            timer_buffer = RTC_d.time;														//buforowanie czasu
     b22:	60 91 ee 25 	lds	r22, 0x25EE
     b26:	70 91 ef 25 	lds	r23, 0x25EF
     b2a:	80 91 f0 25 	lds	r24, 0x25F0
     b2e:	90 91 f1 25 	lds	r25, 0x25F1
     b32:	9a d7       	rcall	.+3892   	; 0x1a68 <__floatunsisf>
     b34:	60 93 d0 20 	sts	0x20D0, r22
     b38:	70 93 d1 20 	sts	0x20D1, r23
     b3c:	80 93 d2 20 	sts	0x20D2, r24
     b40:	90 93 d3 20 	sts	0x20D3, r25
            stan_d.flightState = 6;
     b44:	86 e0       	ldi	r24, 0x06	; 6
     b46:	80 93 ec 25 	sts	0x25EC, r24
            break;
     b4a:	2c c0       	rjmp	.+88     	; 0xba4 <StateUpdate+0x154>
        //-------case 6 after separation delay------
        case 6:
            if(RTC_d.time > (timer_buffer + 10)) stan_d.flightState = 7;						//odczekanie po separacji
     b4c:	60 91 ee 25 	lds	r22, 0x25EE
     b50:	70 91 ef 25 	lds	r23, 0x25EF
     b54:	80 91 f0 25 	lds	r24, 0x25F0
     b58:	90 91 f1 25 	lds	r25, 0x25F1
     b5c:	85 d7       	rcall	.+3850   	; 0x1a68 <__floatunsisf>
     b5e:	6b 01       	movw	r12, r22
     b60:	7c 01       	movw	r14, r24
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	40 e2       	ldi	r20, 0x20	; 32
     b68:	51 e4       	ldi	r21, 0x41	; 65
     b6a:	60 91 d0 20 	lds	r22, 0x20D0
     b6e:	70 91 d1 20 	lds	r23, 0x20D1
     b72:	80 91 d2 20 	lds	r24, 0x20D2
     b76:	90 91 d3 20 	lds	r25, 0x20D3
     b7a:	aa d6       	rcall	.+3412   	; 0x18d0 <__addsf3>
     b7c:	9b 01       	movw	r18, r22
     b7e:	ac 01       	movw	r20, r24
     b80:	c7 01       	movw	r24, r14
     b82:	b6 01       	movw	r22, r12
     b84:	0e 94 e6 0d 	call	0x1bcc	; 0x1bcc <__gesf2>
     b88:	18 16       	cp	r1, r24
     b8a:	64 f4       	brge	.+24     	; 0xba4 <StateUpdate+0x154>
     b8c:	87 e0       	ldi	r24, 0x07	; 7
     b8e:	80 93 ec 25 	sts	0x25EC, r24
     b92:	08 c0       	rjmp	.+16     	; 0xba4 <StateUpdate+0x154>
        case 7:
            //if((LPS25H_d.altitude < 100) && (LPS25H_d.velocity < 1) && (LPS25H_d.velocity > -1)) stan_d.flightState = 8;
            break;
        //---------case 8 END----------------
        case 8:
            buzzer_d.mode = 2;																//sygna 2Hz
     b94:	e8 ed       	ldi	r30, 0xD8	; 216
     b96:	f0 e2       	ldi	r31, 0x20	; 32
     b98:	82 e0       	ldi	r24, 0x02	; 2
     b9a:	81 83       	std	Z+1, r24	; 0x01
            buzzer_d.trigger = true;														//odblokowanie buzzera
     b9c:	81 e0       	ldi	r24, 0x01	; 1
     b9e:	80 83       	st	Z, r24
			stan_d.flash_trigger = false;
     ba0:	10 92 ea 25 	sts	0x25EA, r1
            break;
        }
    }
}
     ba4:	ff 90       	pop	r15
     ba6:	ef 90       	pop	r14
     ba8:	df 90       	pop	r13
     baa:	cf 90       	pop	r12
     bac:	08 95       	ret

00000bae <Initialization>:

void Initialization(void) {
	CPU_clk(CPU_clock);	//zegar CPU
     bae:	80 e2       	ldi	r24, 0x20	; 32
     bb0:	65 d3       	rcall	.+1738   	; 0x127c <CPU_clk>
    OscRTC();			//zegar RTC
     bb2:	67 d3       	rcall	.+1742   	; 0x1282 <OscRTC>
    RTC_Init();			//konfiguracja i uruchomienie RTC
     bb4:	67 d3       	rcall	.+1742   	; 0x1284 <RTC_Init>
    ADC_Init();			//inicjalizacja ADC
     bb6:	82 d4       	rcall	.+2308   	; 0x14bc <ADC_Init>
    USART_Init();		//inicjalizacja Xbee
     bb8:	ec d3       	rcall	.+2008   	; 0x1392 <USART_Init>
    IO_Init();
     bba:	01 d4       	rcall	.+2050   	; 0x13be <IO_Init>
    TimerCInit(sampling_time);	//sensor update
     bbc:	88 e2       	ldi	r24, 0x28	; 40
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	62 d3       	rcall	.+1732   	; 0x1286 <TimerCInit>
    TimerDInit(250);			//buzzer handling
     bc2:	8a ef       	ldi	r24, 0xFA	; 250
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	7f d3       	rcall	.+1790   	; 0x12c6 <TimerDInit>
    TimerEInit(50);				//obsuga IO
     bc8:	82 e3       	ldi	r24, 0x32	; 50
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	9c d3       	rcall	.+1848   	; 0x1306 <TimerEInit>
    TimerFInit(telemetry_time);	//frame send
     bce:	88 ee       	ldi	r24, 0xE8	; 232
     bd0:	93 e0       	ldi	r25, 0x03	; 3
     bd2:	b9 d3       	rcall	.+1906   	; 0x1346 <TimerFInit>
    structInit();
     bd4:	15 df       	rcall	.-470    	; 0xa00 <structInit>
    I2C_Init();
     bd6:	4b d4       	rcall	.+2198   	; 0x146e <I2C_Init>
    //--------AD7195 (1) Init-----------
	
	//--------AD7195 (2) Init-----------

    //-------SPI Flash Init--------
    SPI_Init();
     bd8:	56 d4       	rcall	.+2220   	; 0x1486 <SPI_Init>
    SPI_WriteProtection(false);
     bda:	80 e0       	ldi	r24, 0x00	; 0
     bdc:	15 d2       	rcall	.+1066   	; 0x1008 <SPI_WriteProtection>
    SPIaddress = SPI_FindEnd();		//szukaj wolnego miejsca w pamici------------------------------------------------
     bde:	6f d2       	rcall	.+1246   	; 0x10be <SPI_FindEnd>
     be0:	60 93 d4 20 	sts	0x20D4, r22
     be4:	70 93 d5 20 	sts	0x20D5, r23
     be8:	80 93 d6 20 	sts	0x20D6, r24
     bec:	90 93 d7 20 	sts	0x20D7, r25
    //SPIaddress = 0;
    //-------wczenie przerwa----
    PMIC.CTRL = PMIC_LOLVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm;
     bf0:	87 e0       	ldi	r24, 0x07	; 7
     bf2:	80 93 a2 00 	sts	0x00A2, r24
     bf6:	08 95       	ret

00000bf8 <InitMemoryErase>:
}

void InitMemoryErase() {
     bf8:	cf 93       	push	r28
     bfa:	df 93       	push	r29
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	66 97       	sbiw	r28, 0x16	; 22
     c02:	cd bf       	out	0x3d, r28	; 61
     c04:	de bf       	out	0x3e, r29	; 62
    uint32_t i = 0;
    const char buf0[] = "\n\rMemory erased!\n\r\n\r\0";
     c06:	86 e1       	ldi	r24, 0x16	; 22
     c08:	e0 e0       	ldi	r30, 0x00	; 0
     c0a:	f0 e2       	ldi	r31, 0x20	; 32
     c0c:	de 01       	movw	r26, r28
     c0e:	11 96       	adiw	r26, 0x01	; 1
     c10:	01 90       	ld	r0, Z+
     c12:	0d 92       	st	X+, r0
     c14:	8a 95       	dec	r24
     c16:	e1 f7       	brne	.-8      	; 0xc10 <InitMemoryErase+0x18>
    while((!(PORTE.IN & PIN0_bm)) || (!(PORTE.IN & PIN1_bm))) {}
     c18:	e0 e8       	ldi	r30, 0x80	; 128
     c1a:	f6 e0       	ldi	r31, 0x06	; 6
     c1c:	80 85       	ldd	r24, Z+8	; 0x08
     c1e:	80 ff       	sbrs	r24, 0
     c20:	fd cf       	rjmp	.-6      	; 0xc1c <InitMemoryErase+0x24>
     c22:	80 85       	ldd	r24, Z+8	; 0x08
     c24:	81 ff       	sbrs	r24, 1
     c26:	fa cf       	rjmp	.-12     	; 0xc1c <InitMemoryErase+0x24>
    buzzer_d.mode = 3;																//sygna 2Hz
     c28:	e8 ed       	ldi	r30, 0xD8	; 216
     c2a:	f0 e2       	ldi	r31, 0x20	; 32
     c2c:	83 e0       	ldi	r24, 0x03	; 3
     c2e:	81 83       	std	Z+1, r24	; 0x01
    buzzer_d.trigger = true;														//odblokowanie buzzera
     c30:	81 e0       	ldi	r24, 0x01	; 1
     c32:	80 83       	st	Z, r24
    SPI_ChipErase();
     c34:	2d d2       	rcall	.+1114   	; 0x1090 <SPI_ChipErase>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c36:	2f ef       	ldi	r18, 0xFF	; 255
     c38:	87 ea       	ldi	r24, 0xA7	; 167
     c3a:	91 e6       	ldi	r25, 0x61	; 97
     c3c:	21 50       	subi	r18, 0x01	; 1
     c3e:	80 40       	sbci	r24, 0x00	; 0
     c40:	90 40       	sbci	r25, 0x00	; 0
     c42:	e1 f7       	brne	.-8      	; 0xc3c <InitMemoryErase+0x44>
     c44:	00 c0       	rjmp	.+0      	; 0xc46 <InitMemoryErase+0x4e>
     c46:	00 00       	nop
    _delay_ms(1000);
    i = 0;
    while(buf0[i]) {
     c48:	89 81       	ldd	r24, Y+1	; 0x01
     c4a:	88 23       	and	r24, r24
     c4c:	71 f0       	breq	.+28     	; 0xc6a <InitMemoryErase+0x72>
     c4e:	fe 01       	movw	r30, r28
     c50:	32 96       	adiw	r30, 0x02	; 2
        XBEE_UART.DATA = buf0[i++];
     c52:	a0 ea       	ldi	r26, 0xA0	; 160
     c54:	b9 e0       	ldi	r27, 0x09	; 9
     c56:	8c 93       	st	X, r24
     c58:	8f e7       	ldi	r24, 0x7F	; 127
     c5a:	9e e3       	ldi	r25, 0x3E	; 62
     c5c:	01 97       	sbiw	r24, 0x01	; 1
     c5e:	f1 f7       	brne	.-4      	; 0xc5c <InitMemoryErase+0x64>
     c60:	00 c0       	rjmp	.+0      	; 0xc62 <InitMemoryErase+0x6a>
     c62:	00 00       	nop
    buzzer_d.mode = 3;																//sygna 2Hz
    buzzer_d.trigger = true;														//odblokowanie buzzera
    SPI_ChipErase();
    _delay_ms(1000);
    i = 0;
    while(buf0[i]) {
     c64:	81 91       	ld	r24, Z+
     c66:	81 11       	cpse	r24, r1
     c68:	f6 cf       	rjmp	.-20     	; 0xc56 <InitMemoryErase+0x5e>
        XBEE_UART.DATA = buf0[i++];
        _delay_ms(2);
    }
    buzzer_d.trigger = false;														//odblokowanie buzzera
     c6a:	10 92 d8 20 	sts	0x20D8, r1
    SPIaddress = 0;
     c6e:	10 92 d4 20 	sts	0x20D4, r1
     c72:	10 92 d5 20 	sts	0x20D5, r1
     c76:	10 92 d6 20 	sts	0x20D6, r1
     c7a:	10 92 d7 20 	sts	0x20D7, r1
}
     c7e:	66 96       	adiw	r28, 0x16	; 22
     c80:	cd bf       	out	0x3d, r28	; 61
     c82:	de bf       	out	0x3e, r29	; 62
     c84:	df 91       	pop	r29
     c86:	cf 91       	pop	r28
     c88:	08 95       	ret

00000c8a <InitMemoryRead>:

void InitMemoryRead() {
     c8a:	4f 92       	push	r4
     c8c:	5f 92       	push	r5
     c8e:	6f 92       	push	r6
     c90:	7f 92       	push	r7
     c92:	9f 92       	push	r9
     c94:	af 92       	push	r10
     c96:	bf 92       	push	r11
     c98:	cf 92       	push	r12
     c9a:	df 92       	push	r13
     c9c:	ef 92       	push	r14
     c9e:	ff 92       	push	r15
     ca0:	0f 93       	push	r16
     ca2:	1f 93       	push	r17
     ca4:	cf 93       	push	r28
     ca6:	df 93       	push	r29
     ca8:	cd b7       	in	r28, 0x3d	; 61
     caa:	de b7       	in	r29, 0x3e	; 62
     cac:	ca 5b       	subi	r28, 0xBA	; 186
     cae:	d1 09       	sbc	r29, r1
     cb0:	cd bf       	out	0x3d, r28	; 61
     cb2:	de bf       	out	0x3e, r29	; 62
    uint32_t i = 0;
    stan_d.flash_trigger = false;
     cb4:	10 92 ea 25 	sts	0x25EA, r1
    buzzer_d.mode = 3;																//sygna 2Hz
     cb8:	e8 ed       	ldi	r30, 0xD8	; 216
     cba:	f0 e2       	ldi	r31, 0x20	; 32
     cbc:	83 e0       	ldi	r24, 0x03	; 3
     cbe:	81 83       	std	Z+1, r24	; 0x01
    buzzer_d.trigger = true;
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	80 83       	st	Z, r24
     cc4:	2f ef       	ldi	r18, 0xFF	; 255
     cc6:	87 e8       	ldi	r24, 0x87	; 135
     cc8:	93 e1       	ldi	r25, 0x13	; 19
     cca:	21 50       	subi	r18, 0x01	; 1
     ccc:	80 40       	sbci	r24, 0x00	; 0
     cce:	90 40       	sbci	r25, 0x00	; 0
     cd0:	e1 f7       	brne	.-8      	; 0xcca <InitMemoryRead+0x40>
     cd2:	00 c0       	rjmp	.+0      	; 0xcd4 <InitMemoryRead+0x4a>
     cd4:	00 00       	nop
    _delay_ms(200);
    buzzer_d.trigger = false;
     cd6:	10 82       	st	Z, r1
    while(!(PORTE.IN & PIN1_bm)) {}
     cd8:	e0 e8       	ldi	r30, 0x80	; 128
     cda:	f6 e0       	ldi	r31, 0x06	; 6
     cdc:	80 85       	ldd	r24, Z+8	; 0x08
     cde:	81 ff       	sbrs	r24, 1
     ce0:	fd cf       	rjmp	.-6      	; 0xcdc <InitMemoryRead+0x52>
    const char buf1[] = "\n\rTeam,TeleCnt,FlightState,SoftState,Altitude,Velocity,Accel,Gyro,Lat,Long,AltiGPS,Fix,Check,,Cnt,VoltageBat,VoltageVCC,Temp,Press,AccY,AccY2,GyroX,GyroZ,GyroY,\n\r\n\r\0";
     ce2:	86 ea       	ldi	r24, 0xA6	; 166
     ce4:	e6 e1       	ldi	r30, 0x16	; 22
     ce6:	f0 e2       	ldi	r31, 0x20	; 32
     ce8:	de 01       	movw	r26, r28
     cea:	11 96       	adiw	r26, 0x01	; 1
     cec:	01 90       	ld	r0, Z+
     cee:	0d 92       	st	X+, r0
     cf0:	8a 95       	dec	r24
     cf2:	e1 f7       	brne	.-8      	; 0xcec <InitMemoryRead+0x62>
    const char buf2[] = "\n\rReading done\n\r\n\r\0";
     cf4:	84 e1       	ldi	r24, 0x14	; 20
     cf6:	ec eb       	ldi	r30, 0xBC	; 188
     cf8:	f0 e2       	ldi	r31, 0x20	; 32
     cfa:	de 01       	movw	r26, r28
     cfc:	a9 55       	subi	r26, 0x59	; 89
     cfe:	bf 4f       	sbci	r27, 0xFF	; 255
     d00:	01 90       	ld	r0, Z+
     d02:	0d 92       	st	X+, r0
     d04:	8a 95       	dec	r24
     d06:	e1 f7       	brne	.-8      	; 0xd00 <InitMemoryRead+0x76>
    //------Hello message----------
    while(buf1[i]) {
     d08:	89 81       	ldd	r24, Y+1	; 0x01
     d0a:	88 23       	and	r24, r24
     d0c:	89 f0       	breq	.+34     	; 0xd30 <InitMemoryRead+0xa6>
     d0e:	fe 01       	movw	r30, r28
     d10:	32 96       	adiw	r30, 0x02	; 2
        XBEE_UART.DATA = buf1[i++];
     d12:	a0 ea       	ldi	r26, 0xA0	; 160
     d14:	b9 e0       	ldi	r27, 0x09	; 9
     d16:	8c 93       	st	X, r24
     d18:	2f ef       	ldi	r18, 0xFF	; 255
     d1a:	89 ef       	ldi	r24, 0xF9	; 249
     d1c:	90 e0       	ldi	r25, 0x00	; 0
     d1e:	21 50       	subi	r18, 0x01	; 1
     d20:	80 40       	sbci	r24, 0x00	; 0
     d22:	90 40       	sbci	r25, 0x00	; 0
     d24:	e1 f7       	brne	.-8      	; 0xd1e <InitMemoryRead+0x94>
     d26:	00 c0       	rjmp	.+0      	; 0xd28 <InitMemoryRead+0x9e>
     d28:	00 00       	nop
    buzzer_d.trigger = false;
    while(!(PORTE.IN & PIN1_bm)) {}
    const char buf1[] = "\n\rTeam,TeleCnt,FlightState,SoftState,Altitude,Velocity,Accel,Gyro,Lat,Long,AltiGPS,Fix,Check,,Cnt,VoltageBat,VoltageVCC,Temp,Press,AccY,AccY2,GyroX,GyroZ,GyroY,\n\r\n\r\0";
    const char buf2[] = "\n\rReading done\n\r\n\r\0";
    //------Hello message----------
    while(buf1[i]) {
     d2a:	81 91       	ld	r24, Z+
     d2c:	81 11       	cpse	r24, r1
     d2e:	f3 cf       	rjmp	.-26     	; 0xd16 <InitMemoryRead+0x8c>
     d30:	ef ef       	ldi	r30, 0xFF	; 255
     d32:	f7 ea       	ldi	r31, 0xA7	; 167
     d34:	21 e6       	ldi	r18, 0x61	; 97
     d36:	e1 50       	subi	r30, 0x01	; 1
     d38:	f0 40       	sbci	r31, 0x00	; 0
     d3a:	20 40       	sbci	r18, 0x00	; 0
     d3c:	e1 f7       	brne	.-8      	; 0xd36 <InitMemoryRead+0xac>
     d3e:	00 c0       	rjmp	.+0      	; 0xd40 <InitMemoryRead+0xb6>
     d40:	00 00       	nop
    }
    _delay_ms(1000);
    //-------start Flash read------S
    uint8_t ch = 0xFF;
    uint8_t FFcnt = 0;
    LED_PORT.OUTSET = LED1;
     d42:	84 e0       	ldi	r24, 0x04	; 4
     d44:	80 93 05 06 	sts	0x0605, r24
    SPI_CS(true);
     d48:	81 e0       	ldi	r24, 0x01	; 1
     d4a:	15 d1       	rcall	.+554    	; 0xf76 <SPI_CS>
    SPI_W_Byte(0x03);					//Read
     d4c:	83 e0       	ldi	r24, 0x03	; 3
     d4e:	f6 d0       	rcall	.+492    	; 0xf3c <SPI_W_Byte>
    SPI_W_Byte(0);	//address MSB
     d50:	80 e0       	ldi	r24, 0x00	; 0
     d52:	f4 d0       	rcall	.+488    	; 0xf3c <SPI_W_Byte>
    SPI_W_Byte(0);	//address cd.
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	f2 d0       	rcall	.+484    	; 0xf3c <SPI_W_Byte>
    SPI_W_Byte(0);	//address LSB
     d58:	80 e0       	ldi	r24, 0x00	; 0
     d5a:	f0 d0       	rcall	.+480    	; 0xf3c <SPI_W_Byte>
        _delay_ms(10);
    }
    _delay_ms(1000);
    //-------start Flash read------S
    uint8_t ch = 0xFF;
    uint8_t FFcnt = 0;
     d5c:	91 2c       	mov	r9, r1
    SPI_CS(true);
    SPI_W_Byte(0x03);					//Read
    SPI_W_Byte(0);	//address MSB
    SPI_W_Byte(0);	//address cd.
    SPI_W_Byte(0);	//address LSB
    i = 0;
     d5e:	c1 2c       	mov	r12, r1
     d60:	d1 2c       	mov	r13, r1
     d62:	76 01       	movw	r14, r12
    do {
        ch = SPI_R_Byte();
        if(ch != 0xFF) {
            XBEE_UART.DATA = ch;
     d64:	0f 2e       	mov	r0, r31
     d66:	f0 ea       	ldi	r31, 0xA0	; 160
     d68:	af 2e       	mov	r10, r31
     d6a:	f9 e0       	ldi	r31, 0x09	; 9
     d6c:	bf 2e       	mov	r11, r31
     d6e:	f0 2d       	mov	r31, r0
            FFcnt = 0;
        } else FFcnt++;
        i++;
        if((i % 100) == 0) _delay_ms(10);
     d70:	0f 2e       	mov	r0, r31
     d72:	f4 e6       	ldi	r31, 0x64	; 100
     d74:	4f 2e       	mov	r4, r31
     d76:	51 2c       	mov	r5, r1
     d78:	61 2c       	mov	r6, r1
     d7a:	71 2c       	mov	r7, r1
     d7c:	f0 2d       	mov	r31, r0
        else _delay_us(100);
    } while((PORTE.IN & PIN0_bm) && (FFcnt < 100));
     d7e:	00 e8       	ldi	r16, 0x80	; 128
     d80:	16 e0       	ldi	r17, 0x06	; 6
    SPI_W_Byte(0);	//address MSB
    SPI_W_Byte(0);	//address cd.
    SPI_W_Byte(0);	//address LSB
    i = 0;
    do {
        ch = SPI_R_Byte();
     d82:	ef d0       	rcall	.+478    	; 0xf62 <SPI_R_Byte>
        if(ch != 0xFF) {
     d84:	8f 3f       	cpi	r24, 0xFF	; 255
     d86:	21 f0       	breq	.+8      	; 0xd90 <InitMemoryRead+0x106>
            XBEE_UART.DATA = ch;
     d88:	f5 01       	movw	r30, r10
     d8a:	80 83       	st	Z, r24
            FFcnt = 0;
     d8c:	91 2c       	mov	r9, r1
     d8e:	01 c0       	rjmp	.+2      	; 0xd92 <InitMemoryRead+0x108>
        } else FFcnt++;
     d90:	93 94       	inc	r9
        i++;
     d92:	ff ef       	ldi	r31, 0xFF	; 255
     d94:	cf 1a       	sub	r12, r31
     d96:	df 0a       	sbc	r13, r31
     d98:	ef 0a       	sbc	r14, r31
     d9a:	ff 0a       	sbc	r15, r31
        if((i % 100) == 0) _delay_ms(10);
     d9c:	c7 01       	movw	r24, r14
     d9e:	b6 01       	movw	r22, r12
     da0:	a3 01       	movw	r20, r6
     da2:	92 01       	movw	r18, r4
     da4:	8d d7       	rcall	.+3866   	; 0x1cc0 <__udivmodsi4>
     da6:	67 2b       	or	r22, r23
     da8:	68 2b       	or	r22, r24
     daa:	69 2b       	or	r22, r25
     dac:	51 f4       	brne	.+20     	; 0xdc2 <InitMemoryRead+0x138>
     dae:	2f ef       	ldi	r18, 0xFF	; 255
     db0:	89 ef       	ldi	r24, 0xF9	; 249
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	21 50       	subi	r18, 0x01	; 1
     db6:	80 40       	sbci	r24, 0x00	; 0
     db8:	90 40       	sbci	r25, 0x00	; 0
     dba:	e1 f7       	brne	.-8      	; 0xdb4 <InitMemoryRead+0x12a>
     dbc:	00 c0       	rjmp	.+0      	; 0xdbe <InitMemoryRead+0x134>
     dbe:	00 00       	nop
     dc0:	06 c0       	rjmp	.+12     	; 0xdce <InitMemoryRead+0x144>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dc2:	ef e1       	ldi	r30, 0x1F	; 31
     dc4:	f3 e0       	ldi	r31, 0x03	; 3
     dc6:	31 97       	sbiw	r30, 0x01	; 1
     dc8:	f1 f7       	brne	.-4      	; 0xdc6 <InitMemoryRead+0x13c>
     dca:	00 c0       	rjmp	.+0      	; 0xdcc <InitMemoryRead+0x142>
     dcc:	00 00       	nop
        else _delay_us(100);
    } while((PORTE.IN & PIN0_bm) && (FFcnt < 100));
     dce:	f8 01       	movw	r30, r16
     dd0:	80 85       	ldd	r24, Z+8	; 0x08
     dd2:	80 ff       	sbrs	r24, 0
     dd4:	03 c0       	rjmp	.+6      	; 0xddc <InitMemoryRead+0x152>
     dd6:	f3 e6       	ldi	r31, 0x63	; 99
     dd8:	f9 15       	cp	r31, r9
     dda:	98 f6       	brcc	.-90     	; 0xd82 <InitMemoryRead+0xf8>
    SPI_CS(false);
     ddc:	80 e0       	ldi	r24, 0x00	; 0
     dde:	cb d0       	rcall	.+406    	; 0xf76 <SPI_CS>
    i = 0;
    while(buf2[i]) {
     de0:	c9 55       	subi	r28, 0x59	; 89
     de2:	df 4f       	sbci	r29, 0xFF	; 255
     de4:	88 81       	ld	r24, Y
     de6:	c7 5a       	subi	r28, 0xA7	; 167
     de8:	d0 40       	sbci	r29, 0x00	; 0
     dea:	88 23       	and	r24, r24
     dec:	79 f0       	breq	.+30     	; 0xe0c <InitMemoryRead+0x182>
     dee:	fe 01       	movw	r30, r28
     df0:	e8 55       	subi	r30, 0x58	; 88
     df2:	ff 4f       	sbci	r31, 0xFF	; 255
        XBEE_UART.DATA = buf2[i++];
     df4:	a0 ea       	ldi	r26, 0xA0	; 160
     df6:	b9 e0       	ldi	r27, 0x09	; 9
     df8:	8c 93       	st	X, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dfa:	8f e3       	ldi	r24, 0x3F	; 63
     dfc:	9f e1       	ldi	r25, 0x1F	; 31
     dfe:	01 97       	sbiw	r24, 0x01	; 1
     e00:	f1 f7       	brne	.-4      	; 0xdfe <InitMemoryRead+0x174>
     e02:	00 c0       	rjmp	.+0      	; 0xe04 <InitMemoryRead+0x17a>
     e04:	00 00       	nop
        if((i % 100) == 0) _delay_ms(10);
        else _delay_us(100);
    } while((PORTE.IN & PIN0_bm) && (FFcnt < 100));
    SPI_CS(false);
    i = 0;
    while(buf2[i]) {
     e06:	81 91       	ld	r24, Z+
     e08:	81 11       	cpse	r24, r1
     e0a:	f6 cf       	rjmp	.-20     	; 0xdf8 <InitMemoryRead+0x16e>
        XBEE_UART.DATA = buf2[i++];
        _delay_ms(1);
    }
}
     e0c:	c6 54       	subi	r28, 0x46	; 70
     e0e:	df 4f       	sbci	r29, 0xFF	; 255
     e10:	cd bf       	out	0x3d, r28	; 61
     e12:	de bf       	out	0x3e, r29	; 62
     e14:	df 91       	pop	r29
     e16:	cf 91       	pop	r28
     e18:	1f 91       	pop	r17
     e1a:	0f 91       	pop	r16
     e1c:	ff 90       	pop	r15
     e1e:	ef 90       	pop	r14
     e20:	df 90       	pop	r13
     e22:	cf 90       	pop	r12
     e24:	bf 90       	pop	r11
     e26:	af 90       	pop	r10
     e28:	9f 90       	pop	r9
     e2a:	7f 90       	pop	r7
     e2c:	6f 90       	pop	r6
     e2e:	5f 90       	pop	r5
     e30:	4f 90       	pop	r4
     e32:	08 95       	ret

00000e34 <WarmUp>:

void WarmUp() {
    //------Hello blink
    LED_PORT.OUTSET = LED2;
     e34:	e0 e0       	ldi	r30, 0x00	; 0
     e36:	f6 e0       	ldi	r31, 0x06	; 6
     e38:	88 e0       	ldi	r24, 0x08	; 8
     e3a:	85 83       	std	Z+5, r24	; 0x05
     e3c:	2f ef       	ldi	r18, 0xFF	; 255
     e3e:	37 e8       	ldi	r19, 0x87	; 135
     e40:	93 e1       	ldi	r25, 0x13	; 19
     e42:	21 50       	subi	r18, 0x01	; 1
     e44:	30 40       	sbci	r19, 0x00	; 0
     e46:	90 40       	sbci	r25, 0x00	; 0
     e48:	e1 f7       	brne	.-8      	; 0xe42 <WarmUp+0xe>
     e4a:	00 c0       	rjmp	.+0      	; 0xe4c <WarmUp+0x18>
     e4c:	00 00       	nop
    _delay_ms(200);
    LED_PORT.OUTCLR = LED2;
     e4e:	86 83       	std	Z+6, r24	; 0x06
     e50:	2f ef       	ldi	r18, 0xFF	; 255
     e52:	33 ec       	ldi	r19, 0xC3	; 195
     e54:	99 e0       	ldi	r25, 0x09	; 9
     e56:	21 50       	subi	r18, 0x01	; 1
     e58:	30 40       	sbci	r19, 0x00	; 0
     e5a:	90 40       	sbci	r25, 0x00	; 0
     e5c:	e1 f7       	brne	.-8      	; 0xe56 <WarmUp+0x22>
     e5e:	00 c0       	rjmp	.+0      	; 0xe60 <WarmUp+0x2c>
     e60:	00 00       	nop
    _delay_ms(100);
    LED_PORT.OUTSET = LED2;
     e62:	85 83       	std	Z+5, r24	; 0x05
     e64:	2f ef       	ldi	r18, 0xFF	; 255
     e66:	37 e8       	ldi	r19, 0x87	; 135
     e68:	93 e1       	ldi	r25, 0x13	; 19
     e6a:	21 50       	subi	r18, 0x01	; 1
     e6c:	30 40       	sbci	r19, 0x00	; 0
     e6e:	90 40       	sbci	r25, 0x00	; 0
     e70:	e1 f7       	brne	.-8      	; 0xe6a <WarmUp+0x36>
     e72:	00 c0       	rjmp	.+0      	; 0xe74 <WarmUp+0x40>
     e74:	00 00       	nop
    _delay_ms(200);
    LED_PORT.OUTCLR = LED2;
     e76:	86 83       	std	Z+6, r24	; 0x06
     e78:	2f ef       	ldi	r18, 0xFF	; 255
     e7a:	33 ec       	ldi	r19, 0xC3	; 195
     e7c:	89 e0       	ldi	r24, 0x09	; 9
     e7e:	21 50       	subi	r18, 0x01	; 1
     e80:	30 40       	sbci	r19, 0x00	; 0
     e82:	80 40       	sbci	r24, 0x00	; 0
     e84:	e1 f7       	brne	.-8      	; 0xe7e <WarmUp+0x4a>
     e86:	00 c0       	rjmp	.+0      	; 0xe88 <WarmUp+0x54>
     e88:	00 00       	nop
     e8a:	08 95       	ret

00000e8c <WarmUpMemoryOperations>:
    _delay_ms(100);
}

void WarmUpMemoryOperations() {
    //----------------Kasowanie pamici Flash------------------------
    if((!(PORTE.IN & PIN0_bm)) && (!(PORTE.IN & PIN1_bm))) InitMemoryErase();
     e8c:	80 91 88 06 	lds	r24, 0x0688
     e90:	80 fd       	sbrc	r24, 0
     e92:	06 c0       	rjmp	.+12     	; 0xea0 <WarmUpMemoryOperations+0x14>
     e94:	80 91 88 06 	lds	r24, 0x0688
     e98:	81 fd       	sbrc	r24, 1
     e9a:	02 c0       	rjmp	.+4      	; 0xea0 <WarmUpMemoryOperations+0x14>
     e9c:	ad ce       	rjmp	.-678    	; 0xbf8 <InitMemoryErase>
     e9e:	08 95       	ret
    //-----------------Odczyt z pamici i wysanie po Xbee-----------
    else if(!(PORTE.IN & PIN1_bm)) InitMemoryRead();
     ea0:	80 91 88 06 	lds	r24, 0x0688
     ea4:	81 ff       	sbrs	r24, 1
     ea6:	f1 ce       	rjmp	.-542    	; 0xc8a <InitMemoryRead>
     ea8:	08 95       	ret

00000eaa <main>:
}

int main(void) {
    stan_d.flash_trigger = STARTUP_flash;
     eaa:	e6 ee       	ldi	r30, 0xE6	; 230
     eac:	f5 e2       	ldi	r31, 0x25	; 37
     eae:	14 82       	std	Z+4, r1	; 0x04
    stan_d.telemetry_trigger = STARTUP_tele;
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	83 83       	std	Z+3, r24	; 0x03
    frame_d.terminate = false;
     eb4:	10 92 bc 25 	sts	0x25BC, r1
    Initialization();
     eb8:	7a de       	rcall	.-780    	; 0xbae <Initialization>
    sei();
     eba:	78 94       	sei
    WarmUp();					//inicjalizacja BT i odmiganie startu
     ebc:	bb df       	rcall	.-138    	; 0xe34 <WarmUp>
    WarmUpMemoryOperations();	//odczyt lub kasowanie pamici
     ebe:	e6 df       	rcall	.-52     	; 0xe8c <WarmUpMemoryOperations>
	
    while(1) {
        _delay_us(1);
        if(stan_d.new_data == true) {
     ec0:	c6 ee       	ldi	r28, 0xE6	; 230
     ec2:	d5 e2       	ldi	r29, 0x25	; 37
			//============================================================================
            //                        Prepare frame & store
			//============================================================================
            prepareFrame(&allData_d);
            if(stan_d.flash_trigger) SPI_StoreFrame(&SPIaddress, 400, &frame_b,&RTC_d);
            if(!(frame_d.mutex)) frame_d = frame_b;	//jeli frame_d nie zablokowane -> przepisz z bufora
     ec4:	0f 2e       	mov	r0, r31
     ec6:	fb eb       	ldi	r31, 0xBB	; 187
     ec8:	ef 2e       	mov	r14, r31
     eca:	f5 e2       	ldi	r31, 0x25	; 37
     ecc:	ff 2e       	mov	r15, r31
     ece:	f0 2d       	mov	r31, r0
     ed0:	0f 2e       	mov	r0, r31
     ed2:	f5 e8       	ldi	r31, 0x85	; 133
     ed4:	cf 2e       	mov	r12, r31
     ed6:	f2 e0       	ldi	r31, 0x02	; 2
     ed8:	df 2e       	mov	r13, r31
     eda:	f0 2d       	mov	r31, r0
            LED_PORT.OUTTGL = LED1;
     edc:	00 e0       	ldi	r16, 0x00	; 0
     ede:	16 e0       	ldi	r17, 0x06	; 6
     ee0:	68 94       	set
     ee2:	bb 24       	eor	r11, r11
     ee4:	b2 f8       	bld	r11, 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ee6:	8a e0       	ldi	r24, 0x0A	; 10
     ee8:	8a 95       	dec	r24
     eea:	f1 f7       	brne	.-4      	; 0xee8 <main+0x3e>
     eec:	00 c0       	rjmp	.+0      	; 0xeee <main+0x44>
    WarmUp();					//inicjalizacja BT i odmiganie startu
    WarmUpMemoryOperations();	//odczyt lub kasowanie pamici
	
    while(1) {
        _delay_us(1);
        if(stan_d.new_data == true) {
     eee:	88 81       	ld	r24, Y
     ef0:	88 23       	and	r24, r24
     ef2:	c9 f3       	breq	.-14     	; 0xee6 <main+0x3c>
            //============================================================================
            //								Sensors update
            //============================================================================
            stan_d.new_data = false;	//DRY flag clear
     ef4:	18 82       	st	Y, r1
            SensorUpdate(&allData_d);
     ef6:	8a ef       	ldi	r24, 0xFA	; 250
     ef8:	95 e2       	ldi	r25, 0x25	; 37
     efa:	a5 dd       	rcall	.-1206   	; 0xa46 <SensorUpdate>
			//============================================================================
			//						       State update
			//============================================================================
            StateUpdate();
     efc:	a9 dd       	rcall	.-1198   	; 0xa50 <StateUpdate>
			//============================================================================
            //                        Prepare frame & store
			//============================================================================
            prepareFrame(&allData_d);
     efe:	8a ef       	ldi	r24, 0xFA	; 250
     f00:	95 e2       	ldi	r25, 0x25	; 37
     f02:	f4 d2       	rcall	.+1512   	; 0x14ec <prepareFrame>
            if(stan_d.flash_trigger) SPI_StoreFrame(&SPIaddress, 400, &frame_b,&RTC_d);
     f04:	8c 81       	ldd	r24, Y+4	; 0x04
     f06:	88 23       	and	r24, r24
     f08:	49 f0       	breq	.+18     	; 0xf1c <main+0x72>
     f0a:	2e ee       	ldi	r18, 0xEE	; 238
     f0c:	35 e2       	ldi	r19, 0x25	; 37
     f0e:	4c ed       	ldi	r20, 0xDC	; 220
     f10:	50 e2       	ldi	r21, 0x20	; 32
     f12:	60 e9       	ldi	r22, 0x90	; 144
     f14:	71 e0       	ldi	r23, 0x01	; 1
     f16:	84 ed       	ldi	r24, 0xD4	; 212
     f18:	90 e2       	ldi	r25, 0x20	; 32
     f1a:	5a d1       	rcall	.+692    	; 0x11d0 <SPI_StoreFrame>
            if(!(frame_d.mutex)) frame_d = frame_b;	//jeli frame_d nie zablokowane -> przepisz z bufora
     f1c:	f7 01       	movw	r30, r14
     f1e:	80 81       	ld	r24, Z
     f20:	81 11       	cpse	r24, r1
     f22:	09 c0       	rjmp	.+18     	; 0xf36 <main+0x8c>
     f24:	ec ed       	ldi	r30, 0xDC	; 220
     f26:	f0 e2       	ldi	r31, 0x20	; 32
     f28:	a1 e6       	ldi	r26, 0x61	; 97
     f2a:	b3 e2       	ldi	r27, 0x23	; 35
     f2c:	c6 01       	movw	r24, r12
     f2e:	01 90       	ld	r0, Z+
     f30:	0d 92       	st	X+, r0
     f32:	01 97       	sbiw	r24, 0x01	; 1
     f34:	e1 f7       	brne	.-8      	; 0xf2e <main+0x84>
            LED_PORT.OUTTGL = LED1;
     f36:	f8 01       	movw	r30, r16
     f38:	b7 82       	std	Z+7, r11	; 0x07
     f3a:	d5 cf       	rjmp	.-86     	; 0xee6 <main+0x3c>

00000f3c <SPI_W_Byte>:
     f3c:	cf 93       	push	r28
     f3e:	df 93       	push	r29
     f40:	1f 92       	push	r1
     f42:	cd b7       	in	r28, 0x3d	; 61
     f44:	de b7       	in	r29, 0x3e	; 62
     f46:	80 93 c3 08 	sts	0x08C3, r24
     f4a:	e0 ec       	ldi	r30, 0xC0	; 192
     f4c:	f8 e0       	ldi	r31, 0x08	; 8
     f4e:	82 81       	ldd	r24, Z+2	; 0x02
     f50:	88 23       	and	r24, r24
     f52:	ec f7       	brge	.-6      	; 0xf4e <SPI_W_Byte+0x12>
     f54:	80 91 c3 08 	lds	r24, 0x08C3
     f58:	89 83       	std	Y+1, r24	; 0x01
     f5a:	0f 90       	pop	r0
     f5c:	df 91       	pop	r29
     f5e:	cf 91       	pop	r28
     f60:	08 95       	ret

00000f62 <SPI_R_Byte>:
     f62:	10 92 c3 08 	sts	0x08C3, r1
     f66:	e0 ec       	ldi	r30, 0xC0	; 192
     f68:	f8 e0       	ldi	r31, 0x08	; 8
     f6a:	82 81       	ldd	r24, Z+2	; 0x02
     f6c:	88 23       	and	r24, r24
     f6e:	ec f7       	brge	.-6      	; 0xf6a <SPI_R_Byte+0x8>
     f70:	80 91 c3 08 	lds	r24, 0x08C3
     f74:	08 95       	ret

00000f76 <SPI_CS>:
     f76:	88 23       	and	r24, r24
     f78:	21 f0       	breq	.+8      	; 0xf82 <SPI_CS+0xc>
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	80 93 66 06 	sts	0x0666, r24
     f80:	08 95       	ret
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	80 93 65 06 	sts	0x0665, r24
     f88:	08 95       	ret

00000f8a <SPI_WriteEnable>:
     f8a:	1f 93       	push	r17
     f8c:	cf 93       	push	r28
     f8e:	df 93       	push	r29
     f90:	c0 e6       	ldi	r28, 0x60	; 96
     f92:	d6 e0       	ldi	r29, 0x06	; 6
     f94:	11 e0       	ldi	r17, 0x01	; 1
     f96:	1e 83       	std	Y+6, r17	; 0x06
     f98:	86 e0       	ldi	r24, 0x06	; 6
     f9a:	d0 df       	rcall	.-96     	; 0xf3c <SPI_W_Byte>
     f9c:	1d 83       	std	Y+5, r17	; 0x05
     f9e:	df 91       	pop	r29
     fa0:	cf 91       	pop	r28
     fa2:	1f 91       	pop	r17
     fa4:	08 95       	ret

00000fa6 <SPI_WriteDisable>:
     fa6:	1f 93       	push	r17
     fa8:	cf 93       	push	r28
     faa:	df 93       	push	r29
     fac:	c0 e6       	ldi	r28, 0x60	; 96
     fae:	d6 e0       	ldi	r29, 0x06	; 6
     fb0:	11 e0       	ldi	r17, 0x01	; 1
     fb2:	1e 83       	std	Y+6, r17	; 0x06
     fb4:	84 e0       	ldi	r24, 0x04	; 4
     fb6:	c2 df       	rcall	.-124    	; 0xf3c <SPI_W_Byte>
     fb8:	1d 83       	std	Y+5, r17	; 0x05
     fba:	df 91       	pop	r29
     fbc:	cf 91       	pop	r28
     fbe:	1f 91       	pop	r17
     fc0:	08 95       	ret

00000fc2 <SPI_WriteByte>:
     fc2:	df 92       	push	r13
     fc4:	ef 92       	push	r14
     fc6:	ff 92       	push	r15
     fc8:	0f 93       	push	r16
     fca:	1f 93       	push	r17
     fcc:	cf 93       	push	r28
     fce:	df 93       	push	r29
     fd0:	f6 2e       	mov	r15, r22
     fd2:	e7 2e       	mov	r14, r23
     fd4:	d8 2e       	mov	r13, r24
     fd6:	04 2f       	mov	r16, r20
     fd8:	d8 df       	rcall	.-80     	; 0xf8a <SPI_WriteEnable>
     fda:	c0 e6       	ldi	r28, 0x60	; 96
     fdc:	d6 e0       	ldi	r29, 0x06	; 6
     fde:	11 e0       	ldi	r17, 0x01	; 1
     fe0:	1e 83       	std	Y+6, r17	; 0x06
     fe2:	82 e0       	ldi	r24, 0x02	; 2
     fe4:	ab df       	rcall	.-170    	; 0xf3c <SPI_W_Byte>
     fe6:	8d 2d       	mov	r24, r13
     fe8:	a9 df       	rcall	.-174    	; 0xf3c <SPI_W_Byte>
     fea:	8e 2d       	mov	r24, r14
     fec:	a7 df       	rcall	.-178    	; 0xf3c <SPI_W_Byte>
     fee:	8f 2d       	mov	r24, r15
     ff0:	a5 df       	rcall	.-182    	; 0xf3c <SPI_W_Byte>
     ff2:	80 2f       	mov	r24, r16
     ff4:	a3 df       	rcall	.-186    	; 0xf3c <SPI_W_Byte>
     ff6:	1d 83       	std	Y+5, r17	; 0x05
     ff8:	df 91       	pop	r29
     ffa:	cf 91       	pop	r28
     ffc:	1f 91       	pop	r17
     ffe:	0f 91       	pop	r16
    1000:	ff 90       	pop	r15
    1002:	ef 90       	pop	r14
    1004:	df 90       	pop	r13
    1006:	08 95       	ret

00001008 <SPI_WriteProtection>:
    1008:	1f 93       	push	r17
    100a:	cf 93       	push	r28
    100c:	df 93       	push	r29
    100e:	88 23       	and	r24, r24
    1010:	91 f0       	breq	.+36     	; 0x1036 <SPI_WriteProtection+0x2e>
    1012:	c0 e6       	ldi	r28, 0x60	; 96
    1014:	d6 e0       	ldi	r29, 0x06	; 6
    1016:	11 e0       	ldi	r17, 0x01	; 1
    1018:	1e 83       	std	Y+6, r17	; 0x06
    101a:	80 e5       	ldi	r24, 0x50	; 80
    101c:	8f df       	rcall	.-226    	; 0xf3c <SPI_W_Byte>
    101e:	1d 83       	std	Y+5, r17	; 0x05
    1020:	8a e0       	ldi	r24, 0x0A	; 10
    1022:	8a 95       	dec	r24
    1024:	f1 f7       	brne	.-4      	; 0x1022 <SPI_WriteProtection+0x1a>
    1026:	00 c0       	rjmp	.+0      	; 0x1028 <SPI_WriteProtection+0x20>
    1028:	1e 83       	std	Y+6, r17	; 0x06
    102a:	81 e0       	ldi	r24, 0x01	; 1
    102c:	87 df       	rcall	.-242    	; 0xf3c <SPI_W_Byte>
    102e:	8c e1       	ldi	r24, 0x1C	; 28
    1030:	85 df       	rcall	.-246    	; 0xf3c <SPI_W_Byte>
    1032:	1d 83       	std	Y+5, r17	; 0x05
    1034:	11 c0       	rjmp	.+34     	; 0x1058 <SPI_WriteProtection+0x50>
    1036:	c0 e6       	ldi	r28, 0x60	; 96
    1038:	d6 e0       	ldi	r29, 0x06	; 6
    103a:	11 e0       	ldi	r17, 0x01	; 1
    103c:	1e 83       	std	Y+6, r17	; 0x06
    103e:	80 e5       	ldi	r24, 0x50	; 80
    1040:	7d df       	rcall	.-262    	; 0xf3c <SPI_W_Byte>
    1042:	1d 83       	std	Y+5, r17	; 0x05
    1044:	8a e0       	ldi	r24, 0x0A	; 10
    1046:	8a 95       	dec	r24
    1048:	f1 f7       	brne	.-4      	; 0x1046 <SPI_WriteProtection+0x3e>
    104a:	00 c0       	rjmp	.+0      	; 0x104c <SPI_WriteProtection+0x44>
    104c:	1e 83       	std	Y+6, r17	; 0x06
    104e:	81 e0       	ldi	r24, 0x01	; 1
    1050:	75 df       	rcall	.-278    	; 0xf3c <SPI_W_Byte>
    1052:	80 e0       	ldi	r24, 0x00	; 0
    1054:	73 df       	rcall	.-282    	; 0xf3c <SPI_W_Byte>
    1056:	1d 83       	std	Y+5, r17	; 0x05
    1058:	df 91       	pop	r29
    105a:	cf 91       	pop	r28
    105c:	1f 91       	pop	r17
    105e:	08 95       	ret

00001060 <SPI_WriteFin>:
	SPI_CS(false);						//zakoczenie transmisji
	_delay_us(1);
	SPI_AAI_Mode_Stop();				//exit AAI mode
}*/

void SPI_WriteFin(void){
    1060:	cf 93       	push	r28
    1062:	df 93       	push	r29
    1064:	1f 92       	push	r1
    1066:	cd b7       	in	r28, 0x3d	; 61
    1068:	de b7       	in	r29, 0x3e	; 62
	while(!(FLASH_SPI.STATUS & SPI_IF_bm)){}
	return FLASH_SPI.DATA;
}

void SPI_CS(bool enable){
	if(enable) FLASH_CS_PORT.OUTCLR = FLASH_CS_PIN;
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	80 93 66 06 	sts	0x0666, r24
	SPI_AAI_Mode_Stop();				//exit AAI mode
}*/

void SPI_WriteFin(void){
	SPI_CS(true);
	SPI_W_Byte(0x05);	//status register
    1070:	85 e0       	ldi	r24, 0x05	; 5
    1072:	64 df       	rcall	.-312    	; 0xf3c <SPI_W_Byte>
	volatile char ch = SPI_R_Byte();
    1074:	76 df       	rcall	.-276    	; 0xf62 <SPI_R_Byte>
    1076:	89 83       	std	Y+1, r24	; 0x01
	do{
		ch = SPI_R_Byte();
    1078:	74 df       	rcall	.-280    	; 0xf62 <SPI_R_Byte>
    107a:	89 83       	std	Y+1, r24	; 0x01
	}
	while(ch & 0x01);
    107c:	89 81       	ldd	r24, Y+1	; 0x01
    107e:	80 fd       	sbrc	r24, 0
    1080:	fb cf       	rjmp	.-10     	; 0x1078 <SPI_WriteFin+0x18>
	return FLASH_SPI.DATA;
}

void SPI_CS(bool enable){
	if(enable) FLASH_CS_PORT.OUTCLR = FLASH_CS_PIN;
	else FLASH_CS_PORT.OUTSET = FLASH_CS_PIN;
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	80 93 65 06 	sts	0x0665, r24
	do{
		ch = SPI_R_Byte();
	}
	while(ch & 0x01);
	SPI_CS(false);
}
    1088:	0f 90       	pop	r0
    108a:	df 91       	pop	r29
    108c:	cf 91       	pop	r28
    108e:	08 95       	ret

00001090 <SPI_ChipErase>:
	uint8_t tmp = SPI_R_Byte();
	SPI_CS(false);
	return tmp;
}

void SPI_ChipErase(void){
    1090:	1f 93       	push	r17
    1092:	cf 93       	push	r28
    1094:	df 93       	push	r29
	SPI_WriteEnable();
    1096:	79 df       	rcall	.-270    	; 0xf8a <SPI_WriteEnable>
	while(!(FLASH_SPI.STATUS & SPI_IF_bm)){}
	return FLASH_SPI.DATA;
}

void SPI_CS(bool enable){
	if(enable) FLASH_CS_PORT.OUTCLR = FLASH_CS_PIN;
    1098:	c0 e6       	ldi	r28, 0x60	; 96
    109a:	d6 e0       	ldi	r29, 0x06	; 6
    109c:	11 e0       	ldi	r17, 0x01	; 1
    109e:	1e 83       	std	Y+6, r17	; 0x06
}

void SPI_ChipErase(void){
	SPI_WriteEnable();
	SPI_CS(true);
	SPI_W_Byte(0x60);	//Chip erase
    10a0:	80 e6       	ldi	r24, 0x60	; 96
    10a2:	4c df       	rcall	.-360    	; 0xf3c <SPI_W_Byte>
	return FLASH_SPI.DATA;
}

void SPI_CS(bool enable){
	if(enable) FLASH_CS_PORT.OUTCLR = FLASH_CS_PIN;
	else FLASH_CS_PORT.OUTSET = FLASH_CS_PIN;
    10a4:	1d 83       	std	Y+5, r17	; 0x05
    10a6:	8f e1       	ldi	r24, 0x1F	; 31
    10a8:	93 e0       	ldi	r25, 0x03	; 3
    10aa:	01 97       	sbiw	r24, 0x01	; 1
    10ac:	f1 f7       	brne	.-4      	; 0x10aa <SPI_ChipErase+0x1a>
    10ae:	00 c0       	rjmp	.+0      	; 0x10b0 <SPI_ChipErase+0x20>
    10b0:	00 00       	nop
	SPI_CS(true);
	SPI_W_Byte(0x60);	//Chip erase
	SPI_CS(false);
	_delay_us(100);
	
	SPI_WriteFin();
    10b2:	d6 df       	rcall	.-84     	; 0x1060 <SPI_WriteFin>
	SPI_WriteDisable();
    10b4:	78 df       	rcall	.-272    	; 0xfa6 <SPI_WriteDisable>
}
    10b6:	df 91       	pop	r29
    10b8:	cf 91       	pop	r28
    10ba:	1f 91       	pop	r17
    10bc:	08 95       	ret

000010be <SPI_FindEnd>:
		PORTA_OUTTGL = PIN2_bm;
	}
}
*/

uint32_t SPI_FindEnd(void){
    10be:	cf 92       	push	r12
    10c0:	df 92       	push	r13
    10c2:	ef 92       	push	r14
    10c4:	ff 92       	push	r15
	while(!(FLASH_SPI.STATUS & SPI_IF_bm)){}
	return FLASH_SPI.DATA;
}

void SPI_CS(bool enable){
	if(enable) FLASH_CS_PORT.OUTCLR = FLASH_CS_PIN;
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	80 93 66 06 	sts	0x0666, r24
}
*/

uint32_t SPI_FindEnd(void){
	SPI_CS(true);
	SPI_W_Byte(0x03);			//Read
    10cc:	83 e0       	ldi	r24, 0x03	; 3
    10ce:	36 df       	rcall	.-404    	; 0xf3c <SPI_W_Byte>
	SPI_W_Byte(0);				//address MSB
    10d0:	80 e0       	ldi	r24, 0x00	; 0
    10d2:	34 df       	rcall	.-408    	; 0xf3c <SPI_W_Byte>
	SPI_W_Byte(0);				//address cd.
    10d4:	80 e0       	ldi	r24, 0x00	; 0
    10d6:	32 df       	rcall	.-412    	; 0xf3c <SPI_W_Byte>
	SPI_W_Byte(0);				//address LSB
    10d8:	80 e0       	ldi	r24, 0x00	; 0
    10da:	30 df       	rcall	.-416    	; 0xf3c <SPI_W_Byte>
	uint32_t n=0;
    10dc:	c1 2c       	mov	r12, r1
    10de:	d1 2c       	mov	r13, r1
    10e0:	76 01       	movw	r14, r12
    10e2:	0d c0       	rjmp	.+26     	; 0x10fe <SPI_FindEnd+0x40>
	while((n < 4100000) && (SPI_R_Byte() != 0xFF)) n++;	//szukaj pocztku wolnej pamici (0xFF)
    10e4:	8f ef       	ldi	r24, 0xFF	; 255
    10e6:	c8 1a       	sub	r12, r24
    10e8:	d8 0a       	sbc	r13, r24
    10ea:	e8 0a       	sbc	r14, r24
    10ec:	f8 0a       	sbc	r15, r24
    10ee:	80 ea       	ldi	r24, 0xA0	; 160
    10f0:	c8 16       	cp	r12, r24
    10f2:	8f e8       	ldi	r24, 0x8F	; 143
    10f4:	d8 06       	cpc	r13, r24
    10f6:	8e e3       	ldi	r24, 0x3E	; 62
    10f8:	e8 06       	cpc	r14, r24
    10fa:	f1 04       	cpc	r15, r1
    10fc:	19 f0       	breq	.+6      	; 0x1104 <SPI_FindEnd+0x46>
    10fe:	31 df       	rcall	.-414    	; 0xf62 <SPI_R_Byte>
    1100:	8f 3f       	cpi	r24, 0xFF	; 255
    1102:	81 f7       	brne	.-32     	; 0x10e4 <SPI_FindEnd+0x26>
	return FLASH_SPI.DATA;
}

void SPI_CS(bool enable){
	if(enable) FLASH_CS_PORT.OUTCLR = FLASH_CS_PIN;
	else FLASH_CS_PORT.OUTSET = FLASH_CS_PIN;
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	80 93 65 06 	sts	0x0665, r24
	SPI_W_Byte(0);				//address LSB
	uint32_t n=0;
	while((n < 4100000) && (SPI_R_Byte() != 0xFF)) n++;	//szukaj pocztku wolnej pamici (0xFF)
	SPI_CS(false);
	return n;
}
    110a:	c7 01       	movw	r24, r14
    110c:	b6 01       	movw	r22, r12
    110e:	ff 90       	pop	r15
    1110:	ef 90       	pop	r14
    1112:	df 90       	pop	r13
    1114:	cf 90       	pop	r12
    1116:	08 95       	ret

00001118 <SPI_WriteFrame>:

void SPI_WriteFrame(uint32_t * adres, uint16_t frame_length, frame_t * frame){
    1118:	8f 92       	push	r8
    111a:	9f 92       	push	r9
    111c:	af 92       	push	r10
    111e:	bf 92       	push	r11
    1120:	cf 92       	push	r12
    1122:	df 92       	push	r13
    1124:	ef 92       	push	r14
    1126:	ff 92       	push	r15
    1128:	0f 93       	push	r16
    112a:	1f 93       	push	r17
    112c:	cf 93       	push	r28
    112e:	df 93       	push	r29
    1130:	4b 01       	movw	r8, r22
    1132:	fa 01       	movw	r30, r20
	uint32_t i = 0;
	if((*adres) < 4194000){
    1134:	dc 01       	movw	r26, r24
    1136:	4d 91       	ld	r20, X+
    1138:	5d 91       	ld	r21, X+
    113a:	6d 91       	ld	r22, X+
    113c:	7c 91       	ld	r23, X
    113e:	40 3d       	cpi	r20, 0xD0	; 208
    1140:	5e 4f       	sbci	r21, 0xFE	; 254
    1142:	6f 43       	sbci	r22, 0x3F	; 63
    1144:	71 05       	cpc	r23, r1
    1146:	b8 f5       	brcc	.+110    	; 0x11b6 <SPI_WriteFrame+0x9e>
		PORTA_OUTSET = PIN2_bm;
    1148:	24 e0       	ldi	r18, 0x04	; 4
    114a:	20 93 05 06 	sts	0x0605, r18
		while((frame->frameASCII[i]) && (i<frame_length)){
    114e:	40 81       	ld	r20, Z
    1150:	44 23       	and	r20, r20
    1152:	71 f1       	breq	.+92     	; 0x11b0 <SPI_WriteFrame+0x98>
    1154:	a1 2c       	mov	r10, r1
    1156:	b1 2c       	mov	r11, r1
    1158:	81 14       	cp	r8, r1
    115a:	91 04       	cpc	r9, r1
    115c:	a1 04       	cpc	r10, r1
    115e:	b1 04       	cpc	r11, r1
    1160:	39 f1       	breq	.+78     	; 0x11b0 <SPI_WriteFrame+0x98>
    1162:	8f 01       	movw	r16, r30
    1164:	ec 01       	movw	r28, r24
    1166:	0f 5f       	subi	r16, 0xFF	; 255
    1168:	1f 4f       	sbci	r17, 0xFF	; 255
    116a:	c1 2c       	mov	r12, r1
    116c:	d1 2c       	mov	r13, r1
    116e:	76 01       	movw	r14, r12
			SPI_WriteByte((*adres),frame->frameASCII[i++]);
    1170:	ef ef       	ldi	r30, 0xFF	; 255
    1172:	ce 1a       	sub	r12, r30
    1174:	de 0a       	sbc	r13, r30
    1176:	ee 0a       	sbc	r14, r30
    1178:	fe 0a       	sbc	r15, r30
    117a:	68 81       	ld	r22, Y
    117c:	79 81       	ldd	r23, Y+1	; 0x01
    117e:	8a 81       	ldd	r24, Y+2	; 0x02
    1180:	9b 81       	ldd	r25, Y+3	; 0x03
    1182:	1f df       	rcall	.-450    	; 0xfc2 <SPI_WriteByte>
			SPI_WriteFin();
    1184:	6d df       	rcall	.-294    	; 0x1060 <SPI_WriteFin>
			(*adres)++;			//address increment
    1186:	88 81       	ld	r24, Y
    1188:	99 81       	ldd	r25, Y+1	; 0x01
    118a:	aa 81       	ldd	r26, Y+2	; 0x02
    118c:	bb 81       	ldd	r27, Y+3	; 0x03
    118e:	01 96       	adiw	r24, 0x01	; 1
    1190:	a1 1d       	adc	r26, r1
    1192:	b1 1d       	adc	r27, r1
    1194:	88 83       	st	Y, r24
    1196:	99 83       	std	Y+1, r25	; 0x01
    1198:	aa 83       	std	Y+2, r26	; 0x02
    119a:	bb 83       	std	Y+3, r27	; 0x03

void SPI_WriteFrame(uint32_t * adres, uint16_t frame_length, frame_t * frame){
	uint32_t i = 0;
	if((*adres) < 4194000){
		PORTA_OUTSET = PIN2_bm;
		while((frame->frameASCII[i]) && (i<frame_length)){
    119c:	d8 01       	movw	r26, r16
    119e:	4d 91       	ld	r20, X+
    11a0:	8d 01       	movw	r16, r26
    11a2:	44 23       	and	r20, r20
    11a4:	29 f0       	breq	.+10     	; 0x11b0 <SPI_WriteFrame+0x98>
    11a6:	c8 14       	cp	r12, r8
    11a8:	d9 04       	cpc	r13, r9
    11aa:	ea 04       	cpc	r14, r10
    11ac:	fb 04       	cpc	r15, r11
    11ae:	01 f7       	brne	.-64     	; 0x1170 <SPI_WriteFrame+0x58>
			SPI_WriteByte((*adres),frame->frameASCII[i++]);
			SPI_WriteFin();
			(*adres)++;			//address increment
		}
		PORTA_OUTCLR = PIN2_bm;
    11b0:	84 e0       	ldi	r24, 0x04	; 4
    11b2:	80 93 06 06 	sts	0x0606, r24
	}
}
    11b6:	df 91       	pop	r29
    11b8:	cf 91       	pop	r28
    11ba:	1f 91       	pop	r17
    11bc:	0f 91       	pop	r16
    11be:	ff 90       	pop	r15
    11c0:	ef 90       	pop	r14
    11c2:	df 90       	pop	r13
    11c4:	cf 90       	pop	r12
    11c6:	bf 90       	pop	r11
    11c8:	af 90       	pop	r10
    11ca:	9f 90       	pop	r9
    11cc:	8f 90       	pop	r8
    11ce:	08 95       	ret

000011d0 <SPI_StoreFrame>:

void SPI_StoreFrame(uint32_t * adres, uint16_t frame_length, frame_t * frame, RTC_t * RTC){
    11d0:	cf 93       	push	r28
    11d2:	df 93       	push	r29
    11d4:	e9 01       	movw	r28, r18
	SPI_WriteFrame(adres, frame_length, frame);
    11d6:	a0 df       	rcall	.-192    	; 0x1118 <SPI_WriteFrame>
	if(RTC->frameFlashCount < 999999UL) RTC->frameFlashCount++;
    11d8:	88 85       	ldd	r24, Y+8	; 0x08
    11da:	99 85       	ldd	r25, Y+9	; 0x09
    11dc:	aa 85       	ldd	r26, Y+10	; 0x0a
    11de:	bb 85       	ldd	r27, Y+11	; 0x0b
    11e0:	8f 33       	cpi	r24, 0x3F	; 63
    11e2:	22 e4       	ldi	r18, 0x42	; 66
    11e4:	92 07       	cpc	r25, r18
    11e6:	2f e0       	ldi	r18, 0x0F	; 15
    11e8:	a2 07       	cpc	r26, r18
    11ea:	b1 05       	cpc	r27, r1
    11ec:	40 f4       	brcc	.+16     	; 0x11fe <SPI_StoreFrame+0x2e>
    11ee:	01 96       	adiw	r24, 0x01	; 1
    11f0:	a1 1d       	adc	r26, r1
    11f2:	b1 1d       	adc	r27, r1
    11f4:	88 87       	std	Y+8, r24	; 0x08
    11f6:	99 87       	std	Y+9, r25	; 0x09
    11f8:	aa 87       	std	Y+10, r26	; 0x0a
    11fa:	bb 87       	std	Y+11, r27	; 0x0b
    11fc:	04 c0       	rjmp	.+8      	; 0x1206 <SPI_StoreFrame+0x36>
	else RTC->frameFlashCount = 0;
    11fe:	18 86       	std	Y+8, r1	; 0x08
    1200:	19 86       	std	Y+9, r1	; 0x09
    1202:	1a 86       	std	Y+10, r1	; 0x0a
    1204:	1b 86       	std	Y+11, r1	; 0x0b
    1206:	df 91       	pop	r29
    1208:	cf 91       	pop	r28
    120a:	08 95       	ret

0000120c <Osc2MHz>:
	GPS_UART.BAUDCTRLB = (uint8_t)(((BSEL >> 8) & 0x000F) | BSCALE) ;
	GPS_UART.CTRLA |= USART_RXCINTLVL_LO_gc;								//odblokowanie przerwa odbiornika, niski priorytet
	GPS_UART.CTRLB |= USART_TXEN_bm | USART_RXEN_bm;						//wczenie nadajnika i odbiornika USART
}

void GPS_Conf(void){
    120c:	e0 e5       	ldi	r30, 0x50	; 80
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	90 81       	ld	r25, Z
    1212:	91 60       	ori	r25, 0x01	; 1
    1214:	90 83       	st	Z, r25
    1216:	a8 e6       	ldi	r26, 0x68	; 104
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	90 e4       	ldi	r25, 0x40	; 64
    121c:	12 96       	adiw	r26, 0x02	; 2
    121e:	9c 93       	st	X, r25
    1220:	12 97       	sbiw	r26, 0x02	; 2
    1222:	9d e0       	ldi	r25, 0x0D	; 13
    1224:	13 96       	adiw	r26, 0x03	; 3
    1226:	9c 93       	st	X, r25
    1228:	90 81       	ld	r25, Z
    122a:	94 60       	ori	r25, 0x04	; 4
    122c:	90 83       	st	Z, r25
    122e:	91 81       	ldd	r25, Z+1	; 0x01
    1230:	92 ff       	sbrs	r25, 2
    1232:	fd cf       	rjmp	.-6      	; 0x122e <Osc2MHz+0x22>
    1234:	e0 e5       	ldi	r30, 0x50	; 80
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	96 81       	ldd	r25, Z+6	; 0x06
    123a:	98 7f       	andi	r25, 0xF8	; 248
    123c:	96 83       	std	Z+6, r25	; 0x06
    123e:	e8 e6       	ldi	r30, 0x68	; 104
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	90 81       	ld	r25, Z
    1244:	91 60       	ori	r25, 0x01	; 1
    1246:	90 83       	st	Z, r25
    1248:	e0 e5       	ldi	r30, 0x50	; 80
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	91 81       	ldd	r25, Z+1	; 0x01
    124e:	90 ff       	sbrs	r25, 0
    1250:	fd cf       	rjmp	.-6      	; 0x124c <Osc2MHz+0x40>
    1252:	98 ed       	ldi	r25, 0xD8	; 216
    1254:	94 bf       	out	0x34, r25	; 52
    1256:	10 92 40 00 	sts	0x0040, r1
    125a:	e0 e5       	ldi	r30, 0x50	; 80
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	90 81       	ld	r25, Z
    1260:	9f 7e       	andi	r25, 0xEF	; 239
    1262:	90 83       	st	Z, r25
    1264:	85 83       	std	Z+5, r24	; 0x05
    1266:	80 e1       	ldi	r24, 0x10	; 16
    1268:	80 83       	st	Z, r24
    126a:	81 81       	ldd	r24, Z+1	; 0x01
    126c:	84 ff       	sbrs	r24, 4
    126e:	fd cf       	rjmp	.-6      	; 0x126a <Osc2MHz+0x5e>
    1270:	88 ed       	ldi	r24, 0xD8	; 216
    1272:	84 bf       	out	0x34, r24	; 52
    1274:	84 e0       	ldi	r24, 0x04	; 4
    1276:	80 93 40 00 	sts	0x0040, r24
    127a:	08 95       	ret

0000127c <CPU_clk>:
    127c:	86 95       	lsr	r24
    127e:	c6 cf       	rjmp	.-116    	; 0x120c <Osc2MHz>
    1280:	08 95       	ret

00001282 <OscRTC>:
    1282:	08 95       	ret

00001284 <RTC_Init>:
    1284:	08 95       	ret

00001286 <TimerCInit>:
    1286:	27 e0       	ldi	r18, 0x07	; 7
    1288:	20 93 00 08 	sts	0x0800, r18
    128c:	10 92 01 08 	sts	0x0801, r1
    1290:	10 92 20 08 	sts	0x0820, r1
    1294:	10 92 21 08 	sts	0x0821, r1
    1298:	9c 01       	movw	r18, r24
    129a:	a0 e0       	ldi	r26, 0x00	; 0
    129c:	bd e7       	ldi	r27, 0x7D	; 125
    129e:	3a d5       	rcall	.+2676   	; 0x1d14 <__umulhisi3>
    12a0:	dc 01       	movw	r26, r24
    12a2:	cb 01       	movw	r24, r22
    12a4:	07 2e       	mov	r0, r23
    12a6:	7a e0       	ldi	r23, 0x0A	; 10
    12a8:	b6 95       	lsr	r27
    12aa:	a7 95       	ror	r26
    12ac:	97 95       	ror	r25
    12ae:	87 95       	ror	r24
    12b0:	7a 95       	dec	r23
    12b2:	d1 f7       	brne	.-12     	; 0x12a8 <TimerCInit+0x22>
    12b4:	70 2d       	mov	r23, r0
    12b6:	80 93 26 08 	sts	0x0826, r24
    12ba:	90 93 27 08 	sts	0x0827, r25
    12be:	82 e0       	ldi	r24, 0x02	; 2
    12c0:	80 93 06 08 	sts	0x0806, r24
    12c4:	08 95       	ret

000012c6 <TimerDInit>:
    12c6:	27 e0       	ldi	r18, 0x07	; 7
    12c8:	20 93 00 09 	sts	0x0900, r18
    12cc:	10 92 01 09 	sts	0x0901, r1
    12d0:	10 92 20 09 	sts	0x0920, r1
    12d4:	10 92 21 09 	sts	0x0921, r1
    12d8:	9c 01       	movw	r18, r24
    12da:	a0 e0       	ldi	r26, 0x00	; 0
    12dc:	bd e7       	ldi	r27, 0x7D	; 125
    12de:	1a d5       	rcall	.+2612   	; 0x1d14 <__umulhisi3>
    12e0:	dc 01       	movw	r26, r24
    12e2:	cb 01       	movw	r24, r22
    12e4:	07 2e       	mov	r0, r23
    12e6:	7a e0       	ldi	r23, 0x0A	; 10
    12e8:	b6 95       	lsr	r27
    12ea:	a7 95       	ror	r26
    12ec:	97 95       	ror	r25
    12ee:	87 95       	ror	r24
    12f0:	7a 95       	dec	r23
    12f2:	d1 f7       	brne	.-12     	; 0x12e8 <TimerDInit+0x22>
    12f4:	70 2d       	mov	r23, r0
    12f6:	80 93 26 09 	sts	0x0926, r24
    12fa:	90 93 27 09 	sts	0x0927, r25
    12fe:	81 e0       	ldi	r24, 0x01	; 1
    1300:	80 93 06 09 	sts	0x0906, r24
    1304:	08 95       	ret

00001306 <TimerEInit>:
    1306:	27 e0       	ldi	r18, 0x07	; 7
    1308:	20 93 00 0a 	sts	0x0A00, r18
    130c:	10 92 01 0a 	sts	0x0A01, r1
    1310:	10 92 20 0a 	sts	0x0A20, r1
    1314:	10 92 21 0a 	sts	0x0A21, r1
    1318:	9c 01       	movw	r18, r24
    131a:	a0 e0       	ldi	r26, 0x00	; 0
    131c:	bd e7       	ldi	r27, 0x7D	; 125
    131e:	fa d4       	rcall	.+2548   	; 0x1d14 <__umulhisi3>
    1320:	dc 01       	movw	r26, r24
    1322:	cb 01       	movw	r24, r22
    1324:	07 2e       	mov	r0, r23
    1326:	7a e0       	ldi	r23, 0x0A	; 10
    1328:	b6 95       	lsr	r27
    132a:	a7 95       	ror	r26
    132c:	97 95       	ror	r25
    132e:	87 95       	ror	r24
    1330:	7a 95       	dec	r23
    1332:	d1 f7       	brne	.-12     	; 0x1328 <TimerEInit+0x22>
    1334:	70 2d       	mov	r23, r0
    1336:	80 93 26 0a 	sts	0x0A26, r24
    133a:	90 93 27 0a 	sts	0x0A27, r25
    133e:	82 e0       	ldi	r24, 0x02	; 2
    1340:	80 93 06 0a 	sts	0x0A06, r24
    1344:	08 95       	ret

00001346 <TimerFInit>:
    1346:	27 e0       	ldi	r18, 0x07	; 7
    1348:	20 93 00 0b 	sts	0x0B00, r18
    134c:	10 92 01 0b 	sts	0x0B01, r1
    1350:	10 92 20 0b 	sts	0x0B20, r1
    1354:	10 92 21 0b 	sts	0x0B21, r1
    1358:	81 3d       	cpi	r24, 0xD1	; 209
    135a:	27 e0       	ldi	r18, 0x07	; 7
    135c:	92 07       	cpc	r25, r18
    135e:	10 f0       	brcs	.+4      	; 0x1364 <TimerFInit+0x1e>
    1360:	80 ed       	ldi	r24, 0xD0	; 208
    1362:	97 e0       	ldi	r25, 0x07	; 7
    1364:	9c 01       	movw	r18, r24
    1366:	a0 e0       	ldi	r26, 0x00	; 0
    1368:	bd e7       	ldi	r27, 0x7D	; 125
    136a:	d4 d4       	rcall	.+2472   	; 0x1d14 <__umulhisi3>
    136c:	dc 01       	movw	r26, r24
    136e:	cb 01       	movw	r24, r22
    1370:	07 2e       	mov	r0, r23
    1372:	7a e0       	ldi	r23, 0x0A	; 10
    1374:	b6 95       	lsr	r27
    1376:	a7 95       	ror	r26
    1378:	97 95       	ror	r25
    137a:	87 95       	ror	r24
    137c:	7a 95       	dec	r23
    137e:	d1 f7       	brne	.-12     	; 0x1374 <TimerFInit+0x2e>
    1380:	70 2d       	mov	r23, r0
    1382:	80 93 26 0b 	sts	0x0B26, r24
    1386:	90 93 27 0b 	sts	0x0B27, r25
    138a:	82 e0       	ldi	r24, 0x02	; 2
    138c:	80 93 06 0b 	sts	0x0B06, r24
    1390:	08 95       	ret

00001392 <USART_Init>:
	}
	*/
}

void USART_Init(void){
	XBEE_UART_PORT.OUTCLR = PIN2_bm;					//konfiguracja pinw Rx i Tx
    1392:	e0 e6       	ldi	r30, 0x60	; 96
    1394:	f6 e0       	ldi	r31, 0x06	; 6
    1396:	84 e0       	ldi	r24, 0x04	; 4
    1398:	86 83       	std	Z+6, r24	; 0x06
	XBEE_UART_PORT.OUTSET = PIN3_bm;
    139a:	88 e0       	ldi	r24, 0x08	; 8
    139c:	85 83       	std	Z+5, r24	; 0x05
	XBEE_UART_PORT.DIRSET = PIN3_bm;
    139e:	81 83       	std	Z+1, r24	; 0x01
	
	XBEE_UART.CTRLC = USART_CHSIZE_8BIT_gc;	//ramka: 8bitw, 1 bit stopu, brak bitu parzystoci
    13a0:	e0 ea       	ldi	r30, 0xA0	; 160
    13a2:	f9 e0       	ldi	r31, 0x09	; 9
    13a4:	83 e0       	ldi	r24, 0x03	; 3
    13a6:	85 83       	std	Z+5, r24	; 0x05
	int16_t BSEL = 1047;					//konfiguracja prdkoci transmisji 115200
	int8_t BSCALE = 0b10100000;				//-6
	XBEE_UART.BAUDCTRLA = (uint8_t)(BSEL&0x00FF);
    13a8:	87 e1       	ldi	r24, 0x17	; 23
    13aa:	86 83       	std	Z+6, r24	; 0x06
	XBEE_UART.BAUDCTRLB = (uint8_t)(((BSEL >> 8) & 0x000F) | BSCALE) ;
    13ac:	84 ea       	ldi	r24, 0xA4	; 164
    13ae:	87 83       	std	Z+7, r24	; 0x07
	XBEE_UART.CTRLA |= USART_RXCINTLVL_LO_gc | USART_TXCINTLVL_HI_gc;		//odblokowanie przerwa nadajnika i odbiornika, niski priorytet
    13b0:	83 81       	ldd	r24, Z+3	; 0x03
    13b2:	8c 61       	ori	r24, 0x1C	; 28
    13b4:	83 83       	std	Z+3, r24	; 0x03
	XBEE_UART.CTRLB |= USART_TXEN_bm | USART_RXEN_bm;						//wczenie nadajnika i odbiornika USART
    13b6:	84 81       	ldd	r24, Z+4	; 0x04
    13b8:	88 61       	ori	r24, 0x18	; 24
    13ba:	84 83       	std	Z+4, r24	; 0x04
    13bc:	08 95       	ret

000013be <IO_Init>:
}

void IO_Init(void){
    13be:	cf 93       	push	r28
    13c0:	df 93       	push	r29
	//konfiguracja przyciskw
	PORTE_PIN0CTRL = PORT_OPC_PULLUP_gc;		//wczenie Pull-up przycisku 1
    13c2:	88 e1       	ldi	r24, 0x18	; 24
    13c4:	80 93 90 06 	sts	0x0690, r24
	PORTE_PIN1CTRL = PORT_OPC_PULLUP_gc;		//wczenie Pull-up przycisku 2
    13c8:	80 93 91 06 	sts	0x0691, r24
	//konfiguracja pinw kontroli GPS
	PORTA_DIR |= PIN0_bm;
    13cc:	a0 e0       	ldi	r26, 0x00	; 0
    13ce:	b6 e0       	ldi	r27, 0x06	; 6
    13d0:	8c 91       	ld	r24, X
    13d2:	81 60       	ori	r24, 0x01	; 1
    13d4:	8c 93       	st	X, r24
	PORTA_OUTCLR = PIN0_bm;
    13d6:	e6 e0       	ldi	r30, 0x06	; 6
    13d8:	f6 e0       	ldi	r31, 0x06	; 6
    13da:	21 e0       	ldi	r18, 0x01	; 1
    13dc:	20 83       	st	Z, r18
	//konfiguracja LED
	PORTA_DIR |= PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm;	//konfiguracja kierunku pinw LED
    13de:	8c 91       	ld	r24, X
    13e0:	8c 67       	ori	r24, 0x7C	; 124
    13e2:	8c 93       	st	X, r24
	PORTA_OUTCLR = PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm;	//konfiguracja stanu pinw LED
    13e4:	8c e7       	ldi	r24, 0x7C	; 124
    13e6:	80 83       	st	Z, r24
	//konfiguracja buzzera
	PORTF_DIR |= PIN6_bm;						//konfiguracja kierunku pinu buzzera
    13e8:	a0 ea       	ldi	r26, 0xA0	; 160
    13ea:	b6 e0       	ldi	r27, 0x06	; 6
    13ec:	8c 91       	ld	r24, X
    13ee:	80 64       	ori	r24, 0x40	; 64
    13f0:	8c 93       	st	X, r24
	PORTF_OUTCLR = PIN6_bm;						//konfiguracja stanu pinu buzzer
    13f2:	66 ea       	ldi	r22, 0xA6	; 166
    13f4:	76 e0       	ldi	r23, 0x06	; 6
    13f6:	50 e4       	ldi	r21, 0x40	; 64
    13f8:	db 01       	movw	r26, r22
    13fa:	5c 93       	st	X, r21
	//konfiguracja wyj POWER
	PORTC_DIRSET = PIN2_bm;			//konfiguracja kierunku pinw POWER
    13fc:	34 e0       	ldi	r19, 0x04	; 4
    13fe:	30 93 41 06 	sts	0x0641, r19
	PORTC_OUTCLR = PIN2_bm;			//konfiguracja stanu pinw POWER
    1402:	30 93 46 06 	sts	0x0646, r19
	PORTD_DIRSET = PIN1_bm;			//konfiguracja kierunku pinw POWER
    1406:	c1 e6       	ldi	r28, 0x61	; 97
    1408:	d6 e0       	ldi	r29, 0x06	; 6
    140a:	82 e0       	ldi	r24, 0x02	; 2
    140c:	88 83       	st	Y, r24
	PORTD_OUTCLR = PIN1_bm;			//konfiguracja stanu pinw POWER
    140e:	a6 e6       	ldi	r26, 0x66	; 102
    1410:	b6 e0       	ldi	r27, 0x06	; 6
    1412:	8c 93       	st	X, r24
	//konfiguracja interfejsu XBEE
	PORTD_OUTCLR = PIN2_bm;		//RX
    1414:	3c 93       	st	X, r19
	PORTD_DIRSET = PIN3_bm;		//TX
    1416:	48 e0       	ldi	r20, 0x08	; 8
    1418:	48 83       	st	Y, r20
	PORTD_DIRSET = PIN5_bm;		//sleep pin
    141a:	90 e2       	ldi	r25, 0x20	; 32
    141c:	98 83       	st	Y, r25
	PORTD_OUTCLR = PIN5_bm;
    141e:	9c 93       	st	X, r25
	//konfiguracja interfejsu GPS
	PORTF_OUTCLR = PIN2_bm;
    1420:	db 01       	movw	r26, r22
    1422:	3c 93       	st	X, r19
	PORTF_OUTSET = PIN3_bm;
    1424:	40 93 a5 06 	sts	0x06A5, r20
	PORTF_DIRSET = PIN3_bm;
    1428:	40 93 a1 06 	sts	0x06A1, r20
	//konfiguracja pinw I2C
	PORTC_DIR = PIN0_bm | PIN1_bm;
    142c:	33 e0       	ldi	r19, 0x03	; 3
    142e:	30 93 40 06 	sts	0x0640, r19
	PORTC_OUT = PIN0_bm | PIN1_bm;
    1432:	30 93 44 06 	sts	0x0644, r19
	//konfiguracja wej data ready
	PORTR_DIRCLR = PIN0_bm;		//LPS
    1436:	a2 ee       	ldi	r26, 0xE2	; 226
    1438:	b7 e0       	ldi	r27, 0x07	; 7
    143a:	2c 93       	st	X, r18
	PORTR_DIRCLR = PIN1_bm;		//LIS
    143c:	8c 93       	st	X, r24
	PORTE_DIRCLR = PIN4_bm;		//MPU
    143e:	a2 e8       	ldi	r26, 0x82	; 130
    1440:	b6 e0       	ldi	r27, 0x06	; 6
    1442:	30 e1       	ldi	r19, 0x10	; 16
    1444:	3c 93       	st	X, r19
	PORTE_DIRCLR = PIN5_bm;		//LSM
    1446:	9c 93       	st	X, r25
	PORTF_DIRCLR = PIN0_bm;		//LSM
    1448:	a2 ea       	ldi	r26, 0xA2	; 162
    144a:	b6 e0       	ldi	r27, 0x06	; 6
    144c:	2c 93       	st	X, r18
	PORTF_DIRCLR = PIN1_bm;		//HMC
    144e:	8c 93       	st	X, r24
	PORTF_DIRCLR = PIN4_bm;		//LIS2
    1450:	3c 93       	st	X, r19
	PORTD_DIRCLR = PIN4_bm;		//HP
    1452:	30 93 62 06 	sts	0x0662, r19
	//konfiguracja wej ADC
	PORTA_OUTCLR = PIN1_bm;		//Vsense2
    1456:	80 83       	st	Z, r24
	PORTA_OUTCLR = PIN7_bm;		//Vsense
    1458:	80 e8       	ldi	r24, 0x80	; 128
    145a:	80 83       	st	Z, r24
	PORTB_OUTCLR = PIN0_bm;		//Vusb
    145c:	e6 e2       	ldi	r30, 0x26	; 38
    145e:	f6 e0       	ldi	r31, 0x06	; 6
    1460:	20 83       	st	Z, r18
	PORTB_OUTCLR = PIN5_bm;		//light1
    1462:	90 83       	st	Z, r25
	PORTB_OUTCLR = PIN6_bm;		//light2
    1464:	50 83       	st	Z, r21
	PORTB_OUTCLR = PIN7_bm;		//light3
    1466:	80 83       	st	Z, r24
}
    1468:	df 91       	pop	r29
    146a:	cf 91       	pop	r28
    146c:	08 95       	ret

0000146e <I2C_Init>:

void I2C_Init(void){
	SENSORS_I2C.MASTER.CTRLA = TWI_MASTER_RIEN_bm | TWI_MASTER_WIEN_bm;		//ustawienie priorytetu przerwania na Low i w?aczenie przerwania od odbioru
    146e:	e0 e8       	ldi	r30, 0x80	; 128
    1470:	f4 e0       	ldi	r31, 0x04	; 4
    1472:	80 e3       	ldi	r24, 0x30	; 48
    1474:	81 83       	std	Z+1, r24	; 0x01
	SENSORS_I2C.MASTER.CTRLB = TWI_MASTER_SMEN_bm;                             //uruchomienie Smart Mode
    1476:	91 e0       	ldi	r25, 0x01	; 1
    1478:	92 83       	std	Z+2, r25	; 0x02
	SENSORS_I2C.MASTER.BAUD = 48;                                             //BAUD = 48 -> f=300kHz    BAUD = 21 -> f=600kHz
    147a:	85 83       	std	Z+5, r24	; 0x05
	SENSORS_I2C.MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;                          //wczenie TWI
    147c:	81 81       	ldd	r24, Z+1	; 0x01
    147e:	88 60       	ori	r24, 0x08	; 8
    1480:	81 83       	std	Z+1, r24	; 0x01
	SENSORS_I2C.MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;                   //I2C wolne
    1482:	94 83       	std	Z+4, r25	; 0x04
    1484:	08 95       	ret

00001486 <SPI_Init>:
}

void SPI_Init(void){
	SPI_PORT.DIRSET = PIN4_bm;						//podcignicie CS
    1486:	e0 e4       	ldi	r30, 0x40	; 64
    1488:	f6 e0       	ldi	r31, 0x06	; 6
    148a:	80 e1       	ldi	r24, 0x10	; 16
    148c:	81 83       	std	Z+1, r24	; 0x01
	SPI_PORT.DIRSET = PIN5_bm | PIN7_bm;
    148e:	80 ea       	ldi	r24, 0xA0	; 160
    1490:	81 83       	std	Z+1, r24	; 0x01
	SPI_PORT.DIRCLR = PIN6_bm;
    1492:	80 e4       	ldi	r24, 0x40	; 64
    1494:	82 83       	std	Z+2, r24	; 0x02
	SPI_PORT.OUTSET = PIN5_bm | PIN6_bm | PIN7_bm;	//moe doda PIN6_bm
    1496:	80 ee       	ldi	r24, 0xE0	; 224
    1498:	85 83       	std	Z+5, r24	; 0x05
	//----CS---
	FLASH_CS_PORT.DIRSET = FLASH_CS_PIN;
    149a:	e0 e6       	ldi	r30, 0x60	; 96
    149c:	f6 e0       	ldi	r31, 0x06	; 6
    149e:	81 e0       	ldi	r24, 0x01	; 1
    14a0:	81 83       	std	Z+1, r24	; 0x01
	FLASH_CS_PORT.OUTSET = FLASH_CS_PIN;
    14a2:	85 83       	std	Z+5, r24	; 0x05
	
	//-----------Clk=250kHz-------------------------
	FLASH_SPI.CTRL = SPI_ENABLE_bm | SPI_MODE_0_gc | SPI_PRESCALER_DIV16_gc | SPI_MASTER_bm;
    14a4:	81 e5       	ldi	r24, 0x51	; 81
    14a6:	80 93 c0 08 	sts	0x08C0, r24
    14aa:	08 95       	ret

000014ac <ReadSignatureByte>:
	//FLASH_SPI.INTCTRL = SPI_INTLVL_LO_gc;
}

uint8_t ReadSignatureByte(uint16_t Address)
{
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
    14ac:	aa ec       	ldi	r26, 0xCA	; 202
    14ae:	b1 e0       	ldi	r27, 0x01	; 1
    14b0:	22 e0       	ldi	r18, 0x02	; 2
    14b2:	2c 93       	st	X, r18
	uint8_t Result;
	__asm__ ("lpm %0, Z\n" : "=r" (Result) : "z" (Address));
    14b4:	fc 01       	movw	r30, r24
    14b6:	84 91       	lpm	r24, Z
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
    14b8:	1c 92       	st	X, r1
	return Result;
    14ba:	08 95       	ret

000014bc <ADC_Init>:
	if(period_ms > 2000) period_ms = 2000;			//ograniczenie ze wzgldu na przepenienie
	TCF0_PER = (period_ms*32000UL)/1024;			//przeliczenie okresu na 1ms*period
	TCF0_INTCTRLA = TC_OVFINTLVL_MED_gc;			//redni poziom przerwania od przepenienia
}

void ADC_Init(void){
    14bc:	1f 93       	push	r17
    14be:	cf 93       	push	r28
    14c0:	df 93       	push	r29
	ADCA.CTRLA = ADC_ENABLE_bm;
    14c2:	c0 e0       	ldi	r28, 0x00	; 0
    14c4:	d2 e0       	ldi	r29, 0x02	; 2
    14c6:	11 e0       	ldi	r17, 0x01	; 1
    14c8:	18 83       	st	Y, r17
	ADCA.CALL = ReadSignatureByte(0x20) ; //ADC Calibration Byte 0
    14ca:	80 e2       	ldi	r24, 0x20	; 32
    14cc:	90 e0       	ldi	r25, 0x00	; 0
    14ce:	ee df       	rcall	.-36     	; 0x14ac <ReadSignatureByte>
    14d0:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadSignatureByte(0x21) ; //ADC Calibration Byte 1
    14d2:	81 e2       	ldi	r24, 0x21	; 33
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	ea df       	rcall	.-44     	; 0x14ac <ReadSignatureByte>
    14d8:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CTRLB = ADC_RESOLUTION_12BIT_gc;	//rozdzielczo 12bit, CONVMODE=0
    14da:	19 82       	std	Y+1, r1	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INT1V_gc;
    14dc:	1a 82       	std	Y+2, r1	; 0x02
	ADCA.PRESCALER = ADC_PRESCALER_DIV32_gc;
    14de:	83 e0       	ldi	r24, 0x03	; 3
    14e0:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CH0.CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    14e2:	18 a3       	std	Y+32, r17	; 0x20
}
    14e4:	df 91       	pop	r29
    14e6:	cf 91       	pop	r28
    14e8:	1f 91       	pop	r17
    14ea:	08 95       	ret

000014ec <prepareFrame>:
	*(tablica+4) = ((tmp%100)/10) + 48;
	*(tablica+5) = '.';
	*(tablica+6) = ((tmp%10)) + 48;
}

void prepareFrame(allData_t * allData){
    14ec:	0f 93       	push	r16
    14ee:	1f 93       	push	r17
    14f0:	cf 93       	push	r28
    14f2:	df 93       	push	r29
    14f4:	00 d0       	rcall	.+0      	; 0x14f6 <prepareFrame+0xa>
    14f6:	00 d0       	rcall	.+0      	; 0x14f8 <prepareFrame+0xc>
    14f8:	cd b7       	in	r28, 0x3d	; 61
    14fa:	de b7       	in	r29, 0x3e	; 62
    14fc:	fc 01       	movw	r30, r24
	volatile int16_t i,tmp,tmpf;
	i=0;
    14fe:	19 82       	std	Y+1, r1	; 0x01
    1500:	1a 82       	std	Y+2, r1	; 0x02
	//----------------packet count-----------------------
	tmp = allData->RTC->frameTeleCount;
    1502:	a0 85       	ldd	r26, Z+8	; 0x08
    1504:	b1 85       	ldd	r27, Z+9	; 0x09
    1506:	14 96       	adiw	r26, 0x04	; 4
    1508:	8d 91       	ld	r24, X+
    150a:	9c 91       	ld	r25, X
    150c:	15 97       	sbiw	r26, 0x05	; 5
    150e:	8b 83       	std	Y+3, r24	; 0x03
    1510:	9c 83       	std	Y+4, r25	; 0x04
	allData->frame_b->frameASCII[i++] = (tmp/10000)%10 + 48;
    1512:	06 81       	ldd	r16, Z+6	; 0x06
    1514:	17 81       	ldd	r17, Z+7	; 0x07
    1516:	29 81       	ldd	r18, Y+1	; 0x01
    1518:	3a 81       	ldd	r19, Y+2	; 0x02
    151a:	c9 01       	movw	r24, r18
    151c:	01 96       	adiw	r24, 0x01	; 1
    151e:	89 83       	std	Y+1, r24	; 0x01
    1520:	9a 83       	std	Y+2, r25	; 0x02
    1522:	8b 81       	ldd	r24, Y+3	; 0x03
    1524:	9c 81       	ldd	r25, Y+4	; 0x04
    1526:	02 0f       	add	r16, r18
    1528:	13 1f       	adc	r17, r19
    152a:	60 e1       	ldi	r22, 0x10	; 16
    152c:	77 e2       	ldi	r23, 0x27	; 39
    152e:	b5 d3       	rcall	.+1898   	; 0x1c9a <__divmodhi4>
    1530:	cb 01       	movw	r24, r22
    1532:	2a e0       	ldi	r18, 0x0A	; 10
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	b9 01       	movw	r22, r18
    1538:	b0 d3       	rcall	.+1888   	; 0x1c9a <__divmodhi4>
    153a:	80 5d       	subi	r24, 0xD0	; 208
    153c:	d8 01       	movw	r26, r16
    153e:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp/1000)%10 + 48;
    1540:	06 81       	ldd	r16, Z+6	; 0x06
    1542:	17 81       	ldd	r17, Z+7	; 0x07
    1544:	49 81       	ldd	r20, Y+1	; 0x01
    1546:	5a 81       	ldd	r21, Y+2	; 0x02
    1548:	ca 01       	movw	r24, r20
    154a:	01 96       	adiw	r24, 0x01	; 1
    154c:	89 83       	std	Y+1, r24	; 0x01
    154e:	9a 83       	std	Y+2, r25	; 0x02
    1550:	8b 81       	ldd	r24, Y+3	; 0x03
    1552:	9c 81       	ldd	r25, Y+4	; 0x04
    1554:	04 0f       	add	r16, r20
    1556:	15 1f       	adc	r17, r21
    1558:	68 ee       	ldi	r22, 0xE8	; 232
    155a:	73 e0       	ldi	r23, 0x03	; 3
    155c:	9e d3       	rcall	.+1852   	; 0x1c9a <__divmodhi4>
    155e:	cb 01       	movw	r24, r22
    1560:	b9 01       	movw	r22, r18
    1562:	9b d3       	rcall	.+1846   	; 0x1c9a <__divmodhi4>
    1564:	80 5d       	subi	r24, 0xD0	; 208
    1566:	d8 01       	movw	r26, r16
    1568:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp/100)%10 + 48;
    156a:	06 81       	ldd	r16, Z+6	; 0x06
    156c:	17 81       	ldd	r17, Z+7	; 0x07
    156e:	49 81       	ldd	r20, Y+1	; 0x01
    1570:	5a 81       	ldd	r21, Y+2	; 0x02
    1572:	ca 01       	movw	r24, r20
    1574:	01 96       	adiw	r24, 0x01	; 1
    1576:	89 83       	std	Y+1, r24	; 0x01
    1578:	9a 83       	std	Y+2, r25	; 0x02
    157a:	8b 81       	ldd	r24, Y+3	; 0x03
    157c:	9c 81       	ldd	r25, Y+4	; 0x04
    157e:	04 0f       	add	r16, r20
    1580:	15 1f       	adc	r17, r21
    1582:	64 e6       	ldi	r22, 0x64	; 100
    1584:	70 e0       	ldi	r23, 0x00	; 0
    1586:	89 d3       	rcall	.+1810   	; 0x1c9a <__divmodhi4>
    1588:	cb 01       	movw	r24, r22
    158a:	b9 01       	movw	r22, r18
    158c:	86 d3       	rcall	.+1804   	; 0x1c9a <__divmodhi4>
    158e:	80 5d       	subi	r24, 0xD0	; 208
    1590:	d8 01       	movw	r26, r16
    1592:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp/10)%10 + 48;
    1594:	06 81       	ldd	r16, Z+6	; 0x06
    1596:	17 81       	ldd	r17, Z+7	; 0x07
    1598:	49 81       	ldd	r20, Y+1	; 0x01
    159a:	5a 81       	ldd	r21, Y+2	; 0x02
    159c:	ca 01       	movw	r24, r20
    159e:	01 96       	adiw	r24, 0x01	; 1
    15a0:	89 83       	std	Y+1, r24	; 0x01
    15a2:	9a 83       	std	Y+2, r25	; 0x02
    15a4:	8b 81       	ldd	r24, Y+3	; 0x03
    15a6:	9c 81       	ldd	r25, Y+4	; 0x04
    15a8:	04 0f       	add	r16, r20
    15aa:	15 1f       	adc	r17, r21
    15ac:	b9 01       	movw	r22, r18
    15ae:	75 d3       	rcall	.+1770   	; 0x1c9a <__divmodhi4>
    15b0:	cb 01       	movw	r24, r22
    15b2:	b9 01       	movw	r22, r18
    15b4:	72 d3       	rcall	.+1764   	; 0x1c9a <__divmodhi4>
    15b6:	80 5d       	subi	r24, 0xD0	; 208
    15b8:	d8 01       	movw	r26, r16
    15ba:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp)%10 + 48;
    15bc:	06 81       	ldd	r16, Z+6	; 0x06
    15be:	17 81       	ldd	r17, Z+7	; 0x07
    15c0:	49 81       	ldd	r20, Y+1	; 0x01
    15c2:	5a 81       	ldd	r21, Y+2	; 0x02
    15c4:	ca 01       	movw	r24, r20
    15c6:	01 96       	adiw	r24, 0x01	; 1
    15c8:	89 83       	std	Y+1, r24	; 0x01
    15ca:	9a 83       	std	Y+2, r25	; 0x02
    15cc:	8b 81       	ldd	r24, Y+3	; 0x03
    15ce:	9c 81       	ldd	r25, Y+4	; 0x04
    15d0:	04 0f       	add	r16, r20
    15d2:	15 1f       	adc	r17, r21
    15d4:	b9 01       	movw	r22, r18
    15d6:	61 d3       	rcall	.+1730   	; 0x1c9a <__divmodhi4>
    15d8:	80 5d       	subi	r24, 0xD0	; 208
    15da:	d8 01       	movw	r26, r16
    15dc:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = ',';
    15de:	26 81       	ldd	r18, Z+6	; 0x06
    15e0:	37 81       	ldd	r19, Z+7	; 0x07
    15e2:	89 81       	ldd	r24, Y+1	; 0x01
    15e4:	9a 81       	ldd	r25, Y+2	; 0x02
    15e6:	ac 01       	movw	r20, r24
    15e8:	4f 5f       	subi	r20, 0xFF	; 255
    15ea:	5f 4f       	sbci	r21, 0xFF	; 255
    15ec:	49 83       	std	Y+1, r20	; 0x01
    15ee:	5a 83       	std	Y+2, r21	; 0x02
    15f0:	d9 01       	movw	r26, r18
    15f2:	a8 0f       	add	r26, r24
    15f4:	b9 1f       	adc	r27, r25
    15f6:	3c e2       	ldi	r19, 0x2C	; 44
    15f8:	3c 93       	st	X, r19
	//------------ state-------------------------
	allData->frame_b->frameASCII[i++] = 'S';
    15fa:	46 81       	ldd	r20, Z+6	; 0x06
    15fc:	57 81       	ldd	r21, Z+7	; 0x07
    15fe:	89 81       	ldd	r24, Y+1	; 0x01
    1600:	9a 81       	ldd	r25, Y+2	; 0x02
    1602:	bc 01       	movw	r22, r24
    1604:	6f 5f       	subi	r22, 0xFF	; 255
    1606:	7f 4f       	sbci	r23, 0xFF	; 255
    1608:	69 83       	std	Y+1, r22	; 0x01
    160a:	7a 83       	std	Y+2, r23	; 0x02
    160c:	da 01       	movw	r26, r20
    160e:	a8 0f       	add	r26, r24
    1610:	b9 1f       	adc	r27, r25
    1612:	23 e5       	ldi	r18, 0x53	; 83
    1614:	2c 93       	st	X, r18
	allData->frame_b->frameASCII[i++] = allData->stan->armed_trigger+48;
    1616:	46 81       	ldd	r20, Z+6	; 0x06
    1618:	57 81       	ldd	r21, Z+7	; 0x07
    161a:	89 81       	ldd	r24, Y+1	; 0x01
    161c:	9a 81       	ldd	r25, Y+2	; 0x02
    161e:	bc 01       	movw	r22, r24
    1620:	6f 5f       	subi	r22, 0xFF	; 255
    1622:	7f 4f       	sbci	r23, 0xFF	; 255
    1624:	69 83       	std	Y+1, r22	; 0x01
    1626:	7a 83       	std	Y+2, r23	; 0x02
    1628:	84 0f       	add	r24, r20
    162a:	95 1f       	adc	r25, r21
    162c:	a2 81       	ldd	r26, Z+2	; 0x02
    162e:	b3 81       	ldd	r27, Z+3	; 0x03
    1630:	15 96       	adiw	r26, 0x05	; 5
    1632:	2c 91       	ld	r18, X
    1634:	20 5d       	subi	r18, 0xD0	; 208
    1636:	dc 01       	movw	r26, r24
    1638:	2c 93       	st	X, r18
	allData->frame_b->frameASCII[i++] = allData->stan->telemetry_trigger+48;
    163a:	46 81       	ldd	r20, Z+6	; 0x06
    163c:	57 81       	ldd	r21, Z+7	; 0x07
    163e:	89 81       	ldd	r24, Y+1	; 0x01
    1640:	9a 81       	ldd	r25, Y+2	; 0x02
    1642:	bc 01       	movw	r22, r24
    1644:	6f 5f       	subi	r22, 0xFF	; 255
    1646:	7f 4f       	sbci	r23, 0xFF	; 255
    1648:	69 83       	std	Y+1, r22	; 0x01
    164a:	7a 83       	std	Y+2, r23	; 0x02
    164c:	84 0f       	add	r24, r20
    164e:	95 1f       	adc	r25, r21
    1650:	a2 81       	ldd	r26, Z+2	; 0x02
    1652:	b3 81       	ldd	r27, Z+3	; 0x03
    1654:	13 96       	adiw	r26, 0x03	; 3
    1656:	2c 91       	ld	r18, X
    1658:	20 5d       	subi	r18, 0xD0	; 208
    165a:	dc 01       	movw	r26, r24
    165c:	2c 93       	st	X, r18
	allData->frame_b->frameASCII[i++] = allData->stan->flash_trigger+48;
    165e:	46 81       	ldd	r20, Z+6	; 0x06
    1660:	57 81       	ldd	r21, Z+7	; 0x07
    1662:	89 81       	ldd	r24, Y+1	; 0x01
    1664:	9a 81       	ldd	r25, Y+2	; 0x02
    1666:	bc 01       	movw	r22, r24
    1668:	6f 5f       	subi	r22, 0xFF	; 255
    166a:	7f 4f       	sbci	r23, 0xFF	; 255
    166c:	69 83       	std	Y+1, r22	; 0x01
    166e:	7a 83       	std	Y+2, r23	; 0x02
    1670:	84 0f       	add	r24, r20
    1672:	95 1f       	adc	r25, r21
    1674:	a2 81       	ldd	r26, Z+2	; 0x02
    1676:	b3 81       	ldd	r27, Z+3	; 0x03
    1678:	14 96       	adiw	r26, 0x04	; 4
    167a:	2c 91       	ld	r18, X
    167c:	20 5d       	subi	r18, 0xD0	; 208
    167e:	dc 01       	movw	r26, r24
    1680:	2c 93       	st	X, r18
	allData->frame_b->frameASCII[i++] = ',';
    1682:	46 81       	ldd	r20, Z+6	; 0x06
    1684:	57 81       	ldd	r21, Z+7	; 0x07
    1686:	89 81       	ldd	r24, Y+1	; 0x01
    1688:	9a 81       	ldd	r25, Y+2	; 0x02
    168a:	bc 01       	movw	r22, r24
    168c:	6f 5f       	subi	r22, 0xFF	; 255
    168e:	7f 4f       	sbci	r23, 0xFF	; 255
    1690:	69 83       	std	Y+1, r22	; 0x01
    1692:	7a 83       	std	Y+2, r23	; 0x02
    1694:	da 01       	movw	r26, r20
    1696:	a8 0f       	add	r26, r24
    1698:	b9 1f       	adc	r27, r25
    169a:	3c 93       	st	X, r19
	
	//===============Pressure & altitude===================
	//--------------LPS25H Altitude----------------------------
	//tmp = allData->SensorsData->altitude;
	//tmpf = (allData->SensorsData->altitude - truncf(allData->SensorsData->altitude))*100;
	if((tmp < 0) || (tmpf <0)){
    169c:	8b 81       	ldd	r24, Y+3	; 0x03
    169e:	9c 81       	ldd	r25, Y+4	; 0x04
    16a0:	99 23       	and	r25, r25
    16a2:	24 f0       	brlt	.+8      	; 0x16ac <prepareFrame+0x1c0>
    16a4:	8d 81       	ldd	r24, Y+5	; 0x05
    16a6:	9e 81       	ldd	r25, Y+6	; 0x06
    16a8:	99 23       	and	r25, r25
    16aa:	ec f4       	brge	.+58     	; 0x16e6 <prepareFrame+0x1fa>
		tmp = -tmp;
    16ac:	8b 81       	ldd	r24, Y+3	; 0x03
    16ae:	9c 81       	ldd	r25, Y+4	; 0x04
    16b0:	91 95       	neg	r25
    16b2:	81 95       	neg	r24
    16b4:	91 09       	sbc	r25, r1
    16b6:	8b 83       	std	Y+3, r24	; 0x03
    16b8:	9c 83       	std	Y+4, r25	; 0x04
		tmpf = -tmpf;
    16ba:	8d 81       	ldd	r24, Y+5	; 0x05
    16bc:	9e 81       	ldd	r25, Y+6	; 0x06
    16be:	91 95       	neg	r25
    16c0:	81 95       	neg	r24
    16c2:	91 09       	sbc	r25, r1
    16c4:	8d 83       	std	Y+5, r24	; 0x05
    16c6:	9e 83       	std	Y+6, r25	; 0x06
		allData->frame_b->frameASCII[i++] = '-';
    16c8:	26 81       	ldd	r18, Z+6	; 0x06
    16ca:	37 81       	ldd	r19, Z+7	; 0x07
    16cc:	89 81       	ldd	r24, Y+1	; 0x01
    16ce:	9a 81       	ldd	r25, Y+2	; 0x02
    16d0:	ac 01       	movw	r20, r24
    16d2:	4f 5f       	subi	r20, 0xFF	; 255
    16d4:	5f 4f       	sbci	r21, 0xFF	; 255
    16d6:	49 83       	std	Y+1, r20	; 0x01
    16d8:	5a 83       	std	Y+2, r21	; 0x02
    16da:	d9 01       	movw	r26, r18
    16dc:	a8 0f       	add	r26, r24
    16de:	b9 1f       	adc	r27, r25
    16e0:	2d e2       	ldi	r18, 0x2D	; 45
    16e2:	2c 93       	st	X, r18
    16e4:	0e c0       	rjmp	.+28     	; 0x1702 <prepareFrame+0x216>
	}
	else allData->frame_b->frameASCII[i++] = '+';
    16e6:	26 81       	ldd	r18, Z+6	; 0x06
    16e8:	37 81       	ldd	r19, Z+7	; 0x07
    16ea:	89 81       	ldd	r24, Y+1	; 0x01
    16ec:	9a 81       	ldd	r25, Y+2	; 0x02
    16ee:	ac 01       	movw	r20, r24
    16f0:	4f 5f       	subi	r20, 0xFF	; 255
    16f2:	5f 4f       	sbci	r21, 0xFF	; 255
    16f4:	49 83       	std	Y+1, r20	; 0x01
    16f6:	5a 83       	std	Y+2, r21	; 0x02
    16f8:	d9 01       	movw	r26, r18
    16fa:	a8 0f       	add	r26, r24
    16fc:	b9 1f       	adc	r27, r25
    16fe:	2b e2       	ldi	r18, 0x2B	; 43
    1700:	2c 93       	st	X, r18
	allData->frame_b->frameASCII[i++] = (tmp/10000)%10 + 48;
    1702:	06 81       	ldd	r16, Z+6	; 0x06
    1704:	17 81       	ldd	r17, Z+7	; 0x07
    1706:	29 81       	ldd	r18, Y+1	; 0x01
    1708:	3a 81       	ldd	r19, Y+2	; 0x02
    170a:	c9 01       	movw	r24, r18
    170c:	01 96       	adiw	r24, 0x01	; 1
    170e:	89 83       	std	Y+1, r24	; 0x01
    1710:	9a 83       	std	Y+2, r25	; 0x02
    1712:	8b 81       	ldd	r24, Y+3	; 0x03
    1714:	9c 81       	ldd	r25, Y+4	; 0x04
    1716:	02 0f       	add	r16, r18
    1718:	13 1f       	adc	r17, r19
    171a:	60 e1       	ldi	r22, 0x10	; 16
    171c:	77 e2       	ldi	r23, 0x27	; 39
    171e:	bd d2       	rcall	.+1402   	; 0x1c9a <__divmodhi4>
    1720:	cb 01       	movw	r24, r22
    1722:	2a e0       	ldi	r18, 0x0A	; 10
    1724:	30 e0       	ldi	r19, 0x00	; 0
    1726:	b9 01       	movw	r22, r18
    1728:	b8 d2       	rcall	.+1392   	; 0x1c9a <__divmodhi4>
    172a:	80 5d       	subi	r24, 0xD0	; 208
    172c:	d8 01       	movw	r26, r16
    172e:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp/1000)%10 + 48;
    1730:	06 81       	ldd	r16, Z+6	; 0x06
    1732:	17 81       	ldd	r17, Z+7	; 0x07
    1734:	49 81       	ldd	r20, Y+1	; 0x01
    1736:	5a 81       	ldd	r21, Y+2	; 0x02
    1738:	ca 01       	movw	r24, r20
    173a:	01 96       	adiw	r24, 0x01	; 1
    173c:	89 83       	std	Y+1, r24	; 0x01
    173e:	9a 83       	std	Y+2, r25	; 0x02
    1740:	8b 81       	ldd	r24, Y+3	; 0x03
    1742:	9c 81       	ldd	r25, Y+4	; 0x04
    1744:	04 0f       	add	r16, r20
    1746:	15 1f       	adc	r17, r21
    1748:	68 ee       	ldi	r22, 0xE8	; 232
    174a:	73 e0       	ldi	r23, 0x03	; 3
    174c:	a6 d2       	rcall	.+1356   	; 0x1c9a <__divmodhi4>
    174e:	cb 01       	movw	r24, r22
    1750:	b9 01       	movw	r22, r18
    1752:	a3 d2       	rcall	.+1350   	; 0x1c9a <__divmodhi4>
    1754:	80 5d       	subi	r24, 0xD0	; 208
    1756:	d8 01       	movw	r26, r16
    1758:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp/100)%10 + 48;
    175a:	06 81       	ldd	r16, Z+6	; 0x06
    175c:	17 81       	ldd	r17, Z+7	; 0x07
    175e:	49 81       	ldd	r20, Y+1	; 0x01
    1760:	5a 81       	ldd	r21, Y+2	; 0x02
    1762:	ca 01       	movw	r24, r20
    1764:	01 96       	adiw	r24, 0x01	; 1
    1766:	89 83       	std	Y+1, r24	; 0x01
    1768:	9a 83       	std	Y+2, r25	; 0x02
    176a:	8b 81       	ldd	r24, Y+3	; 0x03
    176c:	9c 81       	ldd	r25, Y+4	; 0x04
    176e:	04 0f       	add	r16, r20
    1770:	15 1f       	adc	r17, r21
    1772:	64 e6       	ldi	r22, 0x64	; 100
    1774:	70 e0       	ldi	r23, 0x00	; 0
    1776:	91 d2       	rcall	.+1314   	; 0x1c9a <__divmodhi4>
    1778:	cb 01       	movw	r24, r22
    177a:	b9 01       	movw	r22, r18
    177c:	8e d2       	rcall	.+1308   	; 0x1c9a <__divmodhi4>
    177e:	80 5d       	subi	r24, 0xD0	; 208
    1780:	d8 01       	movw	r26, r16
    1782:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp/10)%10 + 48;
    1784:	06 81       	ldd	r16, Z+6	; 0x06
    1786:	17 81       	ldd	r17, Z+7	; 0x07
    1788:	49 81       	ldd	r20, Y+1	; 0x01
    178a:	5a 81       	ldd	r21, Y+2	; 0x02
    178c:	ca 01       	movw	r24, r20
    178e:	01 96       	adiw	r24, 0x01	; 1
    1790:	89 83       	std	Y+1, r24	; 0x01
    1792:	9a 83       	std	Y+2, r25	; 0x02
    1794:	8b 81       	ldd	r24, Y+3	; 0x03
    1796:	9c 81       	ldd	r25, Y+4	; 0x04
    1798:	04 0f       	add	r16, r20
    179a:	15 1f       	adc	r17, r21
    179c:	b9 01       	movw	r22, r18
    179e:	7d d2       	rcall	.+1274   	; 0x1c9a <__divmodhi4>
    17a0:	cb 01       	movw	r24, r22
    17a2:	b9 01       	movw	r22, r18
    17a4:	7a d2       	rcall	.+1268   	; 0x1c9a <__divmodhi4>
    17a6:	80 5d       	subi	r24, 0xD0	; 208
    17a8:	d8 01       	movw	r26, r16
    17aa:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmp)%10 + 48;
    17ac:	06 81       	ldd	r16, Z+6	; 0x06
    17ae:	17 81       	ldd	r17, Z+7	; 0x07
    17b0:	49 81       	ldd	r20, Y+1	; 0x01
    17b2:	5a 81       	ldd	r21, Y+2	; 0x02
    17b4:	ca 01       	movw	r24, r20
    17b6:	01 96       	adiw	r24, 0x01	; 1
    17b8:	89 83       	std	Y+1, r24	; 0x01
    17ba:	9a 83       	std	Y+2, r25	; 0x02
    17bc:	8b 81       	ldd	r24, Y+3	; 0x03
    17be:	9c 81       	ldd	r25, Y+4	; 0x04
    17c0:	04 0f       	add	r16, r20
    17c2:	15 1f       	adc	r17, r21
    17c4:	b9 01       	movw	r22, r18
    17c6:	69 d2       	rcall	.+1234   	; 0x1c9a <__divmodhi4>
    17c8:	80 5d       	subi	r24, 0xD0	; 208
    17ca:	d8 01       	movw	r26, r16
    17cc:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = '.';
    17ce:	46 81       	ldd	r20, Z+6	; 0x06
    17d0:	57 81       	ldd	r21, Z+7	; 0x07
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	9a 81       	ldd	r25, Y+2	; 0x02
    17d6:	bc 01       	movw	r22, r24
    17d8:	6f 5f       	subi	r22, 0xFF	; 255
    17da:	7f 4f       	sbci	r23, 0xFF	; 255
    17dc:	69 83       	std	Y+1, r22	; 0x01
    17de:	7a 83       	std	Y+2, r23	; 0x02
    17e0:	da 01       	movw	r26, r20
    17e2:	a8 0f       	add	r26, r24
    17e4:	b9 1f       	adc	r27, r25
    17e6:	4e e2       	ldi	r20, 0x2E	; 46
    17e8:	4c 93       	st	X, r20
	allData->frame_b->frameASCII[i++] = (tmpf/10)%10 + 48;
    17ea:	06 81       	ldd	r16, Z+6	; 0x06
    17ec:	17 81       	ldd	r17, Z+7	; 0x07
    17ee:	49 81       	ldd	r20, Y+1	; 0x01
    17f0:	5a 81       	ldd	r21, Y+2	; 0x02
    17f2:	ca 01       	movw	r24, r20
    17f4:	01 96       	adiw	r24, 0x01	; 1
    17f6:	89 83       	std	Y+1, r24	; 0x01
    17f8:	9a 83       	std	Y+2, r25	; 0x02
    17fa:	8d 81       	ldd	r24, Y+5	; 0x05
    17fc:	9e 81       	ldd	r25, Y+6	; 0x06
    17fe:	04 0f       	add	r16, r20
    1800:	15 1f       	adc	r17, r21
    1802:	b9 01       	movw	r22, r18
    1804:	4a d2       	rcall	.+1172   	; 0x1c9a <__divmodhi4>
    1806:	cb 01       	movw	r24, r22
    1808:	b9 01       	movw	r22, r18
    180a:	47 d2       	rcall	.+1166   	; 0x1c9a <__divmodhi4>
    180c:	80 5d       	subi	r24, 0xD0	; 208
    180e:	d8 01       	movw	r26, r16
    1810:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = (tmpf/1)%10 + 48;
    1812:	06 81       	ldd	r16, Z+6	; 0x06
    1814:	17 81       	ldd	r17, Z+7	; 0x07
    1816:	49 81       	ldd	r20, Y+1	; 0x01
    1818:	5a 81       	ldd	r21, Y+2	; 0x02
    181a:	ca 01       	movw	r24, r20
    181c:	01 96       	adiw	r24, 0x01	; 1
    181e:	89 83       	std	Y+1, r24	; 0x01
    1820:	9a 83       	std	Y+2, r25	; 0x02
    1822:	8d 81       	ldd	r24, Y+5	; 0x05
    1824:	9e 81       	ldd	r25, Y+6	; 0x06
    1826:	04 0f       	add	r16, r20
    1828:	15 1f       	adc	r17, r21
    182a:	b9 01       	movw	r22, r18
    182c:	36 d2       	rcall	.+1132   	; 0x1c9a <__divmodhi4>
    182e:	80 5d       	subi	r24, 0xD0	; 208
    1830:	d8 01       	movw	r26, r16
    1832:	8c 93       	st	X, r24
	allData->frame_b->frameASCII[i++] = ',';
    1834:	26 81       	ldd	r18, Z+6	; 0x06
    1836:	37 81       	ldd	r19, Z+7	; 0x07
    1838:	89 81       	ldd	r24, Y+1	; 0x01
    183a:	9a 81       	ldd	r25, Y+2	; 0x02
    183c:	ac 01       	movw	r20, r24
    183e:	4f 5f       	subi	r20, 0xFF	; 255
    1840:	5f 4f       	sbci	r21, 0xFF	; 255
    1842:	49 83       	std	Y+1, r20	; 0x01
    1844:	5a 83       	std	Y+2, r21	; 0x02
    1846:	d9 01       	movw	r26, r18
    1848:	a8 0f       	add	r26, r24
    184a:	b9 1f       	adc	r27, r25
    184c:	2c e2       	ldi	r18, 0x2C	; 44
    184e:	2c 93       	st	X, r18
	
	allData->frame_b->frameASCII[i++] = '\r';
    1850:	26 81       	ldd	r18, Z+6	; 0x06
    1852:	37 81       	ldd	r19, Z+7	; 0x07
    1854:	89 81       	ldd	r24, Y+1	; 0x01
    1856:	9a 81       	ldd	r25, Y+2	; 0x02
    1858:	ac 01       	movw	r20, r24
    185a:	4f 5f       	subi	r20, 0xFF	; 255
    185c:	5f 4f       	sbci	r21, 0xFF	; 255
    185e:	49 83       	std	Y+1, r20	; 0x01
    1860:	5a 83       	std	Y+2, r21	; 0x02
    1862:	d9 01       	movw	r26, r18
    1864:	a8 0f       	add	r26, r24
    1866:	b9 1f       	adc	r27, r25
    1868:	2d e0       	ldi	r18, 0x0D	; 13
    186a:	2c 93       	st	X, r18
	allData->frame_b->frameASCII[i++] = '\n';		//248 bajtw
    186c:	26 81       	ldd	r18, Z+6	; 0x06
    186e:	37 81       	ldd	r19, Z+7	; 0x07
    1870:	89 81       	ldd	r24, Y+1	; 0x01
    1872:	9a 81       	ldd	r25, Y+2	; 0x02
    1874:	ac 01       	movw	r20, r24
    1876:	4f 5f       	subi	r20, 0xFF	; 255
    1878:	5f 4f       	sbci	r21, 0xFF	; 255
    187a:	49 83       	std	Y+1, r20	; 0x01
    187c:	5a 83       	std	Y+2, r21	; 0x02
    187e:	d9 01       	movw	r26, r18
    1880:	a8 0f       	add	r26, r24
    1882:	b9 1f       	adc	r27, r25
    1884:	2a e0       	ldi	r18, 0x0A	; 10
    1886:	2c 93       	st	X, r18
	allData->frame_b->frameASCII[i++] = 0;
    1888:	26 81       	ldd	r18, Z+6	; 0x06
    188a:	37 81       	ldd	r19, Z+7	; 0x07
    188c:	89 81       	ldd	r24, Y+1	; 0x01
    188e:	9a 81       	ldd	r25, Y+2	; 0x02
    1890:	ac 01       	movw	r20, r24
    1892:	4f 5f       	subi	r20, 0xFF	; 255
    1894:	5f 4f       	sbci	r21, 0xFF	; 255
    1896:	49 83       	std	Y+1, r20	; 0x01
    1898:	5a 83       	std	Y+2, r21	; 0x02
    189a:	d9 01       	movw	r26, r18
    189c:	a8 0f       	add	r26, r24
    189e:	b9 1f       	adc	r27, r25
    18a0:	1c 92       	st	X, r1
	allData->frame_b->frameASCII[i++] = 'X';
    18a2:	26 81       	ldd	r18, Z+6	; 0x06
    18a4:	37 81       	ldd	r19, Z+7	; 0x07
    18a6:	89 81       	ldd	r24, Y+1	; 0x01
    18a8:	9a 81       	ldd	r25, Y+2	; 0x02
    18aa:	ac 01       	movw	r20, r24
    18ac:	4f 5f       	subi	r20, 0xFF	; 255
    18ae:	5f 4f       	sbci	r21, 0xFF	; 255
    18b0:	49 83       	std	Y+1, r20	; 0x01
    18b2:	5a 83       	std	Y+2, r21	; 0x02
    18b4:	f9 01       	movw	r30, r18
    18b6:	e8 0f       	add	r30, r24
    18b8:	f9 1f       	adc	r31, r25
    18ba:	28 e5       	ldi	r18, 0x58	; 88
    18bc:	20 83       	st	Z, r18
}
    18be:	26 96       	adiw	r28, 0x06	; 6
    18c0:	cd bf       	out	0x3d, r28	; 61
    18c2:	de bf       	out	0x3e, r29	; 62
    18c4:	df 91       	pop	r29
    18c6:	cf 91       	pop	r28
    18c8:	1f 91       	pop	r17
    18ca:	0f 91       	pop	r16
    18cc:	08 95       	ret

000018ce <__subsf3>:
    18ce:	50 58       	subi	r21, 0x80	; 128

000018d0 <__addsf3>:
    18d0:	bb 27       	eor	r27, r27
    18d2:	aa 27       	eor	r26, r26
    18d4:	0e d0       	rcall	.+28     	; 0x18f2 <__addsf3x>
    18d6:	40 c1       	rjmp	.+640    	; 0x1b58 <__fp_round>
    18d8:	31 d1       	rcall	.+610    	; 0x1b3c <__fp_pscA>
    18da:	30 f0       	brcs	.+12     	; 0x18e8 <__addsf3+0x18>
    18dc:	36 d1       	rcall	.+620    	; 0x1b4a <__fp_pscB>
    18de:	20 f0       	brcs	.+8      	; 0x18e8 <__addsf3+0x18>
    18e0:	31 f4       	brne	.+12     	; 0x18ee <__addsf3+0x1e>
    18e2:	9f 3f       	cpi	r25, 0xFF	; 255
    18e4:	11 f4       	brne	.+4      	; 0x18ea <__addsf3+0x1a>
    18e6:	1e f4       	brtc	.+6      	; 0x18ee <__addsf3+0x1e>
    18e8:	26 c1       	rjmp	.+588    	; 0x1b36 <__fp_nan>
    18ea:	0e f4       	brtc	.+2      	; 0x18ee <__addsf3+0x1e>
    18ec:	e0 95       	com	r30
    18ee:	e7 fb       	bst	r30, 7
    18f0:	1c c1       	rjmp	.+568    	; 0x1b2a <__fp_inf>

000018f2 <__addsf3x>:
    18f2:	e9 2f       	mov	r30, r25
    18f4:	42 d1       	rcall	.+644    	; 0x1b7a <__fp_split3>
    18f6:	80 f3       	brcs	.-32     	; 0x18d8 <__addsf3+0x8>
    18f8:	ba 17       	cp	r27, r26
    18fa:	62 07       	cpc	r22, r18
    18fc:	73 07       	cpc	r23, r19
    18fe:	84 07       	cpc	r24, r20
    1900:	95 07       	cpc	r25, r21
    1902:	18 f0       	brcs	.+6      	; 0x190a <__addsf3x+0x18>
    1904:	71 f4       	brne	.+28     	; 0x1922 <__addsf3x+0x30>
    1906:	9e f5       	brtc	.+102    	; 0x196e <__addsf3x+0x7c>
    1908:	5a c1       	rjmp	.+692    	; 0x1bbe <__fp_zero>
    190a:	0e f4       	brtc	.+2      	; 0x190e <__addsf3x+0x1c>
    190c:	e0 95       	com	r30
    190e:	0b 2e       	mov	r0, r27
    1910:	ba 2f       	mov	r27, r26
    1912:	a0 2d       	mov	r26, r0
    1914:	0b 01       	movw	r0, r22
    1916:	b9 01       	movw	r22, r18
    1918:	90 01       	movw	r18, r0
    191a:	0c 01       	movw	r0, r24
    191c:	ca 01       	movw	r24, r20
    191e:	a0 01       	movw	r20, r0
    1920:	11 24       	eor	r1, r1
    1922:	ff 27       	eor	r31, r31
    1924:	59 1b       	sub	r21, r25
    1926:	99 f0       	breq	.+38     	; 0x194e <__addsf3x+0x5c>
    1928:	59 3f       	cpi	r21, 0xF9	; 249
    192a:	50 f4       	brcc	.+20     	; 0x1940 <__addsf3x+0x4e>
    192c:	50 3e       	cpi	r21, 0xE0	; 224
    192e:	68 f1       	brcs	.+90     	; 0x198a <__addsf3x+0x98>
    1930:	1a 16       	cp	r1, r26
    1932:	f0 40       	sbci	r31, 0x00	; 0
    1934:	a2 2f       	mov	r26, r18
    1936:	23 2f       	mov	r18, r19
    1938:	34 2f       	mov	r19, r20
    193a:	44 27       	eor	r20, r20
    193c:	58 5f       	subi	r21, 0xF8	; 248
    193e:	f3 cf       	rjmp	.-26     	; 0x1926 <__addsf3x+0x34>
    1940:	46 95       	lsr	r20
    1942:	37 95       	ror	r19
    1944:	27 95       	ror	r18
    1946:	a7 95       	ror	r26
    1948:	f0 40       	sbci	r31, 0x00	; 0
    194a:	53 95       	inc	r21
    194c:	c9 f7       	brne	.-14     	; 0x1940 <__addsf3x+0x4e>
    194e:	7e f4       	brtc	.+30     	; 0x196e <__addsf3x+0x7c>
    1950:	1f 16       	cp	r1, r31
    1952:	ba 0b       	sbc	r27, r26
    1954:	62 0b       	sbc	r22, r18
    1956:	73 0b       	sbc	r23, r19
    1958:	84 0b       	sbc	r24, r20
    195a:	ba f0       	brmi	.+46     	; 0x198a <__addsf3x+0x98>
    195c:	91 50       	subi	r25, 0x01	; 1
    195e:	a1 f0       	breq	.+40     	; 0x1988 <__addsf3x+0x96>
    1960:	ff 0f       	add	r31, r31
    1962:	bb 1f       	adc	r27, r27
    1964:	66 1f       	adc	r22, r22
    1966:	77 1f       	adc	r23, r23
    1968:	88 1f       	adc	r24, r24
    196a:	c2 f7       	brpl	.-16     	; 0x195c <__addsf3x+0x6a>
    196c:	0e c0       	rjmp	.+28     	; 0x198a <__addsf3x+0x98>
    196e:	ba 0f       	add	r27, r26
    1970:	62 1f       	adc	r22, r18
    1972:	73 1f       	adc	r23, r19
    1974:	84 1f       	adc	r24, r20
    1976:	48 f4       	brcc	.+18     	; 0x198a <__addsf3x+0x98>
    1978:	87 95       	ror	r24
    197a:	77 95       	ror	r23
    197c:	67 95       	ror	r22
    197e:	b7 95       	ror	r27
    1980:	f7 95       	ror	r31
    1982:	9e 3f       	cpi	r25, 0xFE	; 254
    1984:	08 f0       	brcs	.+2      	; 0x1988 <__addsf3x+0x96>
    1986:	b3 cf       	rjmp	.-154    	; 0x18ee <__addsf3+0x1e>
    1988:	93 95       	inc	r25
    198a:	88 0f       	add	r24, r24
    198c:	08 f0       	brcs	.+2      	; 0x1990 <__addsf3x+0x9e>
    198e:	99 27       	eor	r25, r25
    1990:	ee 0f       	add	r30, r30
    1992:	97 95       	ror	r25
    1994:	87 95       	ror	r24
    1996:	08 95       	ret

00001998 <__divsf3>:
    1998:	0c d0       	rcall	.+24     	; 0x19b2 <__divsf3x>
    199a:	de c0       	rjmp	.+444    	; 0x1b58 <__fp_round>
    199c:	d6 d0       	rcall	.+428    	; 0x1b4a <__fp_pscB>
    199e:	40 f0       	brcs	.+16     	; 0x19b0 <__divsf3+0x18>
    19a0:	cd d0       	rcall	.+410    	; 0x1b3c <__fp_pscA>
    19a2:	30 f0       	brcs	.+12     	; 0x19b0 <__divsf3+0x18>
    19a4:	21 f4       	brne	.+8      	; 0x19ae <__divsf3+0x16>
    19a6:	5f 3f       	cpi	r21, 0xFF	; 255
    19a8:	19 f0       	breq	.+6      	; 0x19b0 <__divsf3+0x18>
    19aa:	bf c0       	rjmp	.+382    	; 0x1b2a <__fp_inf>
    19ac:	51 11       	cpse	r21, r1
    19ae:	08 c1       	rjmp	.+528    	; 0x1bc0 <__fp_szero>
    19b0:	c2 c0       	rjmp	.+388    	; 0x1b36 <__fp_nan>

000019b2 <__divsf3x>:
    19b2:	e3 d0       	rcall	.+454    	; 0x1b7a <__fp_split3>
    19b4:	98 f3       	brcs	.-26     	; 0x199c <__divsf3+0x4>

000019b6 <__divsf3_pse>:
    19b6:	99 23       	and	r25, r25
    19b8:	c9 f3       	breq	.-14     	; 0x19ac <__divsf3+0x14>
    19ba:	55 23       	and	r21, r21
    19bc:	b1 f3       	breq	.-20     	; 0x19aa <__divsf3+0x12>
    19be:	95 1b       	sub	r25, r21
    19c0:	55 0b       	sbc	r21, r21
    19c2:	bb 27       	eor	r27, r27
    19c4:	aa 27       	eor	r26, r26
    19c6:	62 17       	cp	r22, r18
    19c8:	73 07       	cpc	r23, r19
    19ca:	84 07       	cpc	r24, r20
    19cc:	38 f0       	brcs	.+14     	; 0x19dc <__divsf3_pse+0x26>
    19ce:	9f 5f       	subi	r25, 0xFF	; 255
    19d0:	5f 4f       	sbci	r21, 0xFF	; 255
    19d2:	22 0f       	add	r18, r18
    19d4:	33 1f       	adc	r19, r19
    19d6:	44 1f       	adc	r20, r20
    19d8:	aa 1f       	adc	r26, r26
    19da:	a9 f3       	breq	.-22     	; 0x19c6 <__divsf3_pse+0x10>
    19dc:	33 d0       	rcall	.+102    	; 0x1a44 <__divsf3_pse+0x8e>
    19de:	0e 2e       	mov	r0, r30
    19e0:	3a f0       	brmi	.+14     	; 0x19f0 <__divsf3_pse+0x3a>
    19e2:	e0 e8       	ldi	r30, 0x80	; 128
    19e4:	30 d0       	rcall	.+96     	; 0x1a46 <__divsf3_pse+0x90>
    19e6:	91 50       	subi	r25, 0x01	; 1
    19e8:	50 40       	sbci	r21, 0x00	; 0
    19ea:	e6 95       	lsr	r30
    19ec:	00 1c       	adc	r0, r0
    19ee:	ca f7       	brpl	.-14     	; 0x19e2 <__divsf3_pse+0x2c>
    19f0:	29 d0       	rcall	.+82     	; 0x1a44 <__divsf3_pse+0x8e>
    19f2:	fe 2f       	mov	r31, r30
    19f4:	27 d0       	rcall	.+78     	; 0x1a44 <__divsf3_pse+0x8e>
    19f6:	66 0f       	add	r22, r22
    19f8:	77 1f       	adc	r23, r23
    19fa:	88 1f       	adc	r24, r24
    19fc:	bb 1f       	adc	r27, r27
    19fe:	26 17       	cp	r18, r22
    1a00:	37 07       	cpc	r19, r23
    1a02:	48 07       	cpc	r20, r24
    1a04:	ab 07       	cpc	r26, r27
    1a06:	b0 e8       	ldi	r27, 0x80	; 128
    1a08:	09 f0       	breq	.+2      	; 0x1a0c <__divsf3_pse+0x56>
    1a0a:	bb 0b       	sbc	r27, r27
    1a0c:	80 2d       	mov	r24, r0
    1a0e:	bf 01       	movw	r22, r30
    1a10:	ff 27       	eor	r31, r31
    1a12:	93 58       	subi	r25, 0x83	; 131
    1a14:	5f 4f       	sbci	r21, 0xFF	; 255
    1a16:	2a f0       	brmi	.+10     	; 0x1a22 <__divsf3_pse+0x6c>
    1a18:	9e 3f       	cpi	r25, 0xFE	; 254
    1a1a:	51 05       	cpc	r21, r1
    1a1c:	68 f0       	brcs	.+26     	; 0x1a38 <__divsf3_pse+0x82>
    1a1e:	85 c0       	rjmp	.+266    	; 0x1b2a <__fp_inf>
    1a20:	cf c0       	rjmp	.+414    	; 0x1bc0 <__fp_szero>
    1a22:	5f 3f       	cpi	r21, 0xFF	; 255
    1a24:	ec f3       	brlt	.-6      	; 0x1a20 <__divsf3_pse+0x6a>
    1a26:	98 3e       	cpi	r25, 0xE8	; 232
    1a28:	dc f3       	brlt	.-10     	; 0x1a20 <__divsf3_pse+0x6a>
    1a2a:	86 95       	lsr	r24
    1a2c:	77 95       	ror	r23
    1a2e:	67 95       	ror	r22
    1a30:	b7 95       	ror	r27
    1a32:	f7 95       	ror	r31
    1a34:	9f 5f       	subi	r25, 0xFF	; 255
    1a36:	c9 f7       	brne	.-14     	; 0x1a2a <__divsf3_pse+0x74>
    1a38:	88 0f       	add	r24, r24
    1a3a:	91 1d       	adc	r25, r1
    1a3c:	96 95       	lsr	r25
    1a3e:	87 95       	ror	r24
    1a40:	97 f9       	bld	r25, 7
    1a42:	08 95       	ret
    1a44:	e1 e0       	ldi	r30, 0x01	; 1
    1a46:	66 0f       	add	r22, r22
    1a48:	77 1f       	adc	r23, r23
    1a4a:	88 1f       	adc	r24, r24
    1a4c:	bb 1f       	adc	r27, r27
    1a4e:	62 17       	cp	r22, r18
    1a50:	73 07       	cpc	r23, r19
    1a52:	84 07       	cpc	r24, r20
    1a54:	ba 07       	cpc	r27, r26
    1a56:	20 f0       	brcs	.+8      	; 0x1a60 <__divsf3_pse+0xaa>
    1a58:	62 1b       	sub	r22, r18
    1a5a:	73 0b       	sbc	r23, r19
    1a5c:	84 0b       	sbc	r24, r20
    1a5e:	ba 0b       	sbc	r27, r26
    1a60:	ee 1f       	adc	r30, r30
    1a62:	88 f7       	brcc	.-30     	; 0x1a46 <__divsf3_pse+0x90>
    1a64:	e0 95       	com	r30
    1a66:	08 95       	ret

00001a68 <__floatunsisf>:
    1a68:	e8 94       	clt
    1a6a:	09 c0       	rjmp	.+18     	; 0x1a7e <__floatsisf+0x12>

00001a6c <__floatsisf>:
    1a6c:	97 fb       	bst	r25, 7
    1a6e:	3e f4       	brtc	.+14     	; 0x1a7e <__floatsisf+0x12>
    1a70:	90 95       	com	r25
    1a72:	80 95       	com	r24
    1a74:	70 95       	com	r23
    1a76:	61 95       	neg	r22
    1a78:	7f 4f       	sbci	r23, 0xFF	; 255
    1a7a:	8f 4f       	sbci	r24, 0xFF	; 255
    1a7c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a7e:	99 23       	and	r25, r25
    1a80:	a9 f0       	breq	.+42     	; 0x1aac <__floatsisf+0x40>
    1a82:	f9 2f       	mov	r31, r25
    1a84:	96 e9       	ldi	r25, 0x96	; 150
    1a86:	bb 27       	eor	r27, r27
    1a88:	93 95       	inc	r25
    1a8a:	f6 95       	lsr	r31
    1a8c:	87 95       	ror	r24
    1a8e:	77 95       	ror	r23
    1a90:	67 95       	ror	r22
    1a92:	b7 95       	ror	r27
    1a94:	f1 11       	cpse	r31, r1
    1a96:	f8 cf       	rjmp	.-16     	; 0x1a88 <__floatsisf+0x1c>
    1a98:	fa f4       	brpl	.+62     	; 0x1ad8 <__floatsisf+0x6c>
    1a9a:	bb 0f       	add	r27, r27
    1a9c:	11 f4       	brne	.+4      	; 0x1aa2 <__floatsisf+0x36>
    1a9e:	60 ff       	sbrs	r22, 0
    1aa0:	1b c0       	rjmp	.+54     	; 0x1ad8 <__floatsisf+0x6c>
    1aa2:	6f 5f       	subi	r22, 0xFF	; 255
    1aa4:	7f 4f       	sbci	r23, 0xFF	; 255
    1aa6:	8f 4f       	sbci	r24, 0xFF	; 255
    1aa8:	9f 4f       	sbci	r25, 0xFF	; 255
    1aaa:	16 c0       	rjmp	.+44     	; 0x1ad8 <__floatsisf+0x6c>
    1aac:	88 23       	and	r24, r24
    1aae:	11 f0       	breq	.+4      	; 0x1ab4 <__floatsisf+0x48>
    1ab0:	96 e9       	ldi	r25, 0x96	; 150
    1ab2:	11 c0       	rjmp	.+34     	; 0x1ad6 <__floatsisf+0x6a>
    1ab4:	77 23       	and	r23, r23
    1ab6:	21 f0       	breq	.+8      	; 0x1ac0 <__floatsisf+0x54>
    1ab8:	9e e8       	ldi	r25, 0x8E	; 142
    1aba:	87 2f       	mov	r24, r23
    1abc:	76 2f       	mov	r23, r22
    1abe:	05 c0       	rjmp	.+10     	; 0x1aca <__floatsisf+0x5e>
    1ac0:	66 23       	and	r22, r22
    1ac2:	71 f0       	breq	.+28     	; 0x1ae0 <__floatsisf+0x74>
    1ac4:	96 e8       	ldi	r25, 0x86	; 134
    1ac6:	86 2f       	mov	r24, r22
    1ac8:	70 e0       	ldi	r23, 0x00	; 0
    1aca:	60 e0       	ldi	r22, 0x00	; 0
    1acc:	2a f0       	brmi	.+10     	; 0x1ad8 <__floatsisf+0x6c>
    1ace:	9a 95       	dec	r25
    1ad0:	66 0f       	add	r22, r22
    1ad2:	77 1f       	adc	r23, r23
    1ad4:	88 1f       	adc	r24, r24
    1ad6:	da f7       	brpl	.-10     	; 0x1ace <__floatsisf+0x62>
    1ad8:	88 0f       	add	r24, r24
    1ada:	96 95       	lsr	r25
    1adc:	87 95       	ror	r24
    1ade:	97 f9       	bld	r25, 7
    1ae0:	08 95       	ret

00001ae2 <__fp_cmp>:
    1ae2:	99 0f       	add	r25, r25
    1ae4:	00 08       	sbc	r0, r0
    1ae6:	55 0f       	add	r21, r21
    1ae8:	aa 0b       	sbc	r26, r26
    1aea:	e0 e8       	ldi	r30, 0x80	; 128
    1aec:	fe ef       	ldi	r31, 0xFE	; 254
    1aee:	16 16       	cp	r1, r22
    1af0:	17 06       	cpc	r1, r23
    1af2:	e8 07       	cpc	r30, r24
    1af4:	f9 07       	cpc	r31, r25
    1af6:	c0 f0       	brcs	.+48     	; 0x1b28 <__fp_cmp+0x46>
    1af8:	12 16       	cp	r1, r18
    1afa:	13 06       	cpc	r1, r19
    1afc:	e4 07       	cpc	r30, r20
    1afe:	f5 07       	cpc	r31, r21
    1b00:	98 f0       	brcs	.+38     	; 0x1b28 <__fp_cmp+0x46>
    1b02:	62 1b       	sub	r22, r18
    1b04:	73 0b       	sbc	r23, r19
    1b06:	84 0b       	sbc	r24, r20
    1b08:	95 0b       	sbc	r25, r21
    1b0a:	39 f4       	brne	.+14     	; 0x1b1a <__fp_cmp+0x38>
    1b0c:	0a 26       	eor	r0, r26
    1b0e:	61 f0       	breq	.+24     	; 0x1b28 <__fp_cmp+0x46>
    1b10:	23 2b       	or	r18, r19
    1b12:	24 2b       	or	r18, r20
    1b14:	25 2b       	or	r18, r21
    1b16:	21 f4       	brne	.+8      	; 0x1b20 <__fp_cmp+0x3e>
    1b18:	08 95       	ret
    1b1a:	0a 26       	eor	r0, r26
    1b1c:	09 f4       	brne	.+2      	; 0x1b20 <__fp_cmp+0x3e>
    1b1e:	a1 40       	sbci	r26, 0x01	; 1
    1b20:	a6 95       	lsr	r26
    1b22:	8f ef       	ldi	r24, 0xFF	; 255
    1b24:	81 1d       	adc	r24, r1
    1b26:	81 1d       	adc	r24, r1
    1b28:	08 95       	ret

00001b2a <__fp_inf>:
    1b2a:	97 f9       	bld	r25, 7
    1b2c:	9f 67       	ori	r25, 0x7F	; 127
    1b2e:	80 e8       	ldi	r24, 0x80	; 128
    1b30:	70 e0       	ldi	r23, 0x00	; 0
    1b32:	60 e0       	ldi	r22, 0x00	; 0
    1b34:	08 95       	ret

00001b36 <__fp_nan>:
    1b36:	9f ef       	ldi	r25, 0xFF	; 255
    1b38:	80 ec       	ldi	r24, 0xC0	; 192
    1b3a:	08 95       	ret

00001b3c <__fp_pscA>:
    1b3c:	00 24       	eor	r0, r0
    1b3e:	0a 94       	dec	r0
    1b40:	16 16       	cp	r1, r22
    1b42:	17 06       	cpc	r1, r23
    1b44:	18 06       	cpc	r1, r24
    1b46:	09 06       	cpc	r0, r25
    1b48:	08 95       	ret

00001b4a <__fp_pscB>:
    1b4a:	00 24       	eor	r0, r0
    1b4c:	0a 94       	dec	r0
    1b4e:	12 16       	cp	r1, r18
    1b50:	13 06       	cpc	r1, r19
    1b52:	14 06       	cpc	r1, r20
    1b54:	05 06       	cpc	r0, r21
    1b56:	08 95       	ret

00001b58 <__fp_round>:
    1b58:	09 2e       	mov	r0, r25
    1b5a:	03 94       	inc	r0
    1b5c:	00 0c       	add	r0, r0
    1b5e:	11 f4       	brne	.+4      	; 0x1b64 <__fp_round+0xc>
    1b60:	88 23       	and	r24, r24
    1b62:	52 f0       	brmi	.+20     	; 0x1b78 <__fp_round+0x20>
    1b64:	bb 0f       	add	r27, r27
    1b66:	40 f4       	brcc	.+16     	; 0x1b78 <__fp_round+0x20>
    1b68:	bf 2b       	or	r27, r31
    1b6a:	11 f4       	brne	.+4      	; 0x1b70 <__fp_round+0x18>
    1b6c:	60 ff       	sbrs	r22, 0
    1b6e:	04 c0       	rjmp	.+8      	; 0x1b78 <__fp_round+0x20>
    1b70:	6f 5f       	subi	r22, 0xFF	; 255
    1b72:	7f 4f       	sbci	r23, 0xFF	; 255
    1b74:	8f 4f       	sbci	r24, 0xFF	; 255
    1b76:	9f 4f       	sbci	r25, 0xFF	; 255
    1b78:	08 95       	ret

00001b7a <__fp_split3>:
    1b7a:	57 fd       	sbrc	r21, 7
    1b7c:	90 58       	subi	r25, 0x80	; 128
    1b7e:	44 0f       	add	r20, r20
    1b80:	55 1f       	adc	r21, r21
    1b82:	59 f0       	breq	.+22     	; 0x1b9a <__fp_splitA+0x10>
    1b84:	5f 3f       	cpi	r21, 0xFF	; 255
    1b86:	71 f0       	breq	.+28     	; 0x1ba4 <__fp_splitA+0x1a>
    1b88:	47 95       	ror	r20

00001b8a <__fp_splitA>:
    1b8a:	88 0f       	add	r24, r24
    1b8c:	97 fb       	bst	r25, 7
    1b8e:	99 1f       	adc	r25, r25
    1b90:	61 f0       	breq	.+24     	; 0x1baa <__fp_splitA+0x20>
    1b92:	9f 3f       	cpi	r25, 0xFF	; 255
    1b94:	79 f0       	breq	.+30     	; 0x1bb4 <__fp_splitA+0x2a>
    1b96:	87 95       	ror	r24
    1b98:	08 95       	ret
    1b9a:	12 16       	cp	r1, r18
    1b9c:	13 06       	cpc	r1, r19
    1b9e:	14 06       	cpc	r1, r20
    1ba0:	55 1f       	adc	r21, r21
    1ba2:	f2 cf       	rjmp	.-28     	; 0x1b88 <__fp_split3+0xe>
    1ba4:	46 95       	lsr	r20
    1ba6:	f1 df       	rcall	.-30     	; 0x1b8a <__fp_splitA>
    1ba8:	08 c0       	rjmp	.+16     	; 0x1bba <__fp_splitA+0x30>
    1baa:	16 16       	cp	r1, r22
    1bac:	17 06       	cpc	r1, r23
    1bae:	18 06       	cpc	r1, r24
    1bb0:	99 1f       	adc	r25, r25
    1bb2:	f1 cf       	rjmp	.-30     	; 0x1b96 <__fp_splitA+0xc>
    1bb4:	86 95       	lsr	r24
    1bb6:	71 05       	cpc	r23, r1
    1bb8:	61 05       	cpc	r22, r1
    1bba:	08 94       	sec
    1bbc:	08 95       	ret

00001bbe <__fp_zero>:
    1bbe:	e8 94       	clt

00001bc0 <__fp_szero>:
    1bc0:	bb 27       	eor	r27, r27
    1bc2:	66 27       	eor	r22, r22
    1bc4:	77 27       	eor	r23, r23
    1bc6:	cb 01       	movw	r24, r22
    1bc8:	97 f9       	bld	r25, 7
    1bca:	08 95       	ret

00001bcc <__gesf2>:
    1bcc:	8a df       	rcall	.-236    	; 0x1ae2 <__fp_cmp>
    1bce:	08 f4       	brcc	.+2      	; 0x1bd2 <__gesf2+0x6>
    1bd0:	8f ef       	ldi	r24, 0xFF	; 255
    1bd2:	08 95       	ret

00001bd4 <__mulsf3>:
    1bd4:	0b d0       	rcall	.+22     	; 0x1bec <__mulsf3x>
    1bd6:	c0 cf       	rjmp	.-128    	; 0x1b58 <__fp_round>
    1bd8:	b1 df       	rcall	.-158    	; 0x1b3c <__fp_pscA>
    1bda:	28 f0       	brcs	.+10     	; 0x1be6 <__mulsf3+0x12>
    1bdc:	b6 df       	rcall	.-148    	; 0x1b4a <__fp_pscB>
    1bde:	18 f0       	brcs	.+6      	; 0x1be6 <__mulsf3+0x12>
    1be0:	95 23       	and	r25, r21
    1be2:	09 f0       	breq	.+2      	; 0x1be6 <__mulsf3+0x12>
    1be4:	a2 cf       	rjmp	.-188    	; 0x1b2a <__fp_inf>
    1be6:	a7 cf       	rjmp	.-178    	; 0x1b36 <__fp_nan>
    1be8:	11 24       	eor	r1, r1
    1bea:	ea cf       	rjmp	.-44     	; 0x1bc0 <__fp_szero>

00001bec <__mulsf3x>:
    1bec:	c6 df       	rcall	.-116    	; 0x1b7a <__fp_split3>
    1bee:	a0 f3       	brcs	.-24     	; 0x1bd8 <__mulsf3+0x4>

00001bf0 <__mulsf3_pse>:
    1bf0:	95 9f       	mul	r25, r21
    1bf2:	d1 f3       	breq	.-12     	; 0x1be8 <__mulsf3+0x14>
    1bf4:	95 0f       	add	r25, r21
    1bf6:	50 e0       	ldi	r21, 0x00	; 0
    1bf8:	55 1f       	adc	r21, r21
    1bfa:	62 9f       	mul	r22, r18
    1bfc:	f0 01       	movw	r30, r0
    1bfe:	72 9f       	mul	r23, r18
    1c00:	bb 27       	eor	r27, r27
    1c02:	f0 0d       	add	r31, r0
    1c04:	b1 1d       	adc	r27, r1
    1c06:	63 9f       	mul	r22, r19
    1c08:	aa 27       	eor	r26, r26
    1c0a:	f0 0d       	add	r31, r0
    1c0c:	b1 1d       	adc	r27, r1
    1c0e:	aa 1f       	adc	r26, r26
    1c10:	64 9f       	mul	r22, r20
    1c12:	66 27       	eor	r22, r22
    1c14:	b0 0d       	add	r27, r0
    1c16:	a1 1d       	adc	r26, r1
    1c18:	66 1f       	adc	r22, r22
    1c1a:	82 9f       	mul	r24, r18
    1c1c:	22 27       	eor	r18, r18
    1c1e:	b0 0d       	add	r27, r0
    1c20:	a1 1d       	adc	r26, r1
    1c22:	62 1f       	adc	r22, r18
    1c24:	73 9f       	mul	r23, r19
    1c26:	b0 0d       	add	r27, r0
    1c28:	a1 1d       	adc	r26, r1
    1c2a:	62 1f       	adc	r22, r18
    1c2c:	83 9f       	mul	r24, r19
    1c2e:	a0 0d       	add	r26, r0
    1c30:	61 1d       	adc	r22, r1
    1c32:	22 1f       	adc	r18, r18
    1c34:	74 9f       	mul	r23, r20
    1c36:	33 27       	eor	r19, r19
    1c38:	a0 0d       	add	r26, r0
    1c3a:	61 1d       	adc	r22, r1
    1c3c:	23 1f       	adc	r18, r19
    1c3e:	84 9f       	mul	r24, r20
    1c40:	60 0d       	add	r22, r0
    1c42:	21 1d       	adc	r18, r1
    1c44:	82 2f       	mov	r24, r18
    1c46:	76 2f       	mov	r23, r22
    1c48:	6a 2f       	mov	r22, r26
    1c4a:	11 24       	eor	r1, r1
    1c4c:	9f 57       	subi	r25, 0x7F	; 127
    1c4e:	50 40       	sbci	r21, 0x00	; 0
    1c50:	8a f0       	brmi	.+34     	; 0x1c74 <__mulsf3_pse+0x84>
    1c52:	e1 f0       	breq	.+56     	; 0x1c8c <__mulsf3_pse+0x9c>
    1c54:	88 23       	and	r24, r24
    1c56:	4a f0       	brmi	.+18     	; 0x1c6a <__mulsf3_pse+0x7a>
    1c58:	ee 0f       	add	r30, r30
    1c5a:	ff 1f       	adc	r31, r31
    1c5c:	bb 1f       	adc	r27, r27
    1c5e:	66 1f       	adc	r22, r22
    1c60:	77 1f       	adc	r23, r23
    1c62:	88 1f       	adc	r24, r24
    1c64:	91 50       	subi	r25, 0x01	; 1
    1c66:	50 40       	sbci	r21, 0x00	; 0
    1c68:	a9 f7       	brne	.-22     	; 0x1c54 <__mulsf3_pse+0x64>
    1c6a:	9e 3f       	cpi	r25, 0xFE	; 254
    1c6c:	51 05       	cpc	r21, r1
    1c6e:	70 f0       	brcs	.+28     	; 0x1c8c <__mulsf3_pse+0x9c>
    1c70:	5c cf       	rjmp	.-328    	; 0x1b2a <__fp_inf>
    1c72:	a6 cf       	rjmp	.-180    	; 0x1bc0 <__fp_szero>
    1c74:	5f 3f       	cpi	r21, 0xFF	; 255
    1c76:	ec f3       	brlt	.-6      	; 0x1c72 <__mulsf3_pse+0x82>
    1c78:	98 3e       	cpi	r25, 0xE8	; 232
    1c7a:	dc f3       	brlt	.-10     	; 0x1c72 <__mulsf3_pse+0x82>
    1c7c:	86 95       	lsr	r24
    1c7e:	77 95       	ror	r23
    1c80:	67 95       	ror	r22
    1c82:	b7 95       	ror	r27
    1c84:	f7 95       	ror	r31
    1c86:	e7 95       	ror	r30
    1c88:	9f 5f       	subi	r25, 0xFF	; 255
    1c8a:	c1 f7       	brne	.-16     	; 0x1c7c <__mulsf3_pse+0x8c>
    1c8c:	fe 2b       	or	r31, r30
    1c8e:	88 0f       	add	r24, r24
    1c90:	91 1d       	adc	r25, r1
    1c92:	96 95       	lsr	r25
    1c94:	87 95       	ror	r24
    1c96:	97 f9       	bld	r25, 7
    1c98:	08 95       	ret

00001c9a <__divmodhi4>:
    1c9a:	97 fb       	bst	r25, 7
    1c9c:	07 2e       	mov	r0, r23
    1c9e:	16 f4       	brtc	.+4      	; 0x1ca4 <__divmodhi4+0xa>
    1ca0:	00 94       	com	r0
    1ca2:	06 d0       	rcall	.+12     	; 0x1cb0 <__divmodhi4_neg1>
    1ca4:	77 fd       	sbrc	r23, 7
    1ca6:	08 d0       	rcall	.+16     	; 0x1cb8 <__divmodhi4_neg2>
    1ca8:	44 d0       	rcall	.+136    	; 0x1d32 <__udivmodhi4>
    1caa:	07 fc       	sbrc	r0, 7
    1cac:	05 d0       	rcall	.+10     	; 0x1cb8 <__divmodhi4_neg2>
    1cae:	3e f4       	brtc	.+14     	; 0x1cbe <__divmodhi4_exit>

00001cb0 <__divmodhi4_neg1>:
    1cb0:	90 95       	com	r25
    1cb2:	81 95       	neg	r24
    1cb4:	9f 4f       	sbci	r25, 0xFF	; 255
    1cb6:	08 95       	ret

00001cb8 <__divmodhi4_neg2>:
    1cb8:	70 95       	com	r23
    1cba:	61 95       	neg	r22
    1cbc:	7f 4f       	sbci	r23, 0xFF	; 255

00001cbe <__divmodhi4_exit>:
    1cbe:	08 95       	ret

00001cc0 <__udivmodsi4>:
    1cc0:	a1 e2       	ldi	r26, 0x21	; 33
    1cc2:	1a 2e       	mov	r1, r26
    1cc4:	aa 1b       	sub	r26, r26
    1cc6:	bb 1b       	sub	r27, r27
    1cc8:	fd 01       	movw	r30, r26
    1cca:	0d c0       	rjmp	.+26     	; 0x1ce6 <__udivmodsi4_ep>

00001ccc <__udivmodsi4_loop>:
    1ccc:	aa 1f       	adc	r26, r26
    1cce:	bb 1f       	adc	r27, r27
    1cd0:	ee 1f       	adc	r30, r30
    1cd2:	ff 1f       	adc	r31, r31
    1cd4:	a2 17       	cp	r26, r18
    1cd6:	b3 07       	cpc	r27, r19
    1cd8:	e4 07       	cpc	r30, r20
    1cda:	f5 07       	cpc	r31, r21
    1cdc:	20 f0       	brcs	.+8      	; 0x1ce6 <__udivmodsi4_ep>
    1cde:	a2 1b       	sub	r26, r18
    1ce0:	b3 0b       	sbc	r27, r19
    1ce2:	e4 0b       	sbc	r30, r20
    1ce4:	f5 0b       	sbc	r31, r21

00001ce6 <__udivmodsi4_ep>:
    1ce6:	66 1f       	adc	r22, r22
    1ce8:	77 1f       	adc	r23, r23
    1cea:	88 1f       	adc	r24, r24
    1cec:	99 1f       	adc	r25, r25
    1cee:	1a 94       	dec	r1
    1cf0:	69 f7       	brne	.-38     	; 0x1ccc <__udivmodsi4_loop>
    1cf2:	60 95       	com	r22
    1cf4:	70 95       	com	r23
    1cf6:	80 95       	com	r24
    1cf8:	90 95       	com	r25
    1cfa:	9b 01       	movw	r18, r22
    1cfc:	ac 01       	movw	r20, r24
    1cfe:	bd 01       	movw	r22, r26
    1d00:	cf 01       	movw	r24, r30
    1d02:	08 95       	ret

00001d04 <__tablejump2__>:
    1d04:	ee 0f       	add	r30, r30
    1d06:	ff 1f       	adc	r31, r31
    1d08:	88 1f       	adc	r24, r24
    1d0a:	8b bf       	out	0x3b, r24	; 59
    1d0c:	07 90       	elpm	r0, Z+
    1d0e:	f6 91       	elpm	r31, Z
    1d10:	e0 2d       	mov	r30, r0
    1d12:	19 94       	eijmp

00001d14 <__umulhisi3>:
    1d14:	a2 9f       	mul	r26, r18
    1d16:	b0 01       	movw	r22, r0
    1d18:	b3 9f       	mul	r27, r19
    1d1a:	c0 01       	movw	r24, r0
    1d1c:	a3 9f       	mul	r26, r19
    1d1e:	70 0d       	add	r23, r0
    1d20:	81 1d       	adc	r24, r1
    1d22:	11 24       	eor	r1, r1
    1d24:	91 1d       	adc	r25, r1
    1d26:	b2 9f       	mul	r27, r18
    1d28:	70 0d       	add	r23, r0
    1d2a:	81 1d       	adc	r24, r1
    1d2c:	11 24       	eor	r1, r1
    1d2e:	91 1d       	adc	r25, r1
    1d30:	08 95       	ret

00001d32 <__udivmodhi4>:
    1d32:	aa 1b       	sub	r26, r26
    1d34:	bb 1b       	sub	r27, r27
    1d36:	51 e1       	ldi	r21, 0x11	; 17
    1d38:	07 c0       	rjmp	.+14     	; 0x1d48 <__udivmodhi4_ep>

00001d3a <__udivmodhi4_loop>:
    1d3a:	aa 1f       	adc	r26, r26
    1d3c:	bb 1f       	adc	r27, r27
    1d3e:	a6 17       	cp	r26, r22
    1d40:	b7 07       	cpc	r27, r23
    1d42:	10 f0       	brcs	.+4      	; 0x1d48 <__udivmodhi4_ep>
    1d44:	a6 1b       	sub	r26, r22
    1d46:	b7 0b       	sbc	r27, r23

00001d48 <__udivmodhi4_ep>:
    1d48:	88 1f       	adc	r24, r24
    1d4a:	99 1f       	adc	r25, r25
    1d4c:	5a 95       	dec	r21
    1d4e:	a9 f7       	brne	.-22     	; 0x1d3a <__udivmodhi4_loop>
    1d50:	80 95       	com	r24
    1d52:	90 95       	com	r25
    1d54:	bc 01       	movw	r22, r24
    1d56:	cd 01       	movw	r24, r26
    1d58:	08 95       	ret

00001d5a <_exit>:
    1d5a:	f8 94       	cli

00001d5c <__stop_program>:
    1d5c:	ff cf       	rjmp	.-2      	; 0x1d5c <__stop_program>
