# ADLD
VERILOG CODES AND SIMULATIONS
