# full_subtractor_using_decoder
Full Subtractor Implementation Using Decoder

#Write a Verilog code for logic circuit capable of performing binary subtraction, taking into account both the
difference and borrow values by leveraging a decoder to simplify the logic design.
#Written a testbench to verify the difference and borrow values of the subtractor.
