Agnus G. et al. 2010. 2-terminal carbon nanotube programmable devices for adaptive architectures. Advanced Material 22, 6, 702--706.
Borghetti, J. et al. 2009. A hybrid nanomemristor/transistor logic circuit capable of self-programming. PNAS, 106, 6, 1699--1703.
Borghetti, J. et al. 2010. Memristive switches enable stateful logic operations via material implication. Nature 464, 873--876.
Djaafar Chabi , Weisheng Zhao , Damien Querlioz , Jacques-Olivier Klein, Robust neural logic block (NLB) based on memristor crossbar array, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.137-143, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941495]
Chabi D., and Klein J. O. 2010. Hight fault tolerance in neural crossbar. In Proceedings of the 5th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS). 23--25.
Chen, Y. et al. 2003. Nanoscale molecular-switch crossbar circuits. Nanotechnology 14, 4, 462--468.
Choi, Y., Lee, M., and Kim, Y. 2004. A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories. In Proceedings of the 4<sup>th</sup> IEEE Conference on Nanotechnology. pp. 505--508.
Chou, S. Y. et al. 1995. Imprint of sub-25 nm vias and trenches in polymers. Appl. Phys. Lett. 67, 3114--3116.
Chua, L. O. and Kang, S. M. 1976. Memristive devices and systems. Proc. IEEE 64, 209--23.
Han, S. 2006. Mixed-signal neuron-synapse implementation for large-scale neural network. Neurocomputing 16, 1860--1867.
He, M., Klein, J.-O., and Belhaire, E. 2008. Design and electrical simulation of on-chip neural learning based on nanocomponents. Electron. Lett. 44, 9, 575--576.
Heath, J. R. et al. 1998. A defect-tolerant computer architecture: Opportunities in nanotechnology. Science 280, 5370, 1716--1721.
Huang, Y. et al. 2001. Logic gates and computation from assembled nanowire buiding blocks. Science 294, 1313--1317.
Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4, 1297--1301.
Jo, S. H., Kim, K.-H., and Lu, W. 2009. High-density crossbar arrays based on a si memristive system RID C-8780-2011 RID E-8388-2011. Nano Letters 9, 2, 870--874.
P. Kerlirzin , F. Vallet, Robustness in multilayer perceptrons, Neural Computation, v.5 n.3, p.473-482, May 1993[doi>10.1162/neco.1993.5.3.473]
Kockabas, C. et al. 2005 Guided growth of large-scale, horizontally aligned arrays of single-walled carbon nanotubes and their use in thin-film transistors. Small 1, 1110--1116.
Kuekes, P et al. 2005. Defect-tolerant interconnect to nanoelectronic circuits: Internally redundant demultiplexers based on error-correcting codes. Nanotechnology 16, 869--882.
Jung Hoon Lee , Konstantin K. Likharev, Defect-tolerant nanoelectronic pattern classifiers: Research Articles, International Journal of Circuit Theory and Applications, v.35 n.3, p.239-264, May 2007[doi>10.1002/cta.v35:3]
Liao S. Y. et al. 2011. Design of neuro-inspired learning circuit using OG-CNTFET modelling and technology, IEEE Trans. CAS I, 58, 2172--2181.
Liang, J. and Wong, H.-S. 2010. Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies. IEEE Trans. Electron Devices, 57, 2531--2538.
Linn, E., Rosezin, R., Kugeler, C., and Waser, R. 2010. Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 5, 403--406.
Minsky, L. M. and Papert, A. S. 1988. Perceptrons: An Introduction to Computation Geometry. MIT Press, pp. 292.
Nikolić, K., Sadek, A., and Forshaw, M. 2002. Fault-tolerance technique for nanocomputer. Nanotechnology 13, 280--346.
Damien Querlioz , Philippe Dollfus , Olivier Bichler , Christian Gamrat, Learning with memristive devices: How should we model their behavior?, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.150-156, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941497]
Pickett, M. D. Medeiros-Ribeiro, G., and Williams, R. S. 2013. A scalable neuristor built with Mott memristors. Nat. Mater. 12, 2, 114--117.
Seo K. et al. 2011. Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device. Nanotechnology. 22, 25, 254023.
Snider, G. S. 2007. Self-organized computation with unreliable, memristive nanodevices. Nanotechnology, 18, 36, 365202.
Strukov, D. and Likharev, K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices RID B-2689-2009. Nanotechnology 16, 6, 888--900.
Strukov, D. B., Snider, G. S., Stewart, D. R., and Williams, R. S. 2008. The missing memristor found. Nature, 453, 80--83.
Tahoori, M. B. 2008. Defect tolerance in crossbar array nano-architectures. In Emerging Nanotechnologies: Test, Defect Tolerance, and Reliability. M. Tehranipoor, ed., Springer. 121--151.
Tank, D. and Hopfield, J. 1986. Simple ‘neural’ optimization networks: An A/D converter, signal decision circuit, and a linear programming circuit. IEEE Trans. Circ. Syst. 33, 5, 533.
Rainer Waser, Resistive non-volatile memory devices (Invited Paper), Microelectronic Engineering, v.86 n.7-9, p.1925-1928, July, 2009[doi>10.1016/j.mee.2009.03.132]
Widrow, B. 1960. Adaptive Switching Circuits. In IRE WESCON Convention Record, 96--104.
Yang, J. J., Borghetti, J., Murphy, D., Stewart, D. R., and Williams, R. S. 2009. A family of electronically reconfiguiable nanodevices. Adv Mater 21, 3754--3758.
Yang, J. et al. 2012. Engineering nonlinearity into memristors for passive crossbar applications. Appl. Phys. Lett. 100, 11, 113501-113501-4.
Yu, S., Wu, Y., and Wong, H.-S. P. 2011. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. Appl. Phys. Lett. 98, 10, 103514.
Xia, Q. et al. 2009. Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9, 3640--5.
Zhao, W. S. et al. 2010. Nanotube devices based crossbar architecture: Toward neuromorphic computing, Nanotechnology 21, 175202.
Zhao, W. S. et al. 2012. Cross-point architecture for spin transfer torque magnetic random access memory, IEEE Trans. Nanotech. 11, 907--917.
Zhong, Z. et al. 2003. Nanowire crossbar arrays as address decoders for integrated nanosystems. Science 302, 1377.
