---
layout: default
title: "1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šHBMï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI"
---

---

# 1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šHBMï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI

---

ç¾åœ¨ã€ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIå‘ã‘ãƒ¡ãƒ¢ãƒªã¨ã—ã¦ **HBM** ã®æŽ¡ç”¨ãŒæ¤œè¨Žã•ã‚Œã¦ã„ã‚‹ã€‚  
æˆ‘ã€…ã¯ **FeRAM** ã‚’å®Ÿè£…ã—ã€ä¸æ®ç™ºæ©Ÿèƒ½ã‚’ä»˜ä¸Žã™ã‚‹ã“ã¨ã§ã€ä½Žå¾…æ©Ÿé›»åŠ›ã¨ **ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ ï¼ˆé›»æºæ–­å¾Œã‚‚çŠ¶æ…‹ã‚’ä¿æŒã—ã€å³æ™‚å¾©å¸°ï¼çž¬æ™‚å†é–‹ã§ãã‚‹æ©Ÿèƒ½ï¼‰** ã‚’å®Ÿç¾ã—ã€ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIã®å¯èƒ½æ€§ã‚’ã•ã‚‰ã«åºƒã’ã‚‹ã€‚  
*HBM is now being considered for memory in mobile edge AI systems. By implementing FeRAM to add non-volatility, we enable low standby power and instant resume (the ability to retain state across power-off and resume instantly), thereby broadening the potential of mobile edge AI.*

å°†æ¥çš„ã«ã¯ **HBMï¼‹FeFET** ãŒã‚¢ãƒ‰ãƒãƒ³ã‚¹ãƒˆè§£ã¨ã—ã¦æœŸå¾…ã•ã‚Œã‚‹ã€‚  
ã¾ãŸã€å¤§å®¹é‡ãƒ¢ãƒ‡ãƒ«ã‚„ãƒ­ã‚°ç”¨é€”ãŒå¿…é ˆã®å ´åˆã«ã¯ã€**3D NAND ã‚’ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸å±¤ã¨ã—ã¦ã‚ªãƒ—ã‚·ãƒ§ãƒ³çš„ã«è¿½åŠ **ã§ãã‚‹ã€‚  
*In the future, HBMï¼‹FeFET is expected to become the advanced solution. In addition, when large model storage or log retention is required, 3D NAND can be added as an optional storage tier.*

---

## ðŸŽ¯ 1.6.1 ç›®æ¨™ã¨åˆ¶ç´„ / Goals & Constraints

- **ç›®æ¨™**: å¸¯åŸŸç¢ºä¿ãƒ»ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·å®‰å®šåŒ–ãƒ»ä½Žå¾…æ©Ÿé›»åŠ›ãƒ»ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ   
- **åˆ¶ç´„**: å®Ÿè£…é¢ç©ãƒ»BOMã‚³ã‚¹ãƒˆãƒ»ç†±è¨­è¨ˆãƒ»FeRAMè€ä¹…æ€§  

*Goals: secure bandwidth, stabilize latency, minimize standby power, enable instant resume.*  
*Constraints: die area, BOM, thermal design, endurance.*

---

## ðŸ—ï¸ 1.6.2 ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ / Architecture

- **HBM** = é«˜å¸¯åŸŸãƒ¯ãƒ¼ã‚­ãƒ³ã‚°ã‚»ãƒƒãƒˆ  
- **FeRAM** = ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆï¼ãƒ¡ã‚¿ãƒ‡ãƒ¼ã‚¿ï¼ä½Žé »åº¦ãƒ‡ãƒ¼ã‚¿ç”¨ã®ä¸æ®ç™ºå±¤  
- **çµ±åˆ** = ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©ï¼‹ãƒãƒªã‚·ãƒ¼ã‚¨ãƒ³ã‚¸ãƒ³ã«ã‚ˆã‚‹éšŽå±¤ç®¡ç†  

```mermaid
flowchart TD
  CPU["ðŸ–¥ï¸ CPU / Accelerator"]
  HBM["âš¡ HBM: high-bandwidth working set"]
  NV["ðŸ’¾ FeRAM: persistent tier (ckpt / metadata)"]

  CPU --> HBM
  HBM <---> NV
  note1{{Policy Engine<br/>tiering / ckpt / telemetry}}
  NV -. metrics .-> note1
  HBM -. metrics .-> note1
```

---

## âš™ï¸ 1.6.3 ãƒãƒªã‚·ãƒ¼è¨­è¨ˆ / Policy Design

ãƒ‡ãƒ¼ã‚¿ã‚’ **Hot / Warm / Cold** ã«åˆ†é¡žã—ã€ã‚¢ã‚¯ã‚»ã‚¹é »åº¦ã«å¿œã˜ã¦éšŽå±¤é…ç½®ã™ã‚‹ã€‚  
*Data is categorized into Hot / Warm / Cold, and placed across tiers according to access frequency.*

- ðŸ”¥ **Tiering**: Hot=HBMã€Warm/Cold=FeRAM  
- â±ï¸ **Checkpoint**: é–“éš” $T_{\mathrm{ckpt}}$ ã‚’è¨­å®šã€å·®åˆ†æ›¸è¾¼ã¿å„ªå…ˆ  
- â™»ï¸ **Refreshé€£æº**: FeRAMä¿è­·é ˜åŸŸã®HBMãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥æŠ‘åˆ¶  
- ðŸ›¡ï¸ **Wearç®¡ç†**: æ›¸è¾¼ã¿åˆ¶å¾¡ãƒ»ã‚¦ã‚§ã‚¢ãƒ¬ãƒ™ãƒªãƒ³ã‚°ãƒ»ECC  
- ðŸ“¡ **ãƒ†ãƒ¬ãƒ¡ãƒˆãƒª**: å¸¯åŸŸ/é…å»¶/æ›¸è¾¼ã¿/æ¸©åº¦ã‚’å¸¸æ™‚åŽé›†  

---

## ðŸ“ 1.6.4 ã‚µã‚¤ã‚¸ãƒ³ã‚°æŒ‡é‡ / Sizing Guidelines

| é …ç›® / Item | æŒ‡é‡ / Guideline | è£œè¶³ / Note |
|-------------|------------------|-------------|
| **HBMå¸¯åŸŸ** | $B_{\mathrm{HBM}} \ge \text{p95å¸¯åŸŸ}$ï¼ˆä½™è£•1.1â€“1.3ï¼‰ | p95 = 95ãƒ‘ãƒ¼ã‚»ãƒ³ã‚¿ã‚¤ãƒ«ã€‚ã»ã¨ã‚“ã©ã®ã‚¢ã‚¯ã‚»ã‚¹ã‚’ã‚«ãƒãƒ¼ |
| **FeRAMå®¹é‡** | $C_{\mathrm{Fe}} \ge C_{\mathrm{ckpt}} + C_{\mathrm{meta}} + C_{\mathrm{cold}}$ ï¼ˆ+20%ä½™è£•æŽ¨å¥¨ï¼‰ | ckpt=ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆ, meta=ãƒ¡ã‚¿ãƒ‡ãƒ¼ã‚¿ |
| **Checkpointé–“éš”** | $T_{\mathrm{ckpt}} \approx \tfrac{C_{\mathrm{ckpt}}}{W_{\mathrm{Fe}}/k}$ | $k$=åœ§ç¸®/å·®åˆ†ä¿‚æ•° |
| **è€ä¹…ãƒã‚§ãƒƒã‚¯** | å¹´é–“æ›¸æ› $N_{\mathrm{year}}$ ãŒ 10Â¹Â²â€“10Â¹Â³ å†…ã«åŽã¾ã‚‹ã“ã¨ | FeRAMè€ä¹…æ€§ç¢ºä¿ |

ï¼ˆè£œè¶³: **HBMå¸¯åŸŸ** = ãƒã‚¹å¹…Ã—è»¢é€ãƒ¬ãƒ¼ãƒˆÃ—ã‚¹ã‚¿ãƒƒã‚¯æ•°ã€‚HBM2 â‰ˆ 256â€“410 GB/s, HBM3 â‰ˆ 819 GB/s, HBM3E â‰ˆ 1.2 TB/sï¼‰  

---

## ðŸ› ï¸ 1.6.5 å®Ÿè£…ãƒŽãƒ¼ãƒˆ / Implementation Notes

- ðŸ“¦ **ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸**: CPU/HBM/FeRAM ã‚’ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶çµ±åˆ â†’ åºƒå¸¯åŸŸãƒ»ä½Žãƒ¬ã‚¤ãƒ†ãƒ³ã‚·  
- ðŸ”Œ **ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹**: HBM=åºƒå¸¯åŸŸI/Fã€FeRAM=NVMãƒã‚¹ç›´çµ  
- ðŸ§© **CPUè¨­è¨ˆçµ±åˆ**: **SystemDK** ã«ã‚ˆã‚‹ãƒˆãƒƒãƒ—ãƒ€ã‚¦ãƒ³è¨­è¨ˆã§ä¸€è²«æœ€é©åŒ–  
- ðŸ”’ **ä¿¡é ¼æ€§**: ECC, ãƒªãƒ†ãƒ³ã‚·ãƒ§ãƒ³ç›£è¦–, æ¸©åº¦ã‚¬ãƒ¼ãƒ‰, ã‚¹ã‚¯ãƒ©ãƒ–  
- ðŸ”‘ **ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£**: ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆæš—å·åŒ–ï¼‹æ”¹ã–ã‚“æ¤œçŸ¥  

---

## ðŸ“Š 1.6.6 è©•ä¾¡è¨ˆç”» / Evaluation Plan

- å¸¯åŸŸ, p95é…å»¶, å¾…æ©Ÿé›»åŠ›, ãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ æ™‚é–“, å¹´é–“æ›¸æ›æ•°ã‚’æ¸¬å®š  
- å°Žå…¥å‰å¾Œã‚’æ¯”è¼ƒã—ã€å¤±æ•—åŸºæº–ï¼ˆä¾‹: p95æ‚ªåŒ–, è€ä¹…è¶…éŽï¼‰ã‚’å®šç¾©  

---

## ðŸš€ 1.6.7 å°†æ¥å±•é–‹ / Path to HBMï¼‹FeFET

- åŒã˜ãƒãƒªã‚·ãƒ¼ã§FeFETã«ç½®æ›å¯èƒ½  
- **éžç ´å£Šãƒªãƒ¼ãƒ‰**ã¨**é«˜å¯†åº¦**ã®åˆ©ç‚¹ã‚’æ´»ã‹ã—ã€æ¤œè¨¼æœŸé–“çŸ­ç¸®  

---

## ðŸ§­ 1.6.8 SystemDKã«ã‚ˆã‚‹çµ±åˆè¨­è¨ˆ / SystemDK-based Integration

SystemDKã«ã‚ˆã‚‹ãƒˆãƒƒãƒ—ãƒ€ã‚¦ãƒ³è¨­è¨ˆã§ä»¥ä¸‹ã‚’çµ±åˆæœ€é©åŒ–ï¼š  
- ðŸ–¥ï¸ å…¨ä½“ã‚¢ãƒ¼ã‚­ (CPUâ€“HBMâ€“FeRAMâ€“NAND éšŽå±¤)  
- ðŸ”Œ I/Fä»•æ§˜ (å¸¯åŸŸãƒ»ãƒã‚¹å¹…ãƒ»ã‚¯ãƒ­ãƒƒã‚¯ãƒ‰ãƒ¡ã‚¤ãƒ³)  
- ðŸ“¦ ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ (ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ãƒ»ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆé…ç½®)  
- ðŸ› ï¸ OS/ãƒŸãƒ‰ãƒ« (ckptç®¡ç†ãƒ»é›»åŠ›åˆ¶å¾¡ãƒ»ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£)  

```mermaid
flowchart TB
    subgraph Interposer["ðŸ§© Silicon Interposer"]
        CPU["CPU / Accelerator"]
        HBM["HBM Stacks"]
        FeRAM["FeRAM Chiplet / NVM Layer"]
    end

    SystemDK["SystemDK Top-down Design & Control"]

    SystemDK --> CPU
    SystemDK --> HBM
    SystemDK --> FeRAM

    note1["Defines: Architecture, Interfaces, Package, OS policies"]
    SystemDK -.-> note1
```
