# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2_JSTK2.srcs/sources_1/imports/jstk_uart_bridge.vhd" \
"../../../../Lab2_JSTK2.srcs/sources_1/imports/digilent_jstk2.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ccb7/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ccb7/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ccb7/hdl/UART_Engine.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ccb7/hdl/UART_Manager.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ccb7/hdl/AXI4Stream_UART_v1_0.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_axi4stream_spi_master_0_0/sim/design_1_axi4stream_spi_master_0_0.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_jstk_uart_bridge_0_0/sim/design_1_jstk_uart_bridge_0_0.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_digilent_jstk2_0_0/sim/design_1_digilent_jstk2_0_0.vhd" \
"../../../../Lab2_JSTK2.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../Lab2_JSTK2.srcs/sim_1/new/tb_jstk.vhd" \

# Do not sort compile order
nosort
