Active-HDL 11.1.262.7351 2020-11-03 15:02:07

Elaboration top modules:
Architecture                  sum_TestBensh(sum_TestBensh)


-------------------------------------------------------------------------------------------------
Entity         | Architecture   | Library | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------------
sum_TestBensh  | sum_TestBensh  | lab2_1  |      | 11.1.262.7351 (Windows) | -O3
sum2           | sum2           | lab2_1  |      | 11.1.262.7351 (Windows) | -O3
sum2_TestBench | sum2_TestBench | lab2_1  |      | 11.1.262.7351 (Windows) | -O3
sum1           | sum1           | lab2_1  |      | 11.1.262.7351 (Windows) | -O3
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
VHDL Package                    | Library | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------------
standard                        | std     |      |                         | <unavailable>
TEXTIO                          | std     |      |                         | <unavailable>
std_logic_1164                  | ieee    |      |                         | <unavailable>
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
Library                         | Comment
-------------------------------------------------------------------------------------------------
ieee                            | Standard IEEE packages library
lab2_1                          | None
std                             | Standard VHDL library
-------------------------------------------------------------------------------------------------
