********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.16:57:48
COMMAND: -cd verilog/src/unisims FIFO36E1.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l FIFO36E1.v.log

[ERR:UH0700] FIFO36E1.v:952: Unsupported expression "<n<> u<10177> t<Number_1TickbX> p<10178> l<952>>       
".

[ERR:UH0700] FIFO36E1.v:953: Unsupported expression "<n<> u<10192> t<Number_1TickbX> p<10193> l<953>>       if ((rst_rdclk_flag | rst_wrclk_flag) == 1) begin
".

[ERR:UH0700] FIFO36E1.v:954: Unsupported expression "<n<> u<10207> t<Number_1TickbX> p<10208> l<954>>           
".

[ERR:UH0700] FIFO36E1.v:955: Unsupported expression "<n<> u<10222> t<Number_1TickbX> p<10223> l<955>>           FULL = 1'bX;
".

[ERR:UH0700] FIFO36E1.v:963: Unsupported expression "<n<> u<10342> t<Number_1Tickbx> p<10343> l<963>>           assign wr_addr = 13'bx;
".

[ERR:UH0700] FIFO36E1.v:965: Unsupported expression "<n<> u<10372> t<Number_1Tickbx> p<10373> l<965>>           assign almostempty_int = 4'b1111;
".

[ERR:UH0700] FIFO36E1.v:1107: Unsupported expression "<n<> u<11671> t<Number_1TickbX> p<11672> l<1107>>     always @(posedge after_rst_x_flag or negedge RST) begin
".

[ERR:UH0700] FIFO36E1.v:1108: Unsupported expression "<n<> u<11686> t<Number_1TickbX> p<11687> l<1108>> 
".

[ERR:UH0700] FIFO36E1.v:1109: Unsupported expression "<n<> u<11701> t<Number_1TickbX> p<11702> l<1109>>         if (after_rst_x_flag == 1'b1) begin
".

[ERR:UH0700] FIFO36E1.v:1110: Unsupported expression "<n<> u<11716> t<Number_1TickbX> p<11717> l<1110>>       FULL = 1'bX;
".

[ERR:UH0700] FIFO36E1.v:1118: Unsupported expression "<n<> u<11836> t<Number_1Tickbx> p<11837> l<1118>>       assign wr_addr = 13'bx;
".

[ERR:UH0700] FIFO36E1.v:1120: Unsupported expression "<n<> u<11866> t<Number_1Tickbx> p<11867> l<1120>>       assign almostempty_int = 4'b1111;
".

[ERR:UH0700] FIFO36E1.v:1234: Unsupported expression "<n<> u<13287> t<Number_1TickbX> p<13288> l<1234>>       end
".

[ERR:UH0700] FIFO36E1.v:1235: Unsupported expression "<n<> u<13302> t<Number_1TickbX> p<13303> l<1235>>       
".

[ERR:UH0700] FIFO36E1.v:1236: Unsupported expression "<n<> u<13317> t<Number_1TickbX> p<13318> l<1236>>       if ((rst_rdclk_flag | rst_wrclk_flag) == 1) begin
".

[ERR:UH0700] FIFO36E1.v:1237: Unsupported expression "<n<> u<13332> t<Number_1TickbX> p<13333> l<1237>>           FULL = 1'bX;
".

[ERR:UH0700] FIFO36E1.v:1245: Unsupported expression "<n<> u<13452> t<Number_1Tickbx> p<13453> l<1245>>           assign wr_addr = 13'bx;
".

[ERR:UH0700] FIFO36E1.v:1247: Unsupported expression "<n<> u<13482> t<Number_1Tickbx> p<13483> l<1247>>           assign almostempty_int = 4'b1111;
".

[NTE:CP0309] FIFO36E1.v:500: Implicit port type (wire) for "DBITERR",
there are 4 more instances of this message.

[NTE:CP0309] FIFO36E1.v:79: Implicit port type (wire) for "ALMOSTEMPTY",
there are 12 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 2

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

