
*** Running vivado
    with args -log divider_gen.vds -m64 -mode batch -messageDb vivado.pb -source divider_gen.tcl


****** Vivado v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:01:47 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source divider_gen.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-3
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.cache/wt [current_project]
# set_property parent.project_path /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mit/6.111/xilinx-vivado/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'divider_gen' generated file not found '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'divider_gen' generated file not found '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'divider_gen' generated file not found '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'divider_gen' generated file not found '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'divider_gen' generated file not found '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen.dcp]
# set_property is_locked true [get_files /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file divider_gen.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top divider_gen -part xc7a100tcsg324-3 -mode out_of_context
Command: synth_design -top divider_gen -part xc7a100tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 915.113 ; gain = 150.742 ; free physical = 3203 ; free virtual = 14036
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divider_gen' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/synth/divider_gen.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1.vhd:109' bound to instance 'U0' of component 'div_gen_v5_1' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/synth/divider_gen.vhd:138]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1.vhd:167]
INFO: [Synth 8-3491] module 'div_gen_v5_1_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13122' bound to instance 'i_synth' of component 'div_gen_v5_1_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1.vhd:173]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_viv__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13193]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13521]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (1#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:12788]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:8521]
INFO: [Synth 8-638] synthesizing module 'cmp2s_v' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6508]
INFO: [Synth 8-638] synthesizing module 'c_twos_comp_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6044]
INFO: [Synth 8-256] done synthesizing module 'c_twos_comp_viv' (2#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6044]
INFO: [Synth 8-256] done synthesizing module 'cmp2s_v' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6508]
INFO: [Synth 8-638] synthesizing module 'cmp2s_v__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6508]
INFO: [Synth 8-638] synthesizing module 'c_twos_comp_viv__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6044]
INFO: [Synth 8-256] done synthesizing module 'c_twos_comp_viv__parameterized0' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6044]
INFO: [Synth 8-256] done synthesizing module 'cmp2s_v__parameterized0' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6508]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'sign_pipe' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:8805]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6925]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3670' bound to instance 'the_addsub' of component 'c_addsub_lut6' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5336]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4141]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4208]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'qreg' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4263]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized10' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized10' (3#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4567]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4575]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4587]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4596]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized0 does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized0' (4#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv' (5#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized12' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized12' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized14' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized14' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized16' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized16' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized22' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized22' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized24' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized24' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized26' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized26' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized28' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized28' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized30' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized30' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized32' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized32' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized34' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized34' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized36' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized36' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized38' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized38' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized40' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized40' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_end_divisor' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7777]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized0' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3670' bound to instance 'the_addsub' of component 'c_addsub_lut6' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5336]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized2' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4141]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4208]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'qreg' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4263]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4567]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4575]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4587]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4596]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized2 does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized2' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized0' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized0' (6#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'reg_quot' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7916]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6917]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v' (7#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6925]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_divide_by_zero_del' of component 'xbip_pipe_v3_0_viv' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:8935]
INFO: [Synth 8-638] synthesizing module 'cmp2s_v__parameterized1' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6508]
INFO: [Synth 8-638] synthesizing module 'c_twos_comp_viv__parameterized1' [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6044]
INFO: [Synth 8-256] done synthesizing module 'c_twos_comp_viv__parameterized1' (7#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6044]
INFO: [Synth 8-256] done synthesizing module 'cmp2s_v__parameterized1' (7#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6508]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth' (8#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:8521]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth' (9#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:12788]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_viv__parameterized0' (10#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13193]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1__parameterized0' (11#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'divider_gen' (12#1) [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/synth/divider_gen.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 991.352 ; gain = 226.980 ; free physical = 3089 ; free virtual = 13937
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 991.352 ; gain = 226.980 ; free physical = 3088 ; free virtual = 13936
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_ooc.xdc] for cell 'U0'
Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/divider_gen_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/divider_gen_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1277.559 ; gain = 0.000 ; free physical = 2923 ; free virtual = 13775
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2913 ; free virtual = 13772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2913 ; free virtual = 13772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/divider_gen_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2913 ; free virtual = 13772
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized2 does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized0 does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v does not have driver. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6917]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2906 ; free virtual = 13764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2905 ; free virtual = 13764
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '18' to '16' bits. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6357]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '17' to '16' bits. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6357]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '17' to '16' bits. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6357]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '18' to '16' bits. [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6357]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2884 ; free virtual = 13762
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2884 ; free virtual = 13762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2869 ; free virtual = 13747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2869 ; free virtual = 13747
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2869 ; free virtual = 13747

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2869 ; free virtual = 13747
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2810 ; free virtual = 13700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2809 ; free virtual = 13699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2796 ; free virtual = 13686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2796 ; free virtual = 13685
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2796 ; free virtual = 13685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2796 ; free virtual = 13685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |LUT1    |    52|
|3     |LUT2    |    96|
|4     |LUT3    |   272|
|5     |MUXCY   |   289|
|6     |SRLC32E |     3|
|7     |XORCY   |   289|
|8     |FDRE    |   938|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2796 ; free virtual = 13685
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1277.559 ; gain = 122.234 ; free physical = 2796 ; free virtual = 13685
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1277.559 ; gain = 513.188 ; free physical = 2796 ; free virtual = 13685
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 85 instances

INFO: [Common 17-83] Releasing license: Synthesis
254 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1277.559 ; gain = 408.445 ; free physical = 2776 ; free virtual = 13666
# rename_ref -prefix_all divider_gen_
INFO: [Coretcl 2-1174] Renamed 167 cell refs.
# write_checkpoint -noxdef divider_gen.dcp
# catch { report_utilization -file divider_gen_utilization_synth.rpt -pb divider_gen_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1277.559 ; gain = 0.000 ; free physical = 2759 ; free virtual = 13661
# if { [catch {
#   file copy -force /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.runs/divider_gen_synth_1/divider_gen.dcp /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim /afs/athena.mit.edu/user/t/a/taniayu/Documents/6.111/FinalProject/project/project.srcs/sources_1/ip/divider_gen/divider_gen_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 15:44:56 2015...
