{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654173487689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654173487701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 15:38:07 2022 " "Processing started: Thu Jun 02 15:38:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654173487701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654173487701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_1Bit -c ALU_1Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_1Bit -c ALU_1Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654173487701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654173488139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654173488139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_1bit.vhd 2 1 " "Using design file alu_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1Bit-Structural " "Found design unit 1: ALU_1Bit-Structural" {  } { { "alu_1bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/alu_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654173498097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1Bit " "Found entity 1: ALU_1Bit" {  } { { "alu_1bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/alu_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654173498097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654173498097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_1Bit " "Elaborating entity \"ALU_1Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654173498097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bitinvert.vhd 2 1 " "Using design file bitinvert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitInvert-LogicFunc " "Found design unit 1: BitInvert-LogicFunc" {  } { { "bitinvert.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/bitinvert.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654173498136 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitInvert " "Found entity 1: BitInvert" {  } { { "bitinvert.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/bitinvert.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654173498136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654173498136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitInvert BitInvert:I0 " "Elaborating entity \"BitInvert\" for hierarchy \"BitInvert:I0\"" {  } { { "alu_1bit.vhd" "I0" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/alu_1bit.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654173498136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladd.vhd 2 1 " "Using design file fulladd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdd-Behavioral " "Found design unit 1: fullAdd-Behavioral" {  } { { "fulladd.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/fulladd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654173498146 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdd " "Found entity 1: fullAdd" {  } { { "fulladd.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654173498146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654173498146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdd fullAdd:I4 " "Elaborating entity \"fullAdd\" for hierarchy \"fullAdd:I4\"" {  } { { "alu_1bit.vhd" "I4" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_1Bit/alu_1bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654173498146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654173498450 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654173498450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654173498450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654173498450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654173498497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 15:38:18 2022 " "Processing ended: Thu Jun 02 15:38:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654173498497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654173498497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654173498497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654173498497 ""}
