{
    "files.associations": {
        "*.cu": "cpp",
        "*.vt": "verilog",
        "bitset": "cpp",
        "new": "cpp"
    }
}