`timescale 1ns/1ns // 时延单位为1ms，时延精度为1ns

module traffic_tb;


//wire define    
wire   [9:0]  n_time;                    //北方向状态剩余时间数据
wire   [9:0]  e_time;                    //东方向状态剩余时间数据
wire   [9:0]  s_time;                    //南方向状态剩余时间数据
wire   [9:0]  w_time;                    //西方向状态剩余时间数据  
wire   [3:0]  state  ;                    //交通灯的状态，用于控制LED灯的点亮



// 初始化信号
wire [7:0]     bit; 
wire [7:0]     segment;
wire [11:0]	   led;
reg sys_clk;
reg sys_rst_n;
reg [3:0] key;

initial begin
sys_clk=1'b0;
sys_rst_n=1'b0;
#20 sys_rst_n=1'b1;
key=4'b0001;

#160000000 sys_rst_n=1'b0;

#10000 sys_rst_n=1'b1;
#20000 key=4'b0000;
end

always #10 sys_clk = ~sys_clk; // 系统时钟周期为20ns



state_trans_model u0_state_trans_model(
    .sys_clk                (sys_clk),   
    .sys_rst_n              (sys_rst_n),      
    .n_time                 (n_time),
    .e_time                 (e_time),
	 .s_time                 (s_time),
    .w_time                 (w_time),
    .state                  (state)
);

//数码管显示模块	
bit_seg_module    u1_bit_seg_module(
    .sys_clk                (sys_clk)  ,
    .sys_rst_n              (sys_rst_n),
    .n_time                 (n_time),
    .e_time                 (e_time),
	 .s_time                 (s_time),
    .w_time                 (w_time),
    .en                     (1'b1),   
    .bit                    (bit), 
    .segment                (segment)
);

//led灯控制模块
led_module   u2_led_module(
    .sys_clk                (sys_clk  ),
    .sys_rst_n              (sys_rst_n),
    .state                  (state    ),
    .led                    (led      ),
	 .key                    (key      )
); 
   
endmodule        