vendor_name = ModelSim
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Risc.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/ROM.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/SumadorRestador16Bits.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Sumador1Bit.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/nand_op.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Multi16Sin.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Multi16Con.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/ALU.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Risk.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/RegParPar16.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/BancoReg.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Mux4a16.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Mux4a3.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/RAM.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/Mux2a16.vhd
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/db/ICAI-RiSC.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/db/altsyncram_4471.tdf
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/db/icai-risc.ram0_rom_16bd8.hdl.mif
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/db/altsyncram_j7i1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16-Perifericos/db/mult_h1t.tdf
design_name = Risc
instance = comp, \i_PC|registro[8]\, i_PC|registro[8], Risc, 1
instance = comp, \i_PC|registro[6]\, i_PC|registro[6], Risc, 1
instance = comp, \i_RAM|dout[2]\, i_RAM|dout[2], Risc, 1
instance = comp, \i_RAM|dout[3]\, i_RAM|dout[3], Risc, 1
instance = comp, \i_RAM|dout[7]\, i_RAM|dout[7], Risc, 1
instance = comp, \i_RAM|dout[11]\, i_RAM|dout[11], Risc, 1
instance = comp, \i_RAM|dout[13]\, i_RAM|dout[13], Risc, 1
instance = comp, \i_RAM|dout[14]\, i_RAM|dout[14], Risc, 1
instance = comp, \i_RAM|dout[15]\, i_RAM|dout[15], Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0|auto_generated|ram_block1a0\, i_RAM|ram_block_rtl_0|auto_generated|ram_block1a0, Risc, 1
instance = comp, \i_PC|registro[8]~2\, i_PC|registro[8]~2, Risc, 1
instance = comp, \i_PC|registro[6]~0\, i_PC|registro[6]~0, Risc, 1
instance = comp, \i_RAM|dout[2]~2\, i_RAM|dout[2]~2, Risc, 1
instance = comp, \i_RAM|dout[3]~3\, i_RAM|dout[3]~3, Risc, 1
instance = comp, \i_RAM|dout[7]~7\, i_RAM|dout[7]~7, Risc, 1
instance = comp, \i_RAM|dout[11]~11\, i_RAM|dout[11]~11, Risc, 1
instance = comp, \i_RAM|dout[13]~13\, i_RAM|dout[13]~13, Risc, 1
instance = comp, \i_RAM|dout[14]~14\, i_RAM|dout[14]~14, Risc, 1
instance = comp, \i_RAM|dout[15]~15\, i_RAM|dout[15]~15, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[1]\, i_BancoReg|Registro_r7|registro[1], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[2]\, i_BancoReg|Registro_r4|registro[2], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[3]\, i_BancoReg|Registro_r6|registro[3], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[4]\, i_BancoReg|Registro_r6|registro[4], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[8]\, i_BancoReg|Registro_r4|registro[8], Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[10]\, i_BancoReg|Registro_r2|registro[10], Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[11]\, i_BancoReg|Registro_r2|registro[11], Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[13]\, i_BancoReg|Registro_r3|registro[13], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[13]\, i_BancoReg|Registro_r6|registro[13], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[14]\, i_BancoReg|Registro_r4|registro[14], Risc, 1
instance = comp, \i_BancoReg|Mux25~0\, i_BancoReg|Mux25~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[15]\, i_BancoReg|Registro_r6|registro[15], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[15]\, i_BancoReg|Registro_r5|registro[15], Risc, 1
instance = comp, \i_Mux_Banco|Mux15~2\, i_Mux_Banco|Mux15~2, Risc, 1
instance = comp, \i_Mux_IR|Mux1~0\, i_Mux_IR|Mux1~0, Risc, 1
instance = comp, \i_Mux_IR|Mux2~0\, i_Mux_IR|Mux2~0, Risc, 1
instance = comp, \op_ALU[2]~0\, op_ALU[2]~0, Risc, 1
instance = comp, \i_BancoReg|Mux16~0\, i_BancoReg|Mux16~0, Risc, 1
instance = comp, \i_BancoReg|Mux19~0\, i_BancoReg|Mux19~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux14~0\, i_Mux_Banco|Mux14~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux11~0\, i_Mux_Banco|Mux11~0, Risc, 1
instance = comp, \i_Mux_Peri|Selector4~0\, i_Mux_Peri|Selector4~0, Risc, 1
instance = comp, \i_Reg|registro[12]\, i_Reg|registro[12], Risc, 1
instance = comp, \i_Mux_Peri|Selector2~0\, i_Mux_Peri|Selector2~0, Risc, 1
instance = comp, \i_Reg|registro[13]\, i_Reg|registro[13], Risc, 1
instance = comp, \i_Mux_Peri|Selector1~0\, i_Mux_Peri|Selector1~0, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[7]\, i_RAM|ram_block_rtl_0_bypass[7], Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[5]\, i_RAM|ram_block_rtl_0_bypass[5], Risc, 1
instance = comp, \i_RAM|ram_block~41\, i_RAM|ram_block~41, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[9]\, i_RAM|ram_block_rtl_0_bypass[9], Risc, 1
instance = comp, \i_ALU|Mux15~1\, i_ALU|Mux15~1, Risc, 1
instance = comp, \i_ALU|i1|GenSum:3:i_Sumador1Bit|s_i~0\, i_ALU|i1|\GenSum:3:i_Sumador1Bit|s_i~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:3:i_Sumador1Bit|s_i~1\, i_ALU|i1|\GenSum:3:i_Sumador1Bit|s_i~1, Risc, 1
instance = comp, \i_ALU|i1|GenSum:3:i_Sumador1Bit|s_i~2\, i_ALU|i1|\GenSum:3:i_Sumador1Bit|s_i~2, Risc, 1
instance = comp, \i_ALU|i1|GenSum:5:i_Sumador1Bit|s_i~1\, i_ALU|i1|\GenSum:5:i_Sumador1Bit|s_i~1, Risc, 1
instance = comp, \en_PC~2\, en_PC~2, Risc, 1
instance = comp, \i_ALU|i1|GenSum:1:i_Sumador1Bit|c_i_mas_1~1\, i_ALU|i1|\GenSum:1:i_Sumador1Bit|c_i_mas_1~1, Risc, 1
instance = comp, \en_PC~3\, en_PC~3, Risc, 1
instance = comp, \i_Mux_PC|Mux14~0\, i_Mux_PC|Mux14~0, Risc, 1
instance = comp, \i_Mux_PC|Mux13~0\, i_Mux_PC|Mux13~0, Risc, 1
instance = comp, \i_ALU|Mux12~0\, i_ALU|Mux12~0, Risc, 1
instance = comp, \i_Mux_PC|Mux11~0\, i_Mux_PC|Mux11~0, Risc, 1
instance = comp, \i_ALU|i4|res~3\, i_ALU|i4|res~3, Risc, 1
instance = comp, \i_ALU|Mux5~0\, i_ALU|Mux5~0, Risc, 1
instance = comp, \i_ALU|Mux9~1\, i_ALU|Mux9~1, Risc, 1
instance = comp, \i_RAM|ram_block~25\, i_RAM|ram_block~25, Risc, 1
instance = comp, \i_RAM|ram_block~26\, i_RAM|ram_block~26, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[15]\, i_RAM|ram_block_rtl_0_bypass[15], Risc, 1
instance = comp, \i_RAM|ram_block~27\, i_RAM|ram_block~27, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[16]\, i_RAM|ram_block_rtl_0_bypass[16], Risc, 1
instance = comp, \i_RAM|ram_block~31\, i_RAM|ram_block~31, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[20]\, i_RAM|ram_block_rtl_0_bypass[20], Risc, 1
instance = comp, \i_RAM|ram_block~34\, i_RAM|ram_block~34, Risc, 1
instance = comp, \i_RAM|ram_block~35\, i_RAM|ram_block~35, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[24]\, i_RAM|ram_block_rtl_0_bypass[24], Risc, 1
instance = comp, \i_RAM|ram_block~37\, i_RAM|ram_block~37, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[26]\, i_RAM|ram_block_rtl_0_bypass[26], Risc, 1
instance = comp, \i_RAM|ram_block~38\, i_RAM|ram_block~38, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[27]\, i_RAM|ram_block_rtl_0_bypass[27], Risc, 1
instance = comp, \i_RAM|ram_block~39\, i_RAM|ram_block~39, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[28]\, i_RAM|ram_block_rtl_0_bypass[28], Risc, 1
instance = comp, \en_PC~9\, en_PC~9, Risc, 1
instance = comp, \i_ALU|Equal0~9\, i_ALU|Equal0~9, Risc, 1
instance = comp, \switches[8]~I\, switches[8], Risc, 1
instance = comp, \switches[9]~I\, switches[9], Risc, 1
instance = comp, \i_RAM|ram_block~26feeder\, i_RAM|ram_block~26feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[15]~feeder\, i_RAM|ram_block_rtl_0_bypass[15]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block~27feeder\, i_RAM|ram_block~27feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[16]~feeder\, i_RAM|ram_block_rtl_0_bypass[16]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[20]~feeder\, i_RAM|ram_block_rtl_0_bypass[20]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block~34feeder\, i_RAM|ram_block~34feeder, Risc, 1
instance = comp, \i_RAM|ram_block~35feeder\, i_RAM|ram_block~35feeder, Risc, 1
instance = comp, \i_RAM|ram_block~37feeder\, i_RAM|ram_block~37feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[28]~feeder\, i_RAM|ram_block_rtl_0_bypass[28]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block~39feeder\, i_RAM|ram_block~39feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[1]~feeder\, i_BancoReg|Registro_r7|registro[1]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[5]~feeder\, i_RAM|ram_block_rtl_0_bypass[5]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[3]~feeder\, i_BancoReg|Registro_r6|registro[3]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[9]~feeder\, i_RAM|ram_block_rtl_0_bypass[9]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[8]~feeder\, i_BancoReg|Registro_r4|registro[8]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[10]~feeder\, i_BancoReg|Registro_r2|registro[10]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[13]~feeder\, i_BancoReg|Registro_r3|registro[13]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[13]~feeder\, i_BancoReg|Registro_r6|registro[13]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[15]~feeder\, i_BancoReg|Registro_r6|registro[15]~feeder, Risc, 1
instance = comp, \clk~I\, clk, Risc, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, Risc, 1
instance = comp, \estado_act.RESET~feeder\, estado_act.RESET~feeder, Risc, 1
instance = comp, \reset_n~I\, reset_n, Risc, 1
instance = comp, \estado_act.RESET\, estado_act.RESET, Risc, 1
instance = comp, \Selector8~0\, Selector8~0, Risc, 1
instance = comp, \estado_act.JALR3\, estado_act.JALR3, Risc, 1
instance = comp, \SelPC[1]~0\, SelPC[1]~0, Risc, 1
instance = comp, \i_PC|registro[0]\, i_PC|registro[0], Risc, 1
instance = comp, \i_ROM|memoria_rtl_0|auto_generated|ram_block1a0\, i_ROM|memoria_rtl_0|auto_generated|ram_block1a0, Risc, 1
instance = comp, \i_IR|registro[12]~feeder\, i_IR|registro[12]~feeder, Risc, 1
instance = comp, \i_IR|registro[12]\, i_IR|registro[12], Risc, 1
instance = comp, \i_BancoReg|Mux23~0\, i_BancoReg|Mux23~0, Risc, 1
instance = comp, \i_IR|registro[15]\, i_IR|registro[15], Risc, 1
instance = comp, \Selector3~0\, Selector3~0, Risc, 1
instance = comp, \estado_act.LUI3\, estado_act.LUI3, Risc, 1
instance = comp, \SelBanco[0]~0\, SelBanco[0]~0, Risc, 1
instance = comp, \i_PC|registro[5]\, i_PC|registro[5], Risc, 1
instance = comp, \i_Mux_Banco|Mux15~1\, i_Mux_Banco|Mux15~1, Risc, 1
instance = comp, \i_Mux_Banco|Mux10~0\, i_Mux_Banco|Mux10~0, Risc, 1
instance = comp, \switches[5]~I\, switches[5], Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[5]\, i_BancoReg|Registro_r3|registro[5], Risc, 1
instance = comp, \i_IR|registro[8]\, i_IR|registro[8], Risc, 1
instance = comp, \i_IR|registro[9]\, i_IR|registro[9], Risc, 1
instance = comp, \i_BancoReg|Mux36~0\, i_BancoReg|Mux36~0, Risc, 1
instance = comp, \i_IR|registro[7]~feeder\, i_IR|registro[7]~feeder, Risc, 1
instance = comp, \i_IR|registro[7]\, i_IR|registro[7], Risc, 1
instance = comp, \i_BancoReg|Mux36~1\, i_BancoReg|Mux36~1, Risc, 1
instance = comp, \Selector6~0\, Selector6~0, Risc, 1
instance = comp, \estado_act.ADDI3\, estado_act.ADDI3, Risc, 1
instance = comp, \estado_act.ADDI4\, estado_act.ADDI4, Risc, 1
instance = comp, \estado_act.ARIT4\, estado_act.ARIT4, Risc, 1
instance = comp, \WideOr11~0\, WideOr11~0, Risc, 1
instance = comp, \i_Mux_IR|Mux2~1\, i_Mux_IR|Mux2~1, Risc, 1
instance = comp, \i_Mux_IR|Mux1~1\, i_Mux_IR|Mux1~1, Risc, 1
instance = comp, \i_BancoReg|Mux1~0\, i_BancoReg|Mux1~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[5]\, i_BancoReg|Registro_r1|registro[5], Risc, 1
instance = comp, \i_BancoReg|Mux7~0\, i_BancoReg|Mux7~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[5]\, i_BancoReg|Registro_r7|registro[5], Risc, 1
instance = comp, \i_BancoReg|Mux6~0\, i_BancoReg|Mux6~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[5]\, i_BancoReg|Registro_r6|registro[5], Risc, 1
instance = comp, \i_BancoReg|Mux4~0\, i_BancoReg|Mux4~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[5]\, i_BancoReg|Registro_r4|registro[5], Risc, 1
instance = comp, \i_BancoReg|Mux34~0\, i_BancoReg|Mux34~0, Risc, 1
instance = comp, \i_BancoReg|Mux34~1\, i_BancoReg|Mux34~1, Risc, 1
instance = comp, \i_BancoReg|Mux34~2\, i_BancoReg|Mux34~2, Risc, 1
instance = comp, \i_BancoReg|Mux34\, i_BancoReg|Mux34, Risc, 1
instance = comp, \i_RAM|ram_block~29feeder\, i_RAM|ram_block~29feeder, Risc, 1
instance = comp, \i_Reg|registro[2]\, i_Reg|registro[2], Risc, 1
instance = comp, \i_RAM|ram_block~44\, i_RAM|ram_block~44, Risc, 1
instance = comp, \Selector12~0\, Selector12~0, Risc, 1
instance = comp, \estado_act.SW4\, estado_act.SW4, Risc, 1
instance = comp, \i_Reg|registro[4]\, i_Reg|registro[4], Risc, 1
instance = comp, \i_RAM|ram_block~45\, i_RAM|ram_block~45, Risc, 1
instance = comp, \i_RAM|ram_block~29\, i_RAM|ram_block~29, Risc, 1
instance = comp, \i_RAM|ram_block~23feeder\, i_RAM|ram_block~23feeder, Risc, 1
instance = comp, \i_RAM|ram_block~23\, i_RAM|ram_block~23, Risc, 1
instance = comp, \i_RAM|dout[5]~5\, i_RAM|dout[5]~5, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[18]~feeder\, i_RAM|ram_block_rtl_0_bypass[18]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[18]\, i_RAM|ram_block_rtl_0_bypass[18], Risc, 1
instance = comp, \i_IR|registro[0]\, i_IR|registro[0], Risc, 1
instance = comp, \i_PC|registro[1]\, i_PC|registro[1], Risc, 1
instance = comp, \WideOr10~_wirecell\, WideOr10~_wirecell, Risc, 1
instance = comp, \i_Reg|registro[1]\, i_Reg|registro[1], Risc, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[1]\, i_BancoReg|Registro_r3|registro[1], Risc, 1
instance = comp, \i_BancoReg|Mux36~2\, i_BancoReg|Mux36~2, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[1]\, i_BancoReg|Registro_r1|registro[1], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[1]\, i_BancoReg|Registro_r6|registro[1], Risc, 1
instance = comp, \i_BancoReg|Mux5~0\, i_BancoReg|Mux5~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[1]\, i_BancoReg|Registro_r5|registro[1], Risc, 1
instance = comp, \i_BancoReg|Mux38~0\, i_BancoReg|Mux38~0, Risc, 1
instance = comp, \i_BancoReg|Mux38~1\, i_BancoReg|Mux38~1, Risc, 1
instance = comp, \i_BancoReg|Mux38~2\, i_BancoReg|Mux38~2, Risc, 1
instance = comp, \i_BancoReg|Mux38\, i_BancoReg|Mux38, Risc, 1
instance = comp, \i_PC|registro[2]\, i_PC|registro[2], Risc, 1
instance = comp, \i_Mux_Banco|Mux13~0\, i_Mux_Banco|Mux13~0, Risc, 1
instance = comp, \switches[2]~I\, switches[2], Risc, 1
instance = comp, \i_Mux_Banco|Mux13\, i_Mux_Banco|Mux13, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[2]~feeder\, i_BancoReg|Registro_r2|registro[2]~feeder, Risc, 1
instance = comp, \i_BancoReg|Mux2~0\, i_BancoReg|Mux2~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[2]\, i_BancoReg|Registro_r2|registro[2], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[2]\, i_BancoReg|Registro_r1|registro[2], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[2]\, i_BancoReg|Registro_r7|registro[2], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[2]\, i_BancoReg|Registro_r5|registro[2], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[2]\, i_BancoReg|Registro_r6|registro[2], Risc, 1
instance = comp, \i_BancoReg|Mux37~0\, i_BancoReg|Mux37~0, Risc, 1
instance = comp, \i_BancoReg|Mux37~1\, i_BancoReg|Mux37~1, Risc, 1
instance = comp, \i_BancoReg|Mux37~2\, i_BancoReg|Mux37~2, Risc, 1
instance = comp, \i_BancoReg|Mux37\, i_BancoReg|Mux37, Risc, 1
instance = comp, \i_Mux_Banco|Mux12~0\, i_Mux_Banco|Mux12~0, Risc, 1
instance = comp, \switches[3]~I\, switches[3], Risc, 1
instance = comp, \i_Mux_Banco|Mux12\, i_Mux_Banco|Mux12, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[3]\, i_BancoReg|Registro_r2|registro[3], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[3]\, i_BancoReg|Registro_r4|registro[3], Risc, 1
instance = comp, \i_BancoReg|Mux36~3\, i_BancoReg|Mux36~3, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[3]\, i_BancoReg|Registro_r7|registro[3], Risc, 1
instance = comp, \i_BancoReg|Mux36~4\, i_BancoReg|Mux36~4, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[3]~feeder\, i_BancoReg|Registro_r1|registro[3]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[3]\, i_BancoReg|Registro_r1|registro[3], Risc, 1
instance = comp, \i_BancoReg|Mux36~5\, i_BancoReg|Mux36~5, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[3]\, i_BancoReg|Registro_r3|registro[3], Risc, 1
instance = comp, \i_BancoReg|Mux36\, i_BancoReg|Mux36, Risc, 1
instance = comp, \i_RAM|ram_block~28feeder\, i_RAM|ram_block~28feeder, Risc, 1
instance = comp, \i_RAM|ram_block~28\, i_RAM|ram_block~28, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[6]\, i_BancoReg|Registro_r2|registro[6], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[6]\, i_BancoReg|Registro_r1|registro[6], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[6]~feeder\, i_BancoReg|Registro_r7|registro[6]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[6]\, i_BancoReg|Registro_r7|registro[6], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[6]~feeder\, i_BancoReg|Registro_r4|registro[6]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[6]\, i_BancoReg|Registro_r4|registro[6], Risc, 1
instance = comp, \i_BancoReg|Mux33~0\, i_BancoReg|Mux33~0, Risc, 1
instance = comp, \i_BancoReg|Mux33~1\, i_BancoReg|Mux33~1, Risc, 1
instance = comp, \i_BancoReg|Mux33~2\, i_BancoReg|Mux33~2, Risc, 1
instance = comp, \i_BancoReg|Mux33\, i_BancoReg|Mux33, Risc, 1
instance = comp, \switches[7]~I\, switches[7], Risc, 1
instance = comp, \i_Mux_Banco|Mux8~0\, i_Mux_Banco|Mux8~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux8~1\, i_Mux_Banco|Mux8~1, Risc, 1
instance = comp, \i_Mux_Banco|Mux8~2\, i_Mux_Banco|Mux8~2, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[7]~feeder\, i_BancoReg|Registro_r2|registro[7]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[7]\, i_BancoReg|Registro_r2|registro[7], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[7]\, i_BancoReg|Registro_r1|registro[7], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[7]\, i_BancoReg|Registro_r7|registro[7], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[7]~feeder\, i_BancoReg|Registro_r5|registro[7]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[7]\, i_BancoReg|Registro_r5|registro[7], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[7]\, i_BancoReg|Registro_r4|registro[7], Risc, 1
instance = comp, \i_BancoReg|Mux32~0\, i_BancoReg|Mux32~0, Risc, 1
instance = comp, \i_BancoReg|Mux32~1\, i_BancoReg|Mux32~1, Risc, 1
instance = comp, \i_BancoReg|Mux32~2\, i_BancoReg|Mux32~2, Risc, 1
instance = comp, \i_BancoReg|Mux32\, i_BancoReg|Mux32, Risc, 1
instance = comp, \i_ALU|Mux6~4\, i_ALU|Mux6~4, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[2]\, i_BancoReg|Registro_r3|registro[2], Risc, 1
instance = comp, \i_IR|registro[11]~feeder\, i_IR|registro[11]~feeder, Risc, 1
instance = comp, \i_IR|registro[11]\, i_IR|registro[11], Risc, 1
instance = comp, \i_BancoReg|Mux23~2\, i_BancoReg|Mux23~2, Risc, 1
instance = comp, \i_IR|registro[10]\, i_IR|registro[10], Risc, 1
instance = comp, \i_BancoReg|Mux21~0\, i_BancoReg|Mux21~0, Risc, 1
instance = comp, \i_BancoReg|Mux21~1\, i_BancoReg|Mux21~1, Risc, 1
instance = comp, \i_BancoReg|Mux21~2\, i_BancoReg|Mux21~2, Risc, 1
instance = comp, \i_BancoReg|Mux21\, i_BancoReg|Mux21, Risc, 1
instance = comp, \i_Mux_A|Mux13~0\, i_Mux_A|Mux13~0, Risc, 1
instance = comp, \i_PC|registro[4]\, i_PC|registro[4], Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[4]\, i_BancoReg|Registro_r3|registro[4], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[4]\, i_BancoReg|Registro_r1|registro[4], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[4]\, i_BancoReg|Registro_r7|registro[4], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[4]\, i_BancoReg|Registro_r5|registro[4], Risc, 1
instance = comp, \i_BancoReg|Mux19~1\, i_BancoReg|Mux19~1, Risc, 1
instance = comp, \i_BancoReg|Mux19~2\, i_BancoReg|Mux19~2, Risc, 1
instance = comp, \i_BancoReg|Mux19\, i_BancoReg|Mux19, Risc, 1
instance = comp, \i_Mux_A|Mux11~0\, i_Mux_A|Mux11~0, Risc, 1
instance = comp, \i_Mux_A|Mux10~0\, i_Mux_A|Mux10~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[8]\, i_BancoReg|Registro_r3|registro[8], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[8]\, i_BancoReg|Registro_r1|registro[8], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[8]\, i_BancoReg|Registro_r7|registro[8], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[8]~feeder\, i_BancoReg|Registro_r6|registro[8]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[8]\, i_BancoReg|Registro_r6|registro[8], Risc, 1
instance = comp, \i_BancoReg|Mux15~0\, i_BancoReg|Mux15~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[8]~feeder\, i_BancoReg|Registro_r5|registro[8]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[8]\, i_BancoReg|Registro_r5|registro[8], Risc, 1
instance = comp, \i_BancoReg|Mux15~1\, i_BancoReg|Mux15~1, Risc, 1
instance = comp, \i_BancoReg|Mux15~2\, i_BancoReg|Mux15~2, Risc, 1
instance = comp, \i_BancoReg|Mux15\, i_BancoReg|Mux15, Risc, 1
instance = comp, \i_Mux_A|Mux7~0\, i_Mux_A|Mux7~0, Risc, 1
instance = comp, \SelBanco[1]~1\, SelBanco[1]~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[12]~feeder\, i_BancoReg|Registro_r3|registro[12]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[12]\, i_BancoReg|Registro_r3|registro[12], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[12]\, i_BancoReg|Registro_r5|registro[12], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[12]\, i_BancoReg|Registro_r7|registro[12], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[12]\, i_BancoReg|Registro_r6|registro[12], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[12]\, i_BancoReg|Registro_r4|registro[12], Risc, 1
instance = comp, \i_BancoReg|Mux27~0\, i_BancoReg|Mux27~0, Risc, 1
instance = comp, \i_BancoReg|Mux27~1\, i_BancoReg|Mux27~1, Risc, 1
instance = comp, \i_BancoReg|Mux27~2\, i_BancoReg|Mux27~2, Risc, 1
instance = comp, \i_BancoReg|Mux27\, i_BancoReg|Mux27, Risc, 1
instance = comp, \i_RAM|ram_block~36feeder\, i_RAM|ram_block~36feeder, Risc, 1
instance = comp, \i_RAM|ram_block~36\, i_RAM|ram_block~36, Risc, 1
instance = comp, \i_RAM|ram_block~33\, i_RAM|ram_block~33, Risc, 1
instance = comp, \i_RAM|dout[9]~9\, i_RAM|dout[9]~9, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[22]~feeder\, i_RAM|ram_block_rtl_0_bypass[22]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[22]\, i_RAM|ram_block_rtl_0_bypass[22], Risc, 1
instance = comp, \i_RAM|dout[9]\, i_RAM|dout[9], Risc, 1
instance = comp, \i_Mux_Banco|Mux6~1\, i_Mux_Banco|Mux6~1, Risc, 1
instance = comp, \i_Mux_Banco|Mux6~2\, i_Mux_Banco|Mux6~2, Risc, 1
instance = comp, \i_Mux_Banco|Mux6~3\, i_Mux_Banco|Mux6~3, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[9]\, i_BancoReg|Registro_r2|registro[9], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[9]\, i_BancoReg|Registro_r1|registro[9], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[9]~feeder\, i_BancoReg|Registro_r6|registro[9]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[9]\, i_BancoReg|Registro_r6|registro[9], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[9]~feeder\, i_BancoReg|Registro_r7|registro[9]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[9]\, i_BancoReg|Registro_r7|registro[9], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[9]~feeder\, i_BancoReg|Registro_r4|registro[9]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[9]\, i_BancoReg|Registro_r4|registro[9], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[9]\, i_BancoReg|Registro_r5|registro[9], Risc, 1
instance = comp, \i_BancoReg|Mux30~0\, i_BancoReg|Mux30~0, Risc, 1
instance = comp, \i_BancoReg|Mux30~1\, i_BancoReg|Mux30~1, Risc, 1
instance = comp, \i_BancoReg|Mux30~2\, i_BancoReg|Mux30~2, Risc, 1
instance = comp, \i_BancoReg|Mux30\, i_BancoReg|Mux30, Risc, 1
instance = comp, \i_IR|registro[4]\, i_IR|registro[4], Risc, 1
instance = comp, \i_Reg|registro[10]\, i_Reg|registro[10], Risc, 1
instance = comp, \i_IR|registro[5]\, i_IR|registro[5], Risc, 1
instance = comp, \i_Mux_Banco|Mux4~0\, i_Mux_Banco|Mux4~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux4~1\, i_Mux_Banco|Mux4~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[11]~feeder\, i_BancoReg|Registro_r3|registro[11]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[11]\, i_BancoReg|Registro_r3|registro[11], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[11]\, i_BancoReg|Registro_r1|registro[11], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[11]\, i_BancoReg|Registro_r6|registro[11], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[11]\, i_BancoReg|Registro_r7|registro[11], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[11]~feeder\, i_BancoReg|Registro_r5|registro[11]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[11]\, i_BancoReg|Registro_r5|registro[11], Risc, 1
instance = comp, \i_BancoReg|Mux28~0\, i_BancoReg|Mux28~0, Risc, 1
instance = comp, \i_BancoReg|Mux28~1\, i_BancoReg|Mux28~1, Risc, 1
instance = comp, \i_BancoReg|Mux28~2\, i_BancoReg|Mux28~2, Risc, 1
instance = comp, \i_BancoReg|Mux28\, i_BancoReg|Mux28, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[13]\, i_BancoReg|Registro_r1|registro[13], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[13]~feeder\, i_BancoReg|Registro_r7|registro[13]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[13]\, i_BancoReg|Registro_r7|registro[13], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[13]~feeder\, i_BancoReg|Registro_r5|registro[13]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[13]\, i_BancoReg|Registro_r5|registro[13], Risc, 1
instance = comp, \i_BancoReg|Mux10~0\, i_BancoReg|Mux10~0, Risc, 1
instance = comp, \i_BancoReg|Mux10~1\, i_BancoReg|Mux10~1, Risc, 1
instance = comp, \i_BancoReg|Mux10~2\, i_BancoReg|Mux10~2, Risc, 1
instance = comp, \i_BancoReg|Mux10\, i_BancoReg|Mux10, Risc, 1
instance = comp, \i_Mux_A|Mux2~0\, i_Mux_A|Mux2~0, Risc, 1
instance = comp, \i_Mux_B|Mux15~1\, i_Mux_B|Mux15~1, Risc, 1
instance = comp, \WideOr10~0\, WideOr10~0, Risc, 1
instance = comp, \i_Mux_B|Mux14~1\, i_Mux_B|Mux14~1, Risc, 1
instance = comp, \WideOr1~0\, WideOr1~0, Risc, 1
instance = comp, \i_Mux_B|Mux14~2\, i_Mux_B|Mux14~2, Risc, 1
instance = comp, \i_Mux_B|Mux13~1\, i_Mux_B|Mux13~1, Risc, 1
instance = comp, \i_Mux_B|Mux12~1\, i_Mux_B|Mux12~1, Risc, 1
instance = comp, \i_Mux_B|Mux11~1\, i_Mux_B|Mux11~1, Risc, 1
instance = comp, \i_Mux_B|Mux10~1\, i_Mux_B|Mux10~1, Risc, 1
instance = comp, \i_Mux_B|Mux9~0\, i_Mux_B|Mux9~0, Risc, 1
instance = comp, \i_Mux_B|Mux8~0\, i_Mux_B|Mux8~0, Risc, 1
instance = comp, \i_Mux_B|Mux7~0\, i_Mux_B|Mux7~0, Risc, 1
instance = comp, \i_Mux_B|Mux6~0\, i_Mux_B|Mux6~0, Risc, 1
instance = comp, \i_Mux_B|Mux5~0\, i_Mux_B|Mux5~0, Risc, 1
instance = comp, \i_Mux_B|Mux4~0\, i_Mux_B|Mux4~0, Risc, 1
instance = comp, \i_Mux_B|Mux3~0\, i_Mux_B|Mux3~0, Risc, 1
instance = comp, \i_Mux_B|Mux2~0\, i_Mux_B|Mux2~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[15]\, i_BancoReg|Registro_r2|registro[15], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[15]~feeder\, i_BancoReg|Registro_r1|registro[15]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[15]\, i_BancoReg|Registro_r1|registro[15], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[15]~feeder\, i_BancoReg|Registro_r7|registro[15]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[15]\, i_BancoReg|Registro_r7|registro[15], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[15]~feeder\, i_BancoReg|Registro_r4|registro[15]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[15]\, i_BancoReg|Registro_r4|registro[15], Risc, 1
instance = comp, \i_BancoReg|Mux24~0\, i_BancoReg|Mux24~0, Risc, 1
instance = comp, \i_BancoReg|Mux24~1\, i_BancoReg|Mux24~1, Risc, 1
instance = comp, \i_BancoReg|Mux24~2\, i_BancoReg|Mux24~2, Risc, 1
instance = comp, \i_BancoReg|Mux24\, i_BancoReg|Mux24, Risc, 1
instance = comp, \i_Mux_B|Mux0~0\, i_Mux_B|Mux0~0, Risc, 1
instance = comp, \i_ALU|i3|Mult0|auto_generated|mac_mult1\, i_ALU|i3|Mult0|auto_generated|mac_mult1, Risc, 1
instance = comp, \i_ALU|i3|Mult0|auto_generated|mac_out2\, i_ALU|i3|Mult0|auto_generated|mac_out2, Risc, 1
instance = comp, \i_ALU|Mux6~8\, i_ALU|Mux6~8, Risc, 1
instance = comp, \i_ALU|Mux1~0\, i_ALU|Mux1~0, Risc, 1
instance = comp, \Selector5~0\, Selector5~0, Risc, 1
instance = comp, \estado_act.BEQ3\, estado_act.BEQ3, Risc, 1
instance = comp, \Selector14~0\, Selector14~0, Risc, 1
instance = comp, \i_ALU|Mux6~2\, i_ALU|Mux6~2, Risc, 1
instance = comp, \i_ALU|Equal0~8\, i_ALU|Equal0~8, Risc, 1
instance = comp, \i_ALU|Mux1~1\, i_ALU|Mux1~1, Risc, 1
instance = comp, \i_ALU|i1|b_i[1]\, i_ALU|i1|b_i[1], Risc, 1
instance = comp, \i_ALU|i1|GenSum:0:i_Sumador1Bit|c_i_mas_1~1\, i_ALU|i1|\GenSum:0:i_Sumador1Bit|c_i_mas_1~1, Risc, 1
instance = comp, \i_ALU|i1|GenSum:0:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:0:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:1:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:1:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:2:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:2:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:3:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:3:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:4:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:4:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:5:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:5:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:6:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:6:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:7:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:7:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:8:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:8:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:9:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:9:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:10:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:10:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:11:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:11:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:12:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:12:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:13:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:13:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|Mux1~2\, i_ALU|Mux1~2, Risc, 1
instance = comp, \i_ALU|Mux1~3\, i_ALU|Mux1~3, Risc, 1
instance = comp, \i_Reg|registro[14]\, i_Reg|registro[14], Risc, 1
instance = comp, \i_Mux_Banco|Mux1~0\, i_Mux_Banco|Mux1~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux1~1\, i_Mux_Banco|Mux1~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[14]\, i_BancoReg|Registro_r2|registro[14], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[14]\, i_BancoReg|Registro_r5|registro[14], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[14]\, i_BancoReg|Registro_r7|registro[14], Risc, 1
instance = comp, \i_BancoReg|Mux25~1\, i_BancoReg|Mux25~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[14]\, i_BancoReg|Registro_r1|registro[14], Risc, 1
instance = comp, \i_BancoReg|Mux25~2\, i_BancoReg|Mux25~2, Risc, 1
instance = comp, \i_BancoReg|Mux25\, i_BancoReg|Mux25, Risc, 1
instance = comp, \i_Mux_B|Mux1~0\, i_Mux_B|Mux1~0, Risc, 1
instance = comp, \i_ALU|Mux2~0\, i_ALU|Mux2~0, Risc, 1
instance = comp, \i_ALU|Mux2~1\, i_ALU|Mux2~1, Risc, 1
instance = comp, \i_ALU|Mux2~2\, i_ALU|Mux2~2, Risc, 1
instance = comp, \i_ALU|Mux2~3\, i_ALU|Mux2~3, Risc, 1
instance = comp, \i_PC|registro[13]~7\, i_PC|registro[13]~7, Risc, 1
instance = comp, \i_PC|registro[13]\, i_PC|registro[13], Risc, 1
instance = comp, \i_Mux_Banco|Mux2~0\, i_Mux_Banco|Mux2~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux2~1\, i_Mux_Banco|Mux2~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[13]\, i_BancoReg|Registro_r2|registro[13], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[13]\, i_BancoReg|Registro_r4|registro[13], Risc, 1
instance = comp, \i_BancoReg|Mux26~0\, i_BancoReg|Mux26~0, Risc, 1
instance = comp, \i_BancoReg|Mux26~1\, i_BancoReg|Mux26~1, Risc, 1
instance = comp, \i_BancoReg|Mux26~2\, i_BancoReg|Mux26~2, Risc, 1
instance = comp, \i_BancoReg|Mux26\, i_BancoReg|Mux26, Risc, 1
instance = comp, \i_RAM|dout[10]~10\, i_RAM|dout[10]~10, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[23]\, i_RAM|ram_block_rtl_0_bypass[23], Risc, 1
instance = comp, \i_RAM|dout[10]\, i_RAM|dout[10], Risc, 1
instance = comp, \i_Mux_Peri|Selector5~0\, i_Mux_Peri|Selector5~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux5~0\, i_Mux_Banco|Mux5~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux5~1\, i_Mux_Banco|Mux5~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[10]~feeder\, i_BancoReg|Registro_r3|registro[10]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[10]\, i_BancoReg|Registro_r3|registro[10], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[10]~feeder\, i_BancoReg|Registro_r1|registro[10]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[10]\, i_BancoReg|Registro_r1|registro[10], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[10]\, i_BancoReg|Registro_r7|registro[10], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[10]\, i_BancoReg|Registro_r5|registro[10], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[10]\, i_BancoReg|Registro_r4|registro[10], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[10]\, i_BancoReg|Registro_r6|registro[10], Risc, 1
instance = comp, \i_BancoReg|Mux29~0\, i_BancoReg|Mux29~0, Risc, 1
instance = comp, \i_BancoReg|Mux29~1\, i_BancoReg|Mux29~1, Risc, 1
instance = comp, \i_BancoReg|Mux29~2\, i_BancoReg|Mux29~2, Risc, 1
instance = comp, \i_BancoReg|Mux29\, i_BancoReg|Mux29, Risc, 1
instance = comp, \i_RAM|dout[12]~12\, i_RAM|dout[12]~12, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[25]~feeder\, i_RAM|ram_block_rtl_0_bypass[25]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[25]\, i_RAM|ram_block_rtl_0_bypass[25], Risc, 1
instance = comp, \i_RAM|dout[12]\, i_RAM|dout[12], Risc, 1
instance = comp, \i_Mux_Peri|Selector3~0\, i_Mux_Peri|Selector3~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux3~0\, i_Mux_Banco|Mux3~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:12:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:12:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|i4|res~1\, i_ALU|i4|res~1, Risc, 1
instance = comp, \i_ALU|Mux3~0\, i_ALU|Mux3~0, Risc, 1
instance = comp, \i_ALU|Mux3~1\, i_ALU|Mux3~1, Risc, 1
instance = comp, \i_ALU|Mux3~2\, i_ALU|Mux3~2, Risc, 1
instance = comp, \i_PC|registro[12]~6\, i_PC|registro[12]~6, Risc, 1
instance = comp, \i_PC|registro[12]\, i_PC|registro[12], Risc, 1
instance = comp, \i_Mux_Banco|Mux3~1\, i_Mux_Banco|Mux3~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[12]~feeder\, i_BancoReg|Registro_r1|registro[12]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[12]\, i_BancoReg|Registro_r1|registro[12], Risc, 1
instance = comp, \i_BancoReg|Mux11~0\, i_BancoReg|Mux11~0, Risc, 1
instance = comp, \i_BancoReg|Mux11~1\, i_BancoReg|Mux11~1, Risc, 1
instance = comp, \i_BancoReg|Mux11~2\, i_BancoReg|Mux11~2, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[12]~feeder\, i_BancoReg|Registro_r2|registro[12]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[12]\, i_BancoReg|Registro_r2|registro[12], Risc, 1
instance = comp, \i_BancoReg|Mux11\, i_BancoReg|Mux11, Risc, 1
instance = comp, \i_Mux_A|Mux3~0\, i_Mux_A|Mux3~0, Risc, 1
instance = comp, \i_ALU|i4|res~2\, i_ALU|i4|res~2, Risc, 1
instance = comp, \i_ALU|i1|GenSum:11:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:11:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|Mux4~0\, i_ALU|Mux4~0, Risc, 1
instance = comp, \i_ALU|Mux4~1\, i_ALU|Mux4~1, Risc, 1
instance = comp, \i_ALU|Mux4~2\, i_ALU|Mux4~2, Risc, 1
instance = comp, \i_Reg|registro[11]\, i_Reg|registro[11], Risc, 1
instance = comp, \i_PC|registro[11]~5\, i_PC|registro[11]~5, Risc, 1
instance = comp, \i_BancoReg|Mux23~1\, i_BancoReg|Mux23~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[11]~feeder\, i_BancoReg|Registro_r4|registro[11]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[11]\, i_BancoReg|Registro_r4|registro[11], Risc, 1
instance = comp, \i_BancoReg|Mux12~0\, i_BancoReg|Mux12~0, Risc, 1
instance = comp, \i_BancoReg|Mux12~1\, i_BancoReg|Mux12~1, Risc, 1
instance = comp, \i_BancoReg|Mux12~2\, i_BancoReg|Mux12~2, Risc, 1
instance = comp, \i_BancoReg|Mux12\, i_BancoReg|Mux12, Risc, 1
instance = comp, \i_PC|registro[11]\, i_PC|registro[11], Risc, 1
instance = comp, \i_Mux_A|Mux4~0\, i_Mux_A|Mux4~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:10:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:10:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|Mux5~1\, i_ALU|Mux5~1, Risc, 1
instance = comp, \i_ALU|Mux5~2\, i_ALU|Mux5~2, Risc, 1
instance = comp, \i_PC|registro[10]~4\, i_PC|registro[10]~4, Risc, 1
instance = comp, \i_BancoReg|Mux13~0\, i_BancoReg|Mux13~0, Risc, 1
instance = comp, \i_BancoReg|Mux13~1\, i_BancoReg|Mux13~1, Risc, 1
instance = comp, \i_BancoReg|Mux13~2\, i_BancoReg|Mux13~2, Risc, 1
instance = comp, \i_BancoReg|Mux13\, i_BancoReg|Mux13, Risc, 1
instance = comp, \i_PC|registro[10]\, i_PC|registro[10], Risc, 1
instance = comp, \i_Mux_A|Mux5~0\, i_Mux_A|Mux5~0, Risc, 1
instance = comp, \i_ALU|i4|res~4\, i_ALU|i4|res~4, Risc, 1
instance = comp, \i_ALU|i1|GenSum:9:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:9:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|Mux6~5\, i_ALU|Mux6~5, Risc, 1
instance = comp, \i_ALU|Mux6~6\, i_ALU|Mux6~6, Risc, 1
instance = comp, \i_ALU|Mux6~7\, i_ALU|Mux6~7, Risc, 1
instance = comp, \i_Reg|registro[9]\, i_Reg|registro[9], Risc, 1
instance = comp, \i_PC|registro[9]~3\, i_PC|registro[9]~3, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[9]\, i_BancoReg|Registro_r3|registro[9], Risc, 1
instance = comp, \i_BancoReg|Mux14~0\, i_BancoReg|Mux14~0, Risc, 1
instance = comp, \i_BancoReg|Mux14~1\, i_BancoReg|Mux14~1, Risc, 1
instance = comp, \i_BancoReg|Mux14~2\, i_BancoReg|Mux14~2, Risc, 1
instance = comp, \i_BancoReg|Mux14\, i_BancoReg|Mux14, Risc, 1
instance = comp, \i_PC|registro[9]\, i_PC|registro[9], Risc, 1
instance = comp, \i_Mux_A|Mux6~0\, i_Mux_A|Mux6~0, Risc, 1
instance = comp, \i_ALU|Mux7~0\, i_ALU|Mux7~0, Risc, 1
instance = comp, \i_ALU|Mux7~1\, i_ALU|Mux7~1, Risc, 1
instance = comp, \i_ALU|Mux7~2\, i_ALU|Mux7~2, Risc, 1
instance = comp, \i_ALU|Mux7~3\, i_ALU|Mux7~3, Risc, 1
instance = comp, \i_Reg|registro[8]\, i_Reg|registro[8], Risc, 1
instance = comp, \i_Mux_Banco|Mux7~0\, i_Mux_Banco|Mux7~0, Risc, 1
instance = comp, \i_RAM|ram_block~32feeder\, i_RAM|ram_block~32feeder, Risc, 1
instance = comp, \i_RAM|ram_block~32\, i_RAM|ram_block~32, Risc, 1
instance = comp, \i_RAM|dout[8]~8\, i_RAM|dout[8]~8, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[21]\, i_RAM|ram_block_rtl_0_bypass[21], Risc, 1
instance = comp, \i_RAM|dout[8]\, i_RAM|dout[8], Risc, 1
instance = comp, \i_Mux_Banco|Mux7~1\, i_Mux_Banco|Mux7~1, Risc, 1
instance = comp, \i_Mux_Banco|Mux6~0\, i_Mux_Banco|Mux6~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux7~2\, i_Mux_Banco|Mux7~2, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[8]\, i_BancoReg|Registro_r2|registro[8], Risc, 1
instance = comp, \i_BancoReg|Mux31~0\, i_BancoReg|Mux31~0, Risc, 1
instance = comp, \i_BancoReg|Mux31~1\, i_BancoReg|Mux31~1, Risc, 1
instance = comp, \i_BancoReg|Mux31~2\, i_BancoReg|Mux31~2, Risc, 1
instance = comp, \i_BancoReg|Mux31\, i_BancoReg|Mux31, Risc, 1
instance = comp, \i_RAM|dout[4]~4\, i_RAM|dout[4]~4, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[17]\, i_RAM|ram_block_rtl_0_bypass[17], Risc, 1
instance = comp, \i_RAM|dout[4]\, i_RAM|dout[4], Risc, 1
instance = comp, \switches[4]~I\, switches[4], Risc, 1
instance = comp, \i_Mux_Banco|Mux11\, i_Mux_Banco|Mux11, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[4]~feeder\, i_BancoReg|Registro_r2|registro[4]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[4]\, i_BancoReg|Registro_r2|registro[4], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[4]\, i_BancoReg|Registro_r4|registro[4], Risc, 1
instance = comp, \i_BancoReg|Mux35~0\, i_BancoReg|Mux35~0, Risc, 1
instance = comp, \i_BancoReg|Mux35~1\, i_BancoReg|Mux35~1, Risc, 1
instance = comp, \i_BancoReg|Mux35~2\, i_BancoReg|Mux35~2, Risc, 1
instance = comp, \i_BancoReg|Mux35\, i_BancoReg|Mux35, Risc, 1
instance = comp, \i_RAM|dout[1]~1\, i_RAM|dout[1]~1, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[14]~feeder\, i_RAM|ram_block_rtl_0_bypass[14]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[14]\, i_RAM|ram_block_rtl_0_bypass[14], Risc, 1
instance = comp, \i_RAM|dout[1]\, i_RAM|dout[1], Risc, 1
instance = comp, \switches[1]~I\, switches[1], Risc, 1
instance = comp, \i_Mux_Banco|Mux14\, i_Mux_Banco|Mux14, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[1]\, i_BancoReg|Registro_r2|registro[1], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[1]~feeder\, i_BancoReg|Registro_r4|registro[1]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[1]\, i_BancoReg|Registro_r4|registro[1], Risc, 1
instance = comp, \i_BancoReg|Mux22~0\, i_BancoReg|Mux22~0, Risc, 1
instance = comp, \i_BancoReg|Mux22~1\, i_BancoReg|Mux22~1, Risc, 1
instance = comp, \i_BancoReg|Mux22~2\, i_BancoReg|Mux22~2, Risc, 1
instance = comp, \i_BancoReg|Mux22\, i_BancoReg|Mux22, Risc, 1
instance = comp, \i_Mux_A|Mux14~0\, i_Mux_A|Mux14~0, Risc, 1
instance = comp, \i_ALU|Mux8~0\, i_ALU|Mux8~0, Risc, 1
instance = comp, \i_ALU|Mux8~1\, i_ALU|Mux8~1, Risc, 1
instance = comp, \i_ALU|Mux8~2\, i_ALU|Mux8~2, Risc, 1
instance = comp, \i_ALU|Mux8~3\, i_ALU|Mux8~3, Risc, 1
instance = comp, \i_Reg|registro[7]\, i_Reg|registro[7], Risc, 1
instance = comp, \i_PC|registro[7]~1\, i_PC|registro[7]~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[7]~feeder\, i_BancoReg|Registro_r6|registro[7]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[7]\, i_BancoReg|Registro_r6|registro[7], Risc, 1
instance = comp, \i_BancoReg|Mux16~1\, i_BancoReg|Mux16~1, Risc, 1
instance = comp, \i_BancoReg|Mux16~2\, i_BancoReg|Mux16~2, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[7]\, i_BancoReg|Registro_r3|registro[7], Risc, 1
instance = comp, \i_BancoReg|Mux16\, i_BancoReg|Mux16, Risc, 1
instance = comp, \i_PC|registro[7]\, i_PC|registro[7], Risc, 1
instance = comp, \i_Mux_A|Mux8~0\, i_Mux_A|Mux8~0, Risc, 1
instance = comp, \i_ALU|Mux9~0\, i_ALU|Mux9~0, Risc, 1
instance = comp, \i_ALU|Mux9~2\, i_ALU|Mux9~2, Risc, 1
instance = comp, \i_ALU|Mux9~3\, i_ALU|Mux9~3, Risc, 1
instance = comp, \i_Reg|registro[6]\, i_Reg|registro[6], Risc, 1
instance = comp, \switches[6]~I\, switches[6], Risc, 1
instance = comp, \i_Mux_Banco|Mux9~0\, i_Mux_Banco|Mux9~0, Risc, 1
instance = comp, \i_RAM|ram_block~30feeder\, i_RAM|ram_block~30feeder, Risc, 1
instance = comp, \i_RAM|ram_block~30\, i_RAM|ram_block~30, Risc, 1
instance = comp, \i_RAM|dout[6]~6\, i_RAM|dout[6]~6, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[19]~feeder\, i_RAM|ram_block_rtl_0_bypass[19]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[19]\, i_RAM|ram_block_rtl_0_bypass[19], Risc, 1
instance = comp, \i_RAM|dout[6]\, i_RAM|dout[6], Risc, 1
instance = comp, \i_Mux_Banco|Mux9~1\, i_Mux_Banco|Mux9~1, Risc, 1
instance = comp, \i_Mux_Banco|Mux9~2\, i_Mux_Banco|Mux9~2, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[6]\, i_BancoReg|Registro_r3|registro[6], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[6]\, i_BancoReg|Registro_r5|registro[6], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[6]\, i_BancoReg|Registro_r6|registro[6], Risc, 1
instance = comp, \i_BancoReg|Mux17~0\, i_BancoReg|Mux17~0, Risc, 1
instance = comp, \i_BancoReg|Mux17~1\, i_BancoReg|Mux17~1, Risc, 1
instance = comp, \i_BancoReg|Mux17~2\, i_BancoReg|Mux17~2, Risc, 1
instance = comp, \i_BancoReg|Mux17\, i_BancoReg|Mux17, Risc, 1
instance = comp, \i_Mux_A|Mux9~0\, i_Mux_A|Mux9~0, Risc, 1
instance = comp, \i_ALU|Mux10~0\, i_ALU|Mux10~0, Risc, 1
instance = comp, \i_ALU|Mux10~1\, i_ALU|Mux10~1, Risc, 1
instance = comp, \i_ALU|Mux10~2\, i_ALU|Mux10~2, Risc, 1
instance = comp, \i_ALU|Mux10~3\, i_ALU|Mux10~3, Risc, 1
instance = comp, \i_Reg|registro[5]\, i_Reg|registro[5], Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[11]\, i_RAM|ram_block_rtl_0_bypass[11], Risc, 1
instance = comp, \i_RAM|ram_block~42\, i_RAM|ram_block~42, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[0]\, i_RAM|ram_block_rtl_0_bypass[0], Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[3]\, i_RAM|ram_block_rtl_0_bypass[3], Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[1]~feeder\, i_RAM|ram_block_rtl_0_bypass[1]~feeder, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[1]\, i_RAM|ram_block_rtl_0_bypass[1], Risc, 1
instance = comp, \i_RAM|ram_block~40\, i_RAM|ram_block~40, Risc, 1
instance = comp, \i_RAM|ram_block~43\, i_RAM|ram_block~43, Risc, 1
instance = comp, \i_RAM|dout[5]\, i_RAM|dout[5], Risc, 1
instance = comp, \i_Mux_Banco|Mux10\, i_Mux_Banco|Mux10, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[5]\, i_BancoReg|Registro_r2|registro[5], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[5]\, i_BancoReg|Registro_r5|registro[5], Risc, 1
instance = comp, \i_BancoReg|Mux18~0\, i_BancoReg|Mux18~0, Risc, 1
instance = comp, \i_BancoReg|Mux18~1\, i_BancoReg|Mux18~1, Risc, 1
instance = comp, \i_BancoReg|Mux18~2\, i_BancoReg|Mux18~2, Risc, 1
instance = comp, \i_BancoReg|Mux18\, i_BancoReg|Mux18, Risc, 1
instance = comp, \i_Mux_PC|Mux10~0\, i_Mux_PC|Mux10~0, Risc, 1
instance = comp, \i_Mux_PC|Mux10~1\, i_Mux_PC|Mux10~1, Risc, 1
instance = comp, \i_IR|registro[2]\, i_IR|registro[2], Risc, 1
instance = comp, \i_ALU|Mux6~3\, i_ALU|Mux6~3, Risc, 1
instance = comp, \i_ALU|Mux11~0\, i_ALU|Mux11~0, Risc, 1
instance = comp, \i_ALU|Mux11~1\, i_ALU|Mux11~1, Risc, 1
instance = comp, \i_ALU|Mux11~2\, i_ALU|Mux11~2, Risc, 1
instance = comp, \i_ALU|Mux11~3\, i_ALU|Mux11~3, Risc, 1
instance = comp, \i_Mux_PC|Mux11~1\, i_Mux_PC|Mux11~1, Risc, 1
instance = comp, \i_IR|registro[6]~feeder\, i_IR|registro[6]~feeder, Risc, 1
instance = comp, \i_IR|registro[6]\, i_IR|registro[6], Risc, 1
instance = comp, \i_Mux_IR|Mux0~0\, i_Mux_IR|Mux0~0, Risc, 1
instance = comp, \i_Mux_IR|Mux0~1\, i_Mux_IR|Mux0~1, Risc, 1
instance = comp, \i_BancoReg|Mux3~0\, i_BancoReg|Mux3~0, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[0]\, i_BancoReg|Registro_r3|registro[0], Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[0]~feeder\, i_BancoReg|Registro_r1|registro[0]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r1|registro[0]\, i_BancoReg|Registro_r1|registro[0], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[0]~feeder\, i_BancoReg|Registro_r6|registro[0]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[0]\, i_BancoReg|Registro_r6|registro[0], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[0]~feeder\, i_BancoReg|Registro_r5|registro[0]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[0]\, i_BancoReg|Registro_r5|registro[0], Risc, 1
instance = comp, \i_BancoReg|Mux23~3\, i_BancoReg|Mux23~3, Risc, 1
instance = comp, \i_BancoReg|Mux23~4\, i_BancoReg|Mux23~4, Risc, 1
instance = comp, \i_BancoReg|Mux23~5\, i_BancoReg|Mux23~5, Risc, 1
instance = comp, \i_BancoReg|Mux23\, i_BancoReg|Mux23, Risc, 1
instance = comp, \i_Mux_A|Mux15~0\, i_Mux_A|Mux15~0, Risc, 1
instance = comp, \i_ALU|Mux12~1\, i_ALU|Mux12~1, Risc, 1
instance = comp, \i_ALU|Mux12~2\, i_ALU|Mux12~2, Risc, 1
instance = comp, \i_ALU|Mux12~3\, i_ALU|Mux12~3, Risc, 1
instance = comp, \i_Reg|registro[3]\, i_Reg|registro[3], Risc, 1
instance = comp, \i_Mux_PC|Mux12~0\, i_Mux_PC|Mux12~0, Risc, 1
instance = comp, \i_Mux_PC|Mux12~1\, i_Mux_PC|Mux12~1, Risc, 1
instance = comp, \i_PC|registro[3]\, i_PC|registro[3], Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[3]~feeder\, i_BancoReg|Registro_r5|registro[3]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r5|registro[3]\, i_BancoReg|Registro_r5|registro[3], Risc, 1
instance = comp, \i_BancoReg|Mux20~0\, i_BancoReg|Mux20~0, Risc, 1
instance = comp, \i_BancoReg|Mux20~1\, i_BancoReg|Mux20~1, Risc, 1
instance = comp, \i_BancoReg|Mux20~2\, i_BancoReg|Mux20~2, Risc, 1
instance = comp, \i_BancoReg|Mux20\, i_BancoReg|Mux20, Risc, 1
instance = comp, \i_Mux_A|Mux12~0\, i_Mux_A|Mux12~0, Risc, 1
instance = comp, \i_ALU|Mux13~0\, i_ALU|Mux13~0, Risc, 1
instance = comp, \i_ALU|Mux13~1\, i_ALU|Mux13~1, Risc, 1
instance = comp, \i_ALU|Mux13~2\, i_ALU|Mux13~2, Risc, 1
instance = comp, \i_ALU|Mux13~3\, i_ALU|Mux13~3, Risc, 1
instance = comp, \i_Mux_PC|Mux13~1\, i_Mux_PC|Mux13~1, Risc, 1
instance = comp, \i_IR|registro[3]\, i_IR|registro[3], Risc, 1
instance = comp, \op_ALU[3]~1\, op_ALU[3]~1, Risc, 1
instance = comp, \i_ALU|i4|res~0\, i_ALU|i4|res~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:1:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:1:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|Mux14~0\, i_ALU|Mux14~0, Risc, 1
instance = comp, \i_ALU|Mux14~1\, i_ALU|Mux14~1, Risc, 1
instance = comp, \i_ALU|Mux14~2\, i_ALU|Mux14~2, Risc, 1
instance = comp, \i_Mux_PC|Mux14~1\, i_Mux_PC|Mux14~1, Risc, 1
instance = comp, \i_IR|registro[1]\, i_IR|registro[1], Risc, 1
instance = comp, \i_ALU|Mux0~11\, i_ALU|Mux0~11, Risc, 1
instance = comp, \i_ALU|i1|GenSum:14:i_Sumador1Bit|c_i_mas_1~0\, i_ALU|i1|\GenSum:14:i_Sumador1Bit|c_i_mas_1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:15:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:15:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|Mux0~10\, i_ALU|Mux0~10, Risc, 1
instance = comp, \i_ALU|Mux0~13\, i_ALU|Mux0~13, Risc, 1
instance = comp, \i_ALU|Mux0~12\, i_ALU|Mux0~12, Risc, 1
instance = comp, \i_Reg|registro[15]\, i_Reg|registro[15], Risc, 1
instance = comp, \i_ALU|Mux0~8\, i_ALU|Mux0~8, Risc, 1
instance = comp, \i_ALU|Mux0~9\, i_ALU|Mux0~9, Risc, 1
instance = comp, \i_PC|registro[15]~10\, i_PC|registro[15]~10, Risc, 1
instance = comp, \i_PC|registro[15]~9\, i_PC|registro[15]~9, Risc, 1
instance = comp, \i_PC|registro[15]~feeder\, i_PC|registro[15]~feeder, Risc, 1
instance = comp, \i_PC|registro[15]\, i_PC|registro[15], Risc, 1
instance = comp, \i_Mux_Banco|Mux0~0\, i_Mux_Banco|Mux0~0, Risc, 1
instance = comp, \i_Mux_Banco|Mux0~1\, i_Mux_Banco|Mux0~1, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[15]\, i_BancoReg|Registro_r3|registro[15], Risc, 1
instance = comp, \i_BancoReg|Mux8~0\, i_BancoReg|Mux8~0, Risc, 1
instance = comp, \i_BancoReg|Mux8~1\, i_BancoReg|Mux8~1, Risc, 1
instance = comp, \i_BancoReg|Mux8~2\, i_BancoReg|Mux8~2, Risc, 1
instance = comp, \i_BancoReg|Mux8\, i_BancoReg|Mux8, Risc, 1
instance = comp, \i_Mux_A|Mux0~0\, i_Mux_A|Mux0~0, Risc, 1
instance = comp, \i_ALU|LessThan0~1\, i_ALU|LessThan0~1, Risc, 1
instance = comp, \i_ALU|LessThan0~3\, i_ALU|LessThan0~3, Risc, 1
instance = comp, \i_ALU|LessThan0~5\, i_ALU|LessThan0~5, Risc, 1
instance = comp, \i_ALU|LessThan0~7\, i_ALU|LessThan0~7, Risc, 1
instance = comp, \i_ALU|LessThan0~9\, i_ALU|LessThan0~9, Risc, 1
instance = comp, \i_ALU|LessThan0~11\, i_ALU|LessThan0~11, Risc, 1
instance = comp, \i_ALU|LessThan0~13\, i_ALU|LessThan0~13, Risc, 1
instance = comp, \i_ALU|LessThan0~15\, i_ALU|LessThan0~15, Risc, 1
instance = comp, \i_ALU|LessThan0~17\, i_ALU|LessThan0~17, Risc, 1
instance = comp, \i_ALU|LessThan0~19\, i_ALU|LessThan0~19, Risc, 1
instance = comp, \i_ALU|LessThan0~21\, i_ALU|LessThan0~21, Risc, 1
instance = comp, \i_ALU|LessThan0~23\, i_ALU|LessThan0~23, Risc, 1
instance = comp, \i_ALU|LessThan0~25\, i_ALU|LessThan0~25, Risc, 1
instance = comp, \i_ALU|LessThan0~27\, i_ALU|LessThan0~27, Risc, 1
instance = comp, \i_ALU|LessThan0~29\, i_ALU|LessThan0~29, Risc, 1
instance = comp, \i_ALU|LessThan0~30\, i_ALU|LessThan0~30, Risc, 1
instance = comp, \i_ALU|Mux15~0\, i_ALU|Mux15~0, Risc, 1
instance = comp, \i_ALU|Mux15~2\, i_ALU|Mux15~2, Risc, 1
instance = comp, \i_ALU|Mux15~3\, i_ALU|Mux15~3, Risc, 1
instance = comp, \i_Reg|registro[0]\, i_Reg|registro[0], Risc, 1
instance = comp, \i_Mux_PC|Mux15~0\, i_Mux_PC|Mux15~0, Risc, 1
instance = comp, \i_Mux_PC|Mux15~1\, i_Mux_PC|Mux15~1, Risc, 1
instance = comp, \i_IR|registro[13]\, i_IR|registro[13], Risc, 1
instance = comp, \Selector2~0\, Selector2~0, Risc, 1
instance = comp, \Selector2~1\, Selector2~1, Risc, 1
instance = comp, \estado_act.DECOD\, estado_act.DECOD, Risc, 1
instance = comp, \Selector4~0\, Selector4~0, Risc, 1
instance = comp, \estado_act.ARIT3\, estado_act.ARIT3, Risc, 1
instance = comp, \WideOr1~1\, WideOr1~1, Risc, 1
instance = comp, \estado_act.FETCH\, estado_act.FETCH, Risc, 1
instance = comp, \SelPC[0]\, SelPC[0], Risc, 1
instance = comp, \i_PC|registro[14]~8\, i_PC|registro[14]~8, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[14]~feeder\, i_BancoReg|Registro_r3|registro[14]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r3|registro[14]\, i_BancoReg|Registro_r3|registro[14], Risc, 1
instance = comp, \i_BancoReg|Registro_r6|registro[14]\, i_BancoReg|Registro_r6|registro[14], Risc, 1
instance = comp, \i_BancoReg|Mux9~0\, i_BancoReg|Mux9~0, Risc, 1
instance = comp, \i_BancoReg|Mux9~1\, i_BancoReg|Mux9~1, Risc, 1
instance = comp, \i_BancoReg|Mux9~2\, i_BancoReg|Mux9~2, Risc, 1
instance = comp, \i_BancoReg|Mux9\, i_BancoReg|Mux9, Risc, 1
instance = comp, \i_PC|registro[14]\, i_PC|registro[14], Risc, 1
instance = comp, \i_Mux_A|Mux1~0\, i_Mux_A|Mux1~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:14:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:14:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|i1|GenSum:13:i_Sumador1Bit|s_i\, i_ALU|i1|\GenSum:13:i_Sumador1Bit|s_i, Risc, 1
instance = comp, \i_ALU|i1|GenSum:1:i_Sumador1Bit|s_i~0\, i_ALU|i1|\GenSum:1:i_Sumador1Bit|s_i~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:3:i_Sumador1Bit|c_i_mas_1~1\, i_ALU|i1|\GenSum:3:i_Sumador1Bit|c_i_mas_1~1, Risc, 1
instance = comp, \i_ALU|i1|GenSum:3:i_Sumador1Bit|c_i_mas_1~2\, i_ALU|i1|\GenSum:3:i_Sumador1Bit|c_i_mas_1~2, Risc, 1
instance = comp, \i_ALU|i1|GenSum:3:i_Sumador1Bit|c_i_mas_1~3\, i_ALU|i1|\GenSum:3:i_Sumador1Bit|c_i_mas_1~3, Risc, 1
instance = comp, \i_ALU|i1|GenSum:5:i_Sumador1Bit|s_i~0\, i_ALU|i1|\GenSum:5:i_Sumador1Bit|s_i~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:5:i_Sumador1Bit|c_i_mas_1~1\, i_ALU|i1|\GenSum:5:i_Sumador1Bit|c_i_mas_1~1, Risc, 1
instance = comp, \i_ALU|i1|GenSum:7:i_Sumador1Bit|s_i~0\, i_ALU|i1|\GenSum:7:i_Sumador1Bit|s_i~0, Risc, 1
instance = comp, \i_ALU|i1|GenSum:7:i_Sumador1Bit|s_i~1\, i_ALU|i1|\GenSum:7:i_Sumador1Bit|s_i~1, Risc, 1
instance = comp, \i_ALU|i1|GenSum:7:i_Sumador1Bit|c_i_mas_1~1\, i_ALU|i1|\GenSum:7:i_Sumador1Bit|c_i_mas_1~1, Risc, 1
instance = comp, \i_ALU|i1|GenSum:6:i_Sumador1Bit|s_i~0\, i_ALU|i1|\GenSum:6:i_Sumador1Bit|s_i~0, Risc, 1
instance = comp, \en_PC~4\, en_PC~4, Risc, 1
instance = comp, \en_PC~5\, en_PC~5, Risc, 1
instance = comp, \en_PC~6\, en_PC~6, Risc, 1
instance = comp, \en_PC~7\, en_PC~7, Risc, 1
instance = comp, \en_PC~8\, en_PC~8, Risc, 1
instance = comp, \i_IR|registro[14]~feeder\, i_IR|registro[14]~feeder, Risc, 1
instance = comp, \i_IR|registro[14]\, i_IR|registro[14], Risc, 1
instance = comp, \estado_act.LWSW3~0\, estado_act.LWSW3~0, Risc, 1
instance = comp, \estado_act.LWSW3\, estado_act.LWSW3, Risc, 1
instance = comp, \Selector11~0\, Selector11~0, Risc, 1
instance = comp, \estado_act.LW4\, estado_act.LW4, Risc, 1
instance = comp, \estado_act.LW5\, estado_act.LW5, Risc, 1
instance = comp, \i_Mux_Banco|Mux15~0\, i_Mux_Banco|Mux15~0, Risc, 1
instance = comp, \i_RAM|ram_block~24\, i_RAM|ram_block~24, Risc, 1
instance = comp, \i_RAM|dout[0]~0\, i_RAM|dout[0]~0, Risc, 1
instance = comp, \i_RAM|ram_block_rtl_0_bypass[13]\, i_RAM|ram_block_rtl_0_bypass[13], Risc, 1
instance = comp, \i_RAM|dout[0]\, i_RAM|dout[0], Risc, 1
instance = comp, \switches[0]~I\, switches[0], Risc, 1
instance = comp, \i_Mux_Banco|Mux15\, i_Mux_Banco|Mux15, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[0]~feeder\, i_BancoReg|Registro_r2|registro[0]~feeder, Risc, 1
instance = comp, \i_BancoReg|Registro_r2|registro[0]\, i_BancoReg|Registro_r2|registro[0], Risc, 1
instance = comp, \i_BancoReg|Registro_r7|registro[0]\, i_BancoReg|Registro_r7|registro[0], Risc, 1
instance = comp, \i_BancoReg|Registro_r4|registro[0]\, i_BancoReg|Registro_r4|registro[0], Risc, 1
instance = comp, \i_BancoReg|Mux39~0\, i_BancoReg|Mux39~0, Risc, 1
instance = comp, \i_BancoReg|Mux39~1\, i_BancoReg|Mux39~1, Risc, 1
instance = comp, \i_BancoReg|Mux39~2\, i_BancoReg|Mux39~2, Risc, 1
instance = comp, \i_BancoReg|Mux39\, i_BancoReg|Mux39, Risc, 1
instance = comp, \i_RegPeri|registro[0]\, i_RegPeri|registro[0], Risc, 1
instance = comp, \i_RegPeri|registro[1]\, i_RegPeri|registro[1], Risc, 1
instance = comp, \i_RegPeri|registro[2]~feeder\, i_RegPeri|registro[2]~feeder, Risc, 1
instance = comp, \i_RegPeri|registro[2]\, i_RegPeri|registro[2], Risc, 1
instance = comp, \i_RegPeri|registro[3]~feeder\, i_RegPeri|registro[3]~feeder, Risc, 1
instance = comp, \i_RegPeri|registro[3]\, i_RegPeri|registro[3], Risc, 1
instance = comp, \i_RegPeri|registro[4]~feeder\, i_RegPeri|registro[4]~feeder, Risc, 1
instance = comp, \i_RegPeri|registro[4]\, i_RegPeri|registro[4], Risc, 1
instance = comp, \i_RegPeri|registro[5]\, i_RegPeri|registro[5], Risc, 1
instance = comp, \i_RegPeri|registro[6]\, i_RegPeri|registro[6], Risc, 1
instance = comp, \i_RegPeri|registro[7]\, i_RegPeri|registro[7], Risc, 1
instance = comp, \i_RegPeri|registro[8]\, i_RegPeri|registro[8], Risc, 1
instance = comp, \i_RegPeri|registro[9]~feeder\, i_RegPeri|registro[9]~feeder, Risc, 1
instance = comp, \i_RegPeri|registro[9]\, i_RegPeri|registro[9], Risc, 1
instance = comp, \i_RegPeri|registro[10]~feeder\, i_RegPeri|registro[10]~feeder, Risc, 1
instance = comp, \i_RegPeri|registro[10]\, i_RegPeri|registro[10], Risc, 1
instance = comp, \i_RegPeri|registro[11]\, i_RegPeri|registro[11], Risc, 1
instance = comp, \i_RegPeri|registro[12]\, i_RegPeri|registro[12], Risc, 1
instance = comp, \i_RegPeri|registro[13]\, i_RegPeri|registro[13], Risc, 1
instance = comp, \i_RegPeri|registro[14]~feeder\, i_RegPeri|registro[14]~feeder, Risc, 1
instance = comp, \i_RegPeri|registro[14]\, i_RegPeri|registro[14], Risc, 1
instance = comp, \i_RegPeri|registro[15]\, i_RegPeri|registro[15], Risc, 1
instance = comp, \display[0]~I\, display[0], Risc, 1
instance = comp, \display[1]~I\, display[1], Risc, 1
instance = comp, \display[2]~I\, display[2], Risc, 1
instance = comp, \display[3]~I\, display[3], Risc, 1
instance = comp, \display[4]~I\, display[4], Risc, 1
instance = comp, \display[5]~I\, display[5], Risc, 1
instance = comp, \display[6]~I\, display[6], Risc, 1
instance = comp, \display[7]~I\, display[7], Risc, 1
instance = comp, \display[8]~I\, display[8], Risc, 1
instance = comp, \display[9]~I\, display[9], Risc, 1
instance = comp, \display[10]~I\, display[10], Risc, 1
instance = comp, \display[11]~I\, display[11], Risc, 1
instance = comp, \display[12]~I\, display[12], Risc, 1
instance = comp, \display[13]~I\, display[13], Risc, 1
instance = comp, \display[14]~I\, display[14], Risc, 1
instance = comp, \display[15]~I\, display[15], Risc, 1
