library ieee;
use ieee.std_logic_1164.all;

entity main is

end main;

architecture bevh of main is

begin

end behv;