xst -intstyle ise -ifn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim regfile.ngc regfile_synthesis.v 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim regfile.ngc regfile_synthesis.v 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
xst -intstyle ise -ifn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.xst" -ofn "D:/FPGA_projects/SC3050-lab2/CE3001-lab2/regfile.syr" 
