# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:54 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs_valid

.latch        n26 Memory[0][0]  2
.latch        n31 Memory[0][1]  2
.latch        n36 Memory[0][2]  2
.latch        n41 Memory[1][0]  2
.latch        n46 Memory[1][1]  2
.latch        n51 Memory[1][2]  2
.latch        n56 Memory[2][0]  2
.latch        n61 Memory[2][1]  2
.latch        n66 Memory[2][2]  2
.latch        n71 Memory[3][0]  2
.latch        n76 Memory[3][1]  2
.latch        n81 Memory[3][2]  2
.latch        n86 control.valid_reg[0]  2
.latch        n91 control.valid_reg[1]  2
.latch        n96 control.valid_reg[2]  2
.latch       n101 control.valid_reg[3]  2

.names outs_ready control.valid_reg[3] ins_ready
01 0
.names Memory[0][0] ins_ready new_n62
10 1
.names ins[0] ins_ready new_n63
11 1
.names new_n62 new_n63 n26
00 0
.names Memory[0][1] ins_ready new_n65
10 1
.names ins[1] ins_ready new_n66_1
11 1
.names new_n65 new_n66_1 n31
00 0
.names Memory[0][2] ins_ready new_n68
10 1
.names ins[2] ins_ready new_n69
11 1
.names new_n68 new_n69 n36
00 0
.names Memory[1][0] ins_ready new_n71_1
10 1
.names Memory[0][0] ins_ready new_n72
11 1
.names new_n71_1 new_n72 n41
00 0
.names Memory[1][1] ins_ready new_n74
10 1
.names Memory[0][1] ins_ready new_n75
11 1
.names new_n74 new_n75 n46
00 0
.names Memory[1][2] ins_ready new_n77
10 1
.names Memory[0][2] ins_ready new_n78
11 1
.names new_n77 new_n78 n51
00 0
.names Memory[2][0] ins_ready new_n80
10 1
.names Memory[1][0] ins_ready new_n81_1
11 1
.names new_n80 new_n81_1 n56
00 0
.names Memory[2][1] ins_ready new_n83
10 1
.names Memory[1][1] ins_ready new_n84
11 1
.names new_n83 new_n84 n61
00 0
.names Memory[2][2] ins_ready new_n86_1
10 1
.names Memory[1][2] ins_ready new_n87
11 1
.names new_n86_1 new_n87 n66
00 0
.names Memory[3][0] ins_ready new_n89
10 1
.names Memory[2][0] ins_ready new_n90
11 1
.names new_n89 new_n90 n71
00 0
.names Memory[3][1] ins_ready new_n92
10 1
.names Memory[2][1] ins_ready new_n93
11 1
.names new_n92 new_n93 n76
00 0
.names Memory[3][2] ins_ready new_n95
10 1
.names Memory[2][2] ins_ready new_n96_1
11 1
.names new_n95 new_n96_1 n81
00 0
.names control.valid_reg[0] ins_ready new_n98
10 1
.names ins_valid ins_ready new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names rst new_n100 n86
00 1
.names control.valid_reg[1] ins_ready new_n102
10 1
.names control.valid_reg[0] ins_ready new_n103
11 1
.names new_n102 new_n103 new_n104
00 1
.names rst new_n104 n91
00 1
.names control.valid_reg[2] ins_ready new_n106
10 1
.names control.valid_reg[1] ins_ready new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names rst new_n108 n96
00 1
.names control.valid_reg[2] ins_ready new_n110
01 1
.names rst new_n110 n101
00 1
.names Memory[3][0] outs[0]
1 1
.names Memory[3][1] outs[1]
1 1
.names Memory[3][2] outs[2]
1 1
.names control.valid_reg[3] outs_valid
1 1
.end
