$date
  Thu Aug 19 02:34:56 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_my_logic $end
$var reg 2 ! a_in[1:0] $end
$var reg 3 " sel_in[2:0] $end
$var reg 1 # y_in $end
$scope module dut $end
$var reg 2 $ a[1:0] $end
$var reg 3 % sel[2:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b000 "
0#
b00 $
b000 %
0&
#1000000
b01 !
b01 $
#2000000
b10 !
b10 $
#3000000
b11 !
1#
b11 $
1&
#4000000
b00 !
b001 "
b00 $
b001 %
#5000000
b01 !
b01 $
#6000000
b10 !
b10 $
#7000000
b11 !
0#
b11 $
0&
#8000000
b00 !
b010 "
b00 $
b010 %
#9000000
b01 !
1#
b01 $
1&
#10000000
b10 !
b10 $
#11000000
b11 !
b11 $
#12000000
b00 !
b011 "
b00 $
b011 %
#13000000
b01 !
0#
b01 $
0&
#14000000
b10 !
b10 $
#15000000
b11 !
b11 $
#16000000
b00 !
b100 "
b00 $
b100 %
#17000000
b01 !
1#
b01 $
1&
#18000000
b10 !
b10 $
#19000000
b11 !
0#
b11 $
0&
#20000000
b00 !
b101 "
1#
b00 $
b101 %
1&
#21000000
b01 !
0#
b01 $
0&
#22000000
b10 !
b10 $
#23000000
b11 !
1#
b11 $
1&
#24000000
b00 !
b110 "
Z#
b00 $
b110 %
Z&
#25000000
b01 !
b01 $
#26000000
b10 !
b10 $
#27000000
b11 !
b11 $
#28000000
b00 !
b111 "
b00 $
b111 %
#29000000
b01 !
b01 $
#30000000
b10 !
b10 $
#31000000
b11 !
b11 $
