Warning: DC is only available in Tcl and XG mode. The -tcl_mode and -xg_mode options are no longer required.

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version C-2009.06-SP5 for linux -- Jan 15, 2010
              Copyright (c) 1988-2009 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25
set symbol_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.workview.sdb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.workview.sdb
set synthetic_library {dw_foundation.sldb standard.sldb}
dw_foundation.sldb standard.sldb
set_min_library /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25 -min_version /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25'
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25'
Warning: Function '=' leaked 1 allocations for 16 bytes. (EQN-21)
1
read_verilog {array.v}
Loading db file '/apps/synopsys/SYNTH/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Loading verilog file '/home/th/thak8616/Desktop/AMUL16_1/array.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Compiling source file /home/th/thak8616/Desktop/AMUL16_1/array.v

Inferred memory devices in process
	in routine array_bin line 28 in file
		'/home/th/thak8616/Desktop/AMUL16_1/array.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prodt_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/th/thak8616/Desktop/AMUL16_1/array_bin.db:array_bin'
Loaded 7 designs.
Current design is 'array_bin'.
array_bin bit32 bit8 bit4 bit2 Add_full Add_half
current_design array_bin
Current design is 'array_bin'.
{array_bin}
link

  Linking design 'array_bin'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  tc240c (library)            /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25

1
check_design
Warning: In design 'array_bin', a pin on submodule 'A0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[29]' is connected to logic 0. 
   Pin 'a32[28]' is connected to logic 0. 
   Pin 'a32[27]' is connected to logic 0. 
   Pin 'a32[26]' is connected to logic 0. 
   Pin 'a32[25]' is connected to logic 0. 
   Pin 'a32[24]' is connected to logic 0. 
   Pin 'a32[23]' is connected to logic 0. 
   Pin 'a32[22]' is connected to logic 0. 
   Pin 'a32[21]' is connected to logic 0. 
   Pin 'a32[20]' is connected to logic 0. 
   Pin 'a32[19]' is connected to logic 0. 
   Pin 'a32[18]' is connected to logic 0. 
   Pin 'a32[17]' is connected to logic 0. 
   Pin 'a32[16]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[30]' is connected to logic 0. 
   Pin 'b32[29]' is connected to logic 0. 
   Pin 'b32[28]' is connected to logic 0. 
   Pin 'b32[27]' is connected to logic 0. 
   Pin 'b32[26]' is connected to logic 0. 
   Pin 'b32[25]' is connected to logic 0. 
   Pin 'b32[24]' is connected to logic 0. 
   Pin 'b32[23]' is connected to logic 0. 
   Pin 'b32[22]' is connected to logic 0. 
   Pin 'b32[21]' is connected to logic 0. 
   Pin 'b32[20]' is connected to logic 0. 
   Pin 'b32[19]' is connected to logic 0. 
   Pin 'b32[18]' is connected to logic 0. 
   Pin 'b32[17]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[29]', 'a32[28]', 'a32[27]', 'a32[26]', 'a32[25]', 'a32[24]', 'a32[23]', 'a32[22]', 'a32[21]', 'a32[20]', 'a32[19]', 'a32[18]', 'a32[17]', 'a32[16]', 'b32[31]', 'b32[30]', 'b32[29]', 'b32[28]', 'b32[27]', 'b32[26]', 'b32[25]', 'b32[24]', 'b32[23]', 'b32[22]', 'b32[21]', 'b32[20]', 'b32[19]', 'b32[18]', 'b32[17]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[29]' is connected to logic 0. 
   Pin 'a32[28]' is connected to logic 0. 
   Pin 'a32[27]' is connected to logic 0. 
   Pin 'a32[26]' is connected to logic 0. 
   Pin 'a32[25]' is connected to logic 0. 
   Pin 'a32[24]' is connected to logic 0. 
   Pin 'a32[23]' is connected to logic 0. 
   Pin 'a32[22]' is connected to logic 0. 
   Pin 'a32[21]' is connected to logic 0. 
   Pin 'a32[20]' is connected to logic 0. 
   Pin 'a32[19]' is connected to logic 0. 
   Pin 'a32[18]' is connected to logic 0. 
   Pin 'a32[1]' is connected to logic 0. 
   Pin 'a32[0]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[30]' is connected to logic 0. 
   Pin 'b32[29]' is connected to logic 0. 
   Pin 'b32[28]' is connected to logic 0. 
   Pin 'b32[27]' is connected to logic 0. 
   Pin 'b32[26]' is connected to logic 0. 
   Pin 'b32[25]' is connected to logic 0. 
   Pin 'b32[24]' is connected to logic 0. 
   Pin 'b32[23]' is connected to logic 0. 
   Pin 'b32[22]' is connected to logic 0. 
   Pin 'b32[21]' is connected to logic 0. 
   Pin 'b32[20]' is connected to logic 0. 
   Pin 'b32[19]' is connected to logic 0. 
   Pin 'b32[2]' is connected to logic 0. 
   Pin 'b32[1]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[29]', 'a32[28]', 'a32[27]', 'a32[26]', 'a32[25]', 'a32[24]', 'a32[23]', 'a32[22]', 'a32[21]', 'a32[20]', 'a32[19]', 'a32[18]', 'a32[1]', 'a32[0]', 'b32[31]', 'b32[30]', 'b32[29]', 'b32[28]', 'b32[27]', 'b32[26]', 'b32[25]', 'b32[24]', 'b32[23]', 'b32[22]', 'b32[21]', 'b32[20]', 'b32[19]', 'b32[2]', 'b32[1]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[29]' is connected to logic 0. 
   Pin 'a32[28]' is connected to logic 0. 
   Pin 'a32[27]' is connected to logic 0. 
   Pin 'a32[26]' is connected to logic 0. 
   Pin 'a32[25]' is connected to logic 0. 
   Pin 'a32[24]' is connected to logic 0. 
   Pin 'a32[23]' is connected to logic 0. 
   Pin 'a32[22]' is connected to logic 0. 
   Pin 'a32[21]' is connected to logic 0. 
   Pin 'a32[20]' is connected to logic 0. 
   Pin 'a32[3]' is connected to logic 0. 
   Pin 'a32[2]' is connected to logic 0. 
   Pin 'a32[1]' is connected to logic 0. 
   Pin 'a32[0]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[30]' is connected to logic 0. 
   Pin 'b32[29]' is connected to logic 0. 
   Pin 'b32[28]' is connected to logic 0. 
   Pin 'b32[27]' is connected to logic 0. 
   Pin 'b32[26]' is connected to logic 0. 
   Pin 'b32[25]' is connected to logic 0. 
   Pin 'b32[24]' is connected to logic 0. 
   Pin 'b32[23]' is connected to logic 0. 
   Pin 'b32[22]' is connected to logic 0. 
   Pin 'b32[21]' is connected to logic 0. 
   Pin 'b32[4]' is connected to logic 0. 
   Pin 'b32[3]' is connected to logic 0. 
   Pin 'b32[2]' is connected to logic 0. 
   Pin 'b32[1]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[29]', 'a32[28]', 'a32[27]', 'a32[26]', 'a32[25]', 'a32[24]', 'a32[23]', 'a32[22]', 'a32[21]', 'a32[20]', 'a32[3]', 'a32[2]', 'a32[1]', 'a32[0]', 'b32[31]', 'b32[30]', 'b32[29]', 'b32[28]', 'b32[27]', 'b32[26]', 'b32[25]', 'b32[24]', 'b32[23]', 'b32[22]', 'b32[21]', 'b32[4]', 'b32[3]', 'b32[2]', 'b32[1]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[29]' is connected to logic 0. 
   Pin 'a32[28]' is connected to logic 0. 
   Pin 'a32[27]' is connected to logic 0. 
   Pin 'a32[26]' is connected to logic 0. 
   Pin 'a32[25]' is connected to logic 0. 
   Pin 'a32[24]' is connected to logic 0. 
   Pin 'a32[23]' is connected to logic 0. 
   Pin 'a32[22]' is connected to logic 0. 
   Pin 'a32[5]' is connected to logic 0. 
   Pin 'a32[4]' is connected to logic 0. 
   Pin 'a32[3]' is connected to logic 0. 
   Pin 'a32[2]' is connected to logic 0. 
   Pin 'a32[1]' is connected to logic 0. 
   Pin 'a32[0]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[30]' is connected to logic 0. 
   Pin 'b32[29]' is connected to logic 0. 
   Pin 'b32[28]' is connected to logic 0. 
   Pin 'b32[27]' is connected to logic 0. 
   Pin 'b32[26]' is connected to logic 0. 
   Pin 'b32[25]' is connected to logic 0. 
   Pin 'b32[24]' is connected to logic 0. 
   Pin 'b32[23]' is connected to logic 0. 
   Pin 'b32[6]' is connected to logic 0. 
   Pin 'b32[5]' is connected to logic 0. 
   Pin 'b32[4]' is connected to logic 0. 
   Pin 'b32[3]' is connected to logic 0. 
   Pin 'b32[2]' is connected to logic 0. 
   Pin 'b32[1]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[29]', 'a32[28]', 'a32[27]', 'a32[26]', 'a32[25]', 'a32[24]', 'a32[23]', 'a32[22]', 'a32[5]', 'a32[4]', 'a32[3]', 'a32[2]', 'a32[1]', 'a32[0]', 'b32[31]', 'b32[30]', 'b32[29]', 'b32[28]', 'b32[27]', 'b32[26]', 'b32[25]', 'b32[24]', 'b32[23]', 'b32[6]', 'b32[5]', 'b32[4]', 'b32[3]', 'b32[2]', 'b32[1]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[29]' is connected to logic 0. 
   Pin 'a32[28]' is connected to logic 0. 
   Pin 'a32[27]' is connected to logic 0. 
   Pin 'a32[26]' is connected to logic 0. 
   Pin 'a32[25]' is connected to logic 0. 
   Pin 'a32[24]' is connected to logic 0. 
   Pin 'a32[7]' is connected to logic 0. 
   Pin 'a32[6]' is connected to logic 0. 
   Pin 'a32[5]' is connected to logic 0. 
   Pin 'a32[4]' is connected to logic 0. 
   Pin 'a32[3]' is connected to logic 0. 
   Pin 'a32[2]' is connected to logic 0. 
   Pin 'a32[1]' is connected to logic 0. 
   Pin 'a32[0]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[30]' is connected to logic 0. 
   Pin 'b32[29]' is connected to logic 0. 
   Pin 'b32[28]' is connected to logic 0. 
   Pin 'b32[27]' is connected to logic 0. 
   Pin 'b32[26]' is connected to logic 0. 
   Pin 'b32[25]' is connected to logic 0. 
   Pin 'b32[8]' is connected to logic 0. 
   Pin 'b32[7]' is connected to logic 0. 
   Pin 'b32[6]' is connected to logic 0. 
   Pin 'b32[5]' is connected to logic 0. 
   Pin 'b32[4]' is connected to logic 0. 
   Pin 'b32[3]' is connected to logic 0. 
   Pin 'b32[2]' is connected to logic 0. 
   Pin 'b32[1]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A4'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[29]', 'a32[28]', 'a32[27]', 'a32[26]', 'a32[25]', 'a32[24]', 'a32[7]', 'a32[6]', 'a32[5]', 'a32[4]', 'a32[3]', 'a32[2]', 'a32[1]', 'a32[0]', 'b32[31]', 'b32[30]', 'b32[29]', 'b32[28]', 'b32[27]', 'b32[26]', 'b32[25]', 'b32[8]', 'b32[7]', 'b32[6]', 'b32[5]', 'b32[4]', 'b32[3]', 'b32[2]', 'b32[1]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[29]' is connected to logic 0. 
   Pin 'a32[28]' is connected to logic 0. 
   Pin 'a32[27]' is connected to logic 0. 
   Pin 'a32[26]' is connected to logic 0. 
   Pin 'a32[9]' is connected to logic 0. 
   Pin 'a32[8]' is connected to logic 0. 
   Pin 'a32[7]' is connected to logic 0. 
   Pin 'a32[6]' is connected to logic 0. 
   Pin 'a32[5]' is connected to logic 0. 
   Pin 'a32[4]' is connected to logic 0. 
   Pin 'a32[3]' is connected to logic 0. 
   Pin 'a32[2]' is connected to logic 0. 
   Pin 'a32[1]' is connected to logic 0. 
   Pin 'a32[0]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[30]' is connected to logic 0. 
   Pin 'b32[29]' is connected to logic 0. 
   Pin 'b32[28]' is connected to logic 0. 
   Pin 'b32[27]' is connected to logic 0. 
   Pin 'b32[10]' is connected to logic 0. 
   Pin 'b32[9]' is connected to logic 0. 
   Pin 'b32[8]' is connected to logic 0. 
   Pin 'b32[7]' is connected to logic 0. 
   Pin 'b32[6]' is connected to logic 0. 
   Pin 'b32[5]' is connected to logic 0. 
   Pin 'b32[4]' is connected to logic 0. 
   Pin 'b32[3]' is connected to logic 0. 
   Pin 'b32[2]' is connected to logic 0. 
   Pin 'b32[1]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A5'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[29]', 'a32[28]', 'a32[27]', 'a32[26]', 'a32[9]', 'a32[8]', 'a32[7]', 'a32[6]', 'a32[5]', 'a32[4]', 'a32[3]', 'a32[2]', 'a32[1]', 'a32[0]', 'b32[31]', 'b32[30]', 'b32[29]', 'b32[28]', 'b32[27]', 'b32[10]', 'b32[9]', 'b32[8]', 'b32[7]', 'b32[6]', 'b32[5]', 'b32[4]', 'b32[3]', 'b32[2]', 'b32[1]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[29]' is connected to logic 0. 
   Pin 'a32[28]' is connected to logic 0. 
   Pin 'a32[11]' is connected to logic 0. 
   Pin 'a32[10]' is connected to logic 0. 
   Pin 'a32[9]' is connected to logic 0. 
   Pin 'a32[8]' is connected to logic 0. 
   Pin 'a32[7]' is connected to logic 0. 
   Pin 'a32[6]' is connected to logic 0. 
   Pin 'a32[5]' is connected to logic 0. 
   Pin 'a32[4]' is connected to logic 0. 
   Pin 'a32[3]' is connected to logic 0. 
   Pin 'a32[2]' is connected to logic 0. 
   Pin 'a32[1]' is connected to logic 0. 
   Pin 'a32[0]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[30]' is connected to logic 0. 
   Pin 'b32[29]' is connected to logic 0. 
   Pin 'b32[12]' is connected to logic 0. 
   Pin 'b32[11]' is connected to logic 0. 
   Pin 'b32[10]' is connected to logic 0. 
   Pin 'b32[9]' is connected to logic 0. 
   Pin 'b32[8]' is connected to logic 0. 
   Pin 'b32[7]' is connected to logic 0. 
   Pin 'b32[6]' is connected to logic 0. 
   Pin 'b32[5]' is connected to logic 0. 
   Pin 'b32[4]' is connected to logic 0. 
   Pin 'b32[3]' is connected to logic 0. 
   Pin 'b32[2]' is connected to logic 0. 
   Pin 'b32[1]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[29]', 'a32[28]', 'a32[11]', 'a32[10]', 'a32[9]', 'a32[8]', 'a32[7]', 'a32[6]', 'a32[5]', 'a32[4]', 'a32[3]', 'a32[2]', 'a32[1]', 'a32[0]', 'b32[31]', 'b32[30]', 'b32[29]', 'b32[12]', 'b32[11]', 'b32[10]', 'b32[9]', 'b32[8]', 'b32[7]', 'b32[6]', 'b32[5]', 'b32[4]', 'b32[3]', 'b32[2]', 'b32[1]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a32[31]' is connected to logic 0. 
   Pin 'a32[30]' is connected to logic 0. 
   Pin 'a32[13]' is connected to logic 0. 
   Pin 'a32[12]' is connected to logic 0. 
   Pin 'a32[11]' is connected to logic 0. 
   Pin 'a32[10]' is connected to logic 0. 
   Pin 'a32[9]' is connected to logic 0. 
   Pin 'a32[8]' is connected to logic 0. 
   Pin 'a32[7]' is connected to logic 0. 
   Pin 'a32[6]' is connected to logic 0. 
   Pin 'a32[5]' is connected to logic 0. 
   Pin 'a32[4]' is connected to logic 0. 
   Pin 'a32[3]' is connected to logic 0. 
   Pin 'a32[2]' is connected to logic 0. 
   Pin 'a32[1]' is connected to logic 0. 
   Pin 'a32[0]' is connected to logic 0. 
   Pin 'b32[31]' is connected to logic 0. 
   Pin 'b32[14]' is connected to logic 0. 
   Pin 'b32[13]' is connected to logic 0. 
   Pin 'b32[12]' is connected to logic 0. 
   Pin 'b32[11]' is connected to logic 0. 
   Pin 'b32[10]' is connected to logic 0. 
   Pin 'b32[9]' is connected to logic 0. 
   Pin 'b32[8]' is connected to logic 0. 
   Pin 'b32[7]' is connected to logic 0. 
   Pin 'b32[6]' is connected to logic 0. 
   Pin 'b32[5]' is connected to logic 0. 
   Pin 'b32[4]' is connected to logic 0. 
   Pin 'b32[3]' is connected to logic 0. 
   Pin 'b32[2]' is connected to logic 0. 
   Pin 'b32[1]' is connected to logic 0. 
   Pin 'b32[0]' is connected to logic 0. 
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A7'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a32[31]', 'a32[30]', 'a32[13]', 'a32[12]', 'a32[11]', 'a32[10]', 'a32[9]', 'a32[8]', 'a32[7]', 'a32[6]', 'a32[5]', 'a32[4]', 'a32[3]', 'a32[2]', 'a32[1]', 'a32[0]', 'b32[31]', 'b32[14]', 'b32[13]', 'b32[12]', 'b32[11]', 'b32[10]', 'b32[9]', 'b32[8]', 'b32[7]', 'b32[6]', 'b32[5]', 'b32[4]', 'b32[3]', 'b32[2]', 'b32[1]', 'b32[0]', 'c_in32'. 
Warning: In design 'array_bin', a pin on submodule 'A8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in32' is connected to logic 0. 
Warning: In design 'array_bin', port 'start' is not connected to any nets. (LINT-28)
Warning: In design 'array_bin', net 'c_out[0]' driven by pin 'A0/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[1]' driven by pin 'A1/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[2]' driven by pin 'A2/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[3]' driven by pin 'A3/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[4]' driven by pin 'A4/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[5]' driven by pin 'A5/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[6]' driven by pin 'A6/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[7]' driven by pin 'A7/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[8]' driven by pin 'A8/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[9]' driven by pin 'A9/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[10]' driven by pin 'A10/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[11]' driven by pin 'A11/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[12]' driven by pin 'A12/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[13]' driven by pin 'A13/c_out32' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[14]' driven by pin 'A14/c_out32' has no loads. (LINT-2)
Warning: In design 'bit8', a pin on submodule 'A81' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 0. 
Warning: In design 'bit8', a pin on submodule 'A82' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 1. 
Warning: In design 'bit8', a pin on submodule 'A83' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 0. 
Warning: In design 'bit8', a pin on submodule 'A84' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 1. 
Warning: In design 'bit4', a pin on submodule 'A41' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 0. 
Warning: In design 'bit4', a pin on submodule 'A42' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 1. 
Warning: In design 'bit4', a pin on submodule 'A43' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 0. 
Warning: In design 'bit4', a pin on submodule 'A44' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 1. 
Warning: In design 'bit2', a pin on submodule 'A1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 0. 
Warning: In design 'bit2', a pin on submodule 'A2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 1. 
Warning: In design 'bit2', a pin on submodule 'A3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 0. 
Warning: In design 'bit2', a pin on submodule 'A4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 1. 
Information: Design 'array_bin' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)
1
create_clock clock -name clock -period 15
1
set_propagated_clock clk
Warning: Can't find object 'clk' in design 'array_bin'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty .25 clk
Warning: Can't find object 'clk' in design 'array_bin'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#set_max_delay 150 -from [all_inputs]
#set_max_delay 50 -to [all_outputs]
#set_max_delay 2 -to sum
#set_load 160 sum
set_max_area 0
1
#set_max_fanout
#set_fix_hold clk
compile -map_effort high
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | C-2009.06-DWBB_0912 |    *     |
| Licensed DW Building Blocks             | C-2009.06-DWBB_0912 |          |
============================================================================


Information: There are 51 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


  Loading target library 'tc240c'
Warning: Operating condition WCCOM25 set on design array_bin has different process,
voltage and temperatures parameters than the parameters at which target library 
tc240c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Add_half_0'
  Processing 'Add_full_0'
  Processing 'bit2_0'
  Processing 'bit4_0'
  Processing 'bit8_0'
  Processing 'bit32_0'
  Processing 'array_bin'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   74257.0      0.00       0.0       0.0                          
    0:00:41   49995.5      1.24       9.7       0.0                          
    0:00:44   50364.0      0.65       3.4       0.0                          
    0:00:46   50230.5      0.86       5.0       0.0                          
    0:00:47   50287.5      0.56       2.9       0.0                          
    0:00:48   50257.0      0.42       2.0       0.0                          
    0:00:49   50265.5      0.26       1.0       0.0                          
    0:00:50   50257.5      0.25       1.0       0.0                          
    0:00:51   50264.0      0.20       0.7       0.0                          
    0:00:52   50272.5      0.13       0.5       0.0                          
    0:00:53   50274.0      0.13       0.5       0.0                          
    0:00:54   50285.5      0.05       0.1       0.0                          
    0:00:55   50292.0      0.01       0.0       0.0                          
    0:00:56   50300.5      0.01       0.0       0.0                          
    0:00:57   50307.5      0.00       0.0       0.0                          
    0:00:57   50307.5      0.00       0.0       0.0                          
    0:00:58   50307.5      0.00       0.0       0.0                          
    0:00:58   50307.5      0.00       0.0       0.0                          
    0:00:58   50307.5      0.00       0.0       0.0                          
    0:00:58   50307.5      0.00       0.0       0.0                          
    0:00:58   50307.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58   50307.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59   50307.5      0.00       0.0       0.0                          
    0:00:59   50307.5      0.00       0.0       0.0                          
    0:01:00   50287.5      0.02       0.0       0.0                          
    0:01:00   50286.5      0.02       0.0       0.0                          
    0:01:00   50286.5      0.02       0.0       0.0                          
    0:01:00   50286.5      0.02       0.0       0.0                          
    0:01:00   50286.5      0.02       0.0       0.0                          
    0:01:00   50288.0      0.00       0.0       0.0                          
    0:01:00   49958.5      0.74       4.5       0.0                          
    0:01:00   49943.5      0.73       4.4       0.0                          
    0:01:00   49943.5      0.73       4.4       0.0                          
    0:01:00   49943.5      0.73       4.4       0.0                          
    0:01:00   49943.5      0.73       4.4       0.0                          
    0:01:00   49943.5      0.73       4.4       0.0                          
    0:01:00   49943.5      0.73       4.4       0.0                          
    0:01:04   49952.5      0.00       0.0       0.0                          
    0:01:04   49907.0      0.10       0.4       0.0                          
    0:01:04   49907.0      0.10       0.4       0.0                          
    0:01:04   49907.0      0.10       0.4       0.0                          
    0:01:04   49907.0      0.10       0.4       0.0                          
    0:01:04   49907.0      0.10       0.4       0.0                          
    0:01:04   49907.0      0.10       0.4       0.0                          
    0:01:04   49912.5      0.00       0.0       0.0                          
    0:01:09   49909.0      0.00       0.0       0.0                          
    0:01:09   49906.5      0.00       0.0       0.0                          
    0:01:09   49905.5      0.00       0.0       0.0                          
    0:01:09   49905.5      0.00       0.0       0.0                          
    0:01:09   49905.5      0.00       0.0       0.0                          
    0:01:09   49905.5      0.00       0.0       0.0                          
    0:01:09   49905.5      0.00       0.0       0.0                          
    0:01:10   49902.5      0.00       0.0       0.0                          
    0:01:10   49902.5      0.00       0.0       0.0                          
    0:01:10   49902.5      0.00       0.0       0.0                          
    0:01:10   49902.5      0.00       0.0       0.0                          
    0:01:10   49902.5      0.00       0.0       0.0                          
    0:01:10   49902.5      0.00       0.0       0.0                          
    0:01:11   49902.5      0.00       0.0       0.0                          
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25'
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25'

  Optimization Complete
  ---------------------
Warning: Design 'array_bin' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'A0/A321/A81/A41/A2/M1/b': 4186 load(s), 1 driver(s)
1
report_cell
Information: Updating design information... (UID-85)
Warning: Design 'array_bin' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : cell
Design : array_bin
Version: C-2009.06-SP5
Date   : Mon May 16 10:39:55 2016
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
A0                        bit32_0                         3308.000000
                                                                    h
A1                        bit32_14                        3297.500000
                                                                    h
A2                        bit32_13                        3288.500000
                                                                    h
A3                        bit32_12                        3288.000000
                                                                    h
A4                        bit32_11                        3288.000000
                                                                    h
A5                        bit32_10                        3282.000000
                                                                    h
A6                        bit32_9                         3282.000000
                                                                    h
A7                        bit32_8                         3282.000000
                                                                    h
A8                        bit32_7                         3316.500000
                                                                    h
A9                        bit32_6                         3297.000000
                                                                    h
A10                       bit32_5                         3285.000000
                                                                    h
A11                       bit32_4                         3283.500000
                                                                    h
A12                       bit32_3                         3313.500000
                                                                    h
A13                       bit32_2                         3288.000000
                                                                    h
A14                       bit32_1                         3321.000000
                                                                    h
U324                      CNR2X1          tc240c          1.000000  
U325                      CNR2X1          tc240c          1.000000  
U326                      CAN2X1          tc240c          1.500000  
U327                      CIVX4           tc240c          2.000000  
U328                      CIVX2           tc240c          1.000000  
U329                      CNR2X1          tc240c          1.000000  
U330                      CIVX3           tc240c          1.500000  
U331                      CNR2X1          tc240c          1.000000  
U332                      CIVX4           tc240c          2.000000  
U333                      CNR2X1          tc240c          1.000000  
U334                      CNR2X1          tc240c          1.000000  
U335                      CNR2XL          tc240c          1.000000  
U336                      CNR2X1          tc240c          1.000000  
U337                      CNR2X1          tc240c          1.000000  
U338                      CNR2X1          tc240c          1.000000  
U339                      CNR2X1          tc240c          1.000000  
U340                      CIVX2           tc240c          1.000000  
U341                      CNR2X1          tc240c          1.000000  
U342                      CIVX12          tc240c          5.000000  
U343                      CIVX4           tc240c          2.000000  
U344                      CIVX3           tc240c          1.500000  
U345                      CNR2XL          tc240c          1.000000  
U346                      CIVX3           tc240c          1.500000  
U347                      CNR2XL          tc240c          1.000000  
U348                      CNR2X4          tc240c          3.500000  
U349                      CNR2XL          tc240c          1.000000  
U350                      CIVX20          tc240c          8.000000  
U351                      CNR2X1          tc240c          1.000000  
U352                      CNR2X1          tc240c          1.000000  
U353                      CNR2X1          tc240c          1.000000  
U354                      CNR2X1          tc240c          1.000000  
U355                      CNR2X1          tc240c          1.000000  
U356                      CNR2X1          tc240c          1.000000  
U357                      CNR2X1          tc240c          1.000000  
U358                      CNR2X1          tc240c          1.000000  
U359                      CNR2X1          tc240c          1.000000  
U360                      CNR2X1          tc240c          1.000000  
U361                      CNR2X1          tc240c          1.000000  
U362                      CNR2X1          tc240c          1.000000  
U363                      CNR2X1          tc240c          1.000000  
U364                      CNR2X1          tc240c          1.000000  
U365                      CNR2X1          tc240c          1.000000  
U366                      CNR2X1          tc240c          1.000000  
U367                      CNR2X1          tc240c          1.000000  
U368                      CNR2X1          tc240c          1.000000  
U369                      CNR2X1          tc240c          1.000000  
U370                      CNR2X1          tc240c          1.000000  
U371                      CNR2X1          tc240c          1.000000  
U372                      CNR2X1          tc240c          1.000000  
U373                      CNR2X1          tc240c          1.000000  
U374                      CNR2X1          tc240c          1.000000  
U375                      CNR2X1          tc240c          1.000000  
U376                      CNR2X1          tc240c          1.000000  
U377                      CNR2X1          tc240c          1.000000  
U378                      CNR2X1          tc240c          1.000000  
U379                      CNR2X1          tc240c          1.000000  
U380                      CNR2X1          tc240c          1.000000  
U381                      CNR2X1          tc240c          1.000000  
U382                      CNR2X1          tc240c          1.000000  
U383                      CNR2X1          tc240c          1.000000  
U384                      CNR2X1          tc240c          1.000000  
U385                      CNR2X1          tc240c          1.000000  
U386                      CIVX8           tc240c          3.500000  
U387                      CNR2X1          tc240c          1.000000  
U388                      CNR2X1          tc240c          1.000000  
U389                      CNR2X1          tc240c          1.000000  
U390                      CNR2X1          tc240c          1.000000  
U391                      CNR2X1          tc240c          1.000000  
U392                      CNR2X1          tc240c          1.000000  
U393                      CNR2X1          tc240c          1.000000  
U394                      CNR2X1          tc240c          1.000000  
U395                      CNR2X1          tc240c          1.000000  
U396                      CNR2X1          tc240c          1.000000  
U397                      CIVX8           tc240c          3.500000  
U398                      CNR2X1          tc240c          1.000000  
U399                      CNR2X1          tc240c          1.000000  
U400                      CNR2X1          tc240c          1.000000  
U401                      CNR2X1          tc240c          1.000000  
U402                      CNR2X1          tc240c          1.000000  
U403                      CNR2X1          tc240c          1.000000  
U404                      CNR2X1          tc240c          1.000000  
U405                      CNR2X1          tc240c          1.000000  
U406                      CNR2X1          tc240c          1.000000  
U407                      CNR2X1          tc240c          1.000000  
U408                      CNR2X1          tc240c          1.000000  
U409                      CNR2X1          tc240c          1.000000  
U410                      CNR2X1          tc240c          1.000000  
U411                      CNR2X1          tc240c          1.000000  
U412                      CNR2X1          tc240c          1.000000  
U413                      CNR2X1          tc240c          1.000000  
U414                      CNR2X1          tc240c          1.000000  
U415                      CNR2X1          tc240c          1.000000  
U416                      CNR2X1          tc240c          1.000000  
U417                      CIVX2           tc240c          1.000000  
U418                      CNR2X1          tc240c          1.000000  
U419                      CNR2X1          tc240c          1.000000  
U420                      CNR2X1          tc240c          1.000000  
U421                      CNR2X1          tc240c          1.000000  
U422                      CNR2X1          tc240c          1.000000  
U423                      CNR2X1          tc240c          1.000000  
U424                      CNR2X1          tc240c          1.000000  
U425                      CNR2X1          tc240c          1.000000  
U426                      CNR2X1          tc240c          1.000000  
U427                      CNR2X1          tc240c          1.000000  
U428                      CIVX8           tc240c          3.500000  
U429                      CIVX2           tc240c          1.000000  
U430                      CNR2X1          tc240c          1.000000  
U431                      CNR2X1          tc240c          1.000000  
U432                      CNR2X1          tc240c          1.000000  
U433                      CNR2X1          tc240c          1.000000  
U434                      CNR2X1          tc240c          1.000000  
U435                      CNR2X1          tc240c          1.000000  
U436                      CNR2X1          tc240c          1.000000  
U437                      CNR2X1          tc240c          1.000000  
U438                      CNR2X1          tc240c          1.000000  
U439                      CNR2X1          tc240c          1.000000  
U440                      CNR2X1          tc240c          1.000000  
U441                      CNR2X1          tc240c          1.000000  
U442                      CNR2X1          tc240c          1.000000  
U443                      CNR2X1          tc240c          1.000000  
U444                      CNR2X1          tc240c          1.000000  
U445                      CNR2X1          tc240c          1.000000  
U446                      CIVX2           tc240c          1.000000  
U447                      CNR2X1          tc240c          1.000000  
U448                      CNR2X1          tc240c          1.000000  
U449                      CNR2X1          tc240c          1.000000  
U450                      CNR2X1          tc240c          1.000000  
U451                      CNR2X1          tc240c          1.000000  
U452                      CNR2X1          tc240c          1.000000  
U453                      CIVX2           tc240c          1.000000  
U454                      CNR2X1          tc240c          1.000000  
U455                      CNR2X1          tc240c          1.000000  
U456                      CNR2X1          tc240c          1.000000  
U457                      CNR2X1          tc240c          1.000000  
U458                      CIVX2           tc240c          1.000000  
U459                      CNR2X1          tc240c          1.000000  
U460                      CNR2X1          tc240c          1.000000  
U461                      CNR2X1          tc240c          1.000000  
U462                      CNR2X1          tc240c          1.000000  
U463                      CNR2X1          tc240c          1.000000  
U464                      CNR2X1          tc240c          1.000000  
U465                      CAN2X2          tc240c          2.000000  
U466                      CAN2X1          tc240c          1.500000  
U467                      CAN2X1          tc240c          1.500000  
U468                      CIVX2           tc240c          1.000000  
U469                      CAN2X1          tc240c          1.500000  
U470                      CAN2X1          tc240c          1.500000  
U471                      CIVX2           tc240c          1.000000  
U472                      CIVX2           tc240c          1.000000  
U473                      CIVX2           tc240c          1.000000  
U474                      CIVX2           tc240c          1.000000  
U475                      CIVX2           tc240c          1.000000  
U476                      CIVX2           tc240c          1.000000  
U477                      CAN2X1          tc240c          1.500000  
U478                      CIVX2           tc240c          1.000000  
U479                      CNR2X1          tc240c          1.000000  
U480                      CNR2X1          tc240c          1.000000  
U481                      CIVX2           tc240c          1.000000  
U482                      CNR2X1          tc240c          1.000000  
U483                      CNR2X1          tc240c          1.000000  
U484                      CNR2X1          tc240c          1.000000  
U485                      CIVX2           tc240c          1.000000  
U486                      CNR2X1          tc240c          1.000000  
U487                      CNR2X1          tc240c          1.000000  
U488                      CNR2X1          tc240c          1.000000  
U489                      CNR2X1          tc240c          1.000000  
U490                      CNR2X1          tc240c          1.000000  
U491                      CNR2X1          tc240c          1.000000  
U492                      CNR2X1          tc240c          1.000000  
U493                      CNR2X1          tc240c          1.000000  
U494                      CNR2X1          tc240c          1.000000  
U495                      CNR2X1          tc240c          1.000000  
U496                      CNR2X1          tc240c          1.000000  
U497                      CNR2X1          tc240c          1.000000  
U498                      CNR2X1          tc240c          1.000000  
U499                      CNR2X1          tc240c          1.000000  
U500                      CNR2X1          tc240c          1.000000  
U501                      CNR2X1          tc240c          1.000000  
U502                      CNR2X1          tc240c          1.000000  
U503                      CNR2X1          tc240c          1.000000  
U504                      CNR2X1          tc240c          1.000000  
U505                      CNR2X1          tc240c          1.000000  
U506                      CNR2X1          tc240c          1.000000  
U507                      CNR2X1          tc240c          1.000000  
U508                      CNR2X1          tc240c          1.000000  
U509                      CNR2X1          tc240c          1.000000  
U510                      CNR2X1          tc240c          1.000000  
U511                      CNR2X1          tc240c          1.000000  
U512                      CNR2X1          tc240c          1.000000  
U513                      CNR2X1          tc240c          1.000000  
U514                      CNR2X1          tc240c          1.000000  
U515                      CNR2X1          tc240c          1.000000  
U516                      CNR2X1          tc240c          1.000000  
U517                      CNR2X1          tc240c          1.000000  
U518                      CNR2X1          tc240c          1.000000  
U519                      CNR2X1          tc240c          1.000000  
U520                      CNR2X1          tc240c          1.000000  
U521                      CNR2X1          tc240c          1.000000  
U522                      CNR2X1          tc240c          1.000000  
U523                      CNR2X1          tc240c          1.000000  
U524                      CNR2X1          tc240c          1.000000  
U525                      CNR2X1          tc240c          1.000000  
U526                      CNR2X1          tc240c          1.000000  
U527                      CNR2X1          tc240c          1.000000  
U528                      CNR2X1          tc240c          1.000000  
U529                      CNR2X1          tc240c          1.000000  
U530                      CNR2X1          tc240c          1.000000  
U531                      CNR2X1          tc240c          1.000000  
U532                      CNR2X1          tc240c          1.000000  
U533                      CNR2X1          tc240c          1.000000  
U534                      CNR2X1          tc240c          1.000000  
U535                      CNR2X1          tc240c          1.000000  
U536                      CNR2X1          tc240c          1.000000  
U537                      CNR2X1          tc240c          1.000000  
U538                      CNR2X1          tc240c          1.000000  
U539                      CNR2X1          tc240c          1.000000  
U540                      CNR2X1          tc240c          1.000000  
U541                      CNR2X1          tc240c          1.000000  
U542                      CNR2X1          tc240c          1.000000  
U543                      CNR2X1          tc240c          1.000000  
U544                      CNR2X1          tc240c          1.000000  
U545                      CNR2X1          tc240c          1.000000  
U546                      CNR2X1          tc240c          1.000000  
U547                      CNR2X1          tc240c          1.000000  
U548                      CNR2X1          tc240c          1.000000  
U549                      CNR2IX1         tc240c          1.500000  
U550                      CNR2IX1         tc240c          1.500000  
U551                      CNR2IX1         tc240c          1.500000  
U552                      CNR2IX1         tc240c          1.500000  
U553                      CNR2X1          tc240c          1.000000  
U554                      CNR2X1          tc240c          1.000000  
U555                      CNR2X1          tc240c          1.000000  
U556                      CNR2X1          tc240c          1.000000  
U557                      CNR2X1          tc240c          1.000000  
U558                      CNR2X1          tc240c          1.000000  
U559                      CNR2X1          tc240c          1.000000  
U560                      CNR2X1          tc240c          1.000000  
U561                      CNR2X1          tc240c          1.000000  
U562                      CNR2X1          tc240c          1.000000  
U563                      CNR2X1          tc240c          1.000000  
U564                      CNR2X1          tc240c          1.000000  
U565                      CNR2X1          tc240c          1.000000  
U566                      CNR2X1          tc240c          1.000000  
U567                      CNR2X1          tc240c          1.000000  
U568                      CNR2X1          tc240c          1.000000  
U569                      CNR2X1          tc240c          1.000000  
U570                      CNR2X1          tc240c          1.000000  
U571                      CNR2X1          tc240c          1.000000  
U572                      CNR2X1          tc240c          1.000000  
U573                      CNR2X1          tc240c          1.000000  
U574                      CNR2X1          tc240c          1.000000  
U575                      CNR2X1          tc240c          1.000000  
U576                      CNR2X1          tc240c          1.000000  
U577                      CNR2X1          tc240c          1.000000  
U578                      CNR2X1          tc240c          1.000000  
U579                      CNR2X1          tc240c          1.000000  
U580                      CNR2X1          tc240c          1.000000  
U581                      CNR2X1          tc240c          1.000000  
U582                      CNR2X1          tc240c          1.000000  
U583                      CNR2X1          tc240c          1.000000  
U584                      CNR2X1          tc240c          1.000000  
U585                      CNR2X1          tc240c          1.000000  
U586                      CNR2IX1         tc240c          1.500000  
U587                      CNR2IX1         tc240c          1.500000  
U588                      CNR2IX1         tc240c          1.500000  
U589                      CNR2IX1         tc240c          1.500000  
U590                      CNR2X1          tc240c          1.000000  
U591                      CNR2X1          tc240c          1.000000  
U592                      CNR2X1          tc240c          1.000000  
U593                      CNR2X1          tc240c          1.000000  
U594                      CNR2X1          tc240c          1.000000  
U595                      CNR2X1          tc240c          1.000000  
U596                      CNR2X1          tc240c          1.000000  
U597                      CNR2X1          tc240c          1.000000  
U598                      CNR2X1          tc240c          1.000000  
U599                      CNR2X1          tc240c          1.000000  
U600                      CNR2X1          tc240c          1.000000  
U601                      CNR2X1          tc240c          1.000000  
U602                      CNR2X1          tc240c          1.000000  
U603                      CNR2X1          tc240c          1.000000  
U604                      CNR2IX1         tc240c          1.500000  
U605                      CNR2IX1         tc240c          1.500000  
U606                      CNR2IX1         tc240c          1.500000  
U607                      CNR2IX1         tc240c          1.500000  
U608                      CNR2X1          tc240c          1.000000  
U609                      CNR2X1          tc240c          1.000000  
U610                      CNR2X1          tc240c          1.000000  
U611                      CNR2X1          tc240c          1.000000  
U612                      CNR2IX1         tc240c          1.500000  
U613                      CNR2IX1         tc240c          1.500000  
U614                      CNR2IX1         tc240c          1.500000  
U615                      CNR2IX1         tc240c          1.500000  
U616                      CNR2IX1         tc240c          1.500000  
U617                      CIVX2           tc240c          1.000000  
U618                      CIVX2           tc240c          1.000000  
U619                      CIVX2           tc240c          1.000000  
U620                      CIVX2           tc240c          1.000000  
U621                      CNR2IX1         tc240c          1.500000  
U622                      CNR2IX1         tc240c          1.500000  
U623                      CNR2IX1         tc240c          1.500000  
U624                      CNR2IX1         tc240c          1.500000  
U625                      CNR2IX1         tc240c          1.500000  
U626                      CNR2IX1         tc240c          1.500000  
U627                      CNR2IX1         tc240c          1.500000  
U628                      CNR2IX1         tc240c          1.500000  
U629                      CNR2IX1         tc240c          1.500000  
U630                      CNR2IX1         tc240c          1.500000  
U631                      CNR2IX1         tc240c          1.500000  
U632                      CNR2IX1         tc240c          1.500000  
U633                      CNR2XL          tc240c          1.000000  
U634                      CNR2XL          tc240c          1.000000  
U635                      CNR2XL          tc240c          1.000000  
U636                      CNR2XL          tc240c          1.000000  
U637                      CNR2XL          tc240c          1.000000  
U638                      CNR2IX1         tc240c          1.500000  
U639                      CNR2X1          tc240c          1.000000  
U640                      CNR2X1          tc240c          1.000000  
U641                      CNR2X1          tc240c          1.000000  
U642                      CNR2IX1         tc240c          1.500000  
U643                      CNR2IX1         tc240c          1.500000  
U644                      CIVXL           tc240c          1.000000  
prodt_reg[0]              CFD1QXL         tc240c          3.500000  n
prodt_reg[1]              CFD1QXL         tc240c          3.500000  n
prodt_reg[2]              CFD1QXL         tc240c          3.500000  n
prodt_reg[3]              CFD1QXL         tc240c          3.500000  n
prodt_reg[4]              CFD1QXL         tc240c          3.500000  n
prodt_reg[5]              CFD1QXL         tc240c          3.500000  n
prodt_reg[6]              CFD1QXL         tc240c          3.500000  n
prodt_reg[7]              CFD1QXL         tc240c          3.500000  n
prodt_reg[8]              CFD1QXL         tc240c          3.500000  n
prodt_reg[9]              CFD1QXL         tc240c          3.500000  n
prodt_reg[10]             CFD1QXL         tc240c          3.500000  n
prodt_reg[11]             CFD1QXL         tc240c          3.500000  n
prodt_reg[12]             CFD1QXL         tc240c          3.500000  n
prodt_reg[13]             CFD1QXL         tc240c          3.500000  n
prodt_reg[14]             CFD1QXL         tc240c          3.500000  n
prodt_reg[15]             CFD1QXL         tc240c          3.500000  n
prodt_reg[16]             CFD1QXL         tc240c          3.500000  n
prodt_reg[17]             CFD1QXL         tc240c          3.500000  n
prodt_reg[18]             CFD1QXL         tc240c          3.500000  n
prodt_reg[19]             CFD1QXL         tc240c          3.500000  n
prodt_reg[20]             CFD1QXL         tc240c          3.500000  n
prodt_reg[21]             CFD1QXL         tc240c          3.500000  n
prodt_reg[22]             CFD1QXL         tc240c          3.500000  n
prodt_reg[23]             CFD1QXL         tc240c          3.500000  n
prodt_reg[24]             CFD1QXL         tc240c          3.500000  n
prodt_reg[25]             CFD1QXL         tc240c          3.500000  n
prodt_reg[26]             CFD1QXL         tc240c          3.500000  n
prodt_reg[27]             CFD1QXL         tc240c          3.500000  n
prodt_reg[28]             CFD1QXL         tc240c          3.500000  n
prodt_reg[29]             CFD1QXL         tc240c          3.500000  n
prodt_reg[30]             CFD1QXL         tc240c          3.500000  n
prodt_reg[31]             CFD1QXL         tc240c          3.500000  n
valid_reg                 CFD1QXL         tc240c          3.500000  n
--------------------------------------------------------------------------------
Total 369 cells                                           49902.500000
1
report_net
 
****************************************
Report : net
Design : array_bin
Version: C-2009.06-SP5
Date   : Mon May 16 10:39:55 2016
****************************************


Operating Conditions: WCCOM25   Library: tc240c
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    h - high fanout

Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
*Logic0*              4186         1   1001.00         0.00    4187   dr, h
N3                       1         1      2.74         0.00       2   
N4                       1         1      2.74         0.00       2   
N5                       1         1      2.74         0.00       2   
N6                       1         1      2.74         0.00       2   
N7                       1         1      2.74         0.00       2   
N8                       1         1      2.74         0.00       2   
N9                       1         1      2.74         0.00       2   
N10                      1         1      2.74         0.00       2   
N11                      1         1      2.74         0.00       2   
N12                      1         1      2.74         0.00       2   
N13                      1         1      2.74         0.00       2   
N14                      1         1      2.74         0.00       2   
N15                      1         1      2.74         0.00       2   
N16                      1         1      2.74         0.00       2   
N17                      1         1      2.74         0.00       2   
N18                      1         1      2.74         0.00       2   
N19                      1         1      2.74         0.00       2   
N20                      1         1      2.74         0.00       2   
N21                      1         1      2.74         0.00       2   
N22                      1         1      2.74         0.00       2   
N23                      1         1      2.74         0.00       2   
N24                      1         1      2.74         0.00       2   
N25                      1         1      2.74         0.00       2   
N26                      1         1      2.74         0.00       2   
N27                      1         1      2.74         0.00       2   
N28                      1         1      2.74         0.00       2   
N29                      1         1      2.74         0.00       2   
N30                      1         1      2.74         0.00       2   
N31                      1         1      2.74         0.00       2   
N32                      1         1      2.74         0.00       2   
N33                      1         1      2.74         0.00       2   
N34                      1         1      2.74         0.00       2   
clock                   33         1     99.00         0.00      34   dr
mcand[0]                 3         1    146.63         0.00       4   
mcand[1]                 4         1    105.07         0.00       5   
mcand[2]                 2         1     51.26         0.00       3   
mcand[3]                 2         1     33.20         0.00       3   
mcand[4]                 1         1     26.06         0.00       2   
mcand[5]                 1         1     17.00         0.00       2   
mcand[6]                 1         1     17.00         0.00       2   
mcand[7]                 1         1     17.00         0.00       2   
mcand[8]                 1         1     17.00         0.00       2   
mcand[9]                 1         1     17.00         0.00       2   
mcand[10]                1         1     17.00         0.00       2   
mcand[11]                1         1     17.00         0.00       2   
mcand[12]                1         1     17.00         0.00       2   
mcand[13]                1         1     17.00         0.00       2   
mcand[14]                1         1     17.00         0.00       2   
mcand[15]                1         1     17.00         0.00       2   
mlier[0]                 1         1    221.47         0.00       2   
mlier[1]                 4         1     41.21         0.00       5   
mlier[2]                 2         1     52.19         0.00       3   
mlier[3]                 2         1     25.07         0.00       3   
mlier[4]                 2         1     91.60         0.00       3   
mlier[5]                 1         1     44.12         0.00       2   
mlier[6]                 1         1     26.06         0.00       2   
mlier[7]                 2         1     25.07         0.00       3   
mlier[8]                 1         1     83.65         0.00       2   
mlier[9]                 1         1     17.00         0.00       2   
mlier[10]                1         1     17.00         0.00       2   
mlier[11]                1         1     17.00         0.00       2   
mlier[12]                1         1     17.00         0.00       2   
mlier[13]                1         1     17.00         0.00       2   
mlier[14]                1         1     17.00         0.00       2   
mlier[15]                1         1     17.00         0.00       2   
n2                      16         1    150.59         0.00      17   
n3                      16         1    150.59         0.00      17   
n4                      16         1    150.59         0.00      17   
n5                      16         1    150.59         0.00      17   
n6                      16         1    150.59         0.00      17   
n7                      16         1    150.59         0.00      17   
n8                      16         1    151.82         0.00      17   
n9                      16         1    139.79         0.00      17   
n10                     15         1    141.18         0.00      16   
n11                     16         1    150.59         0.00      17   
n12                     16         1    145.19         0.00      17   
n13                     15         1    135.78         0.00      16   
n14                     15         1    141.18         0.00      16   
n15                     15         1    119.58         0.00      16   
n16                     13         1    122.36         0.00      14   
n17                     16         1    181.40         0.00      17   
n18                     16         1    151.82         0.00      17   
n19                     16         1    151.82         0.00      17   
n20                     16         1    151.82         0.00      17   
n21                     16         1    146.06         0.00      17   
n22                     16         1    146.06         0.00      17   
n23                     16         1    151.82         0.00      17   
n24                     16         1    146.14         0.00      17   
n25                     16         1    151.82         0.00      17   
n26                     16         1    151.82         0.00      17   
n27                     16         1    146.06         0.00      17   
n28                     16         1    151.82         0.00      17   
n29                     16         1    140.29         0.00      17   
n30                     15         1    136.56         0.00      16   
n31                     15         1    142.33         0.00      16   
n32                     13         1    117.58         0.00      14   
n33                     14         1    159.06         0.00      15   
n35                     16         1    187.11         0.00      17   
n36                      1         1      2.74         0.00       2   
p0[0]                   16         1    163.89         0.00      17   
p0[1]                    1         1     17.00         0.00       2   
p0[2]                    1         1     10.47         0.00       2   
p0[3]                   16         1    147.93         0.00      17   
p0[4]                    1         1     15.18         0.00       2   
p0[5]                   16         1    118.87         0.00      17   
p0[6]                   16         1    140.35         0.00      17   
p0[7]                   16         1    136.56         0.00      17   
p0[8]                   16         1    136.56         0.00      17   
p0[9]                   16         1    136.56         0.00      17   
p0[10]                  16         1    136.56         0.00      17   
p0[11]                  16         1    151.72         0.00      17   
p0[12]                  16         1    136.56         0.00      17   
p0[13]                  16         1    202.26         0.00      17   
p0[14]                  16         1    202.26         0.00      17   
p0[15]                  16         1    202.26         0.00      17   
p1[0]                   16         1    176.75         0.00      17   
p1[1]                   16         1    141.48         0.00      17   
p1[2]                   16         1    150.58         0.00      17   
p1[3]                   16         1    176.75         0.00      17   
p1[4]                   16         1    122.19         0.00      17   
p1[5]                   16         1    143.78         0.00      17   
p1[6]                   16         1    140.38         0.00      17   
p1[7]                   16         1    140.38         0.00      17   
p1[8]                   16         1    140.38         0.00      17   
p1[9]                   16         1    140.38         0.00      17   
p1[10]                  16         1    153.98         0.00      17   
p1[11]                  16         1    140.38         0.00      17   
p1[12]                  16         1    203.95         0.00      17   
p1[13]                  16         1    203.95         0.00      17   
p1[14]                  16         1    203.95         0.00      17   
p1[15]                  16         1    203.95         0.00      17   
p2[0]                    1         1     10.47         0.00       2   
p2[1]                   16         1    136.56         0.00      17   
p2[2]                   16         1    136.56         0.00      17   
p2[3]                   16         1    136.56         0.00      17   
p2[4]                   16         1    147.93         0.00      17   
p2[5]                   16         1    136.56         0.00      17   
p2[6]                    1         1      7.18         0.00       2   
p2[7]                   16         1    136.56         0.00      17   
p2[8]                   16         1    136.56         0.00      17   
p2[9]                    1         1      7.18         0.00       2   
p2[10]                  16         1    136.56         0.00      17   
p2[11]                   1         1      7.18         0.00       2   
p2[12]                   1         1      7.18         0.00       2   
p2[13]                  16         1    202.26         0.00      17   
p2[14]                  16         1    202.26         0.00      17   
p2[15]                  16         1    202.26         0.00      17   
p3[0]                   16         1    140.38         0.00      17   
p3[1]                   16         1    140.38         0.00      17   
p3[2]                   16         1    140.38         0.00      17   
p3[3]                   16         1    150.58         0.00      17   
p3[4]                   16         1    140.38         0.00      17   
p3[5]                   16         1    122.19         0.00      17   
p3[6]                   16         1    140.38         0.00      17   
p3[7]                   16         1    140.38         0.00      17   
p3[8]                   16         1    203.95         0.00      17   
p3[9]                   16         1    140.38         0.00      17   
p3[10]                  16         1    203.95         0.00      17   
p3[11]                  16         1    203.95         0.00      17   
p3[12]                  16         1    203.95         0.00      17   
p3[13]                  16         1    203.95         0.00      17   
p3[14]                  16         1    203.95         0.00      17   
p3[15]                  16         1    203.95         0.00      17   
p4[1]                   16         1    118.87         0.00      17   
p4[2]                   16         1    110.02         0.00      17   
p4[3]                   16         1    136.56         0.00      17   
p4[4]                    1         1      7.18         0.00       2   
p4[5]                   16         1    136.56         0.00      17   
p4[6]                   16         1    136.56         0.00      17   
p4[7]                   16         1    144.14         0.00      17   
p4[8]                   16         1    136.56         0.00      17   
p4[9]                   16         1    136.56         0.00      17   
p4[10]                  16         1    140.35         0.00      17   
p4[11]                  16         1    202.26         0.00      17   
p4[12]                  16         1    140.35         0.00      17   
p4[13]                  16         1    202.26         0.00      17   
p4[14]                  16         1    202.26         0.00      17   
p4[15]                  16         1    202.26         0.00      17   
p5[0]                   16         1    122.19         0.00      17   
p5[1]                   16         1    113.09         0.00      17   
p5[2]                   16         1    140.38         0.00      17   
p5[3]                    1         1      7.18         0.00       2   
p5[4]                   16         1    140.38         0.00      17   
p5[5]                   16         1    140.38         0.00      17   
p5[6]                   16         1    147.18         0.00      17   
p5[7]                   16         1    140.38         0.00      17   
p5[8]                   16         1    140.38         0.00      17   
p5[9]                   16         1    143.78         0.00      17   
p5[10]                  16         1    203.95         0.00      17   
p5[11]                  16         1    143.78         0.00      17   
p5[12]                  16         1    203.95         0.00      17   
p5[13]                  16         1    203.95         0.00      17   
p5[14]                  16         1    203.95         0.00      17   
p5[15]                  16         1    203.95         0.00      17   
p6[0]                    1         1      7.18         0.00       2   
p6[1]                   16         1    136.56         0.00      17   
p6[2]                    1         1      7.18         0.00       2   
p6[3]                   16         1    136.56         0.00      17   
p6[4]                   16         1    140.35         0.00      17   
p6[5]                   16         1    144.14         0.00      17   
p6[6]                   16         1    147.93         0.00      17   
p6[7]                   16         1    202.26         0.00      17   
p6[8]                   16         1    202.26         0.00      17   
p6[9]                   16         1    202.26         0.00      17   
p6[10]                  16         1    140.35         0.00      17   
p6[11]                  16         1    202.26         0.00      17   
p6[12]                  16         1    202.26         0.00      17   
p6[13]                  16         1    202.26         0.00      17   
p6[14]                  16         1    202.26         0.00      17   
p6[15]                  16         1    202.26         0.00      17   
p7[0]                   16         1    140.38         0.00      17   
p7[1]                   16         1    140.38         0.00      17   
p7[2]                   16         1    140.38         0.00      17   
p7[3]                   16         1    143.78         0.00      17   
p7[4]                   16         1    147.18         0.00      17   
p7[5]                   16         1    150.58         0.00      17   
p7[6]                   16         1    203.95         0.00      17   
p7[7]                   16         1    203.95         0.00      17   
p7[8]                   16         1    203.95         0.00      17   
p7[9]                   16         1    143.78         0.00      17   
p7[10]                  16         1    203.95         0.00      17   
p7[11]                  16         1    203.95         0.00      17   
p7[12]                  16         1    203.95         0.00      17   
p7[13]                  16         1    203.95         0.00      17   
p7[14]                  16         1    203.95         0.00      17   
p7[15]                  16         1    203.95         0.00      17   
p8[0]                    1         1      7.18         0.00       2   
p8[1]                   16         1    154.26         0.00      17   
p8[2]                   16         1    145.41         0.00      17   
p8[3]                   16         1    154.26         0.00      17   
p8[4]                    1         1      7.18         0.00       2   
p8[5]                   16         1    136.56         0.00      17   
p8[6]                   16         1    140.35         0.00      17   
p8[7]                   16         1    202.26         0.00      17   
p8[8]                   16         1    140.35         0.00      17   
p8[9]                   16         1    202.26         0.00      17   
p8[10]                  16         1    202.26         0.00      17   
p8[11]                  16         1    202.26         0.00      17   
p8[12]                  16         1    202.26         0.00      17   
p8[13]                  16         1    202.26         0.00      17   
p8[14]                  16         1    202.26         0.00      17   
p8[15]                  16         1    202.26         0.00      17   
p9[0]                   16         1    158.56         0.00      17   
p9[1]                   16         1    149.47         0.00      17   
p9[2]                   16         1    158.56         0.00      17   
p9[3]                   16         1    183.55         0.00      17   
p9[4]                   16         1    140.38         0.00      17   
p9[5]                   16         1    143.78         0.00      17   
p9[6]                   16         1    203.95         0.00      17   
p9[7]                   16         1    143.78         0.00      17   
p9[8]                   16         1    203.95         0.00      17   
p9[9]                   16         1    203.95         0.00      17   
p9[10]                  16         1    203.95         0.00      17   
p9[11]                  16         1    203.95         0.00      17   
p9[12]                  16         1    203.95         0.00      17   
p9[13]                  16         1    203.95         0.00      17   
p9[14]                  16         1    203.95         0.00      17   
p9[15]                  16         1    203.95         0.00      17   
p10[0]                  16         1    145.41         0.00      17   
p10[1]                  16         1    136.56         0.00      17   
p10[2]                  16         1    113.81         0.00      17   
p10[3]                  16         1    136.56         0.00      17   
p10[4]                  16         1    136.56         0.00      17   
p10[5]                  16         1    202.26         0.00      17   
p10[6]                  16         1    140.35         0.00      17   
p10[7]                  16         1    202.26         0.00      17   
p10[8]                  16         1    202.26         0.00      17   
p10[9]                  16         1    202.26         0.00      17   
p10[10]                 16         1    202.26         0.00      17   
p10[11]                 16         1    202.26         0.00      17   
p10[12]                 16         1    202.26         0.00      17   
p10[13]                 16         1    202.26         0.00      17   
p10[14]                 16         1    202.26         0.00      17   
p10[15]                 16         1    202.26         0.00      17   
p11[0]                  16         1    140.38         0.00      17   
p11[1]                  16         1    116.49         0.00      17   
p11[2]                  16         1    140.38         0.00      17   
p11[3]                  16         1    140.38         0.00      17   
p11[4]                  16         1    203.95         0.00      17   
p11[5]                  16         1    143.78         0.00      17   
p11[6]                  16         1    203.95         0.00      17   
p11[7]                  16         1    203.95         0.00      17   
p11[8]                  16         1    203.95         0.00      17   
p11[9]                  16         1    203.95         0.00      17   
p11[10]                 16         1    203.95         0.00      17   
p11[11]                 16         1    203.95         0.00      17   
p11[12]                 16         1    203.95         0.00      17   
p11[13]                 16         1    203.95         0.00      17   
p11[14]                 16         1    203.95         0.00      17   
p11[15]                 16         1    203.95         0.00      17   
p12[0]                  16         1    154.26         0.00      17   
p12[1]                  16         1    202.26         0.00      17   
p12[2]                  16         1    202.26         0.00      17   
p12[3]                  16         1    202.26         0.00      17   
p12[4]                  16         1    140.35         0.00      17   
p12[5]                  16         1    202.26         0.00      17   
p12[6]                  16         1    202.26         0.00      17   
p12[7]                  16         1    202.26         0.00      17   
p12[8]                  16         1    202.26         0.00      17   
p12[9]                  16         1    202.26         0.00      17   
p12[10]                 16         1    202.26         0.00      17   
p12[11]                 16         1    202.26         0.00      17   
p12[12]                 16         1    202.26         0.00      17   
p12[13]                 16         1    202.26         0.00      17   
p12[14]                 16         1    202.26         0.00      17   
p12[15]                 16         1    202.26         0.00      17   
p13[0]                  16         1    203.95         0.00      17   
p13[1]                  16         1    203.95         0.00      17   
p13[2]                  16         1    203.95         0.00      17   
p13[3]                  16         1    143.78         0.00      17   
p13[4]                  16         1    203.95         0.00      17   
p13[5]                  16         1    203.95         0.00      17   
p13[6]                  16         1    203.95         0.00      17   
p13[7]                  16         1    203.95         0.00      17   
p13[8]                  16         1    203.95         0.00      17   
p13[9]                  16         1    203.95         0.00      17   
p13[10]                 16         1    203.95         0.00      17   
p13[11]                 16         1    203.95         0.00      17   
p13[12]                 16         1    203.95         0.00      17   
p13[13]                 16         1    203.95         0.00      17   
p13[14]                 16         1    203.95         0.00      17   
p13[15]                 16         1    203.95         0.00      17   
p14[0]                  16         1    190.90         0.00      17   
p14[1]                  16         1    202.26         0.00      17   
p14[2]                  16         1    110.02         0.00      17   
p14[3]                  16         1    202.26         0.00      17   
p14[4]                  16         1    202.26         0.00      17   
p14[5]                  16         1    202.26         0.00      17   
p14[6]                  16         1    202.26         0.00      17   
p14[7]                  16         1    202.26         0.00      17   
p14[8]                  16         1    202.26         0.00      17   
p14[9]                  16         1    202.26         0.00      17   
p14[10]                 16         1    202.26         0.00      17   
p14[11]                 16         1    202.26         0.00      17   
p14[12]                 16         1    202.26         0.00      17   
p14[13]                 16         1    202.26         0.00      17   
p14[14]                 16         1    202.26         0.00      17   
p14[15]                 16         1    202.26         0.00      17   
p15[0]                  16         1    203.95         0.00      17   
p15[1]                  16         1    113.09         0.00      17   
p15[2]                  16         1    203.95         0.00      17   
p15[3]                  16         1    203.95         0.00      17   
p15[4]                  16         1    203.95         0.00      17   
p15[5]                  16         1    203.95         0.00      17   
p15[6]                  16         1    203.95         0.00      17   
p15[7]                  16         1    203.95         0.00      17   
p15[8]                  16         1    203.95         0.00      17   
p15[9]                  16         1    203.95         0.00      17   
p15[10]                 16         1    203.95         0.00      17   
p15[11]                 16         1    203.95         0.00      17   
p15[12]                 16         1    203.95         0.00      17   
p15[13]                 16         1    203.95         0.00      17   
p15[14]                 16         1    203.95         0.00      17   
p15[15]                 16         1    203.95         0.00      17   
prodt[0]                 1         1      0.00         0.00       2   
prodt[1]                 1         1      0.00         0.00       2   
prodt[2]                 1         1      0.00         0.00       2   
prodt[3]                 1         1      0.00         0.00       2   
prodt[4]                 1         1      0.00         0.00       2   
prodt[5]                 1         1      0.00         0.00       2   
prodt[6]                 1         1      0.00         0.00       2   
prodt[7]                 1         1      0.00         0.00       2   
prodt[8]                 1         1      0.00         0.00       2   
prodt[9]                 1         1      0.00         0.00       2   
prodt[10]                1         1      0.00         0.00       2   
prodt[11]                1         1      0.00         0.00       2   
prodt[12]                1         1      0.00         0.00       2   
prodt[13]                1         1      0.00         0.00       2   
prodt[14]                1         1      0.00         0.00       2   
prodt[15]                1         1      0.00         0.00       2   
prodt[16]                1         1      0.00         0.00       2   
prodt[17]                1         1      0.00         0.00       2   
prodt[18]                1         1      0.00         0.00       2   
prodt[19]                1         1      0.00         0.00       2   
prodt[20]                1         1      0.00         0.00       2   
prodt[21]                1         1      0.00         0.00       2   
prodt[22]                1         1      0.00         0.00       2   
prodt[23]                1         1      0.00         0.00       2   
prodt[24]                1         1      0.00         0.00       2   
prodt[25]                1         1      0.00         0.00       2   
prodt[26]                1         1      0.00         0.00       2   
prodt[27]                1         1      0.00         0.00       2   
prodt[28]                1         1      0.00         0.00       2   
prodt[29]                1         1      0.00         0.00       2   
prodt[30]                1         1      0.00         0.00       2   
prodt[31]                1         1      0.00         0.00       2   
reset                   33         1    285.98         0.00      34   
s1[0]                   16         1    164.36         0.00      17   
s1[1]                   16         1    110.02         0.00      17   
s1[2]                   16         1    166.89         0.00      17   
s1[3]                   16         1    113.81         0.00      17   
s1[4]                    1         1     17.00         0.00       2   
s1[5]                   16         1    110.02         0.00      17   
s1[6]                   16         1    104.96         0.00      17   
s1[7]                   16         1    110.02         0.00      17   
s1[8]                   16         1    154.26         0.00      17   
s1[9]                   16         1    110.02         0.00      17   
s1[10]                  16         1    127.72         0.00      17   
s1[11]                  16         1    110.02         0.00      17   
s1[12]                  16         1    118.87         0.00      17   
s1[13]                  16         1    145.41         0.00      17   
s1[14]                  16         1    110.02         0.00      17   
s1[15]                  16         1    110.02         0.00      17   
s1[16]                  18         1    147.86         0.00      19   
s1[17]                  16         1    158.05         0.00      17   
s1[18]                   1         1      7.18         0.00       2   
s1[19]                  16         1    110.02         0.00      17   
s1[20]                  17         1    154.22         0.00      18   
s1[21]                  16         1    171.95         0.00      17   
s1[22]                  16         1    113.81         0.00      17   
s1[23]                  16         1    110.02         0.00      17   
s1[24]                  16         1    171.95         0.00      17   
s1[25]                  16         1    118.87         0.00      17   
s1[26]                  16         1    110.02         0.00      17   
s1[27]                  16         1    110.02         0.00      17   
s1[28]                  16         1    110.02         0.00      17   
s1[29]                  16         1    202.26         0.00      17   
s1[30]                  16         1    202.26         0.00      17   
s1[31]                  16         1    202.26         0.00      17   
s2[0]                   16         1    166.47         0.00      17   
s2[1]                   16         1    113.09         0.00      17   
s2[2]                   16         1    171.06         0.00      17   
s2[3]                   16         1    116.49         0.00      17   
s2[4]                   16         1    200.55         0.00      17   
s2[5]                   16         1    113.09         0.00      17   
s2[6]                   16         1    107.40         0.00      17   
s2[7]                   16         1    113.09         0.00      17   
s2[8]                   16         1    158.56         0.00      17   
s2[9]                   16         1    113.09         0.00      17   
s2[10]                  16         1    131.28         0.00      17   
s2[11]                  16         1    113.09         0.00      17   
s2[12]                  16         1    122.19         0.00      17   
s2[13]                  16         1    149.47         0.00      17   
s2[14]                   1         1      7.18         0.00       2   
s2[15]                  16         1    113.09         0.00      17   
s2[16]                   1         1     15.18         0.00       2   
s2[17]                  16         1    161.96         0.00      17   
s2[18]                  16         1    180.15         0.00      17   
s2[19]                  16         1    113.09         0.00      17   
s2[20]                  17         1    157.05         0.00      18   
s2[21]                  16         1    176.75         0.00      17   
s2[22]                  16         1    116.49         0.00      17   
s2[23]                  16         1    113.09         0.00      17   
s2[24]                  16         1    176.75         0.00      17   
s2[25]                  16         1    122.19         0.00      17   
s2[26]                  16         1    113.09         0.00      17   
s2[27]                  16         1    113.09         0.00      17   
s2[28]                  16         1    113.09         0.00      17   
s2[29]                  16         1    203.95         0.00      17   
s2[30]                  16         1    203.95         0.00      17   
s2[31]                  16         1    203.95         0.00      17   
s3[0]                   16         1    202.26         0.00      17   
s3[1]                   16         1    202.26         0.00      17   
s3[2]                   16         1    202.26         0.00      17   
s3[3]                   16         1    202.26         0.00      17   
s3[4]                   16         1    187.11         0.00      17   
s3[5]                   16         1    110.02         0.00      17   
s3[6]                   16         1    113.81         0.00      17   
s3[7]                   16         1    113.81         0.00      17   
s3[8]                   16         1    127.72         0.00      17   
s3[9]                   16         1    163.10         0.00      17   
s3[10]                  16         1    113.81         0.00      17   
s3[11]                  16         1    113.81         0.00      17   
s3[12]                  16         1    127.72         0.00      17   
s3[13]                  16         1    110.02         0.00      17   
s3[14]                  16         1    110.02         0.00      17   
s3[15]                  16         1    110.02         0.00      17   
s3[16]                  16         1    118.87         0.00      17   
s3[17]                  16         1    110.02         0.00      17   
s3[18]                  16         1    110.02         0.00      17   
s3[19]                  16         1    113.81         0.00      17   
s3[20]                  16         1    136.56         0.00      17   
s3[21]                  16         1    110.02         0.00      17   
s3[22]                  16         1    110.02         0.00      17   
s3[23]                  16         1    113.81         0.00      17   
s3[24]                   1         1     15.18         0.00       2   
s3[25]                  16         1    118.87         0.00      17   
s3[26]                  16         1    110.02         0.00      17   
s3[27]                  16         1    110.02         0.00      17   
s3[28]                  16         1    110.02         0.00      17   
s3[29]                  16         1    110.02         0.00      17   
s3[30]                  16         1    202.26         0.00      17   
s3[31]                  16         1    202.26         0.00      17   
s4[0]                   16         1    203.95         0.00      17   
s4[1]                   16         1    203.95         0.00      17   
s4[2]                   16         1    203.95         0.00      17   
s4[3]                   16         1    203.95         0.00      17   
s4[4]                   16         1    190.35         0.00      17   
s4[5]                   16         1    113.09         0.00      17   
s4[6]                   16         1    116.49         0.00      17   
s4[7]                   16         1    116.49         0.00      17   
s4[8]                   16         1    131.28         0.00      17   
s4[9]                   16         1    167.66         0.00      17   
s4[10]                  16         1    116.49         0.00      17   
s4[11]                  16         1    116.49         0.00      17   
s4[12]                   1         1      7.18         0.00       2   
s4[13]                  16         1    113.09         0.00      17   
s4[14]                  16         1    113.09         0.00      17   
s4[15]                  16         1    113.09         0.00      17   
s4[16]                  16         1    122.19         0.00      17   
s4[17]                  16         1    113.09         0.00      17   
s4[18]                  16         1    113.09         0.00      17   
s4[19]                  16         1    116.49         0.00      17   
s4[20]                  16         1    140.38         0.00      17   
s4[21]                  16         1    113.09         0.00      17   
s4[22]                  16         1    113.09         0.00      17   
s4[23]                  16         1    116.49         0.00      17   
s4[24]                  16         1    180.15         0.00      17   
s4[25]                  16         1    122.19         0.00      17   
s4[26]                  16         1    113.09         0.00      17   
s4[27]                  16         1    113.09         0.00      17   
s4[28]                  16         1    113.09         0.00      17   
s4[29]                  16         1    113.09         0.00      17   
s4[30]                  16         1    203.95         0.00      17   
s4[31]                  16         1    203.95         0.00      17   
s5[0]                   16         1    202.26         0.00      17   
s5[1]                   16         1    202.26         0.00      17   
s5[2]                   16         1    202.26         0.00      17   
s5[3]                   16         1    202.26         0.00      17   
s5[4]                   16         1    202.26         0.00      17   
s5[5]                   16         1    202.26         0.00      17   
s5[6]                   16         1    202.26         0.00      17   
s5[7]                   16         1    202.26         0.00      17   
s5[8]                   16         1    187.11         0.00      17   
s5[9]                   16         1    110.02         0.00      17   
s5[10]                  16         1    113.81         0.00      17   
s5[11]                  16         1    110.02         0.00      17   
s5[12]                  16         1    116.33         0.00      17   
s5[13]                  16         1    110.02         0.00      17   
s5[14]                  16         1    113.81         0.00      17   
s5[15]                  16         1    110.02         0.00      17   
s5[16]                  16         1    113.81         0.00      17   
s5[17]                   1         1      7.18         0.00       2   
s5[18]                  16         1    113.81         0.00      17   
s5[19]                  16         1    110.02         0.00      17   
s5[20]                  16         1    118.87         0.00      17   
s5[21]                  16         1    118.87         0.00      17   
s5[22]                  16         1    110.02         0.00      17   
s5[23]                  16         1    183.32         0.00      17   
s5[24]                  16         1    163.10         0.00      17   
s5[25]                  16         1    179.53         0.00      17   
s5[26]                  16         1    110.02         0.00      17   
s5[27]                  16         1    202.26         0.00      17   
s5[28]                  16         1    110.02         0.00      17   
s5[29]                  16         1    202.26         0.00      17   
s5[30]                  16         1    202.26         0.00      17   
s5[31]                  16         1    202.26         0.00      17   
s6[0]                   16         1    203.95         0.00      17   
s6[1]                   16         1    203.95         0.00      17   
s6[2]                   16         1    203.95         0.00      17   
s6[3]                   16         1    203.95         0.00      17   
s6[4]                   16         1    203.95         0.00      17   
s6[5]                   16         1    203.95         0.00      17   
s6[6]                   16         1    203.95         0.00      17   
s6[7]                   16         1    203.95         0.00      17   
s6[8]                   16         1    190.35         0.00      17   
s6[9]                   16         1    113.09         0.00      17   
s6[10]                  16         1    116.49         0.00      17   
s6[11]                  16         1    113.09         0.00      17   
s6[12]                  16         1    117.60         0.00      17   
s6[13]                  16         1    113.09         0.00      17   
s6[14]                  16         1    116.49         0.00      17   
s6[15]                  16         1    113.09         0.00      17   
s6[16]                  16         1    116.49         0.00      17   
s6[17]                  16         1    113.09         0.00      17   
s6[18]                  16         1    116.49         0.00      17   
s6[19]                  16         1    113.09         0.00      17   
s6[20]                  16         1    122.19         0.00      17   
s6[21]                  16         1    122.19         0.00      17   
s6[22]                  16         1    113.09         0.00      17   
s6[23]                  16         1    186.95         0.00      17   
s6[24]                  16         1    167.66         0.00      17   
s6[25]                  16         1    183.55         0.00      17   
s6[26]                  16         1    113.09         0.00      17   
s6[27]                  16         1    203.95         0.00      17   
s6[28]                  16         1    113.09         0.00      17   
s6[29]                  16         1    203.95         0.00      17   
s6[30]                  16         1    203.95         0.00      17   
s6[31]                  16         1    203.95         0.00      17   
s7[0]                   16         1    202.26         0.00      17   
s7[1]                   16         1    202.26         0.00      17   
s7[2]                   16         1    202.26         0.00      17   
s7[3]                   16         1    202.26         0.00      17   
s7[4]                   16         1    202.26         0.00      17   
s7[5]                   16         1    202.26         0.00      17   
s7[6]                   16         1    202.26         0.00      17   
s7[7]                   16         1    202.26         0.00      17   
s7[8]                   16         1    202.26         0.00      17   
s7[9]                   16         1    202.26         0.00      17   
s7[10]                  16         1    202.26         0.00      17   
s7[11]                  16         1    202.26         0.00      17   
s7[12]                  16         1    202.26         0.00      17   
s7[13]                  16         1    202.26         0.00      17   
s7[14]                  16         1    202.26         0.00      17   
s7[15]                  16         1    202.26         0.00      17   
s7[16]                  16         1    110.02         0.00      17   
s7[17]                  16         1    187.11         0.00      17   
s7[18]                  16         1    202.26         0.00      17   
s7[19]                  16         1    202.26         0.00      17   
s7[20]                   1         1      7.35         0.00       2   
s7[21]                  16         1    202.26         0.00      17   
s7[22]                  16         1    202.26         0.00      17   
s7[23]                  16         1    202.26         0.00      17   
s7[24]                  16         1    202.26         0.00      17   
s7[25]                  16         1    202.26         0.00      17   
s7[26]                  16         1    202.26         0.00      17   
s7[27]                  16         1    202.26         0.00      17   
s7[28]                  16         1    202.26         0.00      17   
s7[29]                  16         1    202.26         0.00      17   
s7[30]                  16         1    202.26         0.00      17   
s7[31]                  16         1    202.26         0.00      17   
s8[0]                   16         1    203.95         0.00      17   
s8[1]                   16         1    203.95         0.00      17   
s8[2]                   16         1    203.95         0.00      17   
s8[3]                   16         1    203.95         0.00      17   
s8[4]                   16         1    203.95         0.00      17   
s8[5]                   16         1    203.95         0.00      17   
s8[6]                   16         1    203.95         0.00      17   
s8[7]                   16         1    203.95         0.00      17   
s8[8]                   16         1    203.95         0.00      17   
s8[9]                   16         1    203.95         0.00      17   
s8[10]                  16         1    203.95         0.00      17   
s8[11]                  16         1    203.95         0.00      17   
s8[12]                  16         1    203.95         0.00      17   
s8[13]                  16         1    203.95         0.00      17   
s8[14]                  16         1    203.95         0.00      17   
s8[15]                  16         1    203.95         0.00      17   
s8[16]                  16         1    113.09         0.00      17   
s8[17]                  16         1    190.35         0.00      17   
s8[18]                  16         1    203.95         0.00      17   
s8[19]                  16         1    203.95         0.00      17   
s8[20]                  16         1    116.49         0.00      17   
s8[21]                  16         1    203.95         0.00      17   
s8[22]                  16         1    203.95         0.00      17   
s8[23]                  16         1    203.95         0.00      17   
s8[24]                  16         1    203.95         0.00      17   
s8[25]                  16         1    203.95         0.00      17   
s8[26]                  16         1    203.95         0.00      17   
s8[27]                  16         1    203.95         0.00      17   
s8[28]                  16         1    203.95         0.00      17   
s8[29]                  16         1    203.95         0.00      17   
s8[30]                  16         1    203.95         0.00      17   
s8[31]                  16         1    203.95         0.00      17   
s9[0]                   16         1    202.26         0.00      17   
s9[1]                   16         1    202.26         0.00      17   
s9[2]                   16         1    198.48         0.00      17   
s9[3]                   16         1    202.26         0.00      17   
s9[4]                   16         1    122.45         0.00      17   
s9[5]                   16         1    110.02         0.00      17   
s9[6]                   16         1    163.10         0.00      17   
s9[7]                   16         1    110.02         0.00      17   
s9[8]                   16         1    163.10         0.00      17   
s9[9]                   16         1    110.02         0.00      17   
s9[10]                  16         1    171.95         0.00      17   
s9[11]                  16         1    110.02         0.00      17   
s9[12]                  16         1    163.10         0.00      17   
s9[13]                  16         1    171.95         0.00      17   
s9[14]                  16         1    171.95         0.00      17   
s9[15]                  16         1    183.32         0.00      17   
s9[16]                  16         1    109.48         0.00      17   
s9[17]                  16         1    110.02         0.00      17   
s9[18]                  16         1    110.02         0.00      17   
s9[19]                  16         1    113.81         0.00      17   
s9[20]                  16         1    136.56         0.00      17   
s9[21]                  16         1    118.87         0.00      17   
s9[22]                  16         1    171.95         0.00      17   
s9[23]                  16         1    122.66         0.00      17   
s9[24]                   1         1     15.18         0.00       2   
s9[25]                  16         1    154.26         0.00      17   
s9[26]                  16         1    127.72         0.00      17   
s9[27]                  16         1    113.81         0.00      17   
s9[28]                  16         1    163.10         0.00      17   
s9[29]                  16         1    118.87         0.00      17   
s9[30]                  16         1    110.02         0.00      17   
s9[31]                  16         1    110.02         0.00      17   
s10[0]                  16         1    203.95         0.00      17   
s10[1]                  16         1    203.95         0.00      17   
s10[2]                  16         1    200.55         0.00      17   
s10[3]                  16         1    203.95         0.00      17   
s10[4]                  16         1    124.24         0.00      17   
s10[5]                  16         1    113.09         0.00      17   
s10[6]                  16         1    167.66         0.00      17   
s10[7]                  16         1    113.09         0.00      17   
s10[8]                  16         1    167.66         0.00      17   
s10[9]                  16         1    113.09         0.00      17   
s10[10]                 16         1    176.75         0.00      17   
s10[11]                 16         1    113.09         0.00      17   
s10[12]                 16         1    167.66         0.00      17   
s10[13]                 16         1    176.75         0.00      17   
s10[14]                 16         1    176.75         0.00      17   
s10[15]                 16         1    186.95         0.00      17   
s10[16]                 16         1    113.64         0.00      17   
s10[17]                 16         1    113.09         0.00      17   
s10[18]                 16         1    113.09         0.00      17   
s10[19]                 16         1    116.49         0.00      17   
s10[20]                 16         1    140.38         0.00      17   
s10[21]                 16         1    122.19         0.00      17   
s10[22]                 16         1    176.75         0.00      17   
s10[23]                 16         1    125.59         0.00      17   
s10[24]                 16         1    176.75         0.00      17   
s10[25]                 16         1    158.56         0.00      17   
s10[26]                 16         1    131.28         0.00      17   
s10[27]                 16         1    116.49         0.00      17   
s10[28]                 16         1    167.66         0.00      17   
s10[29]                 16         1    122.19         0.00      17   
s10[30]                 16         1    113.09         0.00      17   
s10[31]                 16         1    113.09         0.00      17   
s11[0]                  16         1    202.26         0.00      17   
s11[1]                  16         1    202.26         0.00      17   
s11[2]                  16         1    202.26         0.00      17   
s11[3]                  16         1    202.26         0.00      17   
s11[4]                  16         1    202.26         0.00      17   
s11[5]                  16         1    202.26         0.00      17   
s11[6]                  16         1    202.26         0.00      17   
s11[7]                  16         1    202.26         0.00      17   
s11[8]                  16         1    202.26         0.00      17   
s11[9]                  16         1    202.26         0.00      17   
s11[10]                 16         1    202.26         0.00      17   
s11[11]                 16         1    202.26         0.00      17   
s11[12]                 16         1    110.02         0.00      17   
s11[13]                 16         1    110.02         0.00      17   
s11[14]                 16         1    113.81         0.00      17   
s11[15]                 16         1    110.02         0.00      17   
s11[16]                 16         1    171.95         0.00      17   
s11[17]                 16         1    110.02         0.00      17   
s11[18]                 16         1    110.02         0.00      17   
s11[19]                 16         1    110.02         0.00      17   
s11[20]                 16         1    163.10         0.00      17   
s11[21]                 16         1    118.87         0.00      17   
s11[22]                 16         1    110.02         0.00      17   
s11[23]                 16         1    110.02         0.00      17   
s11[24]                 16         1    126.45         0.00      17   
s11[25]                 16         1    110.02         0.00      17   
s11[26]                 16         1    110.02         0.00      17   
s11[27]                 16         1    110.02         0.00      17   
s11[28]                 16         1    163.10         0.00      17   
s11[29]                 16         1    110.02         0.00      17   
s11[30]                 16         1    110.02         0.00      17   
s11[31]                 16         1    202.26         0.00      17   
s12[0]                  16         1    203.95         0.00      17   
s12[1]                  16         1    203.95         0.00      17   
s12[2]                  16         1    203.95         0.00      17   
s12[3]                  16         1    203.95         0.00      17   
s12[4]                  16         1    203.95         0.00      17   
s12[5]                  16         1    203.95         0.00      17   
s12[6]                  16         1    203.95         0.00      17   
s12[7]                  16         1    203.95         0.00      17   
s12[8]                  16         1    203.95         0.00      17   
s12[9]                  16         1    203.95         0.00      17   
s12[10]                 16         1    203.95         0.00      17   
s12[11]                 16         1    203.95         0.00      17   
s12[12]                 16         1    113.09         0.00      17   
s12[13]                 16         1    113.09         0.00      17   
s12[14]                 16         1    116.49         0.00      17   
s12[15]                 16         1    113.09         0.00      17   
s12[16]                 16         1    176.75         0.00      17   
s12[17]                 16         1    113.09         0.00      17   
s12[18]                 16         1    113.09         0.00      17   
s12[19]                 16         1    113.09         0.00      17   
s12[20]                 16         1    167.66         0.00      17   
s12[21]                 16         1    122.19         0.00      17   
s12[22]                 16         1    113.09         0.00      17   
s12[23]                 16         1    113.09         0.00      17   
s12[24]                 16         1    128.99         0.00      17   
s12[25]                 16         1    113.09         0.00      17   
s12[26]                 16         1    113.09         0.00      17   
s12[27]                 16         1    113.09         0.00      17   
s12[28]                 16         1    167.66         0.00      17   
s12[29]                 16         1    113.09         0.00      17   
s12[30]                 16         1    113.09         0.00      17   
s12[31]                 16         1    203.95         0.00      17   
s13[0]                  16         1    202.26         0.00      17   
s13[1]                  16         1    202.26         0.00      17   
s13[2]                  16         1    202.26         0.00      17   
s13[3]                  16         1    202.26         0.00      17   
s13[4]                  16         1    163.10         0.00      17   
s13[5]                  16         1    202.26         0.00      17   
s13[6]                  16         1    110.02         0.00      17   
s13[7]                  16         1    202.26         0.00      17   
s13[8]                  16         1    178.26         0.00      17   
s13[9]                   1         1      7.18         0.00       2   
s13[10]                 16         1    202.26         0.00      17   
s13[11]                 16         1    110.02         0.00      17   
s13[12]                 16         1    171.95         0.00      17   
s13[13]                 16         1    127.72         0.00      17   
s13[14]                 16         1    110.02         0.00      17   
s13[15]                 16         1    113.81         0.00      17   
s13[16]                 16         1    118.87         0.00      17   
s13[17]                 16         1    118.87         0.00      17   
s13[18]                 16         1    175.74         0.00      17   
s13[19]                 16         1    113.81         0.00      17   
s13[20]                 16         1    171.95         0.00      17   
s13[21]                  1         1      7.18         0.00       2   
s13[22]                 16         1    110.02         0.00      17   
s13[23]                 16         1    110.02         0.00      17   
s13[24]                  1         1     17.00         0.00       2   
s13[25]                 16         1    163.10         0.00      17   
s13[26]                 16         1    187.11         0.00      17   
s13[27]                 16         1    110.02         0.00      17   
s13[28]                 16         1    163.10         0.00      17   
s13[29]                 16         1    127.72         0.00      17   
s13[30]                 17         1    109.99         0.00      18   
s13[31]                  1         1      7.18         0.00       2   
s14[0]                  16         1    203.95         0.00      17   
s14[1]                  16         1    203.95         0.00      17   
s14[2]                  16         1    203.95         0.00      17   
s14[3]                  16         1    203.95         0.00      17   
s14[4]                  16         1    167.66         0.00      17   
s14[5]                  16         1    203.95         0.00      17   
s14[6]                  16         1    113.09         0.00      17   
s14[7]                  16         1    203.95         0.00      17   
s14[8]                  16         1    181.26         0.00      17   
s14[9]                  16         1    183.55         0.00      17   
s14[10]                 16         1    203.95         0.00      17   
s14[11]                 16         1    113.09         0.00      17   
s14[12]                 16         1    176.75         0.00      17   
s14[13]                 16         1    131.28         0.00      17   
s14[14]                 16         1    113.09         0.00      17   
s14[15]                 16         1    116.49         0.00      17   
s14[16]                 16         1    122.19         0.00      17   
s14[17]                 16         1    122.19         0.00      17   
s14[18]                 16         1    180.15         0.00      17   
s14[19]                 16         1    116.49         0.00      17   
s14[20]                 16         1    176.75         0.00      17   
s14[21]                 16         1    122.19         0.00      17   
s14[22]                 16         1    113.09         0.00      17   
s14[23]                 16         1    113.09         0.00      17   
s14[24]                 17         1    150.38         0.00      18   
s14[25]                 16         1    167.66         0.00      17   
s14[26]                  1         1      7.35         0.00       2   
s14[27]                 16         1    113.09         0.00      17   
s14[28]                 16         1    167.66         0.00      17   
s14[29]                 16         1    131.28         0.00      17   
s14[30]                 17         1    129.62         0.00      18   
s14[31]                 16         1    176.75         0.00      17   
s15[0]                   1         1      7.91         0.00       2   
s15[1]                   1         1      7.91         0.00       2   
s15[2]                   1         1      7.91         0.00       2   
s15[3]                   1         1      7.91         0.00       2   
s15[4]                   1         1      7.91         0.00       2   
s15[5]                   1         1      7.91         0.00       2   
s15[6]                   1         1      7.91         0.00       2   
s15[7]                   1         1      7.91         0.00       2   
s15[8]                   1         1      7.91         0.00       2   
s15[9]                   1         1      7.91         0.00       2   
s15[10]                  1         1      7.91         0.00       2   
s15[11]                  1         1      7.91         0.00       2   
s15[12]                  1         1      7.91         0.00       2   
s15[13]                  1         1      7.91         0.00       2   
s15[14]                  1         1      7.91         0.00       2   
s15[15]                  1         1      7.91         0.00       2   
s15[16]                  1         1      7.91         0.00       2   
s15[17]                  1         1      7.91         0.00       2   
s15[18]                  1         1      7.91         0.00       2   
s15[19]                  1         1      7.91         0.00       2   
s15[20]                  1         1      7.91         0.00       2   
s15[21]                  1         1      7.91         0.00       2   
s15[22]                  1         1      7.91         0.00       2   
s15[23]                  1         1      7.91         0.00       2   
s15[24]                  1         1      7.91         0.00       2   
s15[25]                  1         1      7.91         0.00       2   
s15[26]                  1         1      7.91         0.00       2   
s15[27]                  1         1      7.91         0.00       2   
s15[28]                  1         1      7.91         0.00       2   
s15[29]                  1         1      7.91         0.00       2   
s15[30]                  1         1      7.91         0.00       2   
s15[31]                  1         1      7.91         0.00       2   
valid                    1         1      0.00         0.00       2   
--------------------------------------------------------------------------------
Total 869 nets       15745       869  118180.01        0.00   16614
Maximum               4186         1   1001.00         0.00    4187
Average              18.12      1.00    136.00         0.00   19.12
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'array_bin' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : array_bin
Version: C-2009.06-SP5
Date   : Mon May 16 10:39:56 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[28]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A83/a4[0] (bit4_6)                             0.00      10.99 f
  A14/A323/A83/A41/a2[0] (bit2_24)                        0.00      10.99 f
  A14/A323/A83/A41/A1/a (Add_full_96)                     0.00      10.99 f
  A14/A323/A83/A41/A1/M1/a (Add_half_192)                 0.00      10.99 f
  A14/A323/A83/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A83/A41/A1/M1/sum (Add_half_192)               0.00      11.31 f
  A14/A323/A83/A41/A1/M2/a (Add_half_191)                 0.00      11.31 f
  A14/A323/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A83/A41/A1/M2/c_out (Add_half_191)             0.00      11.49 f
  A14/A323/A83/A41/A1/U1/Z (COR2X1)                       0.23      11.72 f
  A14/A323/A83/A41/A1/c_out (Add_full_96)                 0.00      11.72 f
  A14/A323/A83/A41/U3/Z (CANR2X1)                         0.34      12.05 r
  A14/A323/A83/A41/U4/Z (CIVX2)                           0.12      12.17 f
  A14/A323/A83/A41/U8/Z (CAOR2X1)                         0.36      12.53 f
  A14/A323/A83/A41/c_out2 (bit2_24)                       0.00      12.53 f
  A14/A323/A83/U3/Z (CANR2X2)                             0.29      12.82 r
  A14/A323/A83/U4/Z (CIVX2)                               0.12      12.94 f
  A14/A323/A83/U10/Z (CAOR2X1)                            0.33      13.27 f
  A14/A323/A83/c_out4 (bit4_6)                            0.00      13.27 f
  A14/A323/U7/Z (CAOR2X1)                                 0.38      13.65 f
  A14/A323/c_out8 (bit8_2)                                0.00      13.65 f
  A14/A324/c_in8 (bit8_1)                                 0.00      13.65 f
  A14/A324/U11/Z (CANR2X2)                                0.25      13.90 r
  A14/A324/U10/Z (CIVX2)                                  0.14      14.05 f
  A14/A324/U9/Z (CAOR2X1)                                 0.33      14.38 f
  A14/A324/sum8[4] (bit8_1)                               0.00      14.38 f
  A14/sum32[28] (bit32_1)                                 0.00      14.38 f
  U642/Z (CNR2IX1)                                        0.16      14.54 f
  prodt_reg[28]/D (CFD1QXL)                               0.00      14.54 f
  data arrival time                                                 14.54

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[28]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[29]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A83/a4[0] (bit4_6)                             0.00      10.99 f
  A14/A323/A83/A41/a2[0] (bit2_24)                        0.00      10.99 f
  A14/A323/A83/A41/A1/a (Add_full_96)                     0.00      10.99 f
  A14/A323/A83/A41/A1/M1/a (Add_half_192)                 0.00      10.99 f
  A14/A323/A83/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A83/A41/A1/M1/sum (Add_half_192)               0.00      11.31 f
  A14/A323/A83/A41/A1/M2/a (Add_half_191)                 0.00      11.31 f
  A14/A323/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A83/A41/A1/M2/c_out (Add_half_191)             0.00      11.49 f
  A14/A323/A83/A41/A1/U1/Z (COR2X1)                       0.23      11.72 f
  A14/A323/A83/A41/A1/c_out (Add_full_96)                 0.00      11.72 f
  A14/A323/A83/A41/U3/Z (CANR2X1)                         0.34      12.05 r
  A14/A323/A83/A41/U4/Z (CIVX2)                           0.12      12.17 f
  A14/A323/A83/A41/U8/Z (CAOR2X1)                         0.36      12.53 f
  A14/A323/A83/A41/c_out2 (bit2_24)                       0.00      12.53 f
  A14/A323/A83/U3/Z (CANR2X2)                             0.29      12.82 r
  A14/A323/A83/U4/Z (CIVX2)                               0.12      12.94 f
  A14/A323/A83/U10/Z (CAOR2X1)                            0.33      13.27 f
  A14/A323/A83/c_out4 (bit4_6)                            0.00      13.27 f
  A14/A323/U7/Z (CAOR2X1)                                 0.38      13.65 f
  A14/A323/c_out8 (bit8_2)                                0.00      13.65 f
  A14/A324/c_in8 (bit8_1)                                 0.00      13.65 f
  A14/A324/U11/Z (CANR2X2)                                0.25      13.90 r
  A14/A324/U10/Z (CIVX2)                                  0.14      14.05 f
  A14/A324/U8/Z (CAOR2X1)                                 0.33      14.38 f
  A14/A324/sum8[5] (bit8_1)                               0.00      14.38 f
  A14/sum32[29] (bit32_1)                                 0.00      14.38 f
  U612/Z (CNR2IX1)                                        0.16      14.54 f
  prodt_reg[29]/D (CFD1QXL)                               0.00      14.54 f
  data arrival time                                                 14.54

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[29]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[30]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A83/a4[0] (bit4_6)                             0.00      10.99 f
  A14/A323/A83/A41/a2[0] (bit2_24)                        0.00      10.99 f
  A14/A323/A83/A41/A1/a (Add_full_96)                     0.00      10.99 f
  A14/A323/A83/A41/A1/M1/a (Add_half_192)                 0.00      10.99 f
  A14/A323/A83/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A83/A41/A1/M1/sum (Add_half_192)               0.00      11.31 f
  A14/A323/A83/A41/A1/M2/a (Add_half_191)                 0.00      11.31 f
  A14/A323/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A83/A41/A1/M2/c_out (Add_half_191)             0.00      11.49 f
  A14/A323/A83/A41/A1/U1/Z (COR2X1)                       0.23      11.72 f
  A14/A323/A83/A41/A1/c_out (Add_full_96)                 0.00      11.72 f
  A14/A323/A83/A41/U3/Z (CANR2X1)                         0.34      12.05 r
  A14/A323/A83/A41/U4/Z (CIVX2)                           0.12      12.17 f
  A14/A323/A83/A41/U8/Z (CAOR2X1)                         0.36      12.53 f
  A14/A323/A83/A41/c_out2 (bit2_24)                       0.00      12.53 f
  A14/A323/A83/U3/Z (CANR2X2)                             0.29      12.82 r
  A14/A323/A83/U4/Z (CIVX2)                               0.12      12.94 f
  A14/A323/A83/U10/Z (CAOR2X1)                            0.33      13.27 f
  A14/A323/A83/c_out4 (bit4_6)                            0.00      13.27 f
  A14/A323/U7/Z (CAOR2X1)                                 0.38      13.65 f
  A14/A323/c_out8 (bit8_2)                                0.00      13.65 f
  A14/A324/c_in8 (bit8_1)                                 0.00      13.65 f
  A14/A324/U11/Z (CANR2X2)                                0.25      13.90 r
  A14/A324/U10/Z (CIVX2)                                  0.14      14.05 f
  A14/A324/U7/Z (CAOR2X1)                                 0.33      14.38 f
  A14/A324/sum8[6] (bit8_1)                               0.00      14.38 f
  A14/sum32[30] (bit32_1)                                 0.00      14.38 f
  U643/Z (CNR2IX1)                                        0.16      14.54 f
  prodt_reg[30]/D (CFD1QXL)                               0.00      14.54 f
  data arrival time                                                 14.54

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[30]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A83/a4[0] (bit4_6)                             0.00      10.99 f
  A14/A323/A83/A41/a2[0] (bit2_24)                        0.00      10.99 f
  A14/A323/A83/A41/A1/a (Add_full_96)                     0.00      10.99 f
  A14/A323/A83/A41/A1/M1/a (Add_half_192)                 0.00      10.99 f
  A14/A323/A83/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A83/A41/A1/M1/sum (Add_half_192)               0.00      11.31 f
  A14/A323/A83/A41/A1/M2/a (Add_half_191)                 0.00      11.31 f
  A14/A323/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A83/A41/A1/M2/c_out (Add_half_191)             0.00      11.49 f
  A14/A323/A83/A41/A1/U1/Z (COR2X1)                       0.23      11.72 f
  A14/A323/A83/A41/A1/c_out (Add_full_96)                 0.00      11.72 f
  A14/A323/A83/A41/U3/Z (CANR2X1)                         0.34      12.05 r
  A14/A323/A83/A41/U4/Z (CIVX2)                           0.12      12.17 f
  A14/A323/A83/A41/U8/Z (CAOR2X1)                         0.36      12.53 f
  A14/A323/A83/A41/c_out2 (bit2_24)                       0.00      12.53 f
  A14/A323/A83/U3/Z (CANR2X2)                             0.29      12.82 r
  A14/A323/A83/U4/Z (CIVX2)                               0.12      12.94 f
  A14/A323/A83/U10/Z (CAOR2X1)                            0.33      13.27 f
  A14/A323/A83/c_out4 (bit4_6)                            0.00      13.27 f
  A14/A323/U7/Z (CAOR2X1)                                 0.38      13.65 f
  A14/A323/c_out8 (bit8_2)                                0.00      13.65 f
  A14/A324/c_in8 (bit8_1)                                 0.00      13.65 f
  A14/A324/U11/Z (CANR2X2)                                0.25      13.90 r
  A14/A324/U10/Z (CIVX2)                                  0.14      14.05 f
  A14/A324/U6/Z (CAOR2X1)                                 0.33      14.38 f
  A14/A324/sum8[7] (bit8_1)                               0.00      14.38 f
  A14/sum32[31] (bit32_1)                                 0.00      14.38 f
  U638/Z (CNR2IX1)                                        0.16      14.54 f
  prodt_reg[31]/D (CFD1QXL)                               0.00      14.54 f
  data arrival time                                                 14.54

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[31]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[26]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U3/Z (CANR2X2)                                  0.26       3.59 r
  A0/A322/U10/Z (CIVX2)                                   0.15       3.74 f
  A0/A322/U9/Z (CAOR2X1)                                  0.55       4.29 f
  A0/A322/sum8[4] (bit8_59)                               0.00       4.29 f
  A0/sum32[12] (bit32_0)                                  0.00       4.29 f
  A8/a32[12] (bit32_7)                                    0.00       4.29 f
  A8/A322/a8[4] (bit8_27)                                 0.00       4.29 f
  A8/A322/A84/a4[0] (bit4_105)                            0.00       4.29 f
  A8/A322/A84/A42/a2[0] (bit2_419)                        0.00       4.29 f
  A8/A322/A84/A42/A1/a (Add_full_1676)                    0.00       4.29 f
  A8/A322/A84/A42/A1/M1/a (Add_half_3352)                 0.00       4.29 f
  A8/A322/A84/A42/A1/M1/U1/Z (CEOXL)                      0.41       4.69 f
  A8/A322/A84/A42/A1/M1/sum (Add_half_3352)               0.00       4.69 f
  A8/A322/A84/A42/A1/M2/a (Add_half_3351)                 0.00       4.69 f
  A8/A322/A84/A42/A1/M2/U2/Z (CAN2X1)                     0.19       4.88 f
  A8/A322/A84/A42/A1/M2/c_out (Add_half_3351)             0.00       4.88 f
  A8/A322/A84/A42/A1/U1/Z (COR2X1)                        0.23       5.11 f
  A8/A322/A84/A42/A1/c_out (Add_full_1676)                0.00       5.11 f
  A8/A322/A84/A42/U3/Z (CANR2X1)                          0.32       5.43 r
  A8/A322/A84/A42/U4/Z (CIVX2)                            0.11       5.54 f
  A8/A322/A84/A42/U8/Z (CAOR2X1)                          0.33       5.88 f
  A8/A322/A84/A42/c_out2 (bit2_419)                       0.00       5.88 f
  A8/A322/A84/U3/Z (CANR2X1)                              0.26       6.13 r
  A8/A322/A84/U4/Z (CIVX2)                                0.13       6.26 f
  A8/A322/A84/U10/Z (CAOR2X1)                             0.33       6.59 f
  A8/A322/A84/c_out4 (bit4_105)                           0.00       6.59 f
  A8/A322/U14/Z (CAOR2X1)                                 0.49       7.09 f
  A8/A322/c_out8 (bit8_27)                                0.00       7.09 f
  A8/A323/c_in8 (bit8_26)                                 0.00       7.09 f
  A8/A323/U15/Z (CAOR2X2)                                 0.53       7.62 f
  A8/A323/sum8[0] (bit8_26)                               0.00       7.62 f
  A8/sum32[16] (bit32_7)                                  0.00       7.62 f
  A12/a32[16] (bit32_3)                                   0.00       7.62 f
  A12/A323/a8[0] (bit8_10)                                0.00       7.62 f
  A12/A323/A82/a4[0] (bit4_39)                            0.00       7.62 f
  A12/A323/A82/A41/a2[0] (bit2_156)                       0.00       7.62 f
  A12/A323/A82/A41/A1/a (Add_full_624)                    0.00       7.62 f
  A12/A323/A82/A41/A1/M1/a (Add_half_1248)                0.00       7.62 f
  A12/A323/A82/A41/A1/M1/U1/Z (CEOXL)                     0.39       8.01 f
  A12/A323/A82/A41/A1/M1/sum (Add_half_1248)              0.00       8.01 f
  A12/A323/A82/A41/A1/M2/a (Add_half_1247)                0.00       8.01 f
  A12/A323/A82/A41/A1/M2/U2/Z (CAN2X1)                    0.17       8.18 f
  A12/A323/A82/A41/A1/M2/c_out (Add_half_1247)            0.00       8.18 f
  A12/A323/A82/A41/A1/U1/Z (COR2X1)                       0.23       8.41 f
  A12/A323/A82/A41/A1/c_out (Add_full_624)                0.00       8.41 f
  A12/A323/A82/A41/U3/Z (CANR2X1)                         0.34       8.74 r
  A12/A323/A82/A41/U4/Z (CIVX2)                           0.12       8.86 f
  A12/A323/A82/A41/U8/Z (CAOR2X1)                         0.34       9.20 f
  A12/A323/A82/A41/c_out2 (bit2_156)                      0.00       9.20 f
  A12/A323/A82/U3/Z (CANR2X1)                             0.34       9.53 r
  A12/A323/A82/U4/Z (CIVX2)                               0.13       9.66 f
  A12/A323/A82/U10/Z (CAOR2X1)                            0.33      10.00 f
  A12/A323/A82/c_out4 (bit4_39)                           0.00      10.00 f
  A12/A323/U11/Z (CANR2X1)                                0.21      10.21 r
  A12/A323/U4/Z (CIVX2)                                   0.16      10.37 f
  A12/A323/U14/Z (CAOR2X1)                                0.42      10.79 f
  A12/A323/c_out8 (bit8_10)                               0.00      10.79 f
  A12/A324/c_in8 (bit8_9)                                 0.00      10.79 f
  A12/A324/U17/Z (CAOR2X1)                                0.36      11.14 f
  A12/A324/sum8[0] (bit8_9)                               0.00      11.14 f
  A12/sum32[24] (bit32_3)                                 0.00      11.14 f
  A14/a32[24] (bit32_1)                                   0.00      11.14 f
  A14/U2/Z (CIVX2)                                        0.07      11.22 r
  A14/U1/Z (CIVX3)                                        0.15      11.37 f
  A14/A324/a8[0] (bit8_1)                                 0.00      11.37 f
  A14/A324/A82/a4[0] (bit4_3)                             0.00      11.37 f
  A14/A324/A82/A41/a2[0] (bit2_12)                        0.00      11.37 f
  A14/A324/A82/A41/A1/a (Add_full_48)                     0.00      11.37 f
  A14/A324/A82/A41/A1/M1/a (Add_half_96)                  0.00      11.37 f
  A14/A324/A82/A41/A1/M1/U2/Z (CEOX1)                     0.32      11.69 f
  A14/A324/A82/A41/A1/M1/sum (Add_half_96)                0.00      11.69 f
  A14/A324/A82/A41/A1/M2/a (Add_half_95)                  0.00      11.69 f
  A14/A324/A82/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.87 f
  A14/A324/A82/A41/A1/M2/c_out (Add_half_95)              0.00      11.87 f
  A14/A324/A82/A41/A1/U1/Z (COR2X1)                       0.23      12.10 f
  A14/A324/A82/A41/A1/c_out (Add_full_48)                 0.00      12.10 f
  A14/A324/A82/A41/U3/Z (CANR2X1)                         0.32      12.42 r
  A14/A324/A82/A41/U4/Z (CIVX2)                           0.11      12.53 f
  A14/A324/A82/A41/U8/Z (CAOR2X1)                         0.36      12.89 f
  A14/A324/A82/A41/c_out2 (bit2_12)                       0.00      12.89 f
  A14/A324/A82/U3/Z (CANR2X2)                             0.29      13.18 r
  A14/A324/A82/U4/Z (CIVX2)                               0.12      13.30 f
  A14/A324/A82/U7/Z (CAOR2X1)                             0.33      13.63 f
  A14/A324/A82/sum4[2] (bit4_3)                           0.00      13.63 f
  A14/A324/U15/Z (CAOR2XL)                                0.45      14.08 f
  A14/A324/sum8[2] (bit8_1)                               0.00      14.08 f
  A14/sum32[26] (bit32_1)                                 0.00      14.08 f
  U551/Z (CNR2IX1)                                        0.16      14.24 f
  prodt_reg[26]/D (CFD1QXL)                               0.00      14.24 f
  data arrival time                                                 14.24

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[26]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[27]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U3/Z (CANR2X2)                                  0.26       3.59 r
  A0/A322/U10/Z (CIVX2)                                   0.15       3.74 f
  A0/A322/U9/Z (CAOR2X1)                                  0.55       4.29 f
  A0/A322/sum8[4] (bit8_59)                               0.00       4.29 f
  A0/sum32[12] (bit32_0)                                  0.00       4.29 f
  A8/a32[12] (bit32_7)                                    0.00       4.29 f
  A8/A322/a8[4] (bit8_27)                                 0.00       4.29 f
  A8/A322/A84/a4[0] (bit4_105)                            0.00       4.29 f
  A8/A322/A84/A42/a2[0] (bit2_419)                        0.00       4.29 f
  A8/A322/A84/A42/A1/a (Add_full_1676)                    0.00       4.29 f
  A8/A322/A84/A42/A1/M1/a (Add_half_3352)                 0.00       4.29 f
  A8/A322/A84/A42/A1/M1/U1/Z (CEOXL)                      0.41       4.69 f
  A8/A322/A84/A42/A1/M1/sum (Add_half_3352)               0.00       4.69 f
  A8/A322/A84/A42/A1/M2/a (Add_half_3351)                 0.00       4.69 f
  A8/A322/A84/A42/A1/M2/U2/Z (CAN2X1)                     0.19       4.88 f
  A8/A322/A84/A42/A1/M2/c_out (Add_half_3351)             0.00       4.88 f
  A8/A322/A84/A42/A1/U1/Z (COR2X1)                        0.23       5.11 f
  A8/A322/A84/A42/A1/c_out (Add_full_1676)                0.00       5.11 f
  A8/A322/A84/A42/U3/Z (CANR2X1)                          0.32       5.43 r
  A8/A322/A84/A42/U4/Z (CIVX2)                            0.11       5.54 f
  A8/A322/A84/A42/U8/Z (CAOR2X1)                          0.33       5.88 f
  A8/A322/A84/A42/c_out2 (bit2_419)                       0.00       5.88 f
  A8/A322/A84/U3/Z (CANR2X1)                              0.26       6.13 r
  A8/A322/A84/U4/Z (CIVX2)                                0.13       6.26 f
  A8/A322/A84/U10/Z (CAOR2X1)                             0.33       6.59 f
  A8/A322/A84/c_out4 (bit4_105)                           0.00       6.59 f
  A8/A322/U14/Z (CAOR2X1)                                 0.49       7.09 f
  A8/A322/c_out8 (bit8_27)                                0.00       7.09 f
  A8/A323/c_in8 (bit8_26)                                 0.00       7.09 f
  A8/A323/U15/Z (CAOR2X2)                                 0.53       7.62 f
  A8/A323/sum8[0] (bit8_26)                               0.00       7.62 f
  A8/sum32[16] (bit32_7)                                  0.00       7.62 f
  A12/a32[16] (bit32_3)                                   0.00       7.62 f
  A12/A323/a8[0] (bit8_10)                                0.00       7.62 f
  A12/A323/A82/a4[0] (bit4_39)                            0.00       7.62 f
  A12/A323/A82/A41/a2[0] (bit2_156)                       0.00       7.62 f
  A12/A323/A82/A41/A1/a (Add_full_624)                    0.00       7.62 f
  A12/A323/A82/A41/A1/M1/a (Add_half_1248)                0.00       7.62 f
  A12/A323/A82/A41/A1/M1/U1/Z (CEOXL)                     0.39       8.01 f
  A12/A323/A82/A41/A1/M1/sum (Add_half_1248)              0.00       8.01 f
  A12/A323/A82/A41/A1/M2/a (Add_half_1247)                0.00       8.01 f
  A12/A323/A82/A41/A1/M2/U2/Z (CAN2X1)                    0.17       8.18 f
  A12/A323/A82/A41/A1/M2/c_out (Add_half_1247)            0.00       8.18 f
  A12/A323/A82/A41/A1/U1/Z (COR2X1)                       0.23       8.41 f
  A12/A323/A82/A41/A1/c_out (Add_full_624)                0.00       8.41 f
  A12/A323/A82/A41/U3/Z (CANR2X1)                         0.34       8.74 r
  A12/A323/A82/A41/U4/Z (CIVX2)                           0.12       8.86 f
  A12/A323/A82/A41/U8/Z (CAOR2X1)                         0.34       9.20 f
  A12/A323/A82/A41/c_out2 (bit2_156)                      0.00       9.20 f
  A12/A323/A82/U3/Z (CANR2X1)                             0.34       9.53 r
  A12/A323/A82/U4/Z (CIVX2)                               0.13       9.66 f
  A12/A323/A82/U10/Z (CAOR2X1)                            0.33      10.00 f
  A12/A323/A82/c_out4 (bit4_39)                           0.00      10.00 f
  A12/A323/U11/Z (CANR2X1)                                0.21      10.21 r
  A12/A323/U4/Z (CIVX2)                                   0.16      10.37 f
  A12/A323/U14/Z (CAOR2X1)                                0.42      10.79 f
  A12/A323/c_out8 (bit8_10)                               0.00      10.79 f
  A12/A324/c_in8 (bit8_9)                                 0.00      10.79 f
  A12/A324/U17/Z (CAOR2X1)                                0.36      11.14 f
  A12/A324/sum8[0] (bit8_9)                               0.00      11.14 f
  A12/sum32[24] (bit32_3)                                 0.00      11.14 f
  A14/a32[24] (bit32_1)                                   0.00      11.14 f
  A14/U2/Z (CIVX2)                                        0.07      11.22 r
  A14/U1/Z (CIVX3)                                        0.15      11.37 f
  A14/A324/a8[0] (bit8_1)                                 0.00      11.37 f
  A14/A324/A82/a4[0] (bit4_3)                             0.00      11.37 f
  A14/A324/A82/A41/a2[0] (bit2_12)                        0.00      11.37 f
  A14/A324/A82/A41/A1/a (Add_full_48)                     0.00      11.37 f
  A14/A324/A82/A41/A1/M1/a (Add_half_96)                  0.00      11.37 f
  A14/A324/A82/A41/A1/M1/U2/Z (CEOX1)                     0.32      11.69 f
  A14/A324/A82/A41/A1/M1/sum (Add_half_96)                0.00      11.69 f
  A14/A324/A82/A41/A1/M2/a (Add_half_95)                  0.00      11.69 f
  A14/A324/A82/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.87 f
  A14/A324/A82/A41/A1/M2/c_out (Add_half_95)              0.00      11.87 f
  A14/A324/A82/A41/A1/U1/Z (COR2X1)                       0.23      12.10 f
  A14/A324/A82/A41/A1/c_out (Add_full_48)                 0.00      12.10 f
  A14/A324/A82/A41/U3/Z (CANR2X1)                         0.32      12.42 r
  A14/A324/A82/A41/U4/Z (CIVX2)                           0.11      12.53 f
  A14/A324/A82/A41/U8/Z (CAOR2X1)                         0.36      12.89 f
  A14/A324/A82/A41/c_out2 (bit2_12)                       0.00      12.89 f
  A14/A324/A82/U3/Z (CANR2X2)                             0.29      13.18 r
  A14/A324/A82/U4/Z (CIVX2)                               0.12      13.30 f
  A14/A324/A82/U6/Z (CAOR2X1)                             0.33      13.63 f
  A14/A324/A82/sum4[3] (bit4_3)                           0.00      13.63 f
  A14/A324/U16/Z (CAOR2XL)                                0.45      14.08 f
  A14/A324/sum8[3] (bit8_1)                               0.00      14.08 f
  A14/sum32[27] (bit32_1)                                 0.00      14.08 f
  U552/Z (CNR2IX1)                                        0.16      14.24 f
  prodt_reg[27]/D (CFD1QXL)                               0.00      14.24 f
  data arrival time                                                 14.24

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[27]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[24]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A83/a4[0] (bit4_6)                             0.00      10.99 f
  A14/A323/A83/A41/a2[0] (bit2_24)                        0.00      10.99 f
  A14/A323/A83/A41/A1/a (Add_full_96)                     0.00      10.99 f
  A14/A323/A83/A41/A1/M1/a (Add_half_192)                 0.00      10.99 f
  A14/A323/A83/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A83/A41/A1/M1/sum (Add_half_192)               0.00      11.31 f
  A14/A323/A83/A41/A1/M2/a (Add_half_191)                 0.00      11.31 f
  A14/A323/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A83/A41/A1/M2/c_out (Add_half_191)             0.00      11.49 f
  A14/A323/A83/A41/A1/U1/Z (COR2X1)                       0.23      11.72 f
  A14/A323/A83/A41/A1/c_out (Add_full_96)                 0.00      11.72 f
  A14/A323/A83/A41/U3/Z (CANR2X1)                         0.34      12.05 r
  A14/A323/A83/A41/U4/Z (CIVX2)                           0.12      12.17 f
  A14/A323/A83/A41/U8/Z (CAOR2X1)                         0.36      12.53 f
  A14/A323/A83/A41/c_out2 (bit2_24)                       0.00      12.53 f
  A14/A323/A83/U3/Z (CANR2X2)                             0.29      12.82 r
  A14/A323/A83/U4/Z (CIVX2)                               0.12      12.94 f
  A14/A323/A83/U10/Z (CAOR2X1)                            0.33      13.27 f
  A14/A323/A83/c_out4 (bit4_6)                            0.00      13.27 f
  A14/A323/U7/Z (CAOR2X1)                                 0.38      13.65 f
  A14/A323/c_out8 (bit8_2)                                0.00      13.65 f
  A14/A324/c_in8 (bit8_1)                                 0.00      13.65 f
  A14/A324/U13/Z (CAOR2XL)                                0.42      14.07 f
  A14/A324/sum8[0] (bit8_1)                               0.00      14.07 f
  A14/sum32[24] (bit32_1)                                 0.00      14.07 f
  U615/Z (CNR2IX1)                                        0.16      14.23 f
  prodt_reg[24]/D (CFD1QXL)                               0.00      14.23 f
  data arrival time                                                 14.23

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[24]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[25]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A83/a4[0] (bit4_6)                             0.00      10.99 f
  A14/A323/A83/A41/a2[0] (bit2_24)                        0.00      10.99 f
  A14/A323/A83/A41/A1/a (Add_full_96)                     0.00      10.99 f
  A14/A323/A83/A41/A1/M1/a (Add_half_192)                 0.00      10.99 f
  A14/A323/A83/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A83/A41/A1/M1/sum (Add_half_192)               0.00      11.31 f
  A14/A323/A83/A41/A1/M2/a (Add_half_191)                 0.00      11.31 f
  A14/A323/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A83/A41/A1/M2/c_out (Add_half_191)             0.00      11.49 f
  A14/A323/A83/A41/A1/U1/Z (COR2X1)                       0.23      11.72 f
  A14/A323/A83/A41/A1/c_out (Add_full_96)                 0.00      11.72 f
  A14/A323/A83/A41/U3/Z (CANR2X1)                         0.34      12.05 r
  A14/A323/A83/A41/U4/Z (CIVX2)                           0.12      12.17 f
  A14/A323/A83/A41/U8/Z (CAOR2X1)                         0.36      12.53 f
  A14/A323/A83/A41/c_out2 (bit2_24)                       0.00      12.53 f
  A14/A323/A83/U3/Z (CANR2X2)                             0.29      12.82 r
  A14/A323/A83/U4/Z (CIVX2)                               0.12      12.94 f
  A14/A323/A83/U10/Z (CAOR2X1)                            0.33      13.27 f
  A14/A323/A83/c_out4 (bit4_6)                            0.00      13.27 f
  A14/A323/U7/Z (CAOR2X1)                                 0.38      13.65 f
  A14/A323/c_out8 (bit8_2)                                0.00      13.65 f
  A14/A324/c_in8 (bit8_1)                                 0.00      13.65 f
  A14/A324/U14/Z (CAOR2XL)                                0.42      14.07 f
  A14/A324/sum8[1] (bit8_1)                               0.00      14.07 f
  A14/sum32[25] (bit32_1)                                 0.00      14.07 f
  U616/Z (CNR2IX1)                                        0.16      14.23 f
  prodt_reg[25]/D (CFD1QXL)                               0.00      14.23 f
  data arrival time                                                 14.23

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[25]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -14.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[22]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A84/a4[0] (bit4_5)                             0.00      10.99 f
  A14/A323/A84/A41/a2[0] (bit2_20)                        0.00      10.99 f
  A14/A323/A84/A41/A1/a (Add_full_80)                     0.00      10.99 f
  A14/A323/A84/A41/A1/M1/a (Add_half_160)                 0.00      10.99 f
  A14/A323/A84/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A84/A41/A1/M1/sum (Add_half_160)               0.00      11.31 f
  A14/A323/A84/A41/A1/M2/a (Add_half_159)                 0.00      11.31 f
  A14/A323/A84/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A84/A41/A1/M2/c_out (Add_half_159)             0.00      11.49 f
  A14/A323/A84/A41/A1/U1/Z (COR2X1)                       0.23      11.71 f
  A14/A323/A84/A41/A1/c_out (Add_full_80)                 0.00      11.71 f
  A14/A323/A84/A41/U6/Z (CND2X1)                          0.08      11.79 r
  A14/A323/A84/A41/U3/Z (CAN2X1)                          0.23      12.02 r
  A14/A323/A84/A41/U4/Z (CIVX2)                           0.08      12.10 f
  A14/A323/A84/A41/U8/Z (CAOR2X1)                         0.36      12.46 f
  A14/A323/A84/A41/c_out2 (bit2_20)                       0.00      12.46 f
  A14/A323/A84/U3/Z (CANR2X2)                             0.28      12.74 r
  A14/A323/A84/U4/Z (CIVX2)                               0.11      12.85 f
  A14/A323/A84/U7/Z (CAOR2XL)                             0.40      13.25 f
  A14/A323/A84/sum4[2] (bit4_5)                           0.00      13.25 f
  A14/A323/U10/Z (CAOR2XL)                                0.45      13.70 f
  A14/A323/sum8[6] (bit8_2)                               0.00      13.70 f
  A14/sum32[22] (bit32_1)                                 0.00      13.70 f
  U549/Z (CNR2IX1)                                        0.16      13.86 f
  prodt_reg[22]/D (CFD1QXL)                               0.00      13.86 f
  data arrival time                                                 13.86

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[22]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -13.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: mlier[0] (input port)
  Endpoint: prodt_reg[23]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mlier[0] (in)                                           0.00       0.00 r
  U350/Z (CIVX20)                                         0.04       0.04 f
  U348/Z (CNR2X4)                                         0.27       0.31 r
  A0/a32[0] (bit32_0)                                     0.00       0.31 r
  A0/A321/a8[0] (bit8_0)                                  0.00       0.31 r
  A0/A321/A81/a4[0] (bit4_0)                              0.00       0.31 r
  A0/A321/A81/A41/a2[0] (bit2_0)                          0.00       0.31 r
  A0/A321/A81/A41/A1/a (Add_full_0)                       0.00       0.31 r
  A0/A321/A81/A41/A1/M1/a (Add_half_0)                    0.00       0.31 r
  A0/A321/A81/A41/A1/M1/U1/Z (CEOX2)                      0.18       0.49 f
  A0/A321/A81/A41/A1/M1/sum (Add_half_0)                  0.00       0.49 f
  A0/A321/A81/A41/A1/M2/a (Add_half_7679)                 0.00       0.49 f
  A0/A321/A81/A41/A1/M2/U2/Z (CAN2X1)                     0.18       0.67 f
  A0/A321/A81/A41/A1/M2/c_out (Add_half_7679)             0.00       0.67 f
  A0/A321/A81/A41/A1/U1/Z (COR2X1)                        0.25       0.92 f
  A0/A321/A81/A41/A1/c_out (Add_full_0)                   0.00       0.92 f
  A0/A321/A81/A41/U3/Z (CANR2X2)                          0.27       1.19 r
  A0/A321/A81/A41/U4/Z (CIVX2)                            0.10       1.29 f
  A0/A321/A81/A41/U8/Z (CAOR2X1)                          0.36       1.65 f
  A0/A321/A81/A41/c_out2 (bit2_0)                         0.00       1.65 f
  A0/A321/A81/U3/Z (CANR2X2)                              0.28       1.93 r
  A0/A321/A81/U4/Z (CIVX2)                                0.11       2.04 f
  A0/A321/A81/U10/Z (CAOR2X1)                             0.34       2.38 f
  A0/A321/A81/c_out4 (bit4_0)                             0.00       2.38 f
  A0/A321/U16/Z (CANR2X1)                                 0.33       2.71 r
  A0/A321/U17/Z (CIVX2)                                   0.15       2.87 f
  A0/A321/U14/Z (CAOR2X1)                                 0.46       3.33 f
  A0/A321/c_out8 (bit8_0)                                 0.00       3.33 f
  A0/A322/c_in8 (bit8_59)                                 0.00       3.33 f
  A0/A322/U14/Z (CAOR2X2)                                 0.58       3.90 f
  A0/A322/sum8[0] (bit8_59)                               0.00       3.90 f
  A0/sum32[8] (bit32_0)                                   0.00       3.90 f
  A8/a32[8] (bit32_7)                                     0.00       3.90 f
  A8/A322/a8[0] (bit8_27)                                 0.00       3.90 f
  A8/A322/A82/a4[0] (bit4_107)                            0.00       3.90 f
  A8/A322/A82/A42/a2[0] (bit2_427)                        0.00       3.90 f
  A8/A322/A82/A42/A1/a (Add_full_1708)                    0.00       3.90 f
  A8/A322/A82/A42/A1/M1/a (Add_half_3416)                 0.00       3.90 f
  A8/A322/A82/A42/A1/M1/U1/Z (CEOXL)                      0.40       4.31 f
  A8/A322/A82/A42/A1/M1/sum (Add_half_3416)               0.00       4.31 f
  A8/A322/A82/A42/A1/M2/a (Add_half_3415)                 0.00       4.31 f
  A8/A322/A82/A42/A1/M2/U1/Z (CAN2X1)                     0.19       4.49 f
  A8/A322/A82/A42/A1/M2/c_out (Add_half_3415)             0.00       4.49 f
  A8/A322/A82/A42/A1/U1/Z (COR2X1)                        0.23       4.72 f
  A8/A322/A82/A42/A1/c_out (Add_full_1708)                0.00       4.72 f
  A8/A322/A82/A42/U3/Z (CANR2X1)                          0.34       5.06 r
  A8/A322/A82/A42/U4/Z (CIVX2)                            0.12       5.17 f
  A8/A322/A82/A42/U8/Z (CAOR2X1)                          0.33       5.51 f
  A8/A322/A82/A42/c_out2 (bit2_427)                       0.00       5.51 f
  A8/A322/A82/U3/Z (CANR2X1)                              0.27       5.78 r
  A8/A322/A82/U4/Z (CIVX2)                                0.13       5.91 f
  A8/A322/A82/U10/Z (CAOR2X1)                             0.35       6.26 f
  A8/A322/A82/c_out4 (bit4_107)                           0.00       6.26 f
  A8/A322/U9/Z (CANR2X1)                                  0.19       6.45 r
  A8/A322/U4/Z (CIVX2)                                    0.14       6.59 f
  A8/A322/U15/Z (CAOR2X2)                                 0.58       7.17 f
  A8/A322/sum8[4] (bit8_27)                               0.00       7.17 f
  A8/sum32[12] (bit32_7)                                  0.00       7.17 f
  A12/a32[12] (bit32_3)                                   0.00       7.17 f
  A12/A322/a8[4] (bit8_11)                                0.00       7.17 f
  A12/A322/A83/a4[0] (bit4_42)                            0.00       7.17 f
  A12/A322/A83/A41/a2[0] (bit2_168)                       0.00       7.17 f
  A12/A322/A83/A41/A1/a (Add_full_672)                    0.00       7.17 f
  A12/A322/A83/A41/A1/M1/a (Add_half_1344)                0.00       7.17 f
  A12/A322/A83/A41/A1/M1/U2/Z (CEOX1)                     0.33       7.49 f
  A12/A322/A83/A41/A1/M1/sum (Add_half_1344)              0.00       7.49 f
  A12/A322/A83/A41/A1/M2/a (Add_half_1343)                0.00       7.49 f
  A12/A322/A83/A41/A1/M2/U2/Z (CAN2X1)                    0.17       7.67 f
  A12/A322/A83/A41/A1/M2/c_out (Add_half_1343)            0.00       7.67 f
  A12/A322/A83/A41/A1/U1/Z (COR2X1)                       0.23       7.90 f
  A12/A322/A83/A41/A1/c_out (Add_full_672)                0.00       7.90 f
  A12/A322/A83/A41/U3/Z (CANR2X1)                         0.34       8.23 r
  A12/A322/A83/A41/U4/Z (CIVX2)                           0.12       8.35 f
  A12/A322/A83/A41/U8/Z (CAOR2X1)                         0.34       8.68 f
  A12/A322/A83/A41/c_out2 (bit2_168)                      0.00       8.68 f
  A12/A322/A83/U3/Z (CANR2X1)                             0.36       9.05 r
  A12/A322/A83/U4/Z (CIVX2)                               0.13       9.18 f
  A12/A322/A83/U10/Z (CAOR2X1)                            0.33       9.51 f
  A12/A322/A83/c_out4 (bit4_42)                           0.00       9.51 f
  A12/A322/U14/Z (CAOR2X1)                                0.38       9.89 f
  A12/A322/c_out8 (bit8_11)                               0.00       9.89 f
  A12/A323/c_in8 (bit8_10)                                0.00       9.89 f
  A12/A323/U8/Z (CIVX2)                                   0.10       9.99 r
  A12/A323/U11/Z (CANR2X1)                                0.20      10.20 f
  A12/A323/U4/Z (CIVX2)                                   0.11      10.31 r
  A12/A323/U3/Z (CIVX1)                                   0.11      10.42 f
  A12/A323/U9/Z (CAOR2X1)                                 0.33      10.75 f
  A12/A323/sum8[4] (bit8_10)                              0.00      10.75 f
  A12/U3/Z (CIVX2)                                        0.10      10.85 r
  A12/U2/Z (CIVX4)                                        0.14      10.99 f
  A12/sum32[20] (bit32_3)                                 0.00      10.99 f
  A14/a32[20] (bit32_1)                                   0.00      10.99 f
  A14/A323/a8[4] (bit8_2)                                 0.00      10.99 f
  A14/A323/A84/a4[0] (bit4_5)                             0.00      10.99 f
  A14/A323/A84/A41/a2[0] (bit2_20)                        0.00      10.99 f
  A14/A323/A84/A41/A1/a (Add_full_80)                     0.00      10.99 f
  A14/A323/A84/A41/A1/M1/a (Add_half_160)                 0.00      10.99 f
  A14/A323/A84/A41/A1/M1/U1/Z (CEOX1)                     0.32      11.31 f
  A14/A323/A84/A41/A1/M1/sum (Add_half_160)               0.00      11.31 f
  A14/A323/A84/A41/A1/M2/a (Add_half_159)                 0.00      11.31 f
  A14/A323/A84/A41/A1/M2/U2/Z (CAN2X1)                    0.17      11.49 f
  A14/A323/A84/A41/A1/M2/c_out (Add_half_159)             0.00      11.49 f
  A14/A323/A84/A41/A1/U1/Z (COR2X1)                       0.23      11.71 f
  A14/A323/A84/A41/A1/c_out (Add_full_80)                 0.00      11.71 f
  A14/A323/A84/A41/U6/Z (CND2X1)                          0.08      11.79 r
  A14/A323/A84/A41/U3/Z (CAN2X1)                          0.23      12.02 r
  A14/A323/A84/A41/U4/Z (CIVX2)                           0.08      12.10 f
  A14/A323/A84/A41/U8/Z (CAOR2X1)                         0.36      12.46 f
  A14/A323/A84/A41/c_out2 (bit2_20)                       0.00      12.46 f
  A14/A323/A84/U3/Z (CANR2X2)                             0.28      12.74 r
  A14/A323/A84/U4/Z (CIVX2)                               0.11      12.85 f
  A14/A323/A84/U6/Z (CAOR2XL)                             0.40      13.25 f
  A14/A323/A84/sum4[3] (bit4_5)                           0.00      13.25 f
  A14/A323/U9/Z (CAOR2XL)                                 0.45      13.70 f
  A14/A323/sum8[7] (bit8_2)                               0.00      13.70 f
  A14/sum32[23] (bit32_1)                                 0.00      13.70 f
  U550/Z (CNR2IX1)                                        0.16      13.86 f
  prodt_reg[23]/D (CFD1QXL)                               0.00      13.86 f
  data arrival time                                                 13.86

  clock clock (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  prodt_reg[23]/CP (CFD1QXL)                              0.00      15.00 r
  library setup time                                     -0.46      14.54
  data required time                                                14.54
  --------------------------------------------------------------------------
  data required time                                                14.54
  data arrival time                                                -13.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


1
report_area >> report_area.txt
report_power >> report_power.txt
write -hierarchy -format verilog -output array_netlist.v
Writing verilog file '/home/th/thak8616/Desktop/AMUL16_1/array_netlist.v'.
1
quit

Thank you...
