/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [11:0] _03_;
  wire [23:0] _04_;
  wire [16:0] _05_;
  reg [16:0] _06_;
  reg [10:0] _07_;
  wire [3:0] _08_;
  reg [5:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_82z;
  wire [3:0] celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = !(celloutsig_1_0z ? celloutsig_1_8z : in_data[177]);
  assign celloutsig_1_11z = !(celloutsig_1_4z ? celloutsig_1_2z : celloutsig_1_10z);
  assign celloutsig_1_13z = !(celloutsig_1_8z ? celloutsig_1_10z : celloutsig_1_2z);
  assign celloutsig_1_14z = !(celloutsig_1_7z ? _00_ : celloutsig_1_11z);
  assign celloutsig_0_16z = !(in_data[86] ? celloutsig_0_13z : in_data[32]);
  assign celloutsig_1_8z = ~((in_data[182] | celloutsig_1_4z) & (_01_ | celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_3z | celloutsig_1_11z) & (celloutsig_1_10z | celloutsig_1_17z));
  assign celloutsig_0_22z = ~((_02_ | celloutsig_0_9z) & (celloutsig_0_2z | celloutsig_0_14z[3]));
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_28z };
  reg [8:0] _19_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 9'h000;
    else _19_ <= { in_data[12], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign { _02_, _05_[7:0] } = _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 17'h00000;
    else _06_ <= { in_data[94:87], _02_, _05_[7:0] };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 11'h000;
    else _07_ <= { _06_[12:4], celloutsig_0_46z, celloutsig_0_59z };
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _22_ <= 4'h0;
    else _22_ <= celloutsig_1_1z[5:2];
  assign { _08_[3:2], _01_, _00_ } = _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 6'h00;
    else _09_ <= { _05_[3:0], celloutsig_0_2z, celloutsig_0_10z };
  reg [7:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _24_ <= 8'h00;
    else _24_ <= { in_data[50:44], celloutsig_0_13z };
  assign _04_[22:15] = _24_;
  assign celloutsig_0_83z = _07_[4:1] & { celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[114:106], celloutsig_1_0z } & { in_data[158:152], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[130:110], celloutsig_1_3z, celloutsig_1_3z } == { in_data[166:156], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_2z } == { celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_42z = celloutsig_0_36z[11:3] === { _02_, _05_[7:1], celloutsig_0_38z };
  assign celloutsig_0_6z = celloutsig_0_1z === celloutsig_0_4z;
  assign celloutsig_0_10z = { in_data[79:68], celloutsig_0_8z, celloutsig_0_6z, _02_, _05_[7:0] } === { _02_, _05_[7:6], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, _02_, _05_[7:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_12z[8:7], celloutsig_0_6z } === _09_[3:1];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } > { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_82z = celloutsig_0_21z[2:0] && _03_[6:4];
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_13z, _09_ } && { celloutsig_0_21z[3:1], celloutsig_0_21z, _09_ };
  assign celloutsig_0_59z = celloutsig_0_52z & ~(celloutsig_0_42z);
  assign celloutsig_0_9z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(in_data[171]);
  assign celloutsig_1_7z = _01_ & ~(in_data[170]);
  assign celloutsig_1_17z = celloutsig_1_1z[8] & ~(celloutsig_1_15z);
  assign celloutsig_0_17z = celloutsig_0_14z[3] & ~(celloutsig_0_10z);
  assign celloutsig_0_19z = celloutsig_0_16z & ~(_05_[2]);
  assign celloutsig_0_36z = - { celloutsig_0_14z[5:4], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_46z = | celloutsig_0_36z[12:2];
  assign celloutsig_0_8z = | { _02_, _05_[7:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_2z = | in_data[40:28];
  assign celloutsig_0_0z = ~^ in_data[24:18];
  assign celloutsig_0_38z = ~^ { celloutsig_0_36z[7:3], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_52z = ~^ celloutsig_0_21z;
  assign celloutsig_1_0z = ~^ in_data[166:163];
  assign celloutsig_1_2z = ~^ in_data[182:180];
  assign celloutsig_1_10z = ~^ in_data[136:132];
  assign celloutsig_0_1z = ~^ { in_data[20:16], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_20z[2:1], celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_1_12z = { celloutsig_1_1z[4:2], celloutsig_1_9z, celloutsig_1_3z } << { _08_[3], _08_[3:2], _01_, _00_ };
  assign celloutsig_0_12z = { _05_[7:0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z } << { celloutsig_0_10z, celloutsig_0_4z, _09_, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z } << { _05_[5:2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_21z = { _04_[22:20], celloutsig_0_17z, celloutsig_0_13z } << { _04_[17], celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } << in_data[63:60];
  assign celloutsig_0_26z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_17z };
  assign celloutsig_0_28z = { celloutsig_0_12z[10:3], celloutsig_0_13z } << { _09_[1], celloutsig_0_10z, celloutsig_0_0z, _09_ };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_18z } ~^ celloutsig_1_12z[4:1];
  assign celloutsig_0_20z = { celloutsig_0_3z[2:0], celloutsig_0_6z } ~^ { celloutsig_0_14z[2], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_9z };
  assign { _04_[23], _04_[14:7] } = { celloutsig_0_20z[3], _04_[22:15] };
  assign _05_[16:8] = { in_data[94:87], _02_ };
  assign _08_[1:0] = { _01_, _00_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
