// Seed: 2874930674
module module_0 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input wand id_4,
    input tri0 id_5
);
  wire id_7;
  assign module_2.id_5 = 0;
  wire id_8;
  initial $display(1, id_0);
  wire id_9;
endmodule
program module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output tri1 id_2
);
  assign id_2 = id_0 | id_0;
  buf primCall (id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.type_10 = 0;
endmodule
module module_2 (
    output wire id_0,
    input logic id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    output uwire id_13
);
  id_15(
      .id_0(id_12),
      .id_1(id_8),
      .id_2(1),
      .id_3(),
      .id_4(id_4),
      .id_5(1 <= -1),
      .id_6(1),
      .id_7((1 - -1))
  );
  logic id_16, id_17, id_18 = id_1;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_6,
      id_4,
      id_2,
      id_3
  );
  final if (id_11) id_16 <= id_1;
  final #1 id_4 = id_2 & 1;
endmodule
