ARM GAS  /tmp/ccxACS32.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_it.c"
   1:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_it.c **** /**
   3:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   5:Core/Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f0xx_it.c ****   * @attention
   8:Core/Src/stm32f0xx_it.c ****   *
   9:Core/Src/stm32f0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f0xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f0xx_it.c ****   *
  12:Core/Src/stm32f0xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f0xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f0xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f0xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f0xx_it.c ****   *
  17:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_it.c ****   */
  19:Core/Src/stm32f0xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_it.c **** 
  21:Core/Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_it.c **** #include "main.h"
  23:Core/Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  24:Core/Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f0xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_it.c **** 
  28:Core/Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_it.c **** 
  31:Core/Src/stm32f0xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_it.c **** 
ARM GAS  /tmp/ccxACS32.s 			page 2


  33:Core/Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f0xx_it.c **** 
  36:Core/Src/stm32f0xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f0xx_it.c **** 
  38:Core/Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f0xx_it.c **** 
  41:Core/Src/stm32f0xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f0xx_it.c **** 
  43:Core/Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_it.c **** 
  46:Core/Src/stm32f0xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_it.c **** 
  48:Core/Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_it.c **** 
  51:Core/Src/stm32f0xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_it.c **** 
  53:Core/Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f0xx_it.c **** 
  56:Core/Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f0xx_it.c **** 
  58:Core/Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f0xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_FS;
  60:Core/Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_adc;
  61:Core/Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_i2c2_rx;
  62:Core/Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_i2c2_tx;
  63:Core/Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim2;
  64:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */
  65:Core/Src/stm32f0xx_it.c **** extern uint8_t adc_ready_flag;
  66:Core/Src/stm32f0xx_it.c **** 
  67:Core/Src/stm32f0xx_it.c **** /* USER CODE END EV */
  68:Core/Src/stm32f0xx_it.c **** 
  69:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f0xx_it.c **** /*           Cortex-M0 Processor Interruption and Exception Handlers          */
  71:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
  72:Core/Src/stm32f0xx_it.c **** /**
  73:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  74:Core/Src/stm32f0xx_it.c ****   */
  75:Core/Src/stm32f0xx_it.c **** void NMI_Handler(void)
  76:Core/Src/stm32f0xx_it.c **** {
  27              		.loc 1 76 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  77:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f0xx_it.c **** 
  79:Core/Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  80:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f0xx_it.c ****   while (1)
  34              		.loc 1 81 3 discriminator 1 view .LVU1
ARM GAS  /tmp/ccxACS32.s 			page 3


  82:Core/Src/stm32f0xx_it.c ****   {
  83:Core/Src/stm32f0xx_it.c ****   }
  35              		.loc 1 83 3 discriminator 1 view .LVU2
  81:Core/Src/stm32f0xx_it.c ****   {
  36              		.loc 1 81 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE40:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.code	16
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB41:
  84:Core/Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  85:Core/Src/stm32f0xx_it.c **** }
  86:Core/Src/stm32f0xx_it.c **** 
  87:Core/Src/stm32f0xx_it.c **** /**
  88:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  89:Core/Src/stm32f0xx_it.c ****   */
  90:Core/Src/stm32f0xx_it.c **** void HardFault_Handler(void)
  91:Core/Src/stm32f0xx_it.c **** {
  51              		.loc 1 91 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  92:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  93:Core/Src/stm32f0xx_it.c **** 
  94:Core/Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  95:Core/Src/stm32f0xx_it.c ****   while (1)
  58              		.loc 1 95 3 discriminator 1 view .LVU5
  96:Core/Src/stm32f0xx_it.c ****   {
  97:Core/Src/stm32f0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  98:Core/Src/stm32f0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  99:Core/Src/stm32f0xx_it.c ****   }
  59              		.loc 1 99 3 discriminator 1 view .LVU6
  95:Core/Src/stm32f0xx_it.c ****   {
  60              		.loc 1 95 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE41:
  65              		.section	.text.SVC_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	SVC_Handler
  68              		.syntax unified
  69              		.code	16
  70              		.thumb_func
  71              		.fpu softvfp
  73              	SVC_Handler:
  74              	.LFB42:
 100:Core/Src/stm32f0xx_it.c **** }
ARM GAS  /tmp/ccxACS32.s 			page 4


 101:Core/Src/stm32f0xx_it.c **** 
 102:Core/Src/stm32f0xx_it.c **** /**
 103:Core/Src/stm32f0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 104:Core/Src/stm32f0xx_it.c ****   */
 105:Core/Src/stm32f0xx_it.c **** void SVC_Handler(void)
 106:Core/Src/stm32f0xx_it.c **** {
  75              		.loc 1 106 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
 107:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 108:Core/Src/stm32f0xx_it.c **** 
 109:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 110:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 111:Core/Src/stm32f0xx_it.c **** 
 112:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 113:Core/Src/stm32f0xx_it.c **** }
  80              		.loc 1 113 1 view .LVU9
  81              		@ sp needed
  82 0000 7047     		bx	lr
  83              		.cfi_endproc
  84              	.LFE42:
  86              		.section	.text.PendSV_Handler,"ax",%progbits
  87              		.align	1
  88              		.global	PendSV_Handler
  89              		.syntax unified
  90              		.code	16
  91              		.thumb_func
  92              		.fpu softvfp
  94              	PendSV_Handler:
  95              	.LFB43:
 114:Core/Src/stm32f0xx_it.c **** 
 115:Core/Src/stm32f0xx_it.c **** /**
 116:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Pendable request for system service.
 117:Core/Src/stm32f0xx_it.c ****   */
 118:Core/Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 119:Core/Src/stm32f0xx_it.c **** {
  96              		.loc 1 119 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 120:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 121:Core/Src/stm32f0xx_it.c **** 
 122:Core/Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 123:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 124:Core/Src/stm32f0xx_it.c **** 
 125:Core/Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 126:Core/Src/stm32f0xx_it.c **** }
 101              		.loc 1 126 1 view .LVU11
 102              		@ sp needed
 103 0000 7047     		bx	lr
 104              		.cfi_endproc
 105              	.LFE43:
 107              		.section	.text.SysTick_Handler,"ax",%progbits
 108              		.align	1
ARM GAS  /tmp/ccxACS32.s 			page 5


 109              		.global	SysTick_Handler
 110              		.syntax unified
 111              		.code	16
 112              		.thumb_func
 113              		.fpu softvfp
 115              	SysTick_Handler:
 116              	.LFB44:
 127:Core/Src/stm32f0xx_it.c **** 
 128:Core/Src/stm32f0xx_it.c **** /**
 129:Core/Src/stm32f0xx_it.c ****   * @brief This function handles System tick timer.
 130:Core/Src/stm32f0xx_it.c ****   */
 131:Core/Src/stm32f0xx_it.c **** void SysTick_Handler(void)
 132:Core/Src/stm32f0xx_it.c **** {
 117              		.loc 1 132 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 10B5     		push	{r4, lr}
 122              	.LCFI0:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 133:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 134:Core/Src/stm32f0xx_it.c **** 
 135:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 136:Core/Src/stm32f0xx_it.c ****   HAL_IncTick();
 126              		.loc 1 136 3 view .LVU13
 127 0002 FFF7FEFF 		bl	HAL_IncTick
 128              	.LVL0:
 137:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 138:Core/Src/stm32f0xx_it.c **** 
 139:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 140:Core/Src/stm32f0xx_it.c **** }
 129              		.loc 1 140 1 is_stmt 0 view .LVU14
 130              		@ sp needed
 131 0006 10BD     		pop	{r4, pc}
 132              		.cfi_endproc
 133              	.LFE44:
 135              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 136              		.align	1
 137              		.global	DMA1_Channel1_IRQHandler
 138              		.syntax unified
 139              		.code	16
 140              		.thumb_func
 141              		.fpu softvfp
 143              	DMA1_Channel1_IRQHandler:
 144              	.LFB45:
 141:Core/Src/stm32f0xx_it.c **** 
 142:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
 143:Core/Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 144:Core/Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 145:Core/Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 146:Core/Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
 147:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
 148:Core/Src/stm32f0xx_it.c **** 
 149:Core/Src/stm32f0xx_it.c **** /**
 150:Core/Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 1 global interrupt.
ARM GAS  /tmp/ccxACS32.s 			page 6


 151:Core/Src/stm32f0xx_it.c ****   */
 152:Core/Src/stm32f0xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 153:Core/Src/stm32f0xx_it.c **** {
 145              		.loc 1 153 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149 0000 10B5     		push	{r4, lr}
 150              	.LCFI1:
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 4, -8
 153              		.cfi_offset 14, -4
 154:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
 155:Core/Src/stm32f0xx_it.c ****   adc_ready_flag = 1;
 154              		.loc 1 155 3 view .LVU16
 155              		.loc 1 155 18 is_stmt 0 view .LVU17
 156 0002 034B     		ldr	r3, .L9
 157 0004 0122     		movs	r2, #1
 158 0006 1A70     		strb	r2, [r3]
 156:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
 157:Core/Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc);
 159              		.loc 1 157 3 is_stmt 1 view .LVU18
 160 0008 0248     		ldr	r0, .L9+4
 161 000a FFF7FEFF 		bl	HAL_DMA_IRQHandler
 162              	.LVL1:
 158:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 159:Core/Src/stm32f0xx_it.c **** 
 160:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
 161:Core/Src/stm32f0xx_it.c **** }
 163              		.loc 1 161 1 is_stmt 0 view .LVU19
 164              		@ sp needed
 165 000e 10BD     		pop	{r4, pc}
 166              	.L10:
 167              		.align	2
 168              	.L9:
 169 0010 00000000 		.word	adc_ready_flag
 170 0014 00000000 		.word	hdma_adc
 171              		.cfi_endproc
 172              	.LFE45:
 174              		.section	.text.DMA1_Channel4_5_6_7_IRQHandler,"ax",%progbits
 175              		.align	1
 176              		.global	DMA1_Channel4_5_6_7_IRQHandler
 177              		.syntax unified
 178              		.code	16
 179              		.thumb_func
 180              		.fpu softvfp
 182              	DMA1_Channel4_5_6_7_IRQHandler:
 183              	.LFB46:
 162:Core/Src/stm32f0xx_it.c **** 
 163:Core/Src/stm32f0xx_it.c **** /**
 164:Core/Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
 165:Core/Src/stm32f0xx_it.c ****   */
 166:Core/Src/stm32f0xx_it.c **** void DMA1_Channel4_5_6_7_IRQHandler(void)
 167:Core/Src/stm32f0xx_it.c **** {
 184              		.loc 1 167 1 is_stmt 1 view -0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccxACS32.s 			page 7


 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188 0000 10B5     		push	{r4, lr}
 189              	.LCFI2:
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 4, -8
 192              		.cfi_offset 14, -4
 168:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */
 169:Core/Src/stm32f0xx_it.c **** 
 170:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
 171:Core/Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 193              		.loc 1 171 3 view .LVU21
 194 0002 0348     		ldr	r0, .L12
 195 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 196              	.LVL2:
 172:Core/Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 197              		.loc 1 172 3 view .LVU22
 198 0008 0248     		ldr	r0, .L12+4
 199 000a FFF7FEFF 		bl	HAL_DMA_IRQHandler
 200              	.LVL3:
 173:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */
 174:Core/Src/stm32f0xx_it.c **** 
 175:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
 176:Core/Src/stm32f0xx_it.c **** }
 201              		.loc 1 176 1 is_stmt 0 view .LVU23
 202              		@ sp needed
 203 000e 10BD     		pop	{r4, pc}
 204              	.L13:
 205              		.align	2
 206              	.L12:
 207 0010 00000000 		.word	hdma_i2c2_tx
 208 0014 00000000 		.word	hdma_i2c2_rx
 209              		.cfi_endproc
 210              	.LFE46:
 212              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 213              		.align	1
 214              		.global	TIM2_IRQHandler
 215              		.syntax unified
 216              		.code	16
 217              		.thumb_func
 218              		.fpu softvfp
 220              	TIM2_IRQHandler:
 221              	.LFB47:
 177:Core/Src/stm32f0xx_it.c **** 
 178:Core/Src/stm32f0xx_it.c **** /**
 179:Core/Src/stm32f0xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 180:Core/Src/stm32f0xx_it.c ****   */
 181:Core/Src/stm32f0xx_it.c **** void TIM2_IRQHandler(void)
 182:Core/Src/stm32f0xx_it.c **** {
 222              		.loc 1 182 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226 0000 10B5     		push	{r4, lr}
 227              	.LCFI3:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 4, -8
 230              		.cfi_offset 14, -4
ARM GAS  /tmp/ccxACS32.s 			page 8


 183:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 184:Core/Src/stm32f0xx_it.c **** 
 185:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 186:Core/Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 231              		.loc 1 186 3 view .LVU25
 232 0002 0248     		ldr	r0, .L15
 233 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 234              	.LVL4:
 187:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 188:Core/Src/stm32f0xx_it.c **** 
 189:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 190:Core/Src/stm32f0xx_it.c **** }
 235              		.loc 1 190 1 is_stmt 0 view .LVU26
 236              		@ sp needed
 237 0008 10BD     		pop	{r4, pc}
 238              	.L16:
 239 000a C046     		.align	2
 240              	.L15:
 241 000c 00000000 		.word	htim2
 242              		.cfi_endproc
 243              	.LFE47:
 245              		.section	.text.USB_IRQHandler,"ax",%progbits
 246              		.align	1
 247              		.global	USB_IRQHandler
 248              		.syntax unified
 249              		.code	16
 250              		.thumb_func
 251              		.fpu softvfp
 253              	USB_IRQHandler:
 254              	.LFB48:
 191:Core/Src/stm32f0xx_it.c **** 
 192:Core/Src/stm32f0xx_it.c **** /**
 193:Core/Src/stm32f0xx_it.c ****   * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
 194:Core/Src/stm32f0xx_it.c ****   */
 195:Core/Src/stm32f0xx_it.c **** void USB_IRQHandler(void)
 196:Core/Src/stm32f0xx_it.c **** {
 255              		.loc 1 196 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259 0000 10B5     		push	{r4, lr}
 260              	.LCFI4:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 4, -8
 263              		.cfi_offset 14, -4
 197:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 0 */
 198:Core/Src/stm32f0xx_it.c **** 
 199:Core/Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 0 */
 200:Core/Src/stm32f0xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_FS);
 264              		.loc 1 200 3 view .LVU28
 265 0002 0248     		ldr	r0, .L18
 266 0004 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 267              	.LVL5:
 201:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 1 */
 202:Core/Src/stm32f0xx_it.c **** 
 203:Core/Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 1 */
 204:Core/Src/stm32f0xx_it.c **** }
ARM GAS  /tmp/ccxACS32.s 			page 9


 268              		.loc 1 204 1 is_stmt 0 view .LVU29
 269              		@ sp needed
 270 0008 10BD     		pop	{r4, pc}
 271              	.L19:
 272 000a C046     		.align	2
 273              	.L18:
 274 000c 00000000 		.word	hpcd_USB_FS
 275              		.cfi_endproc
 276              	.LFE48:
 278              		.text
 279              	.Letext0:
 280              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 281              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 282              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 283              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 284              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 285              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_usb.h"
 286              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pcd.h"
 287              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 288              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  /tmp/ccxACS32.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_it.c
     /tmp/ccxACS32.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccxACS32.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccxACS32.s:42     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccxACS32.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccxACS32.s:66     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccxACS32.s:73     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccxACS32.s:87     .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccxACS32.s:94     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccxACS32.s:108    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccxACS32.s:115    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccxACS32.s:136    .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccxACS32.s:143    .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccxACS32.s:169    .text.DMA1_Channel1_IRQHandler:0000000000000010 $d
     /tmp/ccxACS32.s:175    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000000 $t
     /tmp/ccxACS32.s:182    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000000 DMA1_Channel4_5_6_7_IRQHandler
     /tmp/ccxACS32.s:207    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000010 $d
     /tmp/ccxACS32.s:213    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccxACS32.s:220    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccxACS32.s:241    .text.TIM2_IRQHandler:000000000000000c $d
     /tmp/ccxACS32.s:246    .text.USB_IRQHandler:0000000000000000 $t
     /tmp/ccxACS32.s:253    .text.USB_IRQHandler:0000000000000000 USB_IRQHandler
     /tmp/ccxACS32.s:274    .text.USB_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
adc_ready_flag
hdma_adc
hdma_i2c2_tx
hdma_i2c2_rx
HAL_TIM_IRQHandler
htim2
HAL_PCD_IRQHandler
hpcd_USB_FS
