###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        89233   # Number of WRITE/WRITEP commands
num_reads_done                 =      1930116   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1518803   # Number of read row buffer hits
num_read_cmds                  =      1930105   # Number of READ/READP commands
num_writes_done                =        89261   # Number of read requests issued
num_write_row_hits             =        60142   # Number of write row buffer hits
num_act_cmds                   =       444234   # Number of ACT commands
num_pre_cmds                   =       444213   # Number of PRE commands
num_ondemand_pres              =       419241   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9575130   # Cyles of rank active rank.0
rank_active_cycles.1           =      9455265   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       424870   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       544735   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1878406   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        64637   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        21311   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13368   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10626   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6672   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4393   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3116   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2125   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1626   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13177   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           17   # Write cmd latency (cycles)
write_latency[80-99]           =           28   # Write cmd latency (cycles)
write_latency[100-119]         =           64   # Write cmd latency (cycles)
write_latency[120-139]         =           70   # Write cmd latency (cycles)
write_latency[140-159]         =           98   # Write cmd latency (cycles)
write_latency[160-179]         =          104   # Write cmd latency (cycles)
write_latency[180-199]         =          159   # Write cmd latency (cycles)
write_latency[200-]            =        88680   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       319052   # Read request latency (cycles)
read_latency[40-59]            =       148638   # Read request latency (cycles)
read_latency[60-79]            =       160131   # Read request latency (cycles)
read_latency[80-99]            =       112745   # Read request latency (cycles)
read_latency[100-119]          =        96621   # Read request latency (cycles)
read_latency[120-139]          =        89242   # Read request latency (cycles)
read_latency[140-159]          =        74950   # Read request latency (cycles)
read_latency[160-179]          =        64496   # Read request latency (cycles)
read_latency[180-199]          =        57437   # Read request latency (cycles)
read_latency[200-]             =       806787   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.45451e+08   # Write energy
read_energy                    =  7.78218e+09   # Read energy
act_energy                     =  1.21542e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.03938e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.61473e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97488e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90009e+09   # Active standby energy rank.1
average_read_latency           =        309.7   # Average read request latency (cycles)
average_interarrival           =       4.9518   # Average request interarrival latency (cycles)
total_energy                   =  2.24881e+10   # Total energy (pJ)
average_power                  =      2248.81   # Average power (mW)
average_bandwidth              =       17.232   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        82052   # Number of WRITE/WRITEP commands
num_reads_done                 =      1831678   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1498040   # Number of read row buffer hits
num_read_cmds                  =      1831673   # Number of READ/READP commands
num_writes_done                =        82081   # Number of read requests issued
num_write_row_hits             =        54392   # Number of write row buffer hits
num_act_cmds                   =       363680   # Number of ACT commands
num_pre_cmds                   =       363653   # Number of PRE commands
num_ondemand_pres              =       337822   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9510807   # Cyles of rank active rank.0
rank_active_cycles.1           =      9512535   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       489193   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       487465   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1768123   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        59840   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        23201   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14871   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11518   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8121   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5432   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3938   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2637   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2061   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14095   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           30   # Write cmd latency (cycles)
write_latency[80-99]           =           78   # Write cmd latency (cycles)
write_latency[100-119]         =          108   # Write cmd latency (cycles)
write_latency[120-139]         =          201   # Write cmd latency (cycles)
write_latency[140-159]         =          245   # Write cmd latency (cycles)
write_latency[160-179]         =          346   # Write cmd latency (cycles)
write_latency[180-199]         =          368   # Write cmd latency (cycles)
write_latency[200-]            =        80651   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       455990   # Read request latency (cycles)
read_latency[40-59]            =       192741   # Read request latency (cycles)
read_latency[60-79]            =       191952   # Read request latency (cycles)
read_latency[80-99]            =       123991   # Read request latency (cycles)
read_latency[100-119]          =        99548   # Read request latency (cycles)
read_latency[120-139]          =        87923   # Read request latency (cycles)
read_latency[140-159]          =        68927   # Read request latency (cycles)
read_latency[160-179]          =        56650   # Read request latency (cycles)
read_latency[180-199]          =        47228   # Read request latency (cycles)
read_latency[200-]             =       506718   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.09604e+08   # Write energy
read_energy                    =  7.38531e+09   # Read energy
act_energy                     =  9.95028e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.34813e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.33983e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93474e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93582e+09   # Active standby energy rank.1
average_read_latency           =      213.909   # Average read request latency (cycles)
average_interarrival           =      5.22508   # Average request interarrival latency (cycles)
total_energy                   =  2.18339e+10   # Total energy (pJ)
average_power                  =      2183.39   # Average power (mW)
average_bandwidth              =      16.3307   # Average bandwidth
