

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_52_3'
================================================================
* Date:           Fri Sep 13 08:58:35 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.450 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_3  |       68|       68|        60|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  56|      -|      -|    -|
|Expression       |        -|   -|      0|     51|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      6|    -|
|Memory           |        0|   -|    575|    113|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|   1073|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  57|   1648|    238|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  63|      3|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_11s_15ns_24_1_1_U139  |mul_11s_15ns_24_1_1  |        0|   1|  0|   6|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   1|  0|   6|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+----------------------------------+--------------+
    |                Instance               |              Module              |  Expression  |
    +---------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_15ns_24ns_24_4_1_U156  |mac_muladd_10ns_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10ns_15ns_24ns_24_4_1_U169  |mac_muladd_10ns_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U141   |mac_muladd_10s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U143   |mac_muladd_10s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U150   |mac_muladd_10s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U155   |mac_muladd_10s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U168   |mac_muladd_10s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U185   |mac_muladd_10s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U195   |mac_muladd_10s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11ns_15ns_24ns_24_4_1_U147  |mac_muladd_11ns_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_15ns_24ns_24_4_1_U158  |mac_muladd_11ns_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U142   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U146   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U148   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U151   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U152   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U153   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U159   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U160   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U163   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U166   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U173   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U174   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U175   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U176   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U178   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U184   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U186   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U189   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U191   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_11s_15ns_24ns_24_4_1_U193   |mac_muladd_11s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U149   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U154   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U164   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U167   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U170   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U177   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U179   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_15ns_24ns_24_4_1_U190   |mac_muladd_12s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_13s_15ns_24ns_24_4_1_U171   |mac_muladd_13s_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_5ns_15ns_24ns_24_4_1_U192   |mac_muladd_5ns_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_5ns_15ns_24ns_24_4_1_U194   |mac_muladd_5ns_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_5s_15ns_24s_24_4_1_U172     |mac_muladd_5s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_6s_15ns_24s_24_4_1_U157     |mac_muladd_6s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_7ns_15ns_24ns_24_4_1_U183   |mac_muladd_7ns_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_7ns_15ns_24ns_24_4_1_U188   |mac_muladd_7ns_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_7s_15ns_24s_24_4_1_U140     |mac_muladd_7s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_7s_15ns_24s_24_4_1_U162     |mac_muladd_7s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_15ns_24s_24_4_1_U144     |mac_muladd_8s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_15ns_24s_24_4_1_U161     |mac_muladd_8s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_15ns_24s_24_4_1_U165     |mac_muladd_8s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_15ns_24s_24_4_1_U182     |mac_muladd_8s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_15ns_24s_24_4_1_U187     |mac_muladd_8s_15ns_24s_24_4_1     |  i0 + i1 * i2|
    |mac_muladd_9ns_15ns_24ns_24_4_1_U180   |mac_muladd_9ns_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9ns_15ns_24ns_24_4_1_U181   |mac_muladd_9ns_15ns_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_15ns_24ns_24_4_1_U145    |mac_muladd_9s_15ns_24ns_24_4_1    |  i0 + i1 * i2|
    +---------------------------------------+----------------------------------+--------------+

    * Memory: 
    +---------------------+-----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                                 Module                                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer2_bias_U        |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_bias_ROM_AUTO_1R        |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_0_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_0_ROM_AUTO_1R   |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_12_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_12_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_13_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_13_ROM_AUTO_1R  |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_14_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_14_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_15_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_15_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_16_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_16_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_18_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_18_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_1_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_1_ROM_AUTO_1R   |        0|   7|   2|    0|    10|    7|     1|           70|
    |layer2_weights_20_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_20_ROM_AUTO_1R  |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_21_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_21_ROM_AUTO_1R  |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_22_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_22_ROM_AUTO_1R  |        0|   6|   1|    0|    10|    6|     1|           60|
    |layer2_weights_23_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_23_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_25_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_25_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_26_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_26_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_27_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_27_ROM_AUTO_1R  |        0|   8|   2|    0|    10|    8|     1|           80|
    |layer2_weights_28_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_28_ROM_AUTO_1R  |        0|   7|   2|    0|    10|    7|     1|           70|
    |layer2_weights_29_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_29_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_2_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_2_ROM_AUTO_1R   |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_30_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_30_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_31_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_31_ROM_AUTO_1R  |        0|   8|   2|    0|    10|    8|     1|           80|
    |layer2_weights_32_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_32_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_33_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_33_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_34_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_34_ROM_AUTO_1R  |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_35_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_35_ROM_AUTO_1R  |        0|   9|   2|    0|    10|    9|     1|           90|
    |layer2_weights_36_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_36_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_37_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_37_ROM_AUTO_1R  |        0|  13|   3|    0|    10|   13|     1|          130|
    |layer2_weights_38_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_38_ROM_AUTO_1R  |        0|   5|   1|    0|    10|    5|     1|           50|
    |layer2_weights_39_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_39_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_3_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_3_ROM_AUTO_1R   |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_40_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_40_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_41_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_41_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_42_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_42_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_43_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_43_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_44_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_44_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_45_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_45_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_46_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_46_ROM_AUTO_1R  |        0|   8|   2|    0|    10|    8|     1|           80|
    |layer2_weights_48_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_48_ROM_AUTO_1R  |        0|   8|   2|    0|    10|    8|     1|           80|
    |layer2_weights_49_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_49_ROM_AUTO_1R  |        0|   8|   2|    0|    10|    8|     1|           80|
    |layer2_weights_4_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_4_ROM_AUTO_1R   |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_50_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_50_ROM_AUTO_1R  |        0|   7|   2|    0|    10|    7|     1|           70|
    |layer2_weights_51_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_51_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_52_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_52_ROM_AUTO_1R  |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_53_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_53_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_54_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_54_ROM_AUTO_1R  |        0|   8|   2|    0|    10|    8|     1|           80|
    |layer2_weights_55_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_55_ROM_AUTO_1R  |        0|   7|   2|    0|    10|    7|     1|           70|
    |layer2_weights_56_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_56_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_57_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_57_ROM_AUTO_1R  |        0|  12|   2|    0|    10|   12|     1|          120|
    |layer2_weights_58_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_58_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_59_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_59_ROM_AUTO_1R  |        0|   4|   1|    0|    10|    4|     1|           40|
    |layer2_weights_5_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_5_ROM_AUTO_1R   |        0|   8|   2|    0|    10|    8|     1|           80|
    |layer2_weights_61_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_61_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_62_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_62_ROM_AUTO_1R  |        0|   5|   1|    0|    10|    5|     1|           50|
    |layer2_weights_63_U  |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_63_ROM_AUTO_1R  |        0|  10|   2|    0|    10|   10|     1|          100|
    |layer2_weights_6_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_6_ROM_AUTO_1R   |        0|   9|   2|    0|    10|    9|     1|           90|
    |layer2_weights_7_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_7_ROM_AUTO_1R   |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_8_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_8_ROM_AUTO_1R   |        0|  11|   2|    0|    10|   11|     1|          110|
    |layer2_weights_9_U   |neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_9_ROM_AUTO_1R   |        0|  11|   2|    0|    10|   11|     1|          110|
    +---------------------+-----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                                                       |        0| 575| 113|    0|   580|  575|    58|         5750|
    +---------------------+-----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_1625_p2   |         +|   0|  0|  13|           4|           1|
    |layer2_output_d0      |         +|   0|  0|  23|          16|          16|
    |icmp_ln52_fu_1619_p2  |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  51|          25|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_270                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_1_cast_reg_3606                  |   4|   0|   64|         60|
    |i_fu_270                           |   4|   0|    4|          0|
    |layer2_weights_0_load_reg_3677     |  11|   0|   11|          0|
    |tmp_s_reg_3692                     |  16|   0|   16|          0|
    |zext_ln55_10_cast_reg_3547         |  15|   0|   24|          9|
    |zext_ln55_11_cast_reg_3542         |  15|   0|   24|          9|
    |zext_ln55_12_cast_reg_3537         |  15|   0|   24|          9|
    |zext_ln55_13_cast_reg_3532         |  15|   0|   24|          9|
    |zext_ln55_14_cast_reg_3527         |  15|   0|   24|          9|
    |zext_ln55_15_cast_reg_3522         |  15|   0|   24|          9|
    |zext_ln55_16_cast_reg_3517         |  15|   0|   24|          9|
    |zext_ln55_17_cast_reg_3512         |  15|   0|   24|          9|
    |zext_ln55_18_cast_reg_3507         |  15|   0|   21|          6|
    |zext_ln55_19_cast_reg_3502         |  15|   0|   24|          9|
    |zext_ln55_1_cast_reg_3592          |  15|   0|   22|          7|
    |zext_ln55_20_cast_reg_3497         |  15|   0|   24|          9|
    |zext_ln55_21_cast_reg_3492         |  15|   0|   24|          9|
    |zext_ln55_22_cast_reg_3487         |  15|   0|   23|          8|
    |zext_ln55_23_cast_reg_3482         |  15|   0|   22|          7|
    |zext_ln55_24_cast_reg_3477         |  15|   0|   24|          9|
    |zext_ln55_25_cast_reg_3472         |  15|   0|   24|          9|
    |zext_ln55_26_cast_reg_3467         |  15|   0|   23|          8|
    |zext_ln55_27_cast_reg_3462         |  15|   0|   24|          9|
    |zext_ln55_28_cast_reg_3457         |  15|   0|   24|          9|
    |zext_ln55_29_cast_reg_3452         |  15|   0|   24|          9|
    |zext_ln55_2_cast_reg_3587          |  15|   0|   24|          9|
    |zext_ln55_30_cast_reg_3447         |  15|   0|   24|          9|
    |zext_ln55_31_cast_reg_3442         |  15|   0|   24|          9|
    |zext_ln55_32_cast_reg_3437         |  15|   0|   24|          9|
    |zext_ln55_33_cast_reg_3432         |  15|   0|   20|          5|
    |zext_ln55_34_cast_reg_3427         |  15|   0|   24|          9|
    |zext_ln55_35_cast_reg_3422         |  15|   0|   24|          9|
    |zext_ln55_36_cast_reg_3417         |  15|   0|   24|          9|
    |zext_ln55_37_cast_reg_3412         |  15|   0|   24|          9|
    |zext_ln55_38_cast_reg_3407         |  15|   0|   24|          9|
    |zext_ln55_39_cast_reg_3402         |  15|   0|   24|          9|
    |zext_ln55_3_cast_reg_3582          |  15|   0|   24|          9|
    |zext_ln55_40_cast_reg_3397         |  15|   0|   24|          9|
    |zext_ln55_41_cast_reg_3392         |  15|   0|   24|          9|
    |zext_ln55_42_cast_reg_3387         |  15|   0|   24|          9|
    |zext_ln55_43_cast_reg_3382         |  15|   0|   23|          8|
    |zext_ln55_44_cast_reg_3377         |  15|   0|   22|          7|
    |zext_ln55_45_cast_reg_3372         |  15|   0|   24|          9|
    |zext_ln55_46_cast_reg_3367         |  15|   0|   24|          9|
    |zext_ln55_47_cast_reg_3362         |  15|   0|   24|          9|
    |zext_ln55_48_cast_reg_3357         |  15|   0|   23|          8|
    |zext_ln55_49_cast_reg_3352         |  15|   0|   22|          7|
    |zext_ln55_4_cast_reg_3577          |  15|   0|   24|          9|
    |zext_ln55_50_cast_reg_3347         |  15|   0|   24|          9|
    |zext_ln55_51_cast_reg_3342         |  15|   0|   24|          9|
    |zext_ln55_52_cast_reg_3337         |  15|   0|   24|          9|
    |zext_ln55_53_cast_reg_3332         |  15|   0|   20|          5|
    |zext_ln55_54_cast_reg_3327         |  15|   0|   24|          9|
    |zext_ln55_55_cast_reg_3322         |  15|   0|   20|          5|
    |zext_ln55_56_cast_reg_3317         |  15|   0|   24|          9|
    |zext_ln55_5_cast_reg_3572          |  15|   0|   23|          8|
    |zext_ln55_6_cast_reg_3567          |  15|   0|   24|          9|
    |zext_ln55_7_cast_reg_3562          |  15|   0|   24|          9|
    |zext_ln55_8_cast_reg_3557          |  15|   0|   24|          9|
    |zext_ln55_9_cast_reg_3552          |  15|   0|   24|          9|
    |zext_ln55_cast_reg_3597            |  15|   0|   24|          9|
    |i_1_cast_reg_3606                  |  64|  32|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1073|  32| 1618|        605|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_52_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_52_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_52_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_52_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_52_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_52_3|  return value|
|zext_ln55               |   in|   15|     ap_none|                                zext_ln55|        scalar|
|zext_ln55_1             |   in|   15|     ap_none|                              zext_ln55_1|        scalar|
|zext_ln55_2             |   in|   15|     ap_none|                              zext_ln55_2|        scalar|
|zext_ln55_3             |   in|   15|     ap_none|                              zext_ln55_3|        scalar|
|zext_ln55_4             |   in|   15|     ap_none|                              zext_ln55_4|        scalar|
|zext_ln55_5             |   in|   15|     ap_none|                              zext_ln55_5|        scalar|
|zext_ln55_6             |   in|   15|     ap_none|                              zext_ln55_6|        scalar|
|zext_ln55_7             |   in|   15|     ap_none|                              zext_ln55_7|        scalar|
|zext_ln55_8             |   in|   15|     ap_none|                              zext_ln55_8|        scalar|
|zext_ln55_9             |   in|   15|     ap_none|                              zext_ln55_9|        scalar|
|zext_ln55_10            |   in|   15|     ap_none|                             zext_ln55_10|        scalar|
|zext_ln55_11            |   in|   15|     ap_none|                             zext_ln55_11|        scalar|
|zext_ln55_12            |   in|   15|     ap_none|                             zext_ln55_12|        scalar|
|zext_ln55_13            |   in|   15|     ap_none|                             zext_ln55_13|        scalar|
|zext_ln55_14            |   in|   15|     ap_none|                             zext_ln55_14|        scalar|
|zext_ln55_15            |   in|   15|     ap_none|                             zext_ln55_15|        scalar|
|zext_ln55_16            |   in|   15|     ap_none|                             zext_ln55_16|        scalar|
|zext_ln55_17            |   in|   15|     ap_none|                             zext_ln55_17|        scalar|
|zext_ln55_18            |   in|   15|     ap_none|                             zext_ln55_18|        scalar|
|zext_ln55_19            |   in|   15|     ap_none|                             zext_ln55_19|        scalar|
|zext_ln55_20            |   in|   15|     ap_none|                             zext_ln55_20|        scalar|
|zext_ln55_21            |   in|   15|     ap_none|                             zext_ln55_21|        scalar|
|zext_ln55_22            |   in|   15|     ap_none|                             zext_ln55_22|        scalar|
|zext_ln55_23            |   in|   15|     ap_none|                             zext_ln55_23|        scalar|
|zext_ln55_24            |   in|   15|     ap_none|                             zext_ln55_24|        scalar|
|zext_ln55_25            |   in|   15|     ap_none|                             zext_ln55_25|        scalar|
|zext_ln55_26            |   in|   15|     ap_none|                             zext_ln55_26|        scalar|
|zext_ln55_27            |   in|   15|     ap_none|                             zext_ln55_27|        scalar|
|zext_ln55_28            |   in|   15|     ap_none|                             zext_ln55_28|        scalar|
|zext_ln55_29            |   in|   15|     ap_none|                             zext_ln55_29|        scalar|
|zext_ln55_30            |   in|   15|     ap_none|                             zext_ln55_30|        scalar|
|zext_ln55_31            |   in|   15|     ap_none|                             zext_ln55_31|        scalar|
|zext_ln55_32            |   in|   15|     ap_none|                             zext_ln55_32|        scalar|
|zext_ln55_33            |   in|   15|     ap_none|                             zext_ln55_33|        scalar|
|zext_ln55_34            |   in|   15|     ap_none|                             zext_ln55_34|        scalar|
|zext_ln55_35            |   in|   15|     ap_none|                             zext_ln55_35|        scalar|
|zext_ln55_36            |   in|   15|     ap_none|                             zext_ln55_36|        scalar|
|zext_ln55_37            |   in|   15|     ap_none|                             zext_ln55_37|        scalar|
|zext_ln55_38            |   in|   15|     ap_none|                             zext_ln55_38|        scalar|
|zext_ln55_39            |   in|   15|     ap_none|                             zext_ln55_39|        scalar|
|zext_ln55_40            |   in|   15|     ap_none|                             zext_ln55_40|        scalar|
|zext_ln55_41            |   in|   15|     ap_none|                             zext_ln55_41|        scalar|
|zext_ln55_42            |   in|   15|     ap_none|                             zext_ln55_42|        scalar|
|zext_ln55_43            |   in|   15|     ap_none|                             zext_ln55_43|        scalar|
|zext_ln55_44            |   in|   15|     ap_none|                             zext_ln55_44|        scalar|
|zext_ln55_45            |   in|   15|     ap_none|                             zext_ln55_45|        scalar|
|zext_ln55_46            |   in|   15|     ap_none|                             zext_ln55_46|        scalar|
|zext_ln55_47            |   in|   15|     ap_none|                             zext_ln55_47|        scalar|
|zext_ln55_48            |   in|   15|     ap_none|                             zext_ln55_48|        scalar|
|zext_ln55_49            |   in|   15|     ap_none|                             zext_ln55_49|        scalar|
|zext_ln55_50            |   in|   15|     ap_none|                             zext_ln55_50|        scalar|
|zext_ln55_51            |   in|   15|     ap_none|                             zext_ln55_51|        scalar|
|zext_ln55_52            |   in|   15|     ap_none|                             zext_ln55_52|        scalar|
|zext_ln55_53            |   in|   15|     ap_none|                             zext_ln55_53|        scalar|
|zext_ln55_54            |   in|   15|     ap_none|                             zext_ln55_54|        scalar|
|zext_ln55_55            |   in|   15|     ap_none|                             zext_ln55_55|        scalar|
|zext_ln55_56            |   in|   15|     ap_none|                             zext_ln55_56|        scalar|
|layer2_output_address0  |  out|    4|   ap_memory|                            layer2_output|         array|
|layer2_output_ce0       |  out|    1|   ap_memory|                            layer2_output|         array|
|layer2_output_we0       |  out|    1|   ap_memory|                            layer2_output|         array|
|layer2_output_d0        |  out|   16|   ap_memory|                            layer2_output|         array|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

