

================================================================
== Vivado HLS Report for 'p_hls_fptosi_float_i'
================================================================
* Date:           Thu Jan 21 00:05:45 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        07_optTiming_hls
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    458|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      66|    467|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_fu_88_p2    |     +    |      0|  0|   15|           8|           9|
    |result_V_1_fu_174_p2  |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_102_p2  |     -    |      0|  0|   15|           7|           8|
    |r_V_fu_132_p2         |   lshr   |      0|  0|   73|          25|          25|
    |p_Val2_14_fu_166_p3   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_15_fu_179_p3   |  select  |      0|  0|   32|           1|          32|
    |ush_fu_112_p3         |  select  |      0|  0|    9|           1|           9|
    |r_V_2_fu_138_p2       |    shl   |      0|  0|  243|          79|          79|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  458|         123|         226|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_ce_reg           |   1|   0|    1|          0|
    |ap_return_int_reg   |  32|   0|   32|          0|
    |p_Result_s_reg_185  |   1|   0|    1|          0|
    |p_Val2_14_reg_190   |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  66|   0|   66|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_return  | out |   32| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|x          |  in |   32|   ap_none  |           x          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

