
Delta_Robot_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e224  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  0800e480  0800e480  0000f480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e940  0800e940  000103a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e940  0800e940  0000f940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e948  0800e948  000103a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e948  0800e948  0000f948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e94c  0800e94c  0000f94c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003a0  20000000  0800e950  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003b1c4  200003a0  0800ecf0  000103a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2003b564  0800ecf0  00010564  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000103a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff81  00000000  00000000  000103d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c8e  00000000  00000000  00030357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b10  00000000  00000000  00033fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000150e  00000000  00000000  00035af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000593a  00000000  00000000  00037006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023af6  00000000  00000000  0003c940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00126f28  00000000  00000000  00060436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018735e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000089a8  00000000  00000000  001873a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0018fd4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200003a0 	.word	0x200003a0
 8000274:	00000000 	.word	0x00000000
 8000278:	0800e464 	.word	0x0800e464

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200003a4 	.word	0x200003a4
 8000294:	0800e464 	.word	0x0800e464

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2uiz>:
 8000bd0:	004a      	lsls	r2, r1, #1
 8000bd2:	d211      	bcs.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bd4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd8:	d211      	bcs.n	8000bfe <__aeabi_d2uiz+0x2e>
 8000bda:	d50d      	bpl.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bdc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000be4:	d40e      	bmi.n	8000c04 <__aeabi_d2uiz+0x34>
 8000be6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bf2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_d2uiz+0x3a>
 8000c04:	f04f 30ff 	mov.w	r0, #4294967295
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0000 	mov.w	r0, #0
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2f>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c18:	bf24      	itt	cs
 8000c1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c22:	d90d      	bls.n	8000c40 <__aeabi_d2f+0x30>
 8000c24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c38:	bf08      	it	eq
 8000c3a:	f020 0001 	biceq.w	r0, r0, #1
 8000c3e:	4770      	bx	lr
 8000c40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c44:	d121      	bne.n	8000c8a <__aeabi_d2f+0x7a>
 8000c46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c4a:	bfbc      	itt	lt
 8000c4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	4770      	bxlt	lr
 8000c52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c5a:	f1c2 0218 	rsb	r2, r2, #24
 8000c5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c66:	fa20 f002 	lsr.w	r0, r0, r2
 8000c6a:	bf18      	it	ne
 8000c6c:	f040 0001 	orrne.w	r0, r0, #1
 8000c70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c7c:	ea40 000c 	orr.w	r0, r0, ip
 8000c80:	fa23 f302 	lsr.w	r3, r3, r2
 8000c84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c88:	e7cc      	b.n	8000c24 <__aeabi_d2f+0x14>
 8000c8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c8e:	d107      	bne.n	8000ca0 <__aeabi_d2f+0x90>
 8000c90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c94:	bf1e      	ittt	ne
 8000c96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c9e:	4770      	bxne	lr
 8000ca0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ca4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <__aeabi_uldivmod>:
 8000cb0:	b953      	cbnz	r3, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb2:	b94a      	cbnz	r2, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb4:	2900      	cmp	r1, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	2800      	cmpeq	r0, #0
 8000cba:	bf1c      	itt	ne
 8000cbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cc4:	f000 b9b4 	b.w	8001030 <__aeabi_idiv0>
 8000cc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ccc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd0:	f000 f83c 	bl	8000d4c <__udivmoddi4>
 8000cd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cdc:	b004      	add	sp, #16
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_d2lz>:
 8000ce0:	b538      	push	{r3, r4, r5, lr}
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	4604      	mov	r4, r0
 8000ce8:	460d      	mov	r5, r1
 8000cea:	f7ff ff0b 	bl	8000b04 <__aeabi_dcmplt>
 8000cee:	b928      	cbnz	r0, 8000cfc <__aeabi_d2lz+0x1c>
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	4629      	mov	r1, r5
 8000cf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf8:	f000 b80a 	b.w	8000d10 <__aeabi_d2ulz>
 8000cfc:	4620      	mov	r0, r4
 8000cfe:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d02:	f000 f805 	bl	8000d10 <__aeabi_d2ulz>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	bd38      	pop	{r3, r4, r5, pc}
 8000d0e:	bf00      	nop

08000d10 <__aeabi_d2ulz>:
 8000d10:	b5d0      	push	{r4, r6, r7, lr}
 8000d12:	2200      	movs	r2, #0
 8000d14:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <__aeabi_d2ulz+0x34>)
 8000d16:	4606      	mov	r6, r0
 8000d18:	460f      	mov	r7, r1
 8000d1a:	f7ff fc81 	bl	8000620 <__aeabi_dmul>
 8000d1e:	f7ff ff57 	bl	8000bd0 <__aeabi_d2uiz>
 8000d22:	4604      	mov	r4, r0
 8000d24:	f7ff fc02 	bl	800052c <__aeabi_ui2d>
 8000d28:	2200      	movs	r2, #0
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <__aeabi_d2ulz+0x38>)
 8000d2c:	f7ff fc78 	bl	8000620 <__aeabi_dmul>
 8000d30:	4602      	mov	r2, r0
 8000d32:	460b      	mov	r3, r1
 8000d34:	4630      	mov	r0, r6
 8000d36:	4639      	mov	r1, r7
 8000d38:	f7ff faba 	bl	80002b0 <__aeabi_dsub>
 8000d3c:	f7ff ff48 	bl	8000bd0 <__aeabi_d2uiz>
 8000d40:	4621      	mov	r1, r4
 8000d42:	bdd0      	pop	{r4, r6, r7, pc}
 8000d44:	3df00000 	.word	0x3df00000
 8000d48:	41f00000 	.word	0x41f00000

08000d4c <__udivmoddi4>:
 8000d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d50:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d52:	460c      	mov	r4, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d14d      	bne.n	8000df4 <__udivmoddi4+0xa8>
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	460f      	mov	r7, r1
 8000d5c:	4684      	mov	ip, r0
 8000d5e:	4696      	mov	lr, r2
 8000d60:	fab2 f382 	clz	r3, r2
 8000d64:	d960      	bls.n	8000e28 <__udivmoddi4+0xdc>
 8000d66:	b14b      	cbz	r3, 8000d7c <__udivmoddi4+0x30>
 8000d68:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d6c:	f1c3 0220 	rsb	r2, r3, #32
 8000d70:	409f      	lsls	r7, r3
 8000d72:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d76:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7a:	4317      	orrs	r7, r2
 8000d7c:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000d80:	fa1f f48e 	uxth.w	r4, lr
 8000d84:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d88:	fbb7 f1f6 	udiv	r1, r7, r6
 8000d8c:	fb06 7711 	mls	r7, r6, r1, r7
 8000d90:	fb01 f004 	mul.w	r0, r1, r4
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	4290      	cmp	r0, r2
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x62>
 8000d9c:	eb1e 0202 	adds.w	r2, lr, r2
 8000da0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x60>
 8000da6:	4290      	cmp	r0, r2
 8000da8:	f200 812d 	bhi.w	8001006 <__udivmoddi4+0x2ba>
 8000dac:	4639      	mov	r1, r7
 8000dae:	1a12      	subs	r2, r2, r0
 8000db0:	fa1f fc8c 	uxth.w	ip, ip
 8000db4:	fbb2 f0f6 	udiv	r0, r2, r6
 8000db8:	fb06 2210 	mls	r2, r6, r0, r2
 8000dbc:	fb00 f404 	mul.w	r4, r0, r4
 8000dc0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000dc4:	4564      	cmp	r4, ip
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x8e>
 8000dc8:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000dcc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd0:	d202      	bcs.n	8000dd8 <__udivmoddi4+0x8c>
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	f200 811a 	bhi.w	800100c <__udivmoddi4+0x2c0>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dde:	ebac 0c04 	sub.w	ip, ip, r4
 8000de2:	2100      	movs	r1, #0
 8000de4:	b125      	cbz	r5, 8000df0 <__udivmoddi4+0xa4>
 8000de6:	fa2c f303 	lsr.w	r3, ip, r3
 8000dea:	2200      	movs	r2, #0
 8000dec:	e9c5 3200 	strd	r3, r2, [r5]
 8000df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d905      	bls.n	8000e04 <__udivmoddi4+0xb8>
 8000df8:	b10d      	cbz	r5, 8000dfe <__udivmoddi4+0xb2>
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4608      	mov	r0, r1
 8000e02:	e7f5      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000e04:	fab3 f183 	clz	r1, r3
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	d14d      	bne.n	8000ea8 <__udivmoddi4+0x15c>
 8000e0c:	42a3      	cmp	r3, r4
 8000e0e:	f0c0 80f2 	bcc.w	8000ff6 <__udivmoddi4+0x2aa>
 8000e12:	4290      	cmp	r0, r2
 8000e14:	f080 80ef 	bcs.w	8000ff6 <__udivmoddi4+0x2aa>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	2d00      	cmp	r5, #0
 8000e20:	d0e6      	beq.n	8000df0 <__udivmoddi4+0xa4>
 8000e22:	e9c5 6300 	strd	r6, r3, [r5]
 8000e26:	e7e3      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	f040 80a2 	bne.w	8000f72 <__udivmoddi4+0x226>
 8000e2e:	1a8a      	subs	r2, r1, r2
 8000e30:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e34:	fa1f f68e 	uxth.w	r6, lr
 8000e38:	2101      	movs	r1, #1
 8000e3a:	fbb2 f4f7 	udiv	r4, r2, r7
 8000e3e:	fb07 2014 	mls	r0, r7, r4, r2
 8000e42:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000e46:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4a:	fb06 f004 	mul.w	r0, r6, r4
 8000e4e:	4290      	cmp	r0, r2
 8000e50:	d90f      	bls.n	8000e72 <__udivmoddi4+0x126>
 8000e52:	eb1e 0202 	adds.w	r2, lr, r2
 8000e56:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e5a:	bf2c      	ite	cs
 8000e5c:	f04f 0901 	movcs.w	r9, #1
 8000e60:	f04f 0900 	movcc.w	r9, #0
 8000e64:	4290      	cmp	r0, r2
 8000e66:	d903      	bls.n	8000e70 <__udivmoddi4+0x124>
 8000e68:	f1b9 0f00 	cmp.w	r9, #0
 8000e6c:	f000 80c8 	beq.w	8001000 <__udivmoddi4+0x2b4>
 8000e70:	4644      	mov	r4, r8
 8000e72:	1a12      	subs	r2, r2, r0
 8000e74:	fa1f fc8c 	uxth.w	ip, ip
 8000e78:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e7c:	fb07 2210 	mls	r2, r7, r0, r2
 8000e80:	fb00 f606 	mul.w	r6, r0, r6
 8000e84:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000e88:	4566      	cmp	r6, ip
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x152>
 8000e8c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000e90:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e94:	d202      	bcs.n	8000e9c <__udivmoddi4+0x150>
 8000e96:	4566      	cmp	r6, ip
 8000e98:	f200 80bb 	bhi.w	8001012 <__udivmoddi4+0x2c6>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	ebac 0c06 	sub.w	ip, ip, r6
 8000ea2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ea6:	e79d      	b.n	8000de4 <__udivmoddi4+0x98>
 8000ea8:	f1c1 0620 	rsb	r6, r1, #32
 8000eac:	408b      	lsls	r3, r1
 8000eae:	fa04 fe01 	lsl.w	lr, r4, r1
 8000eb2:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb6:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eba:	40f4      	lsrs	r4, r6
 8000ebc:	408a      	lsls	r2, r1
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	ea4e 030c 	orr.w	r3, lr, ip
 8000ec4:	fa00 fe01 	lsl.w	lr, r0, r1
 8000ec8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ecc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed0:	fa1f fc87 	uxth.w	ip, r7
 8000ed4:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ed8:	fb08 4410 	mls	r4, r8, r0, r4
 8000edc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee0:	fb00 f90c 	mul.w	r9, r0, ip
 8000ee4:	45a1      	cmp	r9, r4
 8000ee6:	d90e      	bls.n	8000f06 <__udivmoddi4+0x1ba>
 8000ee8:	193c      	adds	r4, r7, r4
 8000eea:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eee:	bf2c      	ite	cs
 8000ef0:	f04f 0b01 	movcs.w	fp, #1
 8000ef4:	f04f 0b00 	movcc.w	fp, #0
 8000ef8:	45a1      	cmp	r9, r4
 8000efa:	d903      	bls.n	8000f04 <__udivmoddi4+0x1b8>
 8000efc:	f1bb 0f00 	cmp.w	fp, #0
 8000f00:	f000 8093 	beq.w	800102a <__udivmoddi4+0x2de>
 8000f04:	4650      	mov	r0, sl
 8000f06:	eba4 0409 	sub.w	r4, r4, r9
 8000f0a:	fa1f f983 	uxth.w	r9, r3
 8000f0e:	fbb4 f3f8 	udiv	r3, r4, r8
 8000f12:	fb08 4413 	mls	r4, r8, r3, r4
 8000f16:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d906      	bls.n	8000f30 <__udivmoddi4+0x1e4>
 8000f22:	193c      	adds	r4, r7, r4
 8000f24:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x1e2>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d87a      	bhi.n	8001024 <__udivmoddi4+0x2d8>
 8000f2e:	4643      	mov	r3, r8
 8000f30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f34:	eba4 040c 	sub.w	r4, r4, ip
 8000f38:	fba0 9802 	umull	r9, r8, r0, r2
 8000f3c:	4544      	cmp	r4, r8
 8000f3e:	46cc      	mov	ip, r9
 8000f40:	4643      	mov	r3, r8
 8000f42:	d302      	bcc.n	8000f4a <__udivmoddi4+0x1fe>
 8000f44:	d106      	bne.n	8000f54 <__udivmoddi4+0x208>
 8000f46:	45ce      	cmp	lr, r9
 8000f48:	d204      	bcs.n	8000f54 <__udivmoddi4+0x208>
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	ebb9 0c02 	subs.w	ip, r9, r2
 8000f50:	eb68 0307 	sbc.w	r3, r8, r7
 8000f54:	b15d      	cbz	r5, 8000f6e <__udivmoddi4+0x222>
 8000f56:	ebbe 020c 	subs.w	r2, lr, ip
 8000f5a:	eb64 0403 	sbc.w	r4, r4, r3
 8000f5e:	fa04 f606 	lsl.w	r6, r4, r6
 8000f62:	fa22 f301 	lsr.w	r3, r2, r1
 8000f66:	40cc      	lsrs	r4, r1
 8000f68:	431e      	orrs	r6, r3
 8000f6a:	e9c5 6400 	strd	r6, r4, [r5]
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e73e      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000f72:	fa02 fe03 	lsl.w	lr, r2, r3
 8000f76:	f1c3 0120 	rsb	r1, r3, #32
 8000f7a:	fa04 f203 	lsl.w	r2, r4, r3
 8000f7e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000f82:	40cc      	lsrs	r4, r1
 8000f84:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000f88:	fa20 f101 	lsr.w	r1, r0, r1
 8000f8c:	fa1f f68e 	uxth.w	r6, lr
 8000f90:	fbb4 f0f7 	udiv	r0, r4, r7
 8000f94:	430a      	orrs	r2, r1
 8000f96:	fb07 4410 	mls	r4, r7, r0, r4
 8000f9a:	0c11      	lsrs	r1, r2, #16
 8000f9c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000fa0:	fb00 f406 	mul.w	r4, r0, r6
 8000fa4:	428c      	cmp	r4, r1
 8000fa6:	d90e      	bls.n	8000fc6 <__udivmoddi4+0x27a>
 8000fa8:	eb1e 0101 	adds.w	r1, lr, r1
 8000fac:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb0:	bf2c      	ite	cs
 8000fb2:	f04f 0901 	movcs.w	r9, #1
 8000fb6:	f04f 0900 	movcc.w	r9, #0
 8000fba:	428c      	cmp	r4, r1
 8000fbc:	d902      	bls.n	8000fc4 <__udivmoddi4+0x278>
 8000fbe:	f1b9 0f00 	cmp.w	r9, #0
 8000fc2:	d02c      	beq.n	800101e <__udivmoddi4+0x2d2>
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	1b09      	subs	r1, r1, r4
 8000fc8:	b292      	uxth	r2, r2
 8000fca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000fce:	fb07 1114 	mls	r1, r7, r4, r1
 8000fd2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd6:	fb04 f106 	mul.w	r1, r4, r6
 8000fda:	4291      	cmp	r1, r2
 8000fdc:	d907      	bls.n	8000fee <__udivmoddi4+0x2a2>
 8000fde:	eb1e 0202 	adds.w	r2, lr, r2
 8000fe2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000fe6:	d201      	bcs.n	8000fec <__udivmoddi4+0x2a0>
 8000fe8:	4291      	cmp	r1, r2
 8000fea:	d815      	bhi.n	8001018 <__udivmoddi4+0x2cc>
 8000fec:	4644      	mov	r4, r8
 8000fee:	1a52      	subs	r2, r2, r1
 8000ff0:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000ff4:	e721      	b.n	8000e3a <__udivmoddi4+0xee>
 8000ff6:	1a86      	subs	r6, r0, r2
 8000ff8:	eb64 0303 	sbc.w	r3, r4, r3
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	e70e      	b.n	8000e1e <__udivmoddi4+0xd2>
 8001000:	3c02      	subs	r4, #2
 8001002:	4472      	add	r2, lr
 8001004:	e735      	b.n	8000e72 <__udivmoddi4+0x126>
 8001006:	3902      	subs	r1, #2
 8001008:	4472      	add	r2, lr
 800100a:	e6d0      	b.n	8000dae <__udivmoddi4+0x62>
 800100c:	44f4      	add	ip, lr
 800100e:	3802      	subs	r0, #2
 8001010:	e6e3      	b.n	8000dda <__udivmoddi4+0x8e>
 8001012:	44f4      	add	ip, lr
 8001014:	3802      	subs	r0, #2
 8001016:	e742      	b.n	8000e9e <__udivmoddi4+0x152>
 8001018:	3c02      	subs	r4, #2
 800101a:	4472      	add	r2, lr
 800101c:	e7e7      	b.n	8000fee <__udivmoddi4+0x2a2>
 800101e:	3802      	subs	r0, #2
 8001020:	4471      	add	r1, lr
 8001022:	e7d0      	b.n	8000fc6 <__udivmoddi4+0x27a>
 8001024:	3b02      	subs	r3, #2
 8001026:	443c      	add	r4, r7
 8001028:	e782      	b.n	8000f30 <__udivmoddi4+0x1e4>
 800102a:	3802      	subs	r0, #2
 800102c:	443c      	add	r4, r7
 800102e:	e76a      	b.n	8000f06 <__udivmoddi4+0x1ba>

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <Relay_0_Set>:

#include "Delta_Robot_P.h"


void Relay_0_Set(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RELAY0_PORT, RELAY0_PIN, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2110      	movs	r1, #16
 800103c:	4802      	ldr	r0, [pc, #8]	@ (8001048 <Relay_0_Set+0x14>)
 800103e:	f001 ff47 	bl	8002ed0 <HAL_GPIO_WritePin>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	42020800 	.word	0x42020800

0800104c <Relay_0_Reset>:

void Relay_0_Reset(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RELAY0_PORT, RELAY0_PIN, GPIO_PIN_RESET);
 8001050:	2200      	movs	r2, #0
 8001052:	2110      	movs	r1, #16
 8001054:	4802      	ldr	r0, [pc, #8]	@ (8001060 <Relay_0_Reset+0x14>)
 8001056:	f001 ff3b 	bl	8002ed0 <HAL_GPIO_WritePin>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	42020800 	.word	0x42020800

08001064 <Relay_1_Set>:

void Relay_1_Set(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RELAY1_PORT, RELAY1_PIN, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800106e:	4802      	ldr	r0, [pc, #8]	@ (8001078 <Relay_1_Set+0x14>)
 8001070:	f001 ff2e 	bl	8002ed0 <HAL_GPIO_WritePin>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	42020400 	.word	0x42020400

0800107c <Relay_1_Reset>:

void Relay_1_Reset(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RELAY1_PORT, RELAY1_PIN, GPIO_PIN_RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001086:	4802      	ldr	r0, [pc, #8]	@ (8001090 <Relay_1_Reset+0x14>)
 8001088:	f001 ff22 	bl	8002ed0 <HAL_GPIO_WritePin>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	42020400 	.word	0x42020400

08001094 <Menu_UART_Start>:

uint8_t Banner[] = {"\r\n         :::::::::   ::::::::::  :::     :::::::::::  :::  \r\n        :+:    :+:  :+:         :+:         :+:    :+: :+: \r\n       +:+    +:+  +:+         +:+         +:+   +:+   +:+ \r\n      +#+    +:+  +#++:++#    +#+         +#+  +#++:++#++: \r\n     +#+    +#+  +#+         +#+         +#+  +#+     +#+  \r\n    #+#    #+#  #+#         #+#         #+#  #+#     #+#   \r\n   #########   ##########  ##########  ###  ###     ###    \r\n\r\n"};


void Menu_UART_Start(UART_HandleTypeDef *huart)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	for(uint32_t j=0;Banner[j];j++) HAL_UART_Transmit(huart, (Banner+j), 1, 1000);
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	e00b      	b.n	80010ba <Menu_UART_Start+0x26>
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4a0c      	ldr	r2, [pc, #48]	@ (80010d8 <Menu_UART_Start+0x44>)
 80010a6:	1899      	adds	r1, r3, r2
 80010a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ac:	2201      	movs	r2, #1
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f008 f88c 	bl	80091cc <HAL_UART_Transmit>
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	3301      	adds	r3, #1
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4a07      	ldr	r2, [pc, #28]	@ (80010d8 <Menu_UART_Start+0x44>)
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	4413      	add	r3, r2
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1ed      	bne.n	80010a2 <Menu_UART_Start+0xe>
	Menu_UART_Out(huart, Menu_main);
 80010c6:	4905      	ldr	r1, [pc, #20]	@ (80010dc <Menu_UART_Start+0x48>)
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f000 f809 	bl	80010e0 <Menu_UART_Out>

}
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000010 	.word	0x20000010
 80010dc:	20000000 	.word	0x20000000

080010e0 <Menu_UART_Out>:

void Menu_UART_Out(UART_HandleTypeDef *huart, uint8_t** p)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08e      	sub	sp, #56	@ 0x38
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
	uint8_t tx_buff[40];
	for(uint8_t i=0;i<sizeof(Menu_main);i++)
 80010ea:	2300      	movs	r3, #0
 80010ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80010f0:	e02e      	b.n	8001150 <Menu_UART_Out+0x70>
	{
		sprintf(tx_buff, "   %d.  %s\r\n", i, p[i]);
 80010f2:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 80010f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	4413      	add	r3, r2
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f107 000c 	add.w	r0, r7, #12
 8001106:	460a      	mov	r2, r1
 8001108:	4916      	ldr	r1, [pc, #88]	@ (8001164 <Menu_UART_Out+0x84>)
 800110a:	f009 fd57 	bl	800abbc <siprintf>
		for(uint8_t j=0;tx_buff[j];j++) HAL_UART_Transmit(huart, (tx_buff+j), 1, 1000);
 800110e:	2300      	movs	r3, #0
 8001110:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001114:	e00f      	b.n	8001136 <Menu_UART_Out+0x56>
 8001116:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800111a:	f107 020c 	add.w	r2, r7, #12
 800111e:	18d1      	adds	r1, r2, r3
 8001120:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001124:	2201      	movs	r2, #1
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f008 f850 	bl	80091cc <HAL_UART_Transmit>
 800112c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001130:	3301      	adds	r3, #1
 8001132:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001136:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800113a:	3338      	adds	r3, #56	@ 0x38
 800113c:	443b      	add	r3, r7
 800113e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1e7      	bne.n	8001116 <Menu_UART_Out+0x36>
	for(uint8_t i=0;i<sizeof(Menu_main);i++)
 8001146:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800114a:	3301      	adds	r3, #1
 800114c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001150:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001154:	2b0f      	cmp	r3, #15
 8001156:	d9cc      	bls.n	80010f2 <Menu_UART_Out+0x12>
	}
}
 8001158:	bf00      	nop
 800115a:	bf00      	nop
 800115c:	3738      	adds	r7, #56	@ 0x38
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	0800e4bc 	.word	0x0800e4bc

08001168 <Period_Out>:
{
	return (Timer_F/((Devider+1)*f*2)-1);
}

void Period_Out(TIM_HandleTypeDef* htim,uint32_t T)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
	HAL_TIM_Base_Stop_IT(htim);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f006 fd4e 	bl	8007c14 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_AUTORELOAD(htim, T );
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	60da      	str	r2, [r3, #12]
	//__HAL_TIM_SET_COUNTER(htim,0);
	HAL_TIM_Base_Start_IT(htim);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f006 fc96 	bl	8007ab8 <HAL_TIM_Base_Start_IT>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <Mototr_Poz_Inc>:

void Mototr_Poz_Inc(uint32_t M)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	if(M_direction[M])
 800119c:	4a0f      	ldr	r2, [pc, #60]	@ (80011dc <Mototr_Poz_Inc+0x48>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d009      	beq.n	80011bc <Mototr_Poz_Inc+0x28>
		M_poz[M]++;
 80011a8:	4a0d      	ldr	r2, [pc, #52]	@ (80011e0 <Mototr_Poz_Inc+0x4c>)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b0:	1c5a      	adds	r2, r3, #1
 80011b2:	490b      	ldr	r1, [pc, #44]	@ (80011e0 <Mototr_Poz_Inc+0x4c>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	else
		M_poz[M]--;
}
 80011ba:	e008      	b.n	80011ce <Mototr_Poz_Inc+0x3a>
		M_poz[M]--;
 80011bc:	4a08      	ldr	r2, [pc, #32]	@ (80011e0 <Mototr_Poz_Inc+0x4c>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c4:	1e5a      	subs	r2, r3, #1
 80011c6:	4906      	ldr	r1, [pc, #24]	@ (80011e0 <Mototr_Poz_Inc+0x4c>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	200001c0 	.word	0x200001c0
 80011e0:	200003bc 	.word	0x200003bc

080011e4 <Ramp_Out>:
		Period_ramp[M][i] = Frequency_To_Period(tmp);
	}
}

void Ramp_Out(TIM_HandleTypeDef* htim,uint32_t Channel, uint32_t M)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
	if(M_move_poz[M]>=M_move_l[M])
 80011f0:	4a16      	ldr	r2, [pc, #88]	@ (800124c <Ramp_Out+0x68>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f8:	4915      	ldr	r1, [pc, #84]	@ (8001250 <Ramp_Out+0x6c>)
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001200:	4293      	cmp	r3, r2
 8001202:	d304      	bcc.n	800120e <Ramp_Out+0x2a>
	{
		HAL_TIM_OC_Stop_IT(htim,Channel);
 8001204:	68b9      	ldr	r1, [r7, #8]
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f006 fd94 	bl	8007d34 <HAL_TIM_OC_Stop_IT>
	{
		Period_Out(htim,Period_ramp[M][M_move_poz[M]]);

		M_move_poz[M]++;
	}
}
 800120c:	e019      	b.n	8001242 <Ramp_Out+0x5e>
		Period_Out(htim,Period_ramp[M][M_move_poz[M]]);
 800120e:	4a0f      	ldr	r2, [pc, #60]	@ (800124c <Ramp_Out+0x68>)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001216:	490f      	ldr	r1, [pc, #60]	@ (8001254 <Ramp_Out+0x70>)
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	f649 4040 	movw	r0, #40000	@ 0x9c40
 800121e:	fb00 f202 	mul.w	r2, r0, r2
 8001222:	4413      	add	r3, r2
 8001224:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001228:	4619      	mov	r1, r3
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f7ff ff9c 	bl	8001168 <Period_Out>
		M_move_poz[M]++;
 8001230:	4a06      	ldr	r2, [pc, #24]	@ (800124c <Ramp_Out+0x68>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001238:	1c5a      	adds	r2, r3, #1
 800123a:	4904      	ldr	r1, [pc, #16]	@ (800124c <Ramp_Out+0x68>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	2003ad54 	.word	0x2003ad54
 8001250:	2003ad48 	.word	0x2003ad48
 8001254:	200003c8 	.word	0x200003c8

08001258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b090      	sub	sp, #64	@ 0x40
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800125e:	f001 fa5b 	bl	8002718 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001262:	f000 f843 	bl	80012ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001266:	f000 fc21 	bl	8001aac <MX_GPIO_Init>
  MX_UART5_Init();
 800126a:	f000 fb07 	bl	800187c <MX_UART5_Init>
  MX_USART1_UART_Init();
 800126e:	f000 fb53 	bl	8001918 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8001272:	f000 fbe9 	bl	8001a48 <MX_USB_PCD_Init>
  MX_I2C1_Init();
 8001276:	f000 f8ad 	bl	80013d4 <MX_I2C1_Init>
  MX_SPI1_Init();
 800127a:	f000 f8f7 	bl	800146c <MX_SPI1_Init>
  MX_USART6_UART_Init();
 800127e:	f000 fb97 	bl	80019b0 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8001282:	f000 f949 	bl	8001518 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001286:	f000 f9bd 	bl	8001604 <MX_TIM3_Init>
  MX_TIM5_Init();
 800128a:	f000 fa31 	bl	80016f0 <MX_TIM5_Init>
  MX_TIM15_Init();
 800128e:	f000 faa5 	bl	80017dc <MX_TIM15_Init>
  MX_ICACHE_Init();
 8001292:	f000 f8df 	bl	8001454 <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */

  uint8_t tx_buff[60] = {"test \r\n"};
 8001296:	4a12      	ldr	r2, [pc, #72]	@ (80012e0 <main+0x88>)
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	6810      	ldr	r0, [r2, #0]
 800129c:	6851      	ldr	r1, [r2, #4]
 800129e:	c303      	stmia	r3!, {r0, r1}
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	2234      	movs	r2, #52	@ 0x34
 80012a6:	2100      	movs	r1, #0
 80012a8:	4618      	mov	r0, r3
 80012aa:	f009 fcea 	bl	800ac82 <memset>
  //HAL_UART_Transmit(&huart1, tx_buff, 10, 1000);

  //sprintf(tx_buff, "%d \r\n", 360*(0x3FFF&Hall_Sensor_Read_Angle(&hspi1, Hall_SS0_PORT, Hall_SS0_PIN))/0x3FFF); // @suppress("Float formatting support")
  //HAL_UART_Transmit(&huart1, tx_buff, 10, 1000);

  Relay_0_Set();
 80012ae:	f7ff fec1 	bl	8001034 <Relay_0_Set>
  HAL_Delay(200);
 80012b2:	20c8      	movs	r0, #200	@ 0xc8
 80012b4:	f001 faee 	bl	8002894 <HAL_Delay>
  Relay_1_Set();
 80012b8:	f7ff fed4 	bl	8001064 <Relay_1_Set>
  HAL_Delay(200);
 80012bc:	20c8      	movs	r0, #200	@ 0xc8
 80012be:	f001 fae9 	bl	8002894 <HAL_Delay>
  Relay_0_Reset();
 80012c2:	f7ff fec3 	bl	800104c <Relay_0_Reset>
  HAL_Delay(200);
 80012c6:	20c8      	movs	r0, #200	@ 0xc8
 80012c8:	f001 fae4 	bl	8002894 <HAL_Delay>
  Relay_1_Reset();
 80012cc:	f7ff fed6 	bl	800107c <Relay_1_Reset>

  Menu_UART_Start(&huart1);
 80012d0:	4804      	ldr	r0, [pc, #16]	@ (80012e4 <main+0x8c>)
 80012d2:	f7ff fedf 	bl	8001094 <Menu_UART_Start>

  //HAL_TIM_OC_Start_IT(&htim2,TIM_CHANNEL_2);
  //Frequency_Out(&htim2,10000);
  //HAL_TIM_OC_Start_IT(&htim3,TIM_CHANNEL_4);
  //HAL_TIM_OC_Start_IT(&htim5,TIM_CHANNEL_1);
  HAL_TIM_Base_Start_IT(&htim15);
 80012d6:	4804      	ldr	r0, [pc, #16]	@ (80012e8 <main+0x90>)
 80012d8:	f006 fbee 	bl	8007ab8 <HAL_TIM_Base_Start_IT>
  //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <main+0x84>
 80012e0:	0800e4cc 	.word	0x0800e4cc
 80012e4:	2003b008 	.word	0x2003b008
 80012e8:	2003af28 	.word	0x2003af28

080012ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b09c      	sub	sp, #112	@ 0x70
 80012f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012f2:	f107 0320 	add.w	r3, r7, #32
 80012f6:	2250      	movs	r2, #80	@ 0x50
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f009 fcc1 	bl	800ac82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
 8001310:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001312:	4b2e      	ldr	r3, [pc, #184]	@ (80013cc <SystemClock_Config+0xe0>)
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	4a2d      	ldr	r2, [pc, #180]	@ (80013cc <SystemClock_Config+0xe0>)
 8001318:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800131c:	6113      	str	r3, [r2, #16]
 800131e:	4b2b      	ldr	r3, [pc, #172]	@ (80013cc <SystemClock_Config+0xe0>)
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800132a:	bf00      	nop
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <SystemClock_Config+0xe0>)
 800132e:	695b      	ldr	r3, [r3, #20]
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	2b08      	cmp	r3, #8
 8001336:	d1f9      	bne.n	800132c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001338:	2321      	movs	r3, #33	@ 0x21
 800133a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800133c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001342:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001348:	2302      	movs	r3, #2
 800134a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800134c:	2303      	movs	r3, #3
 800134e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001350:	2306      	movs	r3, #6
 8001352:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 8001354:	237d      	movs	r3, #125	@ 0x7d
 8001356:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001358:	2302      	movs	r3, #2
 800135a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800135c:	2308      	movs	r3, #8
 800135e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001360:	2302      	movs	r3, #2
 8001362:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8001364:	2308      	movs	r3, #8
 8001366:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001368:	2300      	movs	r3, #0
 800136a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001370:	f107 0320 	add.w	r3, r7, #32
 8001374:	4618      	mov	r0, r3
 8001376:	f002 f809 	bl	800338c <HAL_RCC_OscConfig>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001380:	f000 fc4c 	bl	8001c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001384:	231f      	movs	r3, #31
 8001386:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001388:	2303      	movs	r3, #3
 800138a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800138c:	2300      	movs	r3, #0
 800138e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001390:	2350      	movs	r3, #80	@ 0x50
 8001392:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001394:	2350      	movs	r3, #80	@ 0x50
 8001396:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV4;
 8001398:	2350      	movs	r3, #80	@ 0x50
 800139a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800139c:	f107 0308 	add.w	r3, r7, #8
 80013a0:	2105      	movs	r1, #5
 80013a2:	4618      	mov	r0, r3
 80013a4:	f002 fc2a 	bl	8003bfc <HAL_RCC_ClockConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80013ae:	f000 fc35 	bl	8001c1c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80013b2:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <SystemClock_Config+0xe4>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013ba:	4a05      	ldr	r2, [pc, #20]	@ (80013d0 <SystemClock_Config+0xe4>)
 80013bc:	f043 0320 	orr.w	r3, r3, #32
 80013c0:	6013      	str	r3, [r2, #0]
}
 80013c2:	bf00      	nop
 80013c4:	3770      	adds	r7, #112	@ 0x70
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	44020800 	.word	0x44020800
 80013d0:	40022000 	.word	0x40022000

080013d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013da:	4a1c      	ldr	r2, [pc, #112]	@ (800144c <MX_I2C1_Init+0x78>)
 80013dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2050517A;
 80013de:	4b1a      	ldr	r3, [pc, #104]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001450 <MX_I2C1_Init+0x7c>)
 80013e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013e4:	4b18      	ldr	r3, [pc, #96]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ea:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f0:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013f6:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013fe:	2200      	movs	r2, #0
 8001400:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001402:	4b11      	ldr	r3, [pc, #68]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001404:	2200      	movs	r2, #0
 8001406:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <MX_I2C1_Init+0x74>)
 800140a:	2200      	movs	r2, #0
 800140c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800140e:	480e      	ldr	r0, [pc, #56]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001410:	f001 fd76 	bl	8002f00 <HAL_I2C_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800141a:	f000 fbff 	bl	8001c1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800141e:	2100      	movs	r1, #0
 8001420:	4809      	ldr	r0, [pc, #36]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001422:	f001 fe08 	bl	8003036 <HAL_I2CEx_ConfigAnalogFilter>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800142c:	f000 fbf6 	bl	8001c1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001430:	2100      	movs	r1, #0
 8001432:	4805      	ldr	r0, [pc, #20]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001434:	f001 fe4a 	bl	80030cc <HAL_I2CEx_ConfigDigitalFilter>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800143e:	f000 fbed 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	2003ad60 	.word	0x2003ad60
 800144c:	40005400 	.word	0x40005400
 8001450:	2050517a 	.word	0x2050517a

08001454 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001458:	f001 fe84 	bl	8003164 <HAL_ICACHE_Enable>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8001462:	f000 fbdb 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001470:	4b27      	ldr	r3, [pc, #156]	@ (8001510 <MX_SPI1_Init+0xa4>)
 8001472:	4a28      	ldr	r2, [pc, #160]	@ (8001514 <MX_SPI1_Init+0xa8>)
 8001474:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001476:	4b26      	ldr	r3, [pc, #152]	@ (8001510 <MX_SPI1_Init+0xa4>)
 8001478:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800147c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800147e:	4b24      	ldr	r3, [pc, #144]	@ (8001510 <MX_SPI1_Init+0xa4>)
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001484:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <MX_SPI1_Init+0xa4>)
 8001486:	220f      	movs	r2, #15
 8001488:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800148a:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <MX_SPI1_Init+0xa4>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001490:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <MX_SPI1_Init+0xa4>)
 8001492:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001496:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001498:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <MX_SPI1_Init+0xa4>)
 800149a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800149e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014ae:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014b4:	4b16      	ldr	r3, [pc, #88]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014bc:	2207      	movs	r2, #7
 80014be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80014c0:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80014c6:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80014cc:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80014d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014de:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014ea:	4b09      	ldr	r3, [pc, #36]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80014f0:	4b07      	ldr	r3, [pc, #28]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80014f6:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014fc:	4804      	ldr	r0, [pc, #16]	@ (8001510 <MX_SPI1_Init+0xa4>)
 80014fe:	f006 f93d 	bl	800777c <HAL_SPI_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001508:	f000 fb88 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	2003adb4 	.word	0x2003adb4
 8001514:	40013000 	.word	0x40013000

08001518 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08e      	sub	sp, #56	@ 0x38
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800151e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800152c:	f107 031c 	add.w	r3, r7, #28
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001538:	463b      	mov	r3, r7
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
 8001544:	611a      	str	r2, [r3, #16]
 8001546:	615a      	str	r2, [r3, #20]
 8001548:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800154a:	4b2d      	ldr	r3, [pc, #180]	@ (8001600 <MX_TIM2_Init+0xe8>)
 800154c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001550:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 249;
 8001552:	4b2b      	ldr	r3, [pc, #172]	@ (8001600 <MX_TIM2_Init+0xe8>)
 8001554:	22f9      	movs	r2, #249	@ 0xf9
 8001556:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001558:	4b29      	ldr	r3, [pc, #164]	@ (8001600 <MX_TIM2_Init+0xe8>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 800155e:	4b28      	ldr	r3, [pc, #160]	@ (8001600 <MX_TIM2_Init+0xe8>)
 8001560:	2201      	movs	r2, #1
 8001562:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001564:	4b26      	ldr	r3, [pc, #152]	@ (8001600 <MX_TIM2_Init+0xe8>)
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156a:	4b25      	ldr	r3, [pc, #148]	@ (8001600 <MX_TIM2_Init+0xe8>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001570:	4823      	ldr	r0, [pc, #140]	@ (8001600 <MX_TIM2_Init+0xe8>)
 8001572:	f006 fa4a 	bl	8007a0a <HAL_TIM_Base_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800157c:	f000 fb4e 	bl	8001c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001580:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001584:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001586:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800158a:	4619      	mov	r1, r3
 800158c:	481c      	ldr	r0, [pc, #112]	@ (8001600 <MX_TIM2_Init+0xe8>)
 800158e:	f006 fe85 	bl	800829c <HAL_TIM_ConfigClockSource>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001598:	f000 fb40 	bl	8001c1c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800159c:	4818      	ldr	r0, [pc, #96]	@ (8001600 <MX_TIM2_Init+0xe8>)
 800159e:	f006 fb68 	bl	8007c72 <HAL_TIM_OC_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80015a8:	f000 fb38 	bl	8001c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b0:	2300      	movs	r3, #0
 80015b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015b4:	f107 031c 	add.w	r3, r7, #28
 80015b8:	4619      	mov	r1, r3
 80015ba:	4811      	ldr	r0, [pc, #68]	@ (8001600 <MX_TIM2_Init+0xe8>)
 80015bc:	f007 fca0 	bl	8008f00 <HAL_TIMEx_MasterConfigSynchronization>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80015c6:	f000 fb29 	bl	8001c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80015ca:	2330      	movs	r3, #48	@ 0x30
 80015cc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015d6:	2300      	movs	r3, #0
 80015d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015da:	463b      	mov	r3, r7
 80015dc:	2204      	movs	r2, #4
 80015de:	4619      	mov	r1, r3
 80015e0:	4807      	ldr	r0, [pc, #28]	@ (8001600 <MX_TIM2_Init+0xe8>)
 80015e2:	f006 fde1 	bl	80081a8 <HAL_TIM_OC_ConfigChannel>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80015ec:	f000 fb16 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015f0:	4803      	ldr	r0, [pc, #12]	@ (8001600 <MX_TIM2_Init+0xe8>)
 80015f2:	f000 fc8b 	bl	8001f0c <HAL_TIM_MspPostInit>

}
 80015f6:	bf00      	nop
 80015f8:	3738      	adds	r7, #56	@ 0x38
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	2003ae44 	.word	0x2003ae44

08001604 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08e      	sub	sp, #56	@ 0x38
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800160a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001624:	463b      	mov	r3, r7
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
 800162c:	609a      	str	r2, [r3, #8]
 800162e:	60da      	str	r2, [r3, #12]
 8001630:	611a      	str	r2, [r3, #16]
 8001632:	615a      	str	r2, [r3, #20]
 8001634:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001636:	4b2c      	ldr	r3, [pc, #176]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 8001638:	4a2c      	ldr	r2, [pc, #176]	@ (80016ec <MX_TIM3_Init+0xe8>)
 800163a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 249;
 800163c:	4b2a      	ldr	r3, [pc, #168]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 800163e:	22f9      	movs	r2, #249	@ 0xf9
 8001640:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001642:	4b29      	ldr	r3, [pc, #164]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8001648:	4b27      	ldr	r3, [pc, #156]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 800164a:	2201      	movs	r2, #1
 800164c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164e:	4b26      	ldr	r3, [pc, #152]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001654:	4b24      	ldr	r3, [pc, #144]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800165a:	4823      	ldr	r0, [pc, #140]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 800165c:	f006 f9d5 	bl	8007a0a <HAL_TIM_Base_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001666:	f000 fad9 	bl	8001c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800166e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001670:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001674:	4619      	mov	r1, r3
 8001676:	481c      	ldr	r0, [pc, #112]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 8001678:	f006 fe10 	bl	800829c <HAL_TIM_ConfigClockSource>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001682:	f000 facb 	bl	8001c1c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001686:	4818      	ldr	r0, [pc, #96]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 8001688:	f006 faf3 	bl	8007c72 <HAL_TIM_OC_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001692:	f000 fac3 	bl	8001c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800169a:	2300      	movs	r3, #0
 800169c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800169e:	f107 031c 	add.w	r3, r7, #28
 80016a2:	4619      	mov	r1, r3
 80016a4:	4810      	ldr	r0, [pc, #64]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 80016a6:	f007 fc2b 	bl	8008f00 <HAL_TIMEx_MasterConfigSynchronization>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80016b0:	f000 fab4 	bl	8001c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80016b4:	2330      	movs	r3, #48	@ 0x30
 80016b6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016c4:	463b      	mov	r3, r7
 80016c6:	220c      	movs	r2, #12
 80016c8:	4619      	mov	r1, r3
 80016ca:	4807      	ldr	r0, [pc, #28]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 80016cc:	f006 fd6c 	bl	80081a8 <HAL_TIM_OC_ConfigChannel>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80016d6:	f000 faa1 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80016da:	4803      	ldr	r0, [pc, #12]	@ (80016e8 <MX_TIM3_Init+0xe4>)
 80016dc:	f000 fc16 	bl	8001f0c <HAL_TIM_MspPostInit>

}
 80016e0:	bf00      	nop
 80016e2:	3738      	adds	r7, #56	@ 0x38
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	2003ae90 	.word	0x2003ae90
 80016ec:	40000400 	.word	0x40000400

080016f0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08e      	sub	sp, #56	@ 0x38
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001704:	f107 031c 	add.w	r3, r7, #28
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001710:	463b      	mov	r3, r7
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
 800171c:	611a      	str	r2, [r3, #16]
 800171e:	615a      	str	r2, [r3, #20]
 8001720:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001722:	4b2c      	ldr	r3, [pc, #176]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001724:	4a2c      	ldr	r2, [pc, #176]	@ (80017d8 <MX_TIM5_Init+0xe8>)
 8001726:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 249;
 8001728:	4b2a      	ldr	r3, [pc, #168]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 800172a:	22f9      	movs	r2, #249	@ 0xf9
 800172c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172e:	4b29      	ldr	r3, [pc, #164]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1;
 8001734:	4b27      	ldr	r3, [pc, #156]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001736:	2201      	movs	r2, #1
 8001738:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173a:	4b26      	ldr	r3, [pc, #152]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001740:	4b24      	ldr	r3, [pc, #144]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001742:	2200      	movs	r2, #0
 8001744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001746:	4823      	ldr	r0, [pc, #140]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001748:	f006 f95f 	bl	8007a0a <HAL_TIM_Base_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001752:	f000 fa63 	bl	8001c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001756:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800175a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800175c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001760:	4619      	mov	r1, r3
 8001762:	481c      	ldr	r0, [pc, #112]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001764:	f006 fd9a 	bl	800829c <HAL_TIM_ConfigClockSource>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800176e:	f000 fa55 	bl	8001c1c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001772:	4818      	ldr	r0, [pc, #96]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001774:	f006 fa7d 	bl	8007c72 <HAL_TIM_OC_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800177e:	f000 fa4d 	bl	8001c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800178a:	f107 031c 	add.w	r3, r7, #28
 800178e:	4619      	mov	r1, r3
 8001790:	4810      	ldr	r0, [pc, #64]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 8001792:	f007 fbb5 	bl	8008f00 <HAL_TIMEx_MasterConfigSynchronization>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800179c:	f000 fa3e 	bl	8001c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80017a0:	2330      	movs	r3, #48	@ 0x30
 80017a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017ac:	2300      	movs	r3, #0
 80017ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017b0:	463b      	mov	r3, r7
 80017b2:	2200      	movs	r2, #0
 80017b4:	4619      	mov	r1, r3
 80017b6:	4807      	ldr	r0, [pc, #28]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 80017b8:	f006 fcf6 	bl	80081a8 <HAL_TIM_OC_ConfigChannel>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80017c2:	f000 fa2b 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80017c6:	4803      	ldr	r0, [pc, #12]	@ (80017d4 <MX_TIM5_Init+0xe4>)
 80017c8:	f000 fba0 	bl	8001f0c <HAL_TIM_MspPostInit>

}
 80017cc:	bf00      	nop
 80017ce:	3738      	adds	r7, #56	@ 0x38
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	2003aedc 	.word	0x2003aedc
 80017d8:	40000c00 	.word	0x40000c00

080017dc <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017e2:	f107 0310 	add.w	r3, r7, #16
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]
 80017ec:	609a      	str	r2, [r3, #8]
 80017ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80017fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <MX_TIM15_Init+0x98>)
 80017fc:	4a1e      	ldr	r2, [pc, #120]	@ (8001878 <MX_TIM15_Init+0x9c>)
 80017fe:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 10;
 8001800:	4b1c      	ldr	r3, [pc, #112]	@ (8001874 <MX_TIM15_Init+0x98>)
 8001802:	220a      	movs	r2, #10
 8001804:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001806:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <MX_TIM15_Init+0x98>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 124;
 800180c:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <MX_TIM15_Init+0x98>)
 800180e:	227c      	movs	r2, #124	@ 0x7c
 8001810:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001812:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <MX_TIM15_Init+0x98>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001818:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <MX_TIM15_Init+0x98>)
 800181a:	2200      	movs	r2, #0
 800181c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <MX_TIM15_Init+0x98>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001824:	4813      	ldr	r0, [pc, #76]	@ (8001874 <MX_TIM15_Init+0x98>)
 8001826:	f006 f8f0 	bl	8007a0a <HAL_TIM_Base_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 8001830:	f000 f9f4 	bl	8001c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001834:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001838:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4619      	mov	r1, r3
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <MX_TIM15_Init+0x98>)
 8001842:	f006 fd2b 	bl	800829c <HAL_TIM_ConfigClockSource>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 800184c:	f000 f9e6 	bl	8001c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001850:	2300      	movs	r3, #0
 8001852:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	4619      	mov	r1, r3
 800185c:	4805      	ldr	r0, [pc, #20]	@ (8001874 <MX_TIM15_Init+0x98>)
 800185e:	f007 fb4f 	bl	8008f00 <HAL_TIMEx_MasterConfigSynchronization>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 8001868:	f000 f9d8 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800186c:	bf00      	nop
 800186e:	3720      	adds	r7, #32
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	2003af28 	.word	0x2003af28
 8001878:	40014000 	.word	0x40014000

0800187c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001880:	4b23      	ldr	r3, [pc, #140]	@ (8001910 <MX_UART5_Init+0x94>)
 8001882:	4a24      	ldr	r2, [pc, #144]	@ (8001914 <MX_UART5_Init+0x98>)
 8001884:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001886:	4b22      	ldr	r3, [pc, #136]	@ (8001910 <MX_UART5_Init+0x94>)
 8001888:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800188c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800188e:	4b20      	ldr	r3, [pc, #128]	@ (8001910 <MX_UART5_Init+0x94>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001894:	4b1e      	ldr	r3, [pc, #120]	@ (8001910 <MX_UART5_Init+0x94>)
 8001896:	2200      	movs	r2, #0
 8001898:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800189a:	4b1d      	ldr	r3, [pc, #116]	@ (8001910 <MX_UART5_Init+0x94>)
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80018a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <MX_UART5_Init+0x94>)
 80018a2:	220c      	movs	r2, #12
 80018a4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80018a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001910 <MX_UART5_Init+0x94>)
 80018a8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80018ac:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ae:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <MX_UART5_Init+0x94>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018b4:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <MX_UART5_Init+0x94>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018ba:	4b15      	ldr	r3, [pc, #84]	@ (8001910 <MX_UART5_Init+0x94>)
 80018bc:	2200      	movs	r2, #0
 80018be:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <MX_UART5_Init+0x94>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80018c6:	4812      	ldr	r0, [pc, #72]	@ (8001910 <MX_UART5_Init+0x94>)
 80018c8:	f007 fc30 	bl	800912c <HAL_UART_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_UART5_Init+0x5a>
  {
    Error_Handler();
 80018d2:	f000 f9a3 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018d6:	2100      	movs	r1, #0
 80018d8:	480d      	ldr	r0, [pc, #52]	@ (8001910 <MX_UART5_Init+0x94>)
 80018da:	f008 f91b 	bl	8009b14 <HAL_UARTEx_SetTxFifoThreshold>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_UART5_Init+0x6c>
  {
    Error_Handler();
 80018e4:	f000 f99a 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018e8:	2100      	movs	r1, #0
 80018ea:	4809      	ldr	r0, [pc, #36]	@ (8001910 <MX_UART5_Init+0x94>)
 80018ec:	f008 f950 	bl	8009b90 <HAL_UARTEx_SetRxFifoThreshold>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_UART5_Init+0x7e>
  {
    Error_Handler();
 80018f6:	f000 f991 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80018fa:	4805      	ldr	r0, [pc, #20]	@ (8001910 <MX_UART5_Init+0x94>)
 80018fc:	f008 f8d1 	bl	8009aa2 <HAL_UARTEx_DisableFifoMode>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_UART5_Init+0x8e>
  {
    Error_Handler();
 8001906:	f000 f989 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	2003af74 	.word	0x2003af74
 8001914:	40005000 	.word	0x40005000

08001918 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800191c:	4b22      	ldr	r3, [pc, #136]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 800191e:	4a23      	ldr	r2, [pc, #140]	@ (80019ac <MX_USART1_UART_Init+0x94>)
 8001920:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001922:	4b21      	ldr	r3, [pc, #132]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001924:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001928:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800192a:	4b1f      	ldr	r3, [pc, #124]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001930:	4b1d      	ldr	r3, [pc, #116]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001932:	2200      	movs	r2, #0
 8001934:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001936:	4b1c      	ldr	r3, [pc, #112]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001938:	2200      	movs	r2, #0
 800193a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800193c:	4b1a      	ldr	r3, [pc, #104]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 800193e:	220c      	movs	r2, #12
 8001940:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001942:	4b19      	ldr	r3, [pc, #100]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001948:	4b17      	ldr	r3, [pc, #92]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 800194a:	2200      	movs	r2, #0
 800194c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800194e:	4b16      	ldr	r3, [pc, #88]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001954:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001956:	2200      	movs	r2, #0
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800195a:	4b13      	ldr	r3, [pc, #76]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 800195c:	2200      	movs	r2, #0
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001960:	4811      	ldr	r0, [pc, #68]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001962:	f007 fbe3 	bl	800912c <HAL_UART_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800196c:	f000 f956 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001970:	2100      	movs	r1, #0
 8001972:	480d      	ldr	r0, [pc, #52]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001974:	f008 f8ce 	bl	8009b14 <HAL_UARTEx_SetTxFifoThreshold>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800197e:	f000 f94d 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001982:	2100      	movs	r1, #0
 8001984:	4808      	ldr	r0, [pc, #32]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001986:	f008 f903 	bl	8009b90 <HAL_UARTEx_SetRxFifoThreshold>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001990:	f000 f944 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001994:	4804      	ldr	r0, [pc, #16]	@ (80019a8 <MX_USART1_UART_Init+0x90>)
 8001996:	f008 f884 	bl	8009aa2 <HAL_UARTEx_DisableFifoMode>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80019a0:	f000 f93c 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	2003b008 	.word	0x2003b008
 80019ac:	40013800 	.word	0x40013800

080019b0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80019b4:	4b22      	ldr	r3, [pc, #136]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019b6:	4a23      	ldr	r2, [pc, #140]	@ (8001a44 <MX_USART6_UART_Init+0x94>)
 80019b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80019ba:	4b21      	ldr	r3, [pc, #132]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80019c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80019c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80019ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80019d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019d6:	220c      	movs	r2, #12
 80019d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019da:	4b19      	ldr	r3, [pc, #100]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019dc:	2200      	movs	r2, #0
 80019de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e0:	4b17      	ldr	r3, [pc, #92]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019e6:	4b16      	ldr	r3, [pc, #88]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019ec:	4b14      	ldr	r3, [pc, #80]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019f2:	4b13      	ldr	r3, [pc, #76]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80019f8:	4811      	ldr	r0, [pc, #68]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 80019fa:	f007 fb97 	bl	800912c <HAL_UART_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8001a04:	f000 f90a 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a08:	2100      	movs	r1, #0
 8001a0a:	480d      	ldr	r0, [pc, #52]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 8001a0c:	f008 f882 	bl	8009b14 <HAL_UARTEx_SetTxFifoThreshold>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8001a16:	f000 f901 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4808      	ldr	r0, [pc, #32]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 8001a1e:	f008 f8b7 	bl	8009b90 <HAL_UARTEx_SetRxFifoThreshold>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8001a28:	f000 f8f8 	bl	8001c1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001a2c:	4804      	ldr	r0, [pc, #16]	@ (8001a40 <MX_USART6_UART_Init+0x90>)
 8001a2e:	f008 f838 	bl	8009aa2 <HAL_UARTEx_DisableFifoMode>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8001a38:	f000 f8f0 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	2003b09c 	.word	0x2003b09c
 8001a44:	40006400 	.word	0x40006400

08001a48 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8001a4c:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a4e:	4a16      	ldr	r2, [pc, #88]	@ (8001aa8 <MX_USB_PCD_Init+0x60>)
 8001a50:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8001a52:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a54:	2208      	movs	r2, #8
 8001a56:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8001a58:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a60:	2202      	movs	r2, #2
 8001a62:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8001a76:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8001a7c:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8001a82:	4b08      	ldr	r3, [pc, #32]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8001a88:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8001a8e:	4805      	ldr	r0, [pc, #20]	@ (8001aa4 <MX_USB_PCD_Init+0x5c>)
 8001a90:	f001 fb78 	bl	8003184 <HAL_PCD_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_USB_PCD_Init+0x56>
  {
    Error_Handler();
 8001a9a:	f000 f8bf 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	2003b130 	.word	0x2003b130
 8001aa8:	40016000 	.word	0x40016000

08001aac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	@ 0x28
 8001ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
 8001abc:	609a      	str	r2, [r3, #8]
 8001abe:	60da      	str	r2, [r3, #12]
 8001ac0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac2:	4b51      	ldr	r3, [pc, #324]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ac8:	4a4f      	ldr	r2, [pc, #316]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001aca:	f043 0304 	orr.w	r3, r3, #4
 8001ace:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ad2:	4b4d      	ldr	r3, [pc, #308]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ae0:	4b49      	ldr	r3, [pc, #292]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ae6:	4a48      	ldr	r2, [pc, #288]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001ae8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001aec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001af0:	4b45      	ldr	r3, [pc, #276]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001af2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	4b42      	ldr	r3, [pc, #264]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001b00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b04:	4a40      	ldr	r2, [pc, #256]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001b10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001b1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b22:	4a39      	ldr	r2, [pc, #228]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b2c:	4b36      	ldr	r3, [pc, #216]	@ (8001c08 <MX_GPIO_Init+0x15c>)
 8001b2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f24a 0113 	movw	r1, #40979	@ 0xa013
 8001b40:	4832      	ldr	r0, [pc, #200]	@ (8001c0c <MX_GPIO_Init+0x160>)
 8001b42:	f001 f9c5 	bl	8002ed0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8001b46:	2200      	movs	r2, #0
 8001b48:	f240 1101 	movw	r1, #257	@ 0x101
 8001b4c:	4830      	ldr	r0, [pc, #192]	@ (8001c10 <MX_GPIO_Init+0x164>)
 8001b4e:	f001 f9bf 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_5, GPIO_PIN_SET);
 8001b52:	2201      	movs	r2, #1
 8001b54:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001b58:	482d      	ldr	r0, [pc, #180]	@ (8001c10 <MX_GPIO_Init+0x164>)
 8001b5a:	f001 f9b9 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b64:	482b      	ldr	r0, [pc, #172]	@ (8001c14 <MX_GPIO_Init+0x168>)
 8001b66:	f001 f9b3 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 PC0 PC1
                           PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001b6a:	f24a 0313 	movw	r3, #40979	@ 0xa013
 8001b6e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	4822      	ldr	r0, [pc, #136]	@ (8001c0c <MX_GPIO_Init+0x160>)
 8001b84:	f001 f83a 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001b88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b8e:	4b22      	ldr	r3, [pc, #136]	@ (8001c18 <MX_GPIO_Init+0x16c>)
 8001b90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	481b      	ldr	r0, [pc, #108]	@ (8001c0c <MX_GPIO_Init+0x160>)
 8001b9e:	f001 f82d 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ba2:	2304      	movs	r3, #4
 8001ba4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb6:	f107 0314 	add.w	r3, r7, #20
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4813      	ldr	r0, [pc, #76]	@ (8001c0c <MX_GPIO_Init+0x160>)
 8001bbe:	f001 f81d 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_5|GPIO_PIN_8;
 8001bc2:	f240 5321 	movw	r3, #1313	@ 0x521
 8001bc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480d      	ldr	r0, [pc, #52]	@ (8001c10 <MX_GPIO_Init+0x164>)
 8001bdc:	f001 f80e 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001be0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be6:	2301      	movs	r3, #1
 8001be8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf2:	f107 0314 	add.w	r3, r7, #20
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4806      	ldr	r0, [pc, #24]	@ (8001c14 <MX_GPIO_Init+0x168>)
 8001bfa:	f000 ffff 	bl	8002bfc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bfe:	bf00      	nop
 8001c00:	3728      	adds	r7, #40	@ 0x28
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	44020c00 	.word	0x44020c00
 8001c0c:	42020800 	.word	0x42020800
 8001c10:	42020400 	.word	0x42020400
 8001c14:	42020000 	.word	0x42020000
 8001c18:	10110000 	.word	0x10110000

08001c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c20:	b672      	cpsid	i
}
 8001c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <Error_Handler+0x8>

08001c28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
	...

08001c38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b0be      	sub	sp, #248	@ 0xf8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c50:	f107 0310 	add.w	r3, r7, #16
 8001c54:	22d0      	movs	r2, #208	@ 0xd0
 8001c56:	2100      	movs	r1, #0
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f009 f812 	bl	800ac82 <memset>
  if(hi2c->Instance==I2C1)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a26      	ldr	r2, [pc, #152]	@ (8001cfc <HAL_I2C_MspInit+0xc4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d145      	bne.n	8001cf4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c6c:	f04f 0300 	mov.w	r3, #0
 8001c70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c74:	2300      	movs	r3, #0
 8001c76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c7a:	f107 0310 	add.w	r3, r7, #16
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f002 fafe 	bl	8004280 <HAL_RCCEx_PeriphCLKConfig>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001c8a:	f7ff ffc7 	bl	8001c1c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d00 <HAL_I2C_MspInit+0xc8>)
 8001c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c94:	4a1a      	ldr	r2, [pc, #104]	@ (8001d00 <HAL_I2C_MspInit+0xc8>)
 8001c96:	f043 0302 	orr.w	r3, r3, #2
 8001c9a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c9e:	4b18      	ldr	r3, [pc, #96]	@ (8001d00 <HAL_I2C_MspInit+0xc8>)
 8001ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cac:	23c0      	movs	r3, #192	@ 0xc0
 8001cae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cb2:	2312      	movs	r3, #18
 8001cb4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cc4:	2304      	movs	r3, #4
 8001cc6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cca:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001cce:	4619      	mov	r1, r3
 8001cd0:	480c      	ldr	r0, [pc, #48]	@ (8001d04 <HAL_I2C_MspInit+0xcc>)
 8001cd2:	f000 ff93 	bl	8002bfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d00 <HAL_I2C_MspInit+0xc8>)
 8001cd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001cdc:	4a08      	ldr	r2, [pc, #32]	@ (8001d00 <HAL_I2C_MspInit+0xc8>)
 8001cde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ce2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <HAL_I2C_MspInit+0xc8>)
 8001ce8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf0:	60bb      	str	r3, [r7, #8]
 8001cf2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cf4:	bf00      	nop
 8001cf6:	37f8      	adds	r7, #248	@ 0xf8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40005400 	.word	0x40005400
 8001d00:	44020c00 	.word	0x44020c00
 8001d04:	42020400 	.word	0x42020400

08001d08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b0be      	sub	sp, #248	@ 0xf8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d20:	f107 0310 	add.w	r3, r7, #16
 8001d24:	22d0      	movs	r2, #208	@ 0xd0
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f008 ffaa 	bl	800ac82 <memset>
  if(hspi->Instance==SPI1)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a31      	ldr	r2, [pc, #196]	@ (8001df8 <HAL_SPI_MspInit+0xf0>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d15a      	bne.n	8001dee <HAL_SPI_MspInit+0xe6>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001d38:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PLL1Q;
 8001d44:	2300      	movs	r3, #0
 8001d46:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d4a:	f107 0310 	add.w	r3, r7, #16
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f002 fa96 	bl	8004280 <HAL_RCCEx_PeriphCLKConfig>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001d5a:	f7ff ff5f 	bl	8001c1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d5e:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <HAL_SPI_MspInit+0xf4>)
 8001d60:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001d64:	4a25      	ldr	r2, [pc, #148]	@ (8001dfc <HAL_SPI_MspInit+0xf4>)
 8001d66:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d6a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001d6e:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <HAL_SPI_MspInit+0xf4>)
 8001d70:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001d74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dfc <HAL_SPI_MspInit+0xf4>)
 8001d7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d82:	4a1e      	ldr	r2, [pc, #120]	@ (8001dfc <HAL_SPI_MspInit+0xf4>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <HAL_SPI_MspInit+0xf4>)
 8001d8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d9a:	23a0      	movs	r3, #160	@ 0xa0
 8001d9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da0:	2302      	movs	r3, #2
 8001da2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001db2:	2305      	movs	r3, #5
 8001db4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4810      	ldr	r0, [pc, #64]	@ (8001e00 <HAL_SPI_MspInit+0xf8>)
 8001dc0:	f000 ff1c 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dc4:	2340      	movs	r3, #64	@ 0x40
 8001dc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ddc:	2305      	movs	r3, #5
 8001dde:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001de6:	4619      	mov	r1, r3
 8001de8:	4805      	ldr	r0, [pc, #20]	@ (8001e00 <HAL_SPI_MspInit+0xf8>)
 8001dea:	f000 ff07 	bl	8002bfc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001dee:	bf00      	nop
 8001df0:	37f8      	adds	r7, #248	@ 0xf8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40013000 	.word	0x40013000
 8001dfc:	44020c00 	.word	0x44020c00
 8001e00:	42020000 	.word	0x42020000

08001e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e14:	d117      	bne.n	8001e46 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e16:	4b39      	ldr	r3, [pc, #228]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e1c:	4a37      	ldr	r2, [pc, #220]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001e26:	4b35      	ldr	r3, [pc, #212]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e34:	2200      	movs	r2, #0
 8001e36:	2100      	movs	r1, #0
 8001e38:	202d      	movs	r0, #45	@ 0x2d
 8001e3a:	f000 fe07 	bl	8002a4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e3e:	202d      	movs	r0, #45	@ 0x2d
 8001e40:	f000 fe1e 	bl	8002a80 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001e44:	e055      	b.n	8001ef2 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM3)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a2d      	ldr	r2, [pc, #180]	@ (8001f00 <HAL_TIM_Base_MspInit+0xfc>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d117      	bne.n	8001e80 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e50:	4b2a      	ldr	r3, [pc, #168]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e56:	4a29      	ldr	r2, [pc, #164]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001e60:	4b26      	ldr	r3, [pc, #152]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2100      	movs	r1, #0
 8001e72:	202e      	movs	r0, #46	@ 0x2e
 8001e74:	f000 fdea 	bl	8002a4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e78:	202e      	movs	r0, #46	@ 0x2e
 8001e7a:	f000 fe01 	bl	8002a80 <HAL_NVIC_EnableIRQ>
}
 8001e7e:	e038      	b.n	8001ef2 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM5)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1f      	ldr	r2, [pc, #124]	@ (8001f04 <HAL_TIM_Base_MspInit+0x100>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d117      	bne.n	8001eba <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e90:	4a1a      	ldr	r2, [pc, #104]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e92:	f043 0308 	orr.w	r3, r3, #8
 8001e96:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001e9a:	4b18      	ldr	r3, [pc, #96]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001e9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ea0:	f003 0308 	and.w	r3, r3, #8
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2100      	movs	r1, #0
 8001eac:	2030      	movs	r0, #48	@ 0x30
 8001eae:	f000 fdcd 	bl	8002a4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001eb2:	2030      	movs	r0, #48	@ 0x30
 8001eb4:	f000 fde4 	bl	8002a80 <HAL_NVIC_EnableIRQ>
}
 8001eb8:	e01b      	b.n	8001ef2 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM15)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a12      	ldr	r2, [pc, #72]	@ (8001f08 <HAL_TIM_Base_MspInit+0x104>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d116      	bne.n	8001ef2 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001ec6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001eca:	4a0c      	ldr	r2, [pc, #48]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001ed4:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <HAL_TIM_Base_MspInit+0xf8>)
 8001ed6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001eda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ede:	60bb      	str	r3, [r7, #8]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2047      	movs	r0, #71	@ 0x47
 8001ee8:	f000 fdb0 	bl	8002a4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8001eec:	2047      	movs	r0, #71	@ 0x47
 8001eee:	f000 fdc7 	bl	8002a80 <HAL_NVIC_EnableIRQ>
}
 8001ef2:	bf00      	nop
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	44020c00 	.word	0x44020c00
 8001f00:	40000400 	.word	0x40000400
 8001f04:	40000c00 	.word	0x40000c00
 8001f08:	40014000 	.word	0x40014000

08001f0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f2c:	d11f      	bne.n	8001f6e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2e:	4b36      	ldr	r3, [pc, #216]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001f30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f34:	4a34      	ldr	r2, [pc, #208]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f3e:	4b32      	ldr	r3, [pc, #200]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	4619      	mov	r1, r3
 8001f66:	4829      	ldr	r0, [pc, #164]	@ (800200c <HAL_TIM_MspPostInit+0x100>)
 8001f68:	f000 fe48 	bl	8002bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001f6c:	e048      	b.n	8002000 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM3)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a27      	ldr	r2, [pc, #156]	@ (8002010 <HAL_TIM_MspPostInit+0x104>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d11f      	bne.n	8001fb8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f78:	4b23      	ldr	r3, [pc, #140]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f7e:	4a22      	ldr	r2, [pc, #136]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001f80:	f043 0302 	orr.w	r3, r3, #2
 8001f84:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f88:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f96:	2302      	movs	r3, #2
 8001f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4818      	ldr	r0, [pc, #96]	@ (8002014 <HAL_TIM_MspPostInit+0x108>)
 8001fb2:	f000 fe23 	bl	8002bfc <HAL_GPIO_Init>
}
 8001fb6:	e023      	b.n	8002000 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM5)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a16      	ldr	r2, [pc, #88]	@ (8002018 <HAL_TIM_MspPostInit+0x10c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d11e      	bne.n	8002000 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc2:	4b11      	ldr	r3, [pc, #68]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001fc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fc8:	4a0f      	ldr	r2, [pc, #60]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002008 <HAL_TIM_MspPostInit+0xfc>)
 8001fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4804      	ldr	r0, [pc, #16]	@ (800200c <HAL_TIM_MspPostInit+0x100>)
 8001ffc:	f000 fdfe 	bl	8002bfc <HAL_GPIO_Init>
}
 8002000:	bf00      	nop
 8002002:	3728      	adds	r7, #40	@ 0x28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	44020c00 	.word	0x44020c00
 800200c:	42020000 	.word	0x42020000
 8002010:	40000400 	.word	0x40000400
 8002014:	42020400 	.word	0x42020400
 8002018:	40000c00 	.word	0x40000c00

0800201c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b0c4      	sub	sp, #272	@ 0x110
 8002020:	af00      	add	r7, sp, #0
 8002022:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002026:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800202a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800202c:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	60da      	str	r2, [r3, #12]
 800203a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800203c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002040:	22d0      	movs	r2, #208	@ 0xd0
 8002042:	2100      	movs	r1, #0
 8002044:	4618      	mov	r0, r3
 8002046:	f008 fe1c 	bl	800ac82 <memset>
  if(huart->Instance==UART5)
 800204a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800204e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a92      	ldr	r2, [pc, #584]	@ (80022a0 <HAL_UART_MspInit+0x284>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d16c      	bne.n	8002136 <HAL_UART_MspInit+0x11a>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800205c:	f04f 0210 	mov.w	r2, #16
 8002060:	f04f 0300 	mov.w	r3, #0
 8002064:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002068:	2300      	movs	r3, #0
 800206a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800206e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002072:	4618      	mov	r0, r3
 8002074:	f002 f904 	bl	8004280 <HAL_RCCEx_PeriphCLKConfig>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 800207e:	f7ff fdcd 	bl	8001c1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002082:	4b88      	ldr	r3, [pc, #544]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002084:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002088:	4a86      	ldr	r2, [pc, #536]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 800208a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800208e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002092:	4b84      	ldr	r3, [pc, #528]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002094:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002098:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24
 800209e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a0:	4b80      	ldr	r3, [pc, #512]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 80020a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020a6:	4a7f      	ldr	r2, [pc, #508]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 80020a8:	f043 0302 	orr.w	r3, r3, #2
 80020ac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020b0:	4b7c      	ldr	r3, [pc, #496]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 80020b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	623b      	str	r3, [r7, #32]
 80020bc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020be:	4b79      	ldr	r3, [pc, #484]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 80020c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020c4:	4a77      	ldr	r2, [pc, #476]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 80020c6:	f043 0304 	orr.w	r3, r3, #4
 80020ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020ce:	4b75      	ldr	r3, [pc, #468]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 80020d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	61fb      	str	r3, [r7, #28]
 80020da:	69fb      	ldr	r3, [r7, #28]
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    PC8     ------> UART5_RTS
    PC9     ------> UART5_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80020dc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80020e0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e4:	2302      	movs	r3, #2
 80020e6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 80020f6:	230e      	movs	r3, #14
 80020f8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fc:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8002100:	4619      	mov	r1, r3
 8002102:	4869      	ldr	r0, [pc, #420]	@ (80022a8 <HAL_UART_MspInit+0x28c>)
 8002104:	f000 fd7a 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002108:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800210c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211c:	2300      	movs	r3, #0
 800211e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002122:	2308      	movs	r3, #8
 8002124:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002128:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800212c:	4619      	mov	r1, r3
 800212e:	485f      	ldr	r0, [pc, #380]	@ (80022ac <HAL_UART_MspInit+0x290>)
 8002130:	f000 fd64 	bl	8002bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002134:	e0af      	b.n	8002296 <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART1)
 8002136:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800213a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a5b      	ldr	r2, [pc, #364]	@ (80022b0 <HAL_UART_MspInit+0x294>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d147      	bne.n	80021d8 <HAL_UART_MspInit+0x1bc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002148:	f04f 0201 	mov.w	r2, #1
 800214c:	f04f 0300 	mov.w	r3, #0
 8002150:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800215a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800215e:	4618      	mov	r0, r3
 8002160:	f002 f88e 	bl	8004280 <HAL_RCCEx_PeriphCLKConfig>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <HAL_UART_MspInit+0x152>
      Error_Handler();
 800216a:	f7ff fd57 	bl	8001c1c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800216e:	4b4d      	ldr	r3, [pc, #308]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002170:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002174:	4a4b      	ldr	r2, [pc, #300]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002176:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800217a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800217e:	4b49      	ldr	r3, [pc, #292]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002180:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002184:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002188:	61bb      	str	r3, [r7, #24]
 800218a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800218c:	4b45      	ldr	r3, [pc, #276]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 800218e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002192:	4a44      	ldr	r2, [pc, #272]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002194:	f043 0302 	orr.w	r3, r3, #2
 8002198:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800219c:	4b41      	ldr	r3, [pc, #260]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 800219e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80021aa:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80021ae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021be:	2300      	movs	r3, #0
 80021c0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80021c4:	2304      	movs	r3, #4
 80021c6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ca:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80021ce:	4619      	mov	r1, r3
 80021d0:	4835      	ldr	r0, [pc, #212]	@ (80022a8 <HAL_UART_MspInit+0x28c>)
 80021d2:	f000 fd13 	bl	8002bfc <HAL_GPIO_Init>
}
 80021d6:	e05e      	b.n	8002296 <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART6)
 80021d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80021dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a33      	ldr	r2, [pc, #204]	@ (80022b4 <HAL_UART_MspInit+0x298>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d155      	bne.n	8002296 <HAL_UART_MspInit+0x27a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80021ea:	f04f 0220 	mov.w	r2, #32
 80021ee:	f04f 0300 	mov.w	r3, #0
 80021f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK1;
 80021f6:	2300      	movs	r3, #0
 80021f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002200:	4618      	mov	r0, r3
 8002202:	f002 f83d 	bl	8004280 <HAL_RCCEx_PeriphCLKConfig>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 800220c:	f7ff fd06 	bl	8001c1c <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002210:	4b24      	ldr	r3, [pc, #144]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002212:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002216:	4a23      	ldr	r2, [pc, #140]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002218:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800221c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002220:	4b20      	ldr	r3, [pc, #128]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002226:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 800222a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800222e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002238:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800223c:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800223e:	4b19      	ldr	r3, [pc, #100]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002240:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002244:	4a17      	ldr	r2, [pc, #92]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <HAL_UART_MspInit+0x288>)
 8002250:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002254:	f003 0204 	and.w	r2, r3, #4
 8002258:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800225c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002266:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800226a:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800226c:	23c0      	movs	r3, #192	@ 0xc0
 800226e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002272:	2302      	movs	r3, #2
 8002274:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227e:	2300      	movs	r3, #0
 8002280:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002284:	2307      	movs	r3, #7
 8002286:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228a:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800228e:	4619      	mov	r1, r3
 8002290:	4806      	ldr	r0, [pc, #24]	@ (80022ac <HAL_UART_MspInit+0x290>)
 8002292:	f000 fcb3 	bl	8002bfc <HAL_GPIO_Init>
}
 8002296:	bf00      	nop
 8002298:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40005000 	.word	0x40005000
 80022a4:	44020c00 	.word	0x44020c00
 80022a8:	42020400 	.word	0x42020400
 80022ac:	42020800 	.word	0x42020800
 80022b0:	40013800 	.word	0x40013800
 80022b4:	40006400 	.word	0x40006400

080022b8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b0b8      	sub	sp, #224	@ 0xe0
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022c0:	f107 0310 	add.w	r3, r7, #16
 80022c4:	22d0      	movs	r2, #208	@ 0xd0
 80022c6:	2100      	movs	r1, #0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f008 fcda 	bl	800ac82 <memset>
  if(hpcd->Instance==USB_DRD_FS)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a15      	ldr	r2, [pc, #84]	@ (8002328 <HAL_PCD_MspInit+0x70>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d123      	bne.n	8002320 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80022d8:	f04f 0200 	mov.w	r2, #0
 80022dc:	f04f 0310 	mov.w	r3, #16
 80022e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80022e4:	2330      	movs	r3, #48	@ 0x30
 80022e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ea:	f107 0310 	add.w	r3, r7, #16
 80022ee:	4618      	mov	r0, r3
 80022f0:	f001 ffc6 	bl	8004280 <HAL_RCCEx_PeriphCLKConfig>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <HAL_PCD_MspInit+0x46>
    {
      Error_Handler();
 80022fa:	f7ff fc8f 	bl	8001c1c <Error_Handler>
    }

  /* Enable VDDUSB */
  HAL_PWREx_EnableVddUSB();
 80022fe:	f001 f835 	bl	800336c <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_PCD_MspInit+0x74>)
 8002304:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002308:	4a08      	ldr	r2, [pc, #32]	@ (800232c <HAL_PCD_MspInit+0x74>)
 800230a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800230e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_PCD_MspInit+0x74>)
 8002314:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002318:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8002320:	bf00      	nop
 8002322:	37e0      	adds	r7, #224	@ 0xe0
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40016000 	.word	0x40016000
 800232c:	44020c00 	.word	0x44020c00

08002330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002334:	bf00      	nop
 8002336:	e7fd      	b.n	8002334 <NMI_Handler+0x4>

08002338 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800233c:	bf00      	nop
 800233e:	e7fd      	b.n	800233c <HardFault_Handler+0x4>

08002340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002344:	bf00      	nop
 8002346:	e7fd      	b.n	8002344 <MemManage_Handler+0x4>

08002348 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800234c:	bf00      	nop
 800234e:	e7fd      	b.n	800234c <BusFault_Handler+0x4>

08002350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <UsageFault_Handler+0x4>

08002358 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002366:	b480      	push	{r7}
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002378:	bf00      	nop
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002386:	f000 fa65 	bl	8002854 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800238a:	bf00      	nop
 800238c:	bd80      	pop	{r7, pc}
	...

08002390 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if(!HAL_GPIO_ReadPin(M1_PLS_PORT, M1_PLS_PIN))
 8002394:	2102      	movs	r1, #2
 8002396:	4809      	ldr	r0, [pc, #36]	@ (80023bc <TIM2_IRQHandler+0x2c>)
 8002398:	f000 fd82 	bl	8002ea0 <HAL_GPIO_ReadPin>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d107      	bne.n	80023b2 <TIM2_IRQHandler+0x22>
	{
		Ramp_Out(M1_TIM,M1_CHANNEL,1);
 80023a2:	2201      	movs	r2, #1
 80023a4:	2104      	movs	r1, #4
 80023a6:	4806      	ldr	r0, [pc, #24]	@ (80023c0 <TIM2_IRQHandler+0x30>)
 80023a8:	f7fe ff1c 	bl	80011e4 <Ramp_Out>
		Mototr_Poz_Inc(1);
 80023ac:	2001      	movs	r0, #1
 80023ae:	f7fe fef1 	bl	8001194 <Mototr_Poz_Inc>
	}
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023b2:	4803      	ldr	r0, [pc, #12]	@ (80023c0 <TIM2_IRQHandler+0x30>)
 80023b4:	f005 fda8 	bl	8007f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  //Mototr_Poz_Inc(2);

  /* USER CODE END TIM2_IRQn 1 */
}
 80023b8:	bf00      	nop
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	42020000 	.word	0x42020000
 80023c0:	2003ae44 	.word	0x2003ae44

080023c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	if(!HAL_GPIO_ReadPin(M2_PLS_PORT, M2_PLS_PIN))
 80023c8:	2102      	movs	r1, #2
 80023ca:	4809      	ldr	r0, [pc, #36]	@ (80023f0 <TIM3_IRQHandler+0x2c>)
 80023cc:	f000 fd68 	bl	8002ea0 <HAL_GPIO_ReadPin>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d107      	bne.n	80023e6 <TIM3_IRQHandler+0x22>
	{
		Ramp_Out(M2_TIM,M2_CHANNEL,2);
 80023d6:	2202      	movs	r2, #2
 80023d8:	210c      	movs	r1, #12
 80023da:	4806      	ldr	r0, [pc, #24]	@ (80023f4 <TIM3_IRQHandler+0x30>)
 80023dc:	f7fe ff02 	bl	80011e4 <Ramp_Out>
		Mototr_Poz_Inc(2);
 80023e0:	2002      	movs	r0, #2
 80023e2:	f7fe fed7 	bl	8001194 <Mototr_Poz_Inc>
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023e6:	4803      	ldr	r0, [pc, #12]	@ (80023f4 <TIM3_IRQHandler+0x30>)
 80023e8:	f005 fd8e 	bl	8007f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	42020400 	.word	0x42020400
 80023f4:	2003ae90 	.word	0x2003ae90

080023f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	if(!HAL_GPIO_ReadPin(M0_PLS_PORT, M0_PLS_PIN))
 80023fc:	2101      	movs	r1, #1
 80023fe:	4809      	ldr	r0, [pc, #36]	@ (8002424 <TIM5_IRQHandler+0x2c>)
 8002400:	f000 fd4e 	bl	8002ea0 <HAL_GPIO_ReadPin>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d107      	bne.n	800241a <TIM5_IRQHandler+0x22>
	{
		Ramp_Out(M0_TIM,M0_CHANNEL,0);
 800240a:	2200      	movs	r2, #0
 800240c:	2100      	movs	r1, #0
 800240e:	4806      	ldr	r0, [pc, #24]	@ (8002428 <TIM5_IRQHandler+0x30>)
 8002410:	f7fe fee8 	bl	80011e4 <Ramp_Out>
		  Mototr_Poz_Inc(0);
 8002414:	2000      	movs	r0, #0
 8002416:	f7fe febd 	bl	8001194 <Mototr_Poz_Inc>
	}
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800241a:	4803      	ldr	r0, [pc, #12]	@ (8002428 <TIM5_IRQHandler+0x30>)
 800241c:	f005 fd74 	bl	8007f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}
 8002424:	42020000 	.word	0x42020000
 8002428:	2003aedc 	.word	0x2003aedc

0800242c <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */
  //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0));
  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8002430:	4802      	ldr	r0, [pc, #8]	@ (800243c <TIM15_IRQHandler+0x10>)
 8002432:	f005 fd69 	bl	8007f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	2003af28 	.word	0x2003af28

08002440 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return 1;
 8002444:	2301      	movs	r3, #1
}
 8002446:	4618      	mov	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <_kill>:

int _kill(int pid, int sig)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800245a:	f008 fc65 	bl	800ad28 <__errno>
 800245e:	4603      	mov	r3, r0
 8002460:	2216      	movs	r2, #22
 8002462:	601a      	str	r2, [r3, #0]
  return -1;
 8002464:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002468:	4618      	mov	r0, r3
 800246a:	3708      	adds	r7, #8
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <_exit>:

void _exit (int status)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002478:	f04f 31ff 	mov.w	r1, #4294967295
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f7ff ffe7 	bl	8002450 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002482:	bf00      	nop
 8002484:	e7fd      	b.n	8002482 <_exit+0x12>

08002486 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b086      	sub	sp, #24
 800248a:	af00      	add	r7, sp, #0
 800248c:	60f8      	str	r0, [r7, #12]
 800248e:	60b9      	str	r1, [r7, #8]
 8002490:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
 8002496:	e00a      	b.n	80024ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002498:	f3af 8000 	nop.w
 800249c:	4601      	mov	r1, r0
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	60ba      	str	r2, [r7, #8]
 80024a4:	b2ca      	uxtb	r2, r1
 80024a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	3301      	adds	r3, #1
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	dbf0      	blt.n	8002498 <_read+0x12>
  }

  return len;
 80024b6:	687b      	ldr	r3, [r7, #4]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	e009      	b.n	80024e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	1c5a      	adds	r2, r3, #1
 80024d6:	60ba      	str	r2, [r7, #8]
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	3301      	adds	r3, #1
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	dbf1      	blt.n	80024d2 <_write+0x12>
  }
  return len;
 80024ee:	687b      	ldr	r3, [r7, #4]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <_close>:

int _close(int file)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002500:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002504:	4618      	mov	r0, r3
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002520:	605a      	str	r2, [r3, #4]
  return 0;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <_isatty>:

int _isatty(int file)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002538:	2301      	movs	r3, #1
}
 800253a:	4618      	mov	r0, r3
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr

08002546 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002546:	b480      	push	{r7}
 8002548:	b085      	sub	sp, #20
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002568:	4a14      	ldr	r2, [pc, #80]	@ (80025bc <_sbrk+0x5c>)
 800256a:	4b15      	ldr	r3, [pc, #84]	@ (80025c0 <_sbrk+0x60>)
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002574:	4b13      	ldr	r3, [pc, #76]	@ (80025c4 <_sbrk+0x64>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d102      	bne.n	8002582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800257c:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <_sbrk+0x64>)
 800257e:	4a12      	ldr	r2, [pc, #72]	@ (80025c8 <_sbrk+0x68>)
 8002580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002582:	4b10      	ldr	r3, [pc, #64]	@ (80025c4 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	429a      	cmp	r2, r3
 800258e:	d207      	bcs.n	80025a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002590:	f008 fbca 	bl	800ad28 <__errno>
 8002594:	4603      	mov	r3, r0
 8002596:	220c      	movs	r2, #12
 8002598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	e009      	b.n	80025b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025a0:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <_sbrk+0x64>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a6:	4b07      	ldr	r3, [pc, #28]	@ (80025c4 <_sbrk+0x64>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	4a05      	ldr	r2, [pc, #20]	@ (80025c4 <_sbrk+0x64>)
 80025b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025b2:	68fb      	ldr	r3, [r7, #12]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	20044000 	.word	0x20044000
 80025c0:	00000400 	.word	0x00000400
 80025c4:	2003b410 	.word	0x2003b410
 80025c8:	2003b568 	.word	0x2003b568

080025cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80025d2:	4b35      	ldr	r3, [pc, #212]	@ (80026a8 <SystemInit+0xdc>)
 80025d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d8:	4a33      	ldr	r2, [pc, #204]	@ (80026a8 <SystemInit+0xdc>)
 80025da:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025de:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80025e2:	4b32      	ldr	r3, [pc, #200]	@ (80026ac <SystemInit+0xe0>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80025e8:	4b30      	ldr	r3, [pc, #192]	@ (80026ac <SystemInit+0xe0>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80025ee:	4b2f      	ldr	r3, [pc, #188]	@ (80026ac <SystemInit+0xe0>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80025f4:	4b2d      	ldr	r3, [pc, #180]	@ (80026ac <SystemInit+0xe0>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	492c      	ldr	r1, [pc, #176]	@ (80026ac <SystemInit+0xe0>)
 80025fa:	4b2d      	ldr	r3, [pc, #180]	@ (80026b0 <SystemInit+0xe4>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002600:	4b2a      	ldr	r3, [pc, #168]	@ (80026ac <SystemInit+0xe0>)
 8002602:	2200      	movs	r2, #0
 8002604:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8002606:	4b29      	ldr	r3, [pc, #164]	@ (80026ac <SystemInit+0xe0>)
 8002608:	2200      	movs	r2, #0
 800260a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 800260c:	4b27      	ldr	r3, [pc, #156]	@ (80026ac <SystemInit+0xe0>)
 800260e:	2200      	movs	r2, #0
 8002610:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002612:	4b26      	ldr	r3, [pc, #152]	@ (80026ac <SystemInit+0xe0>)
 8002614:	4a27      	ldr	r2, [pc, #156]	@ (80026b4 <SystemInit+0xe8>)
 8002616:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002618:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <SystemInit+0xe0>)
 800261a:	2200      	movs	r2, #0
 800261c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800261e:	4b23      	ldr	r3, [pc, #140]	@ (80026ac <SystemInit+0xe0>)
 8002620:	4a24      	ldr	r2, [pc, #144]	@ (80026b4 <SystemInit+0xe8>)
 8002622:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002624:	4b21      	ldr	r3, [pc, #132]	@ (80026ac <SystemInit+0xe0>)
 8002626:	2200      	movs	r2, #0
 8002628:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800262a:	4b20      	ldr	r3, [pc, #128]	@ (80026ac <SystemInit+0xe0>)
 800262c:	4a21      	ldr	r2, [pc, #132]	@ (80026b4 <SystemInit+0xe8>)
 800262e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8002630:	4b1e      	ldr	r3, [pc, #120]	@ (80026ac <SystemInit+0xe0>)
 8002632:	2200      	movs	r2, #0
 8002634:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002636:	4b1d      	ldr	r3, [pc, #116]	@ (80026ac <SystemInit+0xe0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a1c      	ldr	r2, [pc, #112]	@ (80026ac <SystemInit+0xe0>)
 800263c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002640:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002642:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <SystemInit+0xe0>)
 8002644:	2200      	movs	r2, #0
 8002646:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002648:	4b17      	ldr	r3, [pc, #92]	@ (80026a8 <SystemInit+0xdc>)
 800264a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800264e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002650:	4b19      	ldr	r3, [pc, #100]	@ (80026b8 <SystemInit+0xec>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002658:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002660:	d003      	beq.n	800266a <SystemInit+0x9e>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002668:	d117      	bne.n	800269a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800266a:	4b13      	ldr	r3, [pc, #76]	@ (80026b8 <SystemInit+0xec>)
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d005      	beq.n	8002682 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002676:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <SystemInit+0xec>)
 8002678:	4a10      	ldr	r2, [pc, #64]	@ (80026bc <SystemInit+0xf0>)
 800267a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800267c:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <SystemInit+0xec>)
 800267e:	4a10      	ldr	r2, [pc, #64]	@ (80026c0 <SystemInit+0xf4>)
 8002680:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8002682:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <SystemInit+0xec>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	4a0c      	ldr	r2, [pc, #48]	@ (80026b8 <SystemInit+0xec>)
 8002688:	f043 0302 	orr.w	r3, r3, #2
 800268c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800268e:	4b0a      	ldr	r3, [pc, #40]	@ (80026b8 <SystemInit+0xec>)
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	4a09      	ldr	r2, [pc, #36]	@ (80026b8 <SystemInit+0xec>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	61d3      	str	r3, [r2, #28]
  }
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	e000ed00 	.word	0xe000ed00
 80026ac:	44020c00 	.word	0x44020c00
 80026b0:	eae2eae3 	.word	0xeae2eae3
 80026b4:	01010280 	.word	0x01010280
 80026b8:	40022000 	.word	0x40022000
 80026bc:	08192a3b 	.word	0x08192a3b
 80026c0:	4c5d6e7f 	.word	0x4c5d6e7f

080026c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80026c4:	480d      	ldr	r0, [pc, #52]	@ (80026fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80026c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80026c8:	f7ff ff80 	bl	80025cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026cc:	480c      	ldr	r0, [pc, #48]	@ (8002700 <LoopForever+0x6>)
  ldr r1, =_edata
 80026ce:	490d      	ldr	r1, [pc, #52]	@ (8002704 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002708 <LoopForever+0xe>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026d4:	e002      	b.n	80026dc <LoopCopyDataInit>

080026d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026da:	3304      	adds	r3, #4

080026dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e0:	d3f9      	bcc.n	80026d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026e2:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <LoopForever+0x12>)
  ldr r4, =_ebss
 80026e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002710 <LoopForever+0x16>)
  movs r3, #0
 80026e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e8:	e001      	b.n	80026ee <LoopFillZerobss>

080026ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026ec:	3204      	adds	r2, #4

080026ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f0:	d3fb      	bcc.n	80026ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80026f2:	f008 fb1f 	bl	800ad34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026f6:	f7fe fdaf 	bl	8001258 <main>

080026fa <LoopForever>:

LoopForever:
    b LoopForever
 80026fa:	e7fe      	b.n	80026fa <LoopForever>
  ldr   r0, =_estack
 80026fc:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002704:	200003a0 	.word	0x200003a0
  ldr r2, =_sidata
 8002708:	0800e950 	.word	0x0800e950
  ldr r2, =_sbss
 800270c:	200003a0 	.word	0x200003a0
  ldr r4, =_ebss
 8002710:	2003b564 	.word	0x2003b564

08002714 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002714:	e7fe      	b.n	8002714 <ADC1_IRQHandler>
	...

08002718 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800271c:	2003      	movs	r0, #3
 800271e:	f000 f98a 	bl	8002a36 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002722:	f001 fc23 	bl	8003f6c <HAL_RCC_GetSysClockFreq>
 8002726:	4602      	mov	r2, r0
 8002728:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <HAL_Init+0x44>)
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	f003 030f 	and.w	r3, r3, #15
 8002730:	490b      	ldr	r1, [pc, #44]	@ (8002760 <HAL_Init+0x48>)
 8002732:	5ccb      	ldrb	r3, [r1, r3]
 8002734:	fa22 f303 	lsr.w	r3, r2, r3
 8002738:	4a0a      	ldr	r2, [pc, #40]	@ (8002764 <HAL_Init+0x4c>)
 800273a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800273c:	2004      	movs	r0, #4
 800273e:	f000 f9cf 	bl	8002ae0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002742:	200f      	movs	r0, #15
 8002744:	f000 f810 	bl	8002768 <HAL_InitTick>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e002      	b.n	8002758 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002752:	f7ff fa69 	bl	8001c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	bd80      	pop	{r7, pc}
 800275c:	44020c00 	.word	0x44020c00
 8002760:	0800e4d4 	.word	0x0800e4d4
 8002764:	200001cc 	.word	0x200001cc

08002768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002774:	4b33      	ldr	r3, [pc, #204]	@ (8002844 <HAL_InitTick+0xdc>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e05c      	b.n	800283a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002780:	4b31      	ldr	r3, [pc, #196]	@ (8002848 <HAL_InitTick+0xe0>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b04      	cmp	r3, #4
 800278a:	d10c      	bne.n	80027a6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800278c:	4b2f      	ldr	r3, [pc, #188]	@ (800284c <HAL_InitTick+0xe4>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4b2c      	ldr	r3, [pc, #176]	@ (8002844 <HAL_InitTick+0xdc>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	4619      	mov	r1, r3
 8002796:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800279a:	fbb3 f3f1 	udiv	r3, r3, r1
 800279e:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	e037      	b.n	8002816 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80027a6:	f000 f9f3 	bl	8002b90 <HAL_SYSTICK_GetCLKSourceConfig>
 80027aa:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d023      	beq.n	80027fa <HAL_InitTick+0x92>
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d82d      	bhi.n	8002814 <HAL_InitTick+0xac>
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_InitTick+0x5e>
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d00d      	beq.n	80027e0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80027c4:	e026      	b.n	8002814 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80027c6:	4b21      	ldr	r3, [pc, #132]	@ (800284c <HAL_InitTick+0xe4>)
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002844 <HAL_InitTick+0xdc>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	4619      	mov	r1, r3
 80027d0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80027d4:	fbb3 f3f1 	udiv	r3, r3, r1
 80027d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027dc:	60fb      	str	r3, [r7, #12]
        break;
 80027de:	e01a      	b.n	8002816 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80027e0:	4b18      	ldr	r3, [pc, #96]	@ (8002844 <HAL_InitTick+0xdc>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80027ee:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80027f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f6:	60fb      	str	r3, [r7, #12]
        break;
 80027f8:	e00d      	b.n	8002816 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80027fa:	4b12      	ldr	r3, [pc, #72]	@ (8002844 <HAL_InitTick+0xdc>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	461a      	mov	r2, r3
 8002800:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002804:	fbb3 f3f2 	udiv	r3, r3, r2
 8002808:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800280c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002810:	60fb      	str	r3, [r7, #12]
        break;
 8002812:	e000      	b.n	8002816 <HAL_InitTick+0xae>
        break;
 8002814:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f000 f940 	bl	8002a9c <HAL_SYSTICK_Config>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e009      	b.n	800283a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002826:	2200      	movs	r2, #0
 8002828:	6879      	ldr	r1, [r7, #4]
 800282a:	f04f 30ff 	mov.w	r0, #4294967295
 800282e:	f000 f90d 	bl	8002a4c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002832:	4a07      	ldr	r2, [pc, #28]	@ (8002850 <HAL_InitTick+0xe8>)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	200001d4 	.word	0x200001d4
 8002848:	e000e010 	.word	0xe000e010
 800284c:	200001cc 	.word	0x200001cc
 8002850:	200001d0 	.word	0x200001d0

08002854 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002858:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <HAL_IncTick+0x20>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	461a      	mov	r2, r3
 800285e:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <HAL_IncTick+0x24>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4413      	add	r3, r2
 8002864:	4a04      	ldr	r2, [pc, #16]	@ (8002878 <HAL_IncTick+0x24>)
 8002866:	6013      	str	r3, [r2, #0]
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	200001d4 	.word	0x200001d4
 8002878:	2003b414 	.word	0x2003b414

0800287c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return uwTick;
 8002880:	4b03      	ldr	r3, [pc, #12]	@ (8002890 <HAL_GetTick+0x14>)
 8002882:	681b      	ldr	r3, [r3, #0]
}
 8002884:	4618      	mov	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	2003b414 	.word	0x2003b414

08002894 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800289c:	f7ff ffee 	bl	800287c <HAL_GetTick>
 80028a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ac:	d005      	beq.n	80028ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ae:	4b0a      	ldr	r3, [pc, #40]	@ (80028d8 <HAL_Delay+0x44>)
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4413      	add	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ba:	bf00      	nop
 80028bc:	f7ff ffde 	bl	800287c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d8f7      	bhi.n	80028bc <HAL_Delay+0x28>
  {
  }
}
 80028cc:	bf00      	nop
 80028ce:	bf00      	nop
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200001d4 	.word	0x200001d4

080028dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002920 <__NVIC_SetPriorityGrouping+0x44>)
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028f8:	4013      	ands	r3, r2
 80028fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002904:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800290c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800290e:	4a04      	ldr	r2, [pc, #16]	@ (8002920 <__NVIC_SetPriorityGrouping+0x44>)
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	60d3      	str	r3, [r2, #12]
}
 8002914:	bf00      	nop
 8002916:	3714      	adds	r7, #20
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	e000ed00 	.word	0xe000ed00

08002924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002928:	4b04      	ldr	r3, [pc, #16]	@ (800293c <__NVIC_GetPriorityGrouping+0x18>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	0a1b      	lsrs	r3, r3, #8
 800292e:	f003 0307 	and.w	r3, r3, #7
}
 8002932:	4618      	mov	r0, r3
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800294a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800294e:	2b00      	cmp	r3, #0
 8002950:	db0b      	blt.n	800296a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	f003 021f 	and.w	r2, r3, #31
 8002958:	4907      	ldr	r1, [pc, #28]	@ (8002978 <__NVIC_EnableIRQ+0x38>)
 800295a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800295e:	095b      	lsrs	r3, r3, #5
 8002960:	2001      	movs	r0, #1
 8002962:	fa00 f202 	lsl.w	r2, r0, r2
 8002966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	e000e100 	.word	0xe000e100

0800297c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	6039      	str	r1, [r7, #0]
 8002986:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002988:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800298c:	2b00      	cmp	r3, #0
 800298e:	db0a      	blt.n	80029a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	b2da      	uxtb	r2, r3
 8002994:	490c      	ldr	r1, [pc, #48]	@ (80029c8 <__NVIC_SetPriority+0x4c>)
 8002996:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800299a:	0112      	lsls	r2, r2, #4
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	440b      	add	r3, r1
 80029a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029a4:	e00a      	b.n	80029bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	b2da      	uxtb	r2, r3
 80029aa:	4908      	ldr	r1, [pc, #32]	@ (80029cc <__NVIC_SetPriority+0x50>)
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	f003 030f 	and.w	r3, r3, #15
 80029b2:	3b04      	subs	r3, #4
 80029b4:	0112      	lsls	r2, r2, #4
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	440b      	add	r3, r1
 80029ba:	761a      	strb	r2, [r3, #24]
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000e100 	.word	0xe000e100
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b089      	sub	sp, #36	@ 0x24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f1c3 0307 	rsb	r3, r3, #7
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	bf28      	it	cs
 80029ee:	2304      	movcs	r3, #4
 80029f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	3304      	adds	r3, #4
 80029f6:	2b06      	cmp	r3, #6
 80029f8:	d902      	bls.n	8002a00 <NVIC_EncodePriority+0x30>
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3b03      	subs	r3, #3
 80029fe:	e000      	b.n	8002a02 <NVIC_EncodePriority+0x32>
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a04:	f04f 32ff 	mov.w	r2, #4294967295
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43da      	mvns	r2, r3
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	401a      	ands	r2, r3
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a18:	f04f 31ff 	mov.w	r1, #4294967295
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a22:	43d9      	mvns	r1, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a28:	4313      	orrs	r3, r2
         );
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3724      	adds	r7, #36	@ 0x24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b082      	sub	sp, #8
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7ff ff4c 	bl	80028dc <__NVIC_SetPriorityGrouping>
}
 8002a44:	bf00      	nop
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a5a:	f7ff ff63 	bl	8002924 <__NVIC_GetPriorityGrouping>
 8002a5e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	68b9      	ldr	r1, [r7, #8]
 8002a64:	6978      	ldr	r0, [r7, #20]
 8002a66:	f7ff ffb3 	bl	80029d0 <NVIC_EncodePriority>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a70:	4611      	mov	r1, r2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff82 	bl	800297c <__NVIC_SetPriority>
}
 8002a78:	bf00      	nop
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ff56 	bl	8002940 <__NVIC_EnableIRQ>
}
 8002a94:	bf00      	nop
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002aac:	d301      	bcc.n	8002ab2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00d      	b.n	8002ace <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8002adc <HAL_SYSTICK_Config+0x40>)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002aba:	4b08      	ldr	r3, [pc, #32]	@ (8002adc <HAL_SYSTICK_Config+0x40>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002ac0:	4b06      	ldr	r3, [pc, #24]	@ (8002adc <HAL_SYSTICK_Config+0x40>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a05      	ldr	r2, [pc, #20]	@ (8002adc <HAL_SYSTICK_Config+0x40>)
 8002ac6:	f043 0303 	orr.w	r3, r3, #3
 8002aca:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	e000e010 	.word	0xe000e010

08002ae0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	d844      	bhi.n	8002b78 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002aee:	a201      	add	r2, pc, #4	@ (adr r2, 8002af4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af4:	08002b17 	.word	0x08002b17
 8002af8:	08002b35 	.word	0x08002b35
 8002afc:	08002b57 	.word	0x08002b57
 8002b00:	08002b79 	.word	0x08002b79
 8002b04:	08002b09 	.word	0x08002b09
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002b08:	4b1f      	ldr	r3, [pc, #124]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a1e      	ldr	r2, [pc, #120]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b0e:	f043 0304 	orr.w	r3, r3, #4
 8002b12:	6013      	str	r3, [r2, #0]
      break;
 8002b14:	e031      	b.n	8002b7a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002b16:	4b1c      	ldr	r3, [pc, #112]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b1c:	f023 0304 	bic.w	r3, r3, #4
 8002b20:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8002b22:	4b1a      	ldr	r3, [pc, #104]	@ (8002b8c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002b28:	4a18      	ldr	r2, [pc, #96]	@ (8002b8c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b2a:	f023 030c 	bic.w	r3, r3, #12
 8002b2e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002b32:	e022      	b.n	8002b7a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002b34:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a13      	ldr	r2, [pc, #76]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b3a:	f023 0304 	bic.w	r3, r3, #4
 8002b3e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8002b40:	4b12      	ldr	r3, [pc, #72]	@ (8002b8c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002b46:	f023 030c 	bic.w	r3, r3, #12
 8002b4a:	4a10      	ldr	r2, [pc, #64]	@ (8002b8c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b4c:	f043 0304 	orr.w	r3, r3, #4
 8002b50:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002b54:	e011      	b.n	8002b7a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002b56:	4b0c      	ldr	r3, [pc, #48]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a0b      	ldr	r2, [pc, #44]	@ (8002b88 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b5c:	f023 0304 	bic.w	r3, r3, #4
 8002b60:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8002b62:	4b0a      	ldr	r3, [pc, #40]	@ (8002b8c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002b68:	f023 030c 	bic.w	r3, r3, #12
 8002b6c:	4a07      	ldr	r2, [pc, #28]	@ (8002b8c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b6e:	f043 0308 	orr.w	r3, r3, #8
 8002b72:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002b76:	e000      	b.n	8002b7a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002b78:	bf00      	nop
  }
}
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	e000e010 	.word	0xe000e010
 8002b8c:	44020c00 	.word	0x44020c00

08002b90 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002b96:	4b17      	ldr	r3, [pc, #92]	@ (8002bf4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0304 	and.w	r3, r3, #4
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d002      	beq.n	8002ba8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002ba2:	2304      	movs	r3, #4
 8002ba4:	607b      	str	r3, [r7, #4]
 8002ba6:	e01e      	b.n	8002be6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8002ba8:	4b13      	ldr	r3, [pc, #76]	@ (8002bf8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8002baa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002bae:	f003 030c 	and.w	r3, r3, #12
 8002bb2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	2b08      	cmp	r3, #8
 8002bb8:	d00f      	beq.n	8002bda <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	2b08      	cmp	r3, #8
 8002bbe:	d80f      	bhi.n	8002be0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d003      	beq.n	8002bd4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002bcc:	e008      	b.n	8002be0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	607b      	str	r3, [r7, #4]
        break;
 8002bd2:	e008      	b.n	8002be6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	607b      	str	r3, [r7, #4]
        break;
 8002bd8:	e005      	b.n	8002be6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	607b      	str	r3, [r7, #4]
        break;
 8002bde:	e002      	b.n	8002be6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002be0:	2300      	movs	r3, #0
 8002be2:	607b      	str	r3, [r7, #4]
        break;
 8002be4:	bf00      	nop
    }
  }
  return systick_source;
 8002be6:	687b      	ldr	r3, [r7, #4]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000e010 	.word	0xe000e010
 8002bf8:	44020c00 	.word	0x44020c00

08002bfc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b087      	sub	sp, #28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c0a:	e136      	b.n	8002e7a <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	2101      	movs	r1, #1
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	fa01 f303 	lsl.w	r3, r1, r3
 8002c18:	4013      	ands	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 8128 	beq.w	8002e74 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d003      	beq.n	8002c34 <HAL_GPIO_Init+0x38>
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b12      	cmp	r3, #18
 8002c32:	d125      	bne.n	8002c80 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	08da      	lsrs	r2, r3, #3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	3208      	adds	r2, #8
 8002c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c40:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f003 0307 	and.w	r3, r3, #7
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	220f      	movs	r2, #15
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43db      	mvns	r3, r3
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	4013      	ands	r3, r2
 8002c56:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	f003 020f 	and.w	r2, r3, #15
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	08da      	lsrs	r2, r3, #3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3208      	adds	r2, #8
 8002c7a:	6979      	ldr	r1, [r7, #20]
 8002c7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	2203      	movs	r2, #3
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	43db      	mvns	r3, r3
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	4013      	ands	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f003 0203 	and.w	r2, r3, #3
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d00b      	beq.n	8002cd4 <HAL_GPIO_Init+0xd8>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d007      	beq.n	8002cd4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cc8:	2b11      	cmp	r3, #17
 8002cca:	d003      	beq.n	8002cd4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b12      	cmp	r3, #18
 8002cd2:	d130      	bne.n	8002d36 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	2203      	movs	r2, #3
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	68da      	ldr	r2, [r3, #12]
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43db      	mvns	r3, r3
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	4013      	ands	r3, r2
 8002d18:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	091b      	lsrs	r3, r3, #4
 8002d20:	f003 0201 	and.w	r2, r3, #1
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b03      	cmp	r3, #3
 8002d3c:	d017      	beq.n	8002d6e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	2203      	movs	r2, #3
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	697a      	ldr	r2, [r7, #20]
 8002d52:	4013      	ands	r3, r2
 8002d54:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d07c      	beq.n	8002e74 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002d7a:	4a47      	ldr	r2, [pc, #284]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	089b      	lsrs	r3, r3, #2
 8002d80:	3318      	adds	r3, #24
 8002d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d86:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	f003 0303 	and.w	r3, r3, #3
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	220f      	movs	r2, #15
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43db      	mvns	r3, r3
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	0a9a      	lsrs	r2, r3, #10
 8002da2:	4b3e      	ldr	r3, [pc, #248]	@ (8002e9c <HAL_GPIO_Init+0x2a0>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	f002 0203 	and.w	r2, r2, #3
 8002dac:	00d2      	lsls	r2, r2, #3
 8002dae:	4093      	lsls	r3, r2
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002db6:	4938      	ldr	r1, [pc, #224]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	089b      	lsrs	r3, r3, #2
 8002dbc:	3318      	adds	r3, #24
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002dc4:	4b34      	ldr	r3, [pc, #208]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002de8:	4a2b      	ldr	r2, [pc, #172]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002dee:	4b2a      	ldr	r3, [pc, #168]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	43db      	mvns	r3, r3
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002e12:	4a21      	ldr	r2, [pc, #132]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002e18:	4b1f      	ldr	r3, [pc, #124]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002e1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e1e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	43db      	mvns	r3, r3
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	4013      	ands	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002e3e:	4a16      	ldr	r2, [pc, #88]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002e46:	4b14      	ldr	r3, [pc, #80]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e4c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	43db      	mvns	r3, r3
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4013      	ands	r3, r2
 8002e56:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e98 <HAL_GPIO_Init+0x29c>)
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	3301      	adds	r3, #1
 8002e78:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	fa22 f303 	lsr.w	r3, r2, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f47f aec1 	bne.w	8002c0c <HAL_GPIO_Init+0x10>
  }
}
 8002e8a:	bf00      	nop
 8002e8c:	bf00      	nop
 8002e8e:	371c      	adds	r7, #28
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	44022000 	.word	0x44022000
 8002e9c:	002f7f7f 	.word	0x002f7f7f

08002ea0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691a      	ldr	r2, [r3, #16]
 8002eb0:	887b      	ldrh	r3, [r7, #2]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d002      	beq.n	8002ebe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	73fb      	strb	r3, [r7, #15]
 8002ebc:	e001      	b.n	8002ec2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3714      	adds	r7, #20
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	807b      	strh	r3, [r7, #2]
 8002edc:	4613      	mov	r3, r2
 8002ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ee0:	787b      	ldrb	r3, [r7, #1]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ee6:	887a      	ldrh	r2, [r7, #2]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002eec:	e002      	b.n	8002ef4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eee:	887a      	ldrh	r2, [r7, #2]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e08d      	b.n	800302e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d106      	bne.n	8002f2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7fe fe86 	bl	8001c38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2224      	movs	r2, #36	@ 0x24
 8002f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0201 	bic.w	r2, r2, #1
 8002f42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d107      	bne.n	8002f7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f76:	609a      	str	r2, [r3, #8]
 8002f78:	e006      	b.n	8002f88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002f86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d108      	bne.n	8002fa2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f9e:	605a      	str	r2, [r3, #4]
 8002fa0:	e007      	b.n	8002fb2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685a      	ldr	r2, [r3, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fb0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	6812      	ldr	r2, [r2, #0]
 8002fbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002fc4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	69d9      	ldr	r1, [r3, #28]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1a      	ldr	r2, [r3, #32]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2220      	movs	r2, #32
 800301a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
 800303e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b20      	cmp	r3, #32
 800304a:	d138      	bne.n	80030be <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003056:	2302      	movs	r3, #2
 8003058:	e032      	b.n	80030c0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2224      	movs	r2, #36	@ 0x24
 8003066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 0201 	bic.w	r2, r2, #1
 8003078:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003088:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6819      	ldr	r1, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f042 0201 	orr.w	r2, r2, #1
 80030a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2220      	movs	r2, #32
 80030ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	e000      	b.n	80030c0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030be:	2302      	movs	r3, #2
  }
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b20      	cmp	r3, #32
 80030e0:	d139      	bne.n	8003156 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d101      	bne.n	80030f0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e033      	b.n	8003158 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2224      	movs	r2, #36	@ 0x24
 80030fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 0201 	bic.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800311e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	021b      	lsls	r3, r3, #8
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f042 0201 	orr.w	r2, r2, #1
 8003140:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2220      	movs	r2, #32
 8003146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003152:	2300      	movs	r3, #0
 8003154:	e000      	b.n	8003158 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003156:	2302      	movs	r3, #2
  }
}
 8003158:	4618      	mov	r0, r3
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003168:	4b05      	ldr	r3, [pc, #20]	@ (8003180 <HAL_ICACHE_Enable+0x1c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a04      	ldr	r2, [pc, #16]	@ (8003180 <HAL_ICACHE_Enable+0x1c>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	40030400 	.word	0x40030400

08003184 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af02      	add	r7, sp, #8
 800318a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e0c3      	b.n	800331e <HAL_PCD_Init+0x19a>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7ff f884 	bl	80022b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2203      	movs	r2, #3
 80031b4:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f006 fd73 	bl	8009ca8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031c2:	2300      	movs	r3, #0
 80031c4:	73fb      	strb	r3, [r7, #15]
 80031c6:	e03f      	b.n	8003248 <HAL_PCD_Init+0xc4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80031c8:	7bfa      	ldrb	r2, [r7, #15]
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	4613      	mov	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	440b      	add	r3, r1
 80031d6:	3315      	adds	r3, #21
 80031d8:	2201      	movs	r2, #1
 80031da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80031dc:	7bfa      	ldrb	r2, [r7, #15]
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	4613      	mov	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	4413      	add	r3, r2
 80031e6:	00db      	lsls	r3, r3, #3
 80031e8:	440b      	add	r3, r1
 80031ea:	3314      	adds	r3, #20
 80031ec:	7bfa      	ldrb	r2, [r7, #15]
 80031ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80031f0:	7bfa      	ldrb	r2, [r7, #15]
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	4613      	mov	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	440b      	add	r3, r1
 80031fe:	3317      	adds	r3, #23
 8003200:	2200      	movs	r2, #0
 8003202:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003204:	7bfa      	ldrb	r2, [r7, #15]
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	4613      	mov	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	440b      	add	r3, r1
 8003212:	3324      	adds	r3, #36	@ 0x24
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003218:	7bfa      	ldrb	r2, [r7, #15]
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	4413      	add	r3, r2
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	440b      	add	r3, r1
 8003226:	3328      	adds	r3, #40	@ 0x28
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	4613      	mov	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4413      	add	r3, r2
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	440b      	add	r3, r1
 800323c:	3304      	adds	r3, #4
 800323e:	2200      	movs	r2, #0
 8003240:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003242:	7bfb      	ldrb	r3, [r7, #15]
 8003244:	3301      	adds	r3, #1
 8003246:	73fb      	strb	r3, [r7, #15]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	791b      	ldrb	r3, [r3, #4]
 800324c:	7bfa      	ldrb	r2, [r7, #15]
 800324e:	429a      	cmp	r2, r3
 8003250:	d3ba      	bcc.n	80031c8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003252:	2300      	movs	r3, #0
 8003254:	73fb      	strb	r3, [r7, #15]
 8003256:	e044      	b.n	80032e2 <HAL_PCD_Init+0x15e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003258:	7bfa      	ldrb	r2, [r7, #15]
 800325a:	6879      	ldr	r1, [r7, #4]
 800325c:	4613      	mov	r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	4413      	add	r3, r2
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	440b      	add	r3, r1
 8003266:	f203 1355 	addw	r3, r3, #341	@ 0x155
 800326a:	2200      	movs	r2, #0
 800326c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800326e:	7bfa      	ldrb	r2, [r7, #15]
 8003270:	6879      	ldr	r1, [r7, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4413      	add	r3, r2
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	440b      	add	r3, r1
 800327c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8003280:	7bfa      	ldrb	r2, [r7, #15]
 8003282:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003284:	7bfa      	ldrb	r2, [r7, #15]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4413      	add	r3, r2
 800328e:	00db      	lsls	r3, r3, #3
 8003290:	440b      	add	r3, r1
 8003292:	f203 1357 	addw	r3, r3, #343	@ 0x157
 8003296:	2200      	movs	r2, #0
 8003298:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800329a:	7bfa      	ldrb	r2, [r7, #15]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4413      	add	r3, r2
 80032a4:	00db      	lsls	r3, r3, #3
 80032a6:	440b      	add	r3, r1
 80032a8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80032b0:	7bfa      	ldrb	r2, [r7, #15]
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	4613      	mov	r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4413      	add	r3, r2
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	440b      	add	r3, r1
 80032be:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80032c2:	2200      	movs	r2, #0
 80032c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80032c6:	7bfa      	ldrb	r2, [r7, #15]
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	4613      	mov	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	440b      	add	r3, r1
 80032d4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
 80032de:	3301      	adds	r3, #1
 80032e0:	73fb      	strb	r3, [r7, #15]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	791b      	ldrb	r3, [r3, #4]
 80032e6:	7bfa      	ldrb	r2, [r7, #15]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d3b5      	bcc.n	8003258 <HAL_PCD_Init+0xd4>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6818      	ldr	r0, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	7c1a      	ldrb	r2, [r3, #16]
 80032f4:	f88d 2000 	strb.w	r2, [sp]
 80032f8:	3304      	adds	r3, #4
 80032fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032fc:	f006 fd0c 	bl	8009d18 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	7b1b      	ldrb	r3, [r3, #12]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d102      	bne.n	800331c <HAL_PCD_Init+0x198>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f805 	bl	8003326 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}

08003326 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003326:	b480      	push	{r7}
 8003328:	b085      	sub	sp, #20
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003348:	f043 0201 	orr.w	r2, r3, #1
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003354:	f043 0202 	orr.w	r2, r3, #2
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3714      	adds	r7, #20
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
	...

0800336c <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33SV);
 8003370:	4b05      	ldr	r3, [pc, #20]	@ (8003388 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003374:	4a04      	ldr	r2, [pc, #16]	@ (8003388 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003376:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800337a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800337c:	bf00      	nop
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	44020800 	.word	0x44020800

0800338c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b088      	sub	sp, #32
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d102      	bne.n	80033a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	f000 bc28 	b.w	8003bf0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033a0:	4b94      	ldr	r3, [pc, #592]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	f003 0318 	and.w	r3, r3, #24
 80033a8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80033aa:	4b92      	ldr	r3, [pc, #584]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80033ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0310 	and.w	r3, r3, #16
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d05b      	beq.n	8003478 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	2b08      	cmp	r3, #8
 80033c4:	d005      	beq.n	80033d2 <HAL_RCC_OscConfig+0x46>
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	2b18      	cmp	r3, #24
 80033ca:	d114      	bne.n	80033f6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d111      	bne.n	80033f6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d102      	bne.n	80033e0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	f000 bc08 	b.w	8003bf0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80033e0:	4b84      	ldr	r3, [pc, #528]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	041b      	lsls	r3, r3, #16
 80033ee:	4981      	ldr	r1, [pc, #516]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80033f4:	e040      	b.n	8003478 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d023      	beq.n	8003446 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80033fe:	4b7d      	ldr	r3, [pc, #500]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a7c      	ldr	r2, [pc, #496]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340a:	f7ff fa37 	bl	800287c <HAL_GetTick>
 800340e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003412:	f7ff fa33 	bl	800287c <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e3e5      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003424:	4b73      	ldr	r3, [pc, #460]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0f0      	beq.n	8003412 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003430:	4b70      	ldr	r3, [pc, #448]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	041b      	lsls	r3, r3, #16
 800343e:	496d      	ldr	r1, [pc, #436]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003440:	4313      	orrs	r3, r2
 8003442:	618b      	str	r3, [r1, #24]
 8003444:	e018      	b.n	8003478 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003446:	4b6b      	ldr	r3, [pc, #428]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a6a      	ldr	r2, [pc, #424]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 800344c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003450:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003452:	f7ff fa13 	bl	800287c <HAL_GetTick>
 8003456:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800345a:	f7ff fa0f 	bl	800287c <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e3c1      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800346c:	4b61      	ldr	r3, [pc, #388]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1f0      	bne.n	800345a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80a0 	beq.w	80035c6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	2b10      	cmp	r3, #16
 800348a:	d005      	beq.n	8003498 <HAL_RCC_OscConfig+0x10c>
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	2b18      	cmp	r3, #24
 8003490:	d109      	bne.n	80034a6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	2b03      	cmp	r3, #3
 8003496:	d106      	bne.n	80034a6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	f040 8092 	bne.w	80035c6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e3a4      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ae:	d106      	bne.n	80034be <HAL_RCC_OscConfig+0x132>
 80034b0:	4b50      	ldr	r3, [pc, #320]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a4f      	ldr	r2, [pc, #316]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	e058      	b.n	8003570 <HAL_RCC_OscConfig+0x1e4>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d112      	bne.n	80034ec <HAL_RCC_OscConfig+0x160>
 80034c6:	4b4b      	ldr	r3, [pc, #300]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a4a      	ldr	r2, [pc, #296]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	4b48      	ldr	r3, [pc, #288]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a47      	ldr	r2, [pc, #284]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034d8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	4b45      	ldr	r3, [pc, #276]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a44      	ldr	r2, [pc, #272]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034e8:	6013      	str	r3, [r2, #0]
 80034ea:	e041      	b.n	8003570 <HAL_RCC_OscConfig+0x1e4>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034f4:	d112      	bne.n	800351c <HAL_RCC_OscConfig+0x190>
 80034f6:	4b3f      	ldr	r3, [pc, #252]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a3e      	ldr	r2, [pc, #248]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80034fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	4b3c      	ldr	r3, [pc, #240]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a3b      	ldr	r2, [pc, #236]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003508:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800350c:	6013      	str	r3, [r2, #0]
 800350e:	4b39      	ldr	r3, [pc, #228]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a38      	ldr	r2, [pc, #224]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003518:	6013      	str	r3, [r2, #0]
 800351a:	e029      	b.n	8003570 <HAL_RCC_OscConfig+0x1e4>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003524:	d112      	bne.n	800354c <HAL_RCC_OscConfig+0x1c0>
 8003526:	4b33      	ldr	r3, [pc, #204]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a32      	ldr	r2, [pc, #200]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 800352c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003530:	6013      	str	r3, [r2, #0]
 8003532:	4b30      	ldr	r3, [pc, #192]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a2f      	ldr	r2, [pc, #188]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003538:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800353c:	6013      	str	r3, [r2, #0]
 800353e:	4b2d      	ldr	r3, [pc, #180]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a2c      	ldr	r2, [pc, #176]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	e011      	b.n	8003570 <HAL_RCC_OscConfig+0x1e4>
 800354c:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a28      	ldr	r2, [pc, #160]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003552:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003556:	6013      	str	r3, [r2, #0]
 8003558:	4b26      	ldr	r3, [pc, #152]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a25      	ldr	r2, [pc, #148]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 800355e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	4b23      	ldr	r3, [pc, #140]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a22      	ldr	r2, [pc, #136]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 800356a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800356e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d013      	beq.n	80035a0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003578:	f7ff f980 	bl	800287c <HAL_GetTick>
 800357c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003580:	f7ff f97c 	bl	800287c <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b64      	cmp	r3, #100	@ 0x64
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e32e      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003592:	4b18      	ldr	r3, [pc, #96]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f0      	beq.n	8003580 <HAL_RCC_OscConfig+0x1f4>
 800359e:	e012      	b.n	80035c6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a0:	f7ff f96c 	bl	800287c <HAL_GetTick>
 80035a4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80035a8:	f7ff f968 	bl	800287c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b64      	cmp	r3, #100	@ 0x64
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e31a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035ba:	4b0e      	ldr	r3, [pc, #56]	@ (80035f4 <HAL_RCC_OscConfig+0x268>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 809a 	beq.w	8003708 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d005      	beq.n	80035e6 <HAL_RCC_OscConfig+0x25a>
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	2b18      	cmp	r3, #24
 80035de:	d149      	bne.n	8003674 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d146      	bne.n	8003674 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d104      	bne.n	80035f8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e2fe      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
 80035f2:	bf00      	nop
 80035f4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d11c      	bne.n	8003638 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80035fe:	4b9a      	ldr	r3, [pc, #616]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0218 	and.w	r2, r3, #24
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	429a      	cmp	r2, r3
 800360c:	d014      	beq.n	8003638 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800360e:	4b96      	ldr	r3, [pc, #600]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f023 0218 	bic.w	r2, r3, #24
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	4993      	ldr	r1, [pc, #588]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800361c:	4313      	orrs	r3, r2
 800361e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003620:	f000 fdd0 	bl	80041c4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003624:	4b91      	ldr	r3, [pc, #580]	@ (800386c <HAL_RCC_OscConfig+0x4e0>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff f89d 	bl	8002768 <HAL_InitTick>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e2db      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003638:	f7ff f920 	bl	800287c <HAL_GetTick>
 800363c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003640:	f7ff f91c 	bl	800287c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e2ce      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003652:	4b85      	ldr	r3, [pc, #532]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800365e:	4b82      	ldr	r3, [pc, #520]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	041b      	lsls	r3, r3, #16
 800366c:	497e      	ldr	r1, [pc, #504]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800366e:	4313      	orrs	r3, r2
 8003670:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003672:	e049      	b.n	8003708 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d02c      	beq.n	80036d6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800367c:	4b7a      	ldr	r3, [pc, #488]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f023 0218 	bic.w	r2, r3, #24
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	4977      	ldr	r1, [pc, #476]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800368a:	4313      	orrs	r3, r2
 800368c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800368e:	4b76      	ldr	r3, [pc, #472]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a75      	ldr	r2, [pc, #468]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369a:	f7ff f8ef 	bl	800287c <HAL_GetTick>
 800369e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036a0:	e008      	b.n	80036b4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80036a2:	f7ff f8eb 	bl	800287c <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e29d      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036b4:	4b6c      	ldr	r3, [pc, #432]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0f0      	beq.n	80036a2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80036c0:	4b69      	ldr	r3, [pc, #420]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	041b      	lsls	r3, r3, #16
 80036ce:	4966      	ldr	r1, [pc, #408]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	610b      	str	r3, [r1, #16]
 80036d4:	e018      	b.n	8003708 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036d6:	4b64      	ldr	r3, [pc, #400]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a63      	ldr	r2, [pc, #396]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80036dc:	f023 0301 	bic.w	r3, r3, #1
 80036e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e2:	f7ff f8cb 	bl	800287c <HAL_GetTick>
 80036e6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036e8:	e008      	b.n	80036fc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80036ea:	f7ff f8c7 	bl	800287c <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d901      	bls.n	80036fc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e279      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036fc:	4b5a      	ldr	r3, [pc, #360]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1f0      	bne.n	80036ea <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d03c      	beq.n	800378e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d01c      	beq.n	8003756 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800371c:	4b52      	ldr	r3, [pc, #328]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800371e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003722:	4a51      	ldr	r2, [pc, #324]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003724:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003728:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800372c:	f7ff f8a6 	bl	800287c <HAL_GetTick>
 8003730:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003734:	f7ff f8a2 	bl	800287c <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e254      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003746:	4b48      	ldr	r3, [pc, #288]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800374c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d0ef      	beq.n	8003734 <HAL_RCC_OscConfig+0x3a8>
 8003754:	e01b      	b.n	800378e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003756:	4b44      	ldr	r3, [pc, #272]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800375c:	4a42      	ldr	r2, [pc, #264]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800375e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003762:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003766:	f7ff f889 	bl	800287c <HAL_GetTick>
 800376a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800376e:	f7ff f885 	bl	800287c <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e237      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003780:	4b39      	ldr	r3, [pc, #228]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003782:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003786:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1ef      	bne.n	800376e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0304 	and.w	r3, r3, #4
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 80d2 	beq.w	8003940 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800379c:	4b34      	ldr	r3, [pc, #208]	@ (8003870 <HAL_RCC_OscConfig+0x4e4>)
 800379e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d118      	bne.n	80037da <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80037a8:	4b31      	ldr	r3, [pc, #196]	@ (8003870 <HAL_RCC_OscConfig+0x4e4>)
 80037aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ac:	4a30      	ldr	r2, [pc, #192]	@ (8003870 <HAL_RCC_OscConfig+0x4e4>)
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037b4:	f7ff f862 	bl	800287c <HAL_GetTick>
 80037b8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037bc:	f7ff f85e 	bl	800287c <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e210      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80037ce:	4b28      	ldr	r3, [pc, #160]	@ (8003870 <HAL_RCC_OscConfig+0x4e4>)
 80037d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d108      	bne.n	80037f4 <HAL_RCC_OscConfig+0x468>
 80037e2:	4b21      	ldr	r3, [pc, #132]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80037e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80037f2:	e074      	b.n	80038de <HAL_RCC_OscConfig+0x552>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d118      	bne.n	800382e <HAL_RCC_OscConfig+0x4a2>
 80037fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 80037fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003802:	4a19      	ldr	r2, [pc, #100]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003804:	f023 0301 	bic.w	r3, r3, #1
 8003808:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800380c:	4b16      	ldr	r3, [pc, #88]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800380e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003812:	4a15      	ldr	r2, [pc, #84]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003814:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003818:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800381c:	4b12      	ldr	r3, [pc, #72]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800381e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003822:	4a11      	ldr	r2, [pc, #68]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003824:	f023 0304 	bic.w	r3, r3, #4
 8003828:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800382c:	e057      	b.n	80038de <HAL_RCC_OscConfig+0x552>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	2b05      	cmp	r3, #5
 8003834:	d11e      	bne.n	8003874 <HAL_RCC_OscConfig+0x4e8>
 8003836:	4b0c      	ldr	r3, [pc, #48]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003838:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800383c:	4a0a      	ldr	r2, [pc, #40]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800383e:	f043 0304 	orr.w	r3, r3, #4
 8003842:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003846:	4b08      	ldr	r3, [pc, #32]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003848:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800384c:	4a06      	ldr	r2, [pc, #24]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800384e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003852:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003856:	4b04      	ldr	r3, [pc, #16]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 8003858:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800385c:	4a02      	ldr	r2, [pc, #8]	@ (8003868 <HAL_RCC_OscConfig+0x4dc>)
 800385e:	f043 0301 	orr.w	r3, r3, #1
 8003862:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003866:	e03a      	b.n	80038de <HAL_RCC_OscConfig+0x552>
 8003868:	44020c00 	.word	0x44020c00
 800386c:	200001d0 	.word	0x200001d0
 8003870:	44020800 	.word	0x44020800
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2b85      	cmp	r3, #133	@ 0x85
 800387a:	d118      	bne.n	80038ae <HAL_RCC_OscConfig+0x522>
 800387c:	4ba2      	ldr	r3, [pc, #648]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 800387e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003882:	4aa1      	ldr	r2, [pc, #644]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003884:	f043 0304 	orr.w	r3, r3, #4
 8003888:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800388c:	4b9e      	ldr	r3, [pc, #632]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 800388e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003892:	4a9d      	ldr	r2, [pc, #628]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003898:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800389c:	4b9a      	ldr	r3, [pc, #616]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 800389e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038a2:	4a99      	ldr	r2, [pc, #612]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80038a4:	f043 0301 	orr.w	r3, r3, #1
 80038a8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038ac:	e017      	b.n	80038de <HAL_RCC_OscConfig+0x552>
 80038ae:	4b96      	ldr	r3, [pc, #600]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80038b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038b4:	4a94      	ldr	r2, [pc, #592]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80038b6:	f023 0301 	bic.w	r3, r3, #1
 80038ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038be:	4b92      	ldr	r3, [pc, #584]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80038c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038c4:	4a90      	ldr	r2, [pc, #576]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80038c6:	f023 0304 	bic.w	r3, r3, #4
 80038ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038ce:	4b8e      	ldr	r3, [pc, #568]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80038d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038d4:	4a8c      	ldr	r2, [pc, #560]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80038d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d016      	beq.n	8003914 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e6:	f7fe ffc9 	bl	800287c <HAL_GetTick>
 80038ea:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ec:	e00a      	b.n	8003904 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ee:	f7fe ffc5 	bl	800287c <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e175      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003904:	4b80      	ldr	r3, [pc, #512]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003906:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0ed      	beq.n	80038ee <HAL_RCC_OscConfig+0x562>
 8003912:	e015      	b.n	8003940 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003914:	f7fe ffb2 	bl	800287c <HAL_GetTick>
 8003918:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800391a:	e00a      	b.n	8003932 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800391c:	f7fe ffae 	bl	800287c <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800392a:	4293      	cmp	r3, r2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e15e      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003932:	4b75      	ldr	r3, [pc, #468]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003934:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1ed      	bne.n	800391c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0320 	and.w	r3, r3, #32
 8003948:	2b00      	cmp	r3, #0
 800394a:	d036      	beq.n	80039ba <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003950:	2b00      	cmp	r3, #0
 8003952:	d019      	beq.n	8003988 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003954:	4b6c      	ldr	r3, [pc, #432]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a6b      	ldr	r2, [pc, #428]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 800395a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800395e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003960:	f7fe ff8c 	bl	800287c <HAL_GetTick>
 8003964:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003968:	f7fe ff88 	bl	800287c <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e13a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800397a:	4b63      	ldr	r3, [pc, #396]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0f0      	beq.n	8003968 <HAL_RCC_OscConfig+0x5dc>
 8003986:	e018      	b.n	80039ba <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003988:	4b5f      	ldr	r3, [pc, #380]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a5e      	ldr	r2, [pc, #376]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 800398e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003992:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003994:	f7fe ff72 	bl	800287c <HAL_GetTick>
 8003998:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800399c:	f7fe ff6e 	bl	800287c <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e120      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80039ae:	4b56      	ldr	r3, [pc, #344]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 8115 	beq.w	8003bee <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	2b18      	cmp	r3, #24
 80039c8:	f000 80af 	beq.w	8003b2a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	f040 8086 	bne.w	8003ae2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80039d6:	4b4c      	ldr	r3, [pc, #304]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a4b      	ldr	r2, [pc, #300]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80039dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e2:	f7fe ff4b 	bl	800287c <HAL_GetTick>
 80039e6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80039e8:	e008      	b.n	80039fc <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80039ea:	f7fe ff47 	bl	800287c <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e0f9      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80039fc:	4b42      	ldr	r3, [pc, #264]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1f0      	bne.n	80039ea <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003a08:	4b3f      	ldr	r3, [pc, #252]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a10:	f023 0303 	bic.w	r3, r3, #3
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a1c:	0212      	lsls	r2, r2, #8
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	4939      	ldr	r1, [pc, #228]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	628b      	str	r3, [r1, #40]	@ 0x28
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a34:	3b01      	subs	r3, #1
 8003a36:	025b      	lsls	r3, r3, #9
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a40:	3b01      	subs	r3, #1
 8003a42:	041b      	lsls	r3, r3, #16
 8003a44:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	061b      	lsls	r3, r3, #24
 8003a52:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003a56:	492c      	ldr	r1, [pc, #176]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a60:	4a29      	ldr	r2, [pc, #164]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a62:	f023 0310 	bic.w	r3, r3, #16
 8003a66:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6c:	4a26      	ldr	r2, [pc, #152]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003a72:	4b25      	ldr	r3, [pc, #148]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a76:	4a24      	ldr	r2, [pc, #144]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a78:	f043 0310 	orr.w	r3, r3, #16
 8003a7c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003a7e:	4b22      	ldr	r3, [pc, #136]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a82:	f023 020c 	bic.w	r2, r3, #12
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8a:	491f      	ldr	r1, [pc, #124]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003a90:	4b1d      	ldr	r3, [pc, #116]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a94:	f023 0220 	bic.w	r2, r3, #32
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a9c:	491a      	ldr	r1, [pc, #104]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003aa2:	4b19      	ldr	r3, [pc, #100]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa6:	4a18      	ldr	r2, [pc, #96]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aac:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003aae:	4b16      	ldr	r3, [pc, #88]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a15      	ldr	r2, [pc, #84]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003ab4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aba:	f7fe fedf 	bl	800287c <HAL_GetTick>
 8003abe:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003ac0:	e008      	b.n	8003ad4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003ac2:	f7fe fedb 	bl	800287c <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d901      	bls.n	8003ad4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e08d      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d0f0      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x736>
 8003ae0:	e085      	b.n	8003bee <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003ae2:	4b09      	ldr	r3, [pc, #36]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a08      	ldr	r2, [pc, #32]	@ (8003b08 <HAL_RCC_OscConfig+0x77c>)
 8003ae8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aee:	f7fe fec5 	bl	800287c <HAL_GetTick>
 8003af2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003af4:	e00a      	b.n	8003b0c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003af6:	f7fe fec1 	bl	800287c <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d903      	bls.n	8003b0c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e073      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
 8003b08:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1ee      	bne.n	8003af6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003b18:	4b37      	ldr	r3, [pc, #220]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b1c:	4a36      	ldr	r2, [pc, #216]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003b1e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003b22:	f023 0303 	bic.w	r3, r3, #3
 8003b26:	6293      	str	r3, [r2, #40]	@ 0x28
 8003b28:	e061      	b.n	8003bee <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003b2a:	4b33      	ldr	r3, [pc, #204]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003b30:	4b31      	ldr	r3, [pc, #196]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b34:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d031      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f003 0203 	and.w	r2, r3, #3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d12a      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	0a1b      	lsrs	r3, r3, #8
 8003b50:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d122      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b66:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d11a      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	0a5b      	lsrs	r3, r3, #9
 8003b70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b78:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d111      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	0c1b      	lsrs	r3, r3, #16
 8003b82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b8a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d108      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	0e1b      	lsrs	r3, r3, #24
 8003b94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d001      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e024      	b.n	8003bf0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003ba6:	4b14      	ldr	r3, [pc, #80]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003baa:	08db      	lsrs	r3, r3, #3
 8003bac:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d01a      	beq.n	8003bee <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bbc:	4a0e      	ldr	r2, [pc, #56]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003bbe:	f023 0310 	bic.w	r3, r3, #16
 8003bc2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc4:	f7fe fe5a 	bl	800287c <HAL_GetTick>
 8003bc8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003bca:	bf00      	nop
 8003bcc:	f7fe fe56 	bl	800287c <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d0f9      	beq.n	8003bcc <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bdc:	4a06      	ldr	r2, [pc, #24]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003be2:	4b05      	ldr	r3, [pc, #20]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be6:	4a04      	ldr	r2, [pc, #16]	@ (8003bf8 <HAL_RCC_OscConfig+0x86c>)
 8003be8:	f043 0310 	orr.w	r3, r3, #16
 8003bec:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3720      	adds	r7, #32
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	44020c00 	.word	0x44020c00

08003bfc <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e19e      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c10:	4b83      	ldr	r3, [pc, #524]	@ (8003e20 <HAL_RCC_ClockConfig+0x224>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 030f 	and.w	r3, r3, #15
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d910      	bls.n	8003c40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c1e:	4b80      	ldr	r3, [pc, #512]	@ (8003e20 <HAL_RCC_ClockConfig+0x224>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f023 020f 	bic.w	r2, r3, #15
 8003c26:	497e      	ldr	r1, [pc, #504]	@ (8003e20 <HAL_RCC_ClockConfig+0x224>)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b7c      	ldr	r3, [pc, #496]	@ (8003e20 <HAL_RCC_ClockConfig+0x224>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e186      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0310 	and.w	r3, r3, #16
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d012      	beq.n	8003c72 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	695a      	ldr	r2, [r3, #20]
 8003c50:	4b74      	ldr	r3, [pc, #464]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	0a1b      	lsrs	r3, r3, #8
 8003c56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d909      	bls.n	8003c72 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003c5e:	4b71      	ldr	r3, [pc, #452]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003c60:	6a1b      	ldr	r3, [r3, #32]
 8003c62:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	021b      	lsls	r3, r3, #8
 8003c6c:	496d      	ldr	r1, [pc, #436]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0308 	and.w	r3, r3, #8
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d012      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691a      	ldr	r2, [r3, #16]
 8003c82:	4b68      	ldr	r3, [pc, #416]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	091b      	lsrs	r3, r3, #4
 8003c88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d909      	bls.n	8003ca4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003c90:	4b64      	ldr	r3, [pc, #400]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003c92:	6a1b      	ldr	r3, [r3, #32]
 8003c94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	011b      	lsls	r3, r3, #4
 8003c9e:	4961      	ldr	r1, [pc, #388]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d010      	beq.n	8003cd2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	4b5b      	ldr	r3, [pc, #364]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d908      	bls.n	8003cd2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003cc0:	4b58      	ldr	r3, [pc, #352]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	4955      	ldr	r1, [pc, #340]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d010      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	689a      	ldr	r2, [r3, #8]
 8003ce2:	4b50      	ldr	r3, [pc, #320]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	f003 030f 	and.w	r3, r3, #15
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d908      	bls.n	8003d00 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003cee:	4b4d      	ldr	r3, [pc, #308]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003cf0:	6a1b      	ldr	r3, [r3, #32]
 8003cf2:	f023 020f 	bic.w	r2, r3, #15
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	494a      	ldr	r1, [pc, #296]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 8093 	beq.w	8003e34 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b03      	cmp	r3, #3
 8003d14:	d107      	bne.n	8003d26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003d16:	4b43      	ldr	r3, [pc, #268]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d121      	bne.n	8003d66 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e113      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d107      	bne.n	8003d3e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d2e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d115      	bne.n	8003d66 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e107      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d107      	bne.n	8003d56 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003d46:	4b37      	ldr	r3, [pc, #220]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d109      	bne.n	8003d66 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e0fb      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d56:	4b33      	ldr	r3, [pc, #204]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e0f3      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003d66:	4b2f      	ldr	r3, [pc, #188]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	f023 0203 	bic.w	r2, r3, #3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	492c      	ldr	r1, [pc, #176]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d78:	f7fe fd80 	bl	800287c <HAL_GetTick>
 8003d7c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2b03      	cmp	r3, #3
 8003d84:	d112      	bne.n	8003dac <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d86:	e00a      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003d88:	f7fe fd78 	bl	800287c <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e0d7      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d9e:	4b21      	ldr	r3, [pc, #132]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	f003 0318 	and.w	r3, r3, #24
 8003da6:	2b18      	cmp	r3, #24
 8003da8:	d1ee      	bne.n	8003d88 <HAL_RCC_ClockConfig+0x18c>
 8003daa:	e043      	b.n	8003e34 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d112      	bne.n	8003dda <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003db4:	e00a      	b.n	8003dcc <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003db6:	f7fe fd61 	bl	800287c <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e0c0      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003dcc:	4b15      	ldr	r3, [pc, #84]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003dce:	69db      	ldr	r3, [r3, #28]
 8003dd0:	f003 0318 	and.w	r3, r3, #24
 8003dd4:	2b10      	cmp	r3, #16
 8003dd6:	d1ee      	bne.n	8003db6 <HAL_RCC_ClockConfig+0x1ba>
 8003dd8:	e02c      	b.n	8003e34 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d122      	bne.n	8003e28 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003de2:	e00a      	b.n	8003dfa <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003de4:	f7fe fd4a 	bl	800287c <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e0a9      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8003e24 <HAL_RCC_ClockConfig+0x228>)
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	f003 0318 	and.w	r3, r3, #24
 8003e02:	2b08      	cmp	r3, #8
 8003e04:	d1ee      	bne.n	8003de4 <HAL_RCC_ClockConfig+0x1e8>
 8003e06:	e015      	b.n	8003e34 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e08:	f7fe fd38 	bl	800287c <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d906      	bls.n	8003e28 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e097      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
 8003e1e:	bf00      	nop
 8003e20:	40022000 	.word	0x40022000
 8003e24:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e28:	4b4b      	ldr	r3, [pc, #300]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	f003 0318 	and.w	r3, r3, #24
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1e9      	bne.n	8003e08 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d010      	beq.n	8003e62 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	4b44      	ldr	r3, [pc, #272]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	f003 030f 	and.w	r3, r3, #15
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d208      	bcs.n	8003e62 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003e50:	4b41      	ldr	r3, [pc, #260]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f023 020f 	bic.w	r2, r3, #15
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	493e      	ldr	r1, [pc, #248]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e62:	4b3e      	ldr	r3, [pc, #248]	@ (8003f5c <HAL_RCC_ClockConfig+0x360>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d210      	bcs.n	8003e92 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e70:	4b3a      	ldr	r3, [pc, #232]	@ (8003f5c <HAL_RCC_ClockConfig+0x360>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f023 020f 	bic.w	r2, r3, #15
 8003e78:	4938      	ldr	r1, [pc, #224]	@ (8003f5c <HAL_RCC_ClockConfig+0x360>)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e80:	4b36      	ldr	r3, [pc, #216]	@ (8003f5c <HAL_RCC_ClockConfig+0x360>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d001      	beq.n	8003e92 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e05d      	b.n	8003f4e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d010      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68da      	ldr	r2, [r3, #12]
 8003ea2:	4b2d      	ldr	r3, [pc, #180]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d208      	bcs.n	8003ec0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003eae:	4b2a      	ldr	r3, [pc, #168]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	4927      	ldr	r1, [pc, #156]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d012      	beq.n	8003ef2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691a      	ldr	r2, [r3, #16]
 8003ed0:	4b21      	ldr	r3, [pc, #132]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	091b      	lsrs	r3, r3, #4
 8003ed6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d209      	bcs.n	8003ef2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003ede:	4b1e      	ldr	r3, [pc, #120]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	011b      	lsls	r3, r3, #4
 8003eec:	491a      	ldr	r1, [pc, #104]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0310 	and.w	r3, r3, #16
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d012      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	695a      	ldr	r2, [r3, #20]
 8003f02:	4b15      	ldr	r3, [pc, #84]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	0a1b      	lsrs	r3, r3, #8
 8003f08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d209      	bcs.n	8003f24 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003f10:	4b11      	ldr	r3, [pc, #68]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	021b      	lsls	r3, r3, #8
 8003f1e:	490e      	ldr	r1, [pc, #56]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003f24:	f000 f822 	bl	8003f6c <HAL_RCC_GetSysClockFreq>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f58 <HAL_RCC_ClockConfig+0x35c>)
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	490b      	ldr	r1, [pc, #44]	@ (8003f60 <HAL_RCC_ClockConfig+0x364>)
 8003f34:	5ccb      	ldrb	r3, [r1, r3]
 8003f36:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f64 <HAL_RCC_ClockConfig+0x368>)
 8003f3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f68 <HAL_RCC_ClockConfig+0x36c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fe fc10 	bl	8002768 <HAL_InitTick>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003f4c:	7afb      	ldrb	r3, [r7, #11]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	44020c00 	.word	0x44020c00
 8003f5c:	40022000 	.word	0x40022000
 8003f60:	0800e4d4 	.word	0x0800e4d4
 8003f64:	200001cc 	.word	0x200001cc
 8003f68:	200001d0 	.word	0x200001d0

08003f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b089      	sub	sp, #36	@ 0x24
 8003f70:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003f72:	4b8c      	ldr	r3, [pc, #560]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	f003 0318 	and.w	r3, r3, #24
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d102      	bne.n	8003f84 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003f7e:	4b8a      	ldr	r3, [pc, #552]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x23c>)
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	e107      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f84:	4b87      	ldr	r3, [pc, #540]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f86:	69db      	ldr	r3, [r3, #28]
 8003f88:	f003 0318 	and.w	r3, r3, #24
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d112      	bne.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003f90:	4b84      	ldr	r3, [pc, #528]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0320 	and.w	r3, r3, #32
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d009      	beq.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f9c:	4b81      	ldr	r3, [pc, #516]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	08db      	lsrs	r3, r3, #3
 8003fa2:	f003 0303 	and.w	r3, r3, #3
 8003fa6:	4a81      	ldr	r2, [pc, #516]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x240>)
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fac:	61fb      	str	r3, [r7, #28]
 8003fae:	e0f1      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003fb0:	4b7e      	ldr	r3, [pc, #504]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x240>)
 8003fb2:	61fb      	str	r3, [r7, #28]
 8003fb4:	e0ee      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fb6:	4b7b      	ldr	r3, [pc, #492]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f003 0318 	and.w	r3, r3, #24
 8003fbe:	2b10      	cmp	r3, #16
 8003fc0:	d102      	bne.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fc2:	4b7b      	ldr	r3, [pc, #492]	@ (80041b0 <HAL_RCC_GetSysClockFreq+0x244>)
 8003fc4:	61fb      	str	r3, [r7, #28]
 8003fc6:	e0e5      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fc8:	4b76      	ldr	r3, [pc, #472]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	f003 0318 	and.w	r3, r3, #24
 8003fd0:	2b18      	cmp	r3, #24
 8003fd2:	f040 80dd 	bne.w	8004190 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003fd6:	4b73      	ldr	r3, [pc, #460]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fda:	f003 0303 	and.w	r3, r3, #3
 8003fde:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003fe0:	4b70      	ldr	r3, [pc, #448]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe4:	0a1b      	lsrs	r3, r3, #8
 8003fe6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fea:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003fec:	4b6d      	ldr	r3, [pc, #436]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff0:	091b      	lsrs	r3, r3, #4
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003ff8:	4b6a      	ldr	r3, [pc, #424]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003ffc:	08db      	lsrs	r3, r3, #3
 8003ffe:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	fb02 f303 	mul.w	r3, r2, r3
 8004008:	ee07 3a90 	vmov	s15, r3
 800400c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004010:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 80b7 	beq.w	800418a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d003      	beq.n	800402a <HAL_RCC_GetSysClockFreq+0xbe>
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2b03      	cmp	r3, #3
 8004026:	d056      	beq.n	80040d6 <HAL_RCC_GetSysClockFreq+0x16a>
 8004028:	e077      	b.n	800411a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800402a:	4b5e      	ldr	r3, [pc, #376]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0320 	and.w	r3, r3, #32
 8004032:	2b00      	cmp	r3, #0
 8004034:	d02d      	beq.n	8004092 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004036:	4b5b      	ldr	r3, [pc, #364]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	08db      	lsrs	r3, r3, #3
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	4a5a      	ldr	r2, [pc, #360]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x240>)
 8004042:	fa22 f303 	lsr.w	r3, r2, r3
 8004046:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	ee07 3a90 	vmov	s15, r3
 800404e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	ee07 3a90 	vmov	s15, r3
 8004058:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004060:	4b50      	ldr	r3, [pc, #320]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004068:	ee07 3a90 	vmov	s15, r3
 800406c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004070:	ed97 6a02 	vldr	s12, [r7, #8]
 8004074:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80041b4 <HAL_RCC_GetSysClockFreq+0x248>
 8004078:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800407c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004080:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004084:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800408c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004090:	e065      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	ee07 3a90 	vmov	s15, r3
 8004098:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800409c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80041b8 <HAL_RCC_GetSysClockFreq+0x24c>
 80040a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040a4:	4b3f      	ldr	r3, [pc, #252]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ac:	ee07 3a90 	vmov	s15, r3
 80040b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80040b4:	ed97 6a02 	vldr	s12, [r7, #8]
 80040b8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80041b4 <HAL_RCC_GetSysClockFreq+0x248>
 80040bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80040c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80040d4:	e043      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	ee07 3a90 	vmov	s15, r3
 80040dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040e0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80041bc <HAL_RCC_GetSysClockFreq+0x250>
 80040e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040e8:	4b2e      	ldr	r3, [pc, #184]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f0:	ee07 3a90 	vmov	s15, r3
 80040f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80040f8:	ed97 6a02 	vldr	s12, [r7, #8]
 80040fc:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80041b4 <HAL_RCC_GetSysClockFreq+0x248>
 8004100:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004104:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004108:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800410c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004114:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004118:	e021      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	ee07 3a90 	vmov	s15, r3
 8004120:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004124:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80041c0 <HAL_RCC_GetSysClockFreq+0x254>
 8004128:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800412c:	4b1d      	ldr	r3, [pc, #116]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 800412e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004134:	ee07 3a90 	vmov	s15, r3
 8004138:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800413c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004140:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80041b4 <HAL_RCC_GetSysClockFreq+0x248>
 8004144:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004148:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800414c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004150:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004158:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800415c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800415e:	4b11      	ldr	r3, [pc, #68]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004162:	0a5b      	lsrs	r3, r3, #9
 8004164:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004168:	3301      	adds	r3, #1
 800416a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	ee07 3a90 	vmov	s15, r3
 8004172:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004176:	edd7 6a06 	vldr	s13, [r7, #24]
 800417a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800417e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004182:	ee17 3a90 	vmov	r3, s15
 8004186:	61fb      	str	r3, [r7, #28]
 8004188:	e004      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800418a:	2300      	movs	r3, #0
 800418c:	61fb      	str	r3, [r7, #28]
 800418e:	e001      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004190:	4b06      	ldr	r3, [pc, #24]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x240>)
 8004192:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004194:	69fb      	ldr	r3, [r7, #28]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3724      	adds	r7, #36	@ 0x24
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	44020c00 	.word	0x44020c00
 80041a8:	003d0900 	.word	0x003d0900
 80041ac:	03d09000 	.word	0x03d09000
 80041b0:	016e3600 	.word	0x016e3600
 80041b4:	46000000 	.word	0x46000000
 80041b8:	4c742400 	.word	0x4c742400
 80041bc:	4bb71b00 	.word	0x4bb71b00
 80041c0:	4a742400 	.word	0x4a742400

080041c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80041c8:	f7ff fed0 	bl	8003f6c <HAL_RCC_GetSysClockFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b08      	ldr	r3, [pc, #32]	@ (80041f0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80041d0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80041d2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80041d6:	4907      	ldr	r1, [pc, #28]	@ (80041f4 <HAL_RCC_GetHCLKFreq+0x30>)
 80041d8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80041da:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80041de:	fa22 f303 	lsr.w	r3, r2, r3
 80041e2:	4a05      	ldr	r2, [pc, #20]	@ (80041f8 <HAL_RCC_GetHCLKFreq+0x34>)
 80041e4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80041e6:	4b04      	ldr	r3, [pc, #16]	@ (80041f8 <HAL_RCC_GetHCLKFreq+0x34>)
 80041e8:	681b      	ldr	r3, [r3, #0]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	44020c00 	.word	0x44020c00
 80041f4:	0800e4d4 	.word	0x0800e4d4
 80041f8:	200001cc 	.word	0x200001cc

080041fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004200:	f7ff ffe0 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 8004204:	4602      	mov	r2, r0
 8004206:	4b06      	ldr	r3, [pc, #24]	@ (8004220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	091b      	lsrs	r3, r3, #4
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	4904      	ldr	r1, [pc, #16]	@ (8004224 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004212:	5ccb      	ldrb	r3, [r1, r3]
 8004214:	f003 031f 	and.w	r3, r3, #31
 8004218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800421c:	4618      	mov	r0, r3
 800421e:	bd80      	pop	{r7, pc}
 8004220:	44020c00 	.word	0x44020c00
 8004224:	0800e4e4 	.word	0x0800e4e4

08004228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800422c:	f7ff ffca 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 8004230:	4602      	mov	r2, r0
 8004232:	4b06      	ldr	r3, [pc, #24]	@ (800424c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	0a1b      	lsrs	r3, r3, #8
 8004238:	f003 0307 	and.w	r3, r3, #7
 800423c:	4904      	ldr	r1, [pc, #16]	@ (8004250 <HAL_RCC_GetPCLK2Freq+0x28>)
 800423e:	5ccb      	ldrb	r3, [r1, r3]
 8004240:	f003 031f 	and.w	r3, r3, #31
 8004244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004248:	4618      	mov	r0, r3
 800424a:	bd80      	pop	{r7, pc}
 800424c:	44020c00 	.word	0x44020c00
 8004250:	0800e4e4 	.word	0x0800e4e4

08004254 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004258:	f7ff ffb4 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 800425c:	4602      	mov	r2, r0
 800425e:	4b06      	ldr	r3, [pc, #24]	@ (8004278 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	0b1b      	lsrs	r3, r3, #12
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	4904      	ldr	r1, [pc, #16]	@ (800427c <HAL_RCC_GetPCLK3Freq+0x28>)
 800426a:	5ccb      	ldrb	r3, [r1, r3]
 800426c:	f003 031f 	and.w	r3, r3, #31
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004274:	4618      	mov	r0, r3
 8004276:	bd80      	pop	{r7, pc}
 8004278:	44020c00 	.word	0x44020c00
 800427c:	0800e4e4 	.word	0x0800e4e4

08004280 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004280:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004284:	b0ba      	sub	sp, #232	@ 0xe8
 8004286:	af00      	add	r7, sp, #0
 8004288:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800428c:	2300      	movs	r3, #0
 800428e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004292:	2300      	movs	r3, #0
 8004294:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004298:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800429c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a0:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80042a4:	2500      	movs	r5, #0
 80042a6:	ea54 0305 	orrs.w	r3, r4, r5
 80042aa:	d00b      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80042ac:	4bcd      	ldr	r3, [pc, #820]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80042ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80042b2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80042b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042bc:	4ac9      	ldr	r2, [pc, #804]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80042be:	430b      	orrs	r3, r1
 80042c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042cc:	f002 0801 	and.w	r8, r2, #1
 80042d0:	f04f 0900 	mov.w	r9, #0
 80042d4:	ea58 0309 	orrs.w	r3, r8, r9
 80042d8:	d042      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80042da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e0:	2b05      	cmp	r3, #5
 80042e2:	d823      	bhi.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xac>
 80042e4:	a201      	add	r2, pc, #4	@ (adr r2, 80042ec <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80042e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ea:	bf00      	nop
 80042ec:	08004335 	.word	0x08004335
 80042f0:	08004305 	.word	0x08004305
 80042f4:	08004319 	.word	0x08004319
 80042f8:	08004335 	.word	0x08004335
 80042fc:	08004335 	.word	0x08004335
 8004300:	08004335 	.word	0x08004335
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004304:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004308:	3308      	adds	r3, #8
 800430a:	4618      	mov	r0, r3
 800430c:	f003 f906 	bl	800751c <RCCEx_PLL2_Config>
 8004310:	4603      	mov	r3, r0
 8004312:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8004316:	e00e      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004318:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800431c:	3330      	adds	r3, #48	@ 0x30
 800431e:	4618      	mov	r0, r3
 8004320:	f003 f994 	bl	800764c <RCCEx_PLL3_Config>
 8004324:	4603      	mov	r3, r0
 8004326:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 800432a:	e004      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004332:	e000      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004334:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004336:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10c      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800433e:	4ba9      	ldr	r3, [pc, #676]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004340:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004344:	f023 0107 	bic.w	r1, r3, #7
 8004348:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800434c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800434e:	4aa5      	ldr	r2, [pc, #660]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004350:	430b      	orrs	r3, r1
 8004352:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004356:	e003      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004358:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800435c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004360:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	f002 0a02 	and.w	sl, r2, #2
 800436c:	f04f 0b00 	mov.w	fp, #0
 8004370:	ea5a 030b 	orrs.w	r3, sl, fp
 8004374:	f000 8088 	beq.w	8004488 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004378:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800437c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800437e:	2b28      	cmp	r3, #40	@ 0x28
 8004380:	d868      	bhi.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004382:	a201      	add	r2, pc, #4	@ (adr r2, 8004388 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	0800445d 	.word	0x0800445d
 800438c:	08004455 	.word	0x08004455
 8004390:	08004455 	.word	0x08004455
 8004394:	08004455 	.word	0x08004455
 8004398:	08004455 	.word	0x08004455
 800439c:	08004455 	.word	0x08004455
 80043a0:	08004455 	.word	0x08004455
 80043a4:	08004455 	.word	0x08004455
 80043a8:	0800442d 	.word	0x0800442d
 80043ac:	08004455 	.word	0x08004455
 80043b0:	08004455 	.word	0x08004455
 80043b4:	08004455 	.word	0x08004455
 80043b8:	08004455 	.word	0x08004455
 80043bc:	08004455 	.word	0x08004455
 80043c0:	08004455 	.word	0x08004455
 80043c4:	08004455 	.word	0x08004455
 80043c8:	08004441 	.word	0x08004441
 80043cc:	08004455 	.word	0x08004455
 80043d0:	08004455 	.word	0x08004455
 80043d4:	08004455 	.word	0x08004455
 80043d8:	08004455 	.word	0x08004455
 80043dc:	08004455 	.word	0x08004455
 80043e0:	08004455 	.word	0x08004455
 80043e4:	08004455 	.word	0x08004455
 80043e8:	0800445d 	.word	0x0800445d
 80043ec:	08004455 	.word	0x08004455
 80043f0:	08004455 	.word	0x08004455
 80043f4:	08004455 	.word	0x08004455
 80043f8:	08004455 	.word	0x08004455
 80043fc:	08004455 	.word	0x08004455
 8004400:	08004455 	.word	0x08004455
 8004404:	08004455 	.word	0x08004455
 8004408:	0800445d 	.word	0x0800445d
 800440c:	08004455 	.word	0x08004455
 8004410:	08004455 	.word	0x08004455
 8004414:	08004455 	.word	0x08004455
 8004418:	08004455 	.word	0x08004455
 800441c:	08004455 	.word	0x08004455
 8004420:	08004455 	.word	0x08004455
 8004424:	08004455 	.word	0x08004455
 8004428:	0800445d 	.word	0x0800445d
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800442c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004430:	3308      	adds	r3, #8
 8004432:	4618      	mov	r0, r3
 8004434:	f003 f872 	bl	800751c <RCCEx_PLL2_Config>
 8004438:	4603      	mov	r3, r0
 800443a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 800443e:	e00e      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004440:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004444:	3330      	adds	r3, #48	@ 0x30
 8004446:	4618      	mov	r0, r3
 8004448:	f003 f900 	bl	800764c <RCCEx_PLL3_Config>
 800444c:	4603      	mov	r3, r0
 800444e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8004452:	e004      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800445a:	e000      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 800445c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800445e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10c      	bne.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004466:	4b5f      	ldr	r3, [pc, #380]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004468:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800446c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004470:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004476:	4a5b      	ldr	r2, [pc, #364]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004478:	430b      	orrs	r3, r1
 800447a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800447e:	e003      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004480:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004484:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004488:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800448c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004490:	f002 0304 	and.w	r3, r2, #4
 8004494:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004498:	2300      	movs	r3, #0
 800449a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800449e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80044a2:	460b      	mov	r3, r1
 80044a4:	4313      	orrs	r3, r2
 80044a6:	d04e      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80044a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044ae:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80044b2:	d02c      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80044b4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80044b8:	d825      	bhi.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80044ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044be:	d028      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80044c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044c4:	d81f      	bhi.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80044c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80044c8:	d025      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80044ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80044cc:	d81b      	bhi.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80044ce:	2b80      	cmp	r3, #128	@ 0x80
 80044d0:	d00f      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80044d2:	2b80      	cmp	r3, #128	@ 0x80
 80044d4:	d817      	bhi.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d01f      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80044da:	2b40      	cmp	r3, #64	@ 0x40
 80044dc:	d113      	bne.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80044de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044e2:	3308      	adds	r3, #8
 80044e4:	4618      	mov	r0, r3
 80044e6:	f003 f819 	bl	800751c <RCCEx_PLL2_Config>
 80044ea:	4603      	mov	r3, r0
 80044ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 80044f0:	e014      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044f6:	3330      	adds	r3, #48	@ 0x30
 80044f8:	4618      	mov	r0, r3
 80044fa:	f003 f8a7 	bl	800764c <RCCEx_PLL3_Config>
 80044fe:	4603      	mov	r3, r0
 8004500:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8004504:	e00a      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800450c:	e006      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800450e:	bf00      	nop
 8004510:	e004      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004512:	bf00      	nop
 8004514:	e002      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004516:	bf00      	nop
 8004518:	e000      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800451a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800451c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10c      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004524:	4b2f      	ldr	r3, [pc, #188]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004526:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800452a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800452e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004534:	4a2b      	ldr	r2, [pc, #172]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004536:	430b      	orrs	r3, r1
 8004538:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800453c:	e003      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800453e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004542:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004546:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800454a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454e:	f002 0308 	and.w	r3, r2, #8
 8004552:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004556:	2300      	movs	r3, #0
 8004558:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800455c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004560:	460b      	mov	r3, r1
 8004562:	4313      	orrs	r3, r2
 8004564:	d056      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8004566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800456a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800456c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004570:	d031      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004572:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004576:	d82a      	bhi.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004578:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800457c:	d02d      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800457e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004582:	d824      	bhi.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004584:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004588:	d029      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800458a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800458e:	d81e      	bhi.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004590:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004594:	d011      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8004596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800459a:	d818      	bhi.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800459c:	2b00      	cmp	r3, #0
 800459e:	d023      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80045a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045a4:	d113      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045aa:	3308      	adds	r3, #8
 80045ac:	4618      	mov	r0, r3
 80045ae:	f002 ffb5 	bl	800751c <RCCEx_PLL2_Config>
 80045b2:	4603      	mov	r3, r0
 80045b4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 80045b8:	e017      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80045ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045be:	3330      	adds	r3, #48	@ 0x30
 80045c0:	4618      	mov	r0, r3
 80045c2:	f003 f843 	bl	800764c <RCCEx_PLL3_Config>
 80045c6:	4603      	mov	r3, r0
 80045c8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 80045cc:	e00d      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80045d4:	e009      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80045d6:	bf00      	nop
 80045d8:	e007      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80045da:	bf00      	nop
 80045dc:	e005      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80045de:	bf00      	nop
 80045e0:	e003      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80045e2:	bf00      	nop
 80045e4:	44020c00 	.word	0x44020c00
        break;
 80045e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ea:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10c      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80045f2:	4bb9      	ldr	r3, [pc, #740]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80045f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045f8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80045fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004600:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004602:	4ab5      	ldr	r2, [pc, #724]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004604:	430b      	orrs	r3, r1
 8004606:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800460a:	e003      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800460c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004610:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004614:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461c:	f002 0310 	and.w	r3, r2, #16
 8004620:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004624:	2300      	movs	r3, #0
 8004626:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800462a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800462e:	460b      	mov	r3, r1
 8004630:	4313      	orrs	r3, r2
 8004632:	d053      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004634:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004638:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800463a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800463e:	d031      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004640:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004644:	d82a      	bhi.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004646:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800464a:	d02d      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800464c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004650:	d824      	bhi.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004652:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004656:	d029      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004658:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800465c:	d81e      	bhi.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800465e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004662:	d011      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004668:	d818      	bhi.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800466a:	2b00      	cmp	r3, #0
 800466c:	d020      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x430>
 800466e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004672:	d113      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004674:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004678:	3308      	adds	r3, #8
 800467a:	4618      	mov	r0, r3
 800467c:	f002 ff4e 	bl	800751c <RCCEx_PLL2_Config>
 8004680:	4603      	mov	r3, r0
 8004682:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8004686:	e014      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004688:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800468c:	3330      	adds	r3, #48	@ 0x30
 800468e:	4618      	mov	r0, r3
 8004690:	f002 ffdc 	bl	800764c <RCCEx_PLL3_Config>
 8004694:	4603      	mov	r3, r0
 8004696:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 800469a:	e00a      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80046a2:	e006      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046a4:	bf00      	nop
 80046a6:	e004      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046a8:	bf00      	nop
 80046aa:	e002      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046ac:	bf00      	nop
 80046ae:	e000      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046b2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80046ba:	4b87      	ldr	r3, [pc, #540]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80046bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046c0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80046c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046ca:	4a83      	ldr	r2, [pc, #524]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80046cc:	430b      	orrs	r3, r1
 80046ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80046d2:	e003      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80046d8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80046dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e4:	f002 0320 	and.w	r3, r2, #32
 80046e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046ec:	2300      	movs	r3, #0
 80046ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80046f6:	460b      	mov	r3, r1
 80046f8:	4313      	orrs	r3, r2
 80046fa:	d053      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 80046fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004702:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004706:	d031      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004708:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800470c:	d82a      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800470e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004712:	d02d      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004714:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004718:	d824      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800471a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800471e:	d029      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004720:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004724:	d81e      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800472a:	d011      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800472c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004730:	d818      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004732:	2b00      	cmp	r3, #0
 8004734:	d020      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8004736:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800473a:	d113      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800473c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004740:	3308      	adds	r3, #8
 8004742:	4618      	mov	r0, r3
 8004744:	f002 feea 	bl	800751c <RCCEx_PLL2_Config>
 8004748:	4603      	mov	r3, r0
 800474a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 800474e:	e014      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004750:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004754:	3330      	adds	r3, #48	@ 0x30
 8004756:	4618      	mov	r0, r3
 8004758:	f002 ff78 	bl	800764c <RCCEx_PLL3_Config>
 800475c:	4603      	mov	r3, r0
 800475e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8004762:	e00a      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800476a:	e006      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800476c:	bf00      	nop
 800476e:	e004      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004770:	bf00      	nop
 8004772:	e002      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004774:	bf00      	nop
 8004776:	e000      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004778:	bf00      	nop
    }

    if (ret == HAL_OK)
 800477a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10c      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8004782:	4b55      	ldr	r3, [pc, #340]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004784:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004788:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 800478c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004792:	4a51      	ldr	r2, [pc, #324]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004794:	430b      	orrs	r3, r1
 8004796:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800479a:	e003      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80047a0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ac:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80047b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047b4:	2300      	movs	r3, #0
 80047b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80047ba:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047be:	460b      	mov	r3, r1
 80047c0:	4313      	orrs	r3, r2
 80047c2:	d053      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80047c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ca:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80047ce:	d031      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80047d0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80047d4:	d82a      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80047d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047da:	d02d      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80047dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047e0:	d824      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80047e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80047e6:	d029      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80047e8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80047ec:	d81e      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80047ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047f2:	d011      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80047f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047f8:	d818      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d020      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80047fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004802:	d113      	bne.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004804:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004808:	3308      	adds	r3, #8
 800480a:	4618      	mov	r0, r3
 800480c:	f002 fe86 	bl	800751c <RCCEx_PLL2_Config>
 8004810:	4603      	mov	r3, r0
 8004812:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004816:	e014      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004818:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800481c:	3330      	adds	r3, #48	@ 0x30
 800481e:	4618      	mov	r0, r3
 8004820:	f002 ff14 	bl	800764c <RCCEx_PLL3_Config>
 8004824:	4603      	mov	r3, r0
 8004826:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800482a:	e00a      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004832:	e006      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004834:	bf00      	nop
 8004836:	e004      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004838:	bf00      	nop
 800483a:	e002      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800483c:	bf00      	nop
 800483e:	e000      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004842:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10c      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800484a:	4b23      	ldr	r3, [pc, #140]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800484c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004850:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004854:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800485a:	4a1f      	ldr	r2, [pc, #124]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800485c:	430b      	orrs	r3, r1
 800485e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004862:	e003      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004864:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004868:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800486c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004874:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004878:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800487c:	2300      	movs	r3, #0
 800487e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004882:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004886:	460b      	mov	r3, r1
 8004888:	4313      	orrs	r3, r2
 800488a:	d03d      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800488c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004890:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004892:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004896:	d01b      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004898:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800489c:	d814      	bhi.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800489e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048a2:	d017      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x654>
 80048a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048a8:	d80e      	bhi.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x648>
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d016      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x65c>
 80048ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048b2:	d109      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80048b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048b8:	3330      	adds	r3, #48	@ 0x30
 80048ba:	4618      	mov	r0, r3
 80048bc:	f002 fec6 	bl	800764c <RCCEx_PLL3_Config>
 80048c0:	4603      	mov	r3, r0
 80048c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80048c6:	e00a      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80048ce:	e006      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 80048d0:	bf00      	nop
 80048d2:	e004      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 80048d4:	bf00      	nop
 80048d6:	e002      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x65e>
 80048d8:	44020c00 	.word	0x44020c00
        break;
 80048dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10c      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80048e6:	4b99      	ldr	r3, [pc, #612]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80048e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80048ec:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80048f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048f6:	4a95      	ldr	r2, [pc, #596]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80048f8:	430b      	orrs	r3, r1
 80048fa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80048fe:	e003      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004900:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004904:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004908:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800490c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004910:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004914:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004918:	2300      	movs	r3, #0
 800491a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800491e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004922:	460b      	mov	r3, r1
 8004924:	4313      	orrs	r3, r2
 8004926:	d03b      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004928:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800492c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800492e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004932:	d01b      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8004934:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004938:	d814      	bhi.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 800493a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800493e:	d017      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8004940:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004944:	d80e      	bhi.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8004946:	2b00      	cmp	r3, #0
 8004948:	d014      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 800494a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800494e:	d109      	bne.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004950:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004954:	3330      	adds	r3, #48	@ 0x30
 8004956:	4618      	mov	r0, r3
 8004958:	f002 fe78 	bl	800764c <RCCEx_PLL3_Config>
 800495c:	4603      	mov	r3, r0
 800495e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004962:	e008      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800496a:	e004      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 800496c:	bf00      	nop
 800496e:	e002      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8004970:	bf00      	nop
 8004972:	e000      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8004974:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004976:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10c      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800497e:	4b73      	ldr	r3, [pc, #460]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004980:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004984:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004988:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800498c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800498e:	4a6f      	ldr	r2, [pc, #444]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004990:	430b      	orrs	r3, r1
 8004992:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004996:	e003      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004998:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800499c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80049ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80049b0:	2300      	movs	r3, #0
 80049b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049b6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80049ba:	460b      	mov	r3, r1
 80049bc:	4313      	orrs	r3, r2
 80049be:	d03d      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80049c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049cc:	d01b      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x786>
 80049ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049d2:	d814      	bhi.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x77e>
 80049d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049d8:	d017      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x78a>
 80049da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049de:	d80e      	bhi.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x77e>
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d014      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x78e>
 80049e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049e8:	d109      	bne.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049ee:	3330      	adds	r3, #48	@ 0x30
 80049f0:	4618      	mov	r0, r3
 80049f2:	f002 fe2b 	bl	800764c <RCCEx_PLL3_Config>
 80049f6:	4603      	mov	r3, r0
 80049f8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 80049fc:	e008      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004a04:	e004      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8004a06:	bf00      	nop
 8004a08:	e002      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8004a0a:	bf00      	nop
 8004a0c:	e000      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8004a0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a10:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d10d      	bne.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004a18:	4b4c      	ldr	r3, [pc, #304]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004a1a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a1e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004a22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2a:	4a48      	ldr	r2, [pc, #288]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004a2c:	430b      	orrs	r3, r1
 8004a2e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004a32:	e003      	b.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a34:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004a38:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8004a3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a44:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004a48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a52:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004a56:	460b      	mov	r3, r1
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	d035      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8004a5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a68:	d015      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004a6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a6e:	d80e      	bhi.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d012      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8004a74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a78:	d109      	bne.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a7e:	3330      	adds	r3, #48	@ 0x30
 8004a80:	4618      	mov	r0, r3
 8004a82:	f002 fde3 	bl	800764c <RCCEx_PLL3_Config>
 8004a86:	4603      	mov	r3, r0
 8004a88:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8004a8c:	e006      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004a94:	e002      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8004a96:	bf00      	nop
 8004a98:	e000      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8004a9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a9c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8004aa4:	4b29      	ldr	r3, [pc, #164]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004aa6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004aaa:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8004aae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ab6:	4a25      	ldr	r2, [pc, #148]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004ab8:	430b      	orrs	r3, r1
 8004aba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004abe:	e003      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004ac4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8004ac8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8004ad6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ada:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ade:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	d037      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8004ae8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004af4:	d015      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004af6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004afa:	d80e      	bhi.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d012      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8004b00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b04:	d109      	bne.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b0a:	3330      	adds	r3, #48	@ 0x30
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f002 fd9d 	bl	800764c <RCCEx_PLL3_Config>
 8004b12:	4603      	mov	r3, r0
 8004b14:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8004b18:	e006      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004b20:	e002      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8004b22:	bf00      	nop
 8004b24:	e000      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8004b26:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004b28:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10f      	bne.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8004b30:	4b06      	ldr	r3, [pc, #24]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004b32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004b36:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004b3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b42:	4a02      	ldr	r2, [pc, #8]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004b44:	430b      	orrs	r3, r1
 8004b46:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004b4a:	e005      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8004b4c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b50:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004b54:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004b58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b60:	2100      	movs	r1, #0
 8004b62:	67b9      	str	r1, [r7, #120]	@ 0x78
 8004b64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b68:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004b6a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4313      	orrs	r3, r2
 8004b72:	d00e      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8004b74:	4bb8      	ldr	r3, [pc, #736]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b76:	69db      	ldr	r3, [r3, #28]
 8004b78:	4ab7      	ldr	r2, [pc, #732]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b7e:	61d3      	str	r3, [r2, #28]
 8004b80:	4bb5      	ldr	r3, [pc, #724]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b82:	69d9      	ldr	r1, [r3, #28]
 8004b84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b88:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004b8c:	4ab2      	ldr	r2, [pc, #712]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004b8e:	430b      	orrs	r3, r1
 8004b90:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004b9e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ba4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4313      	orrs	r3, r2
 8004bac:	d055      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8004bae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bb6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004bba:	d031      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8004bbc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004bc0:	d82a      	bhi.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8004bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc6:	d02d      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8004bc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bcc:	d824      	bhi.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8004bce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bd2:	d029      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8004bd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bd8:	d81e      	bhi.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8004bda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bde:	d011      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be4:	d818      	bhi.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d020      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 8004bea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bee:	d113      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004bf0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bf4:	3308      	adds	r3, #8
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f002 fc90 	bl	800751c <RCCEx_PLL2_Config>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004c02:	e014      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c08:	3330      	adds	r3, #48	@ 0x30
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f002 fd1e 	bl	800764c <RCCEx_PLL3_Config>
 8004c10:	4603      	mov	r3, r0
 8004c12:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004c16:	e00a      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004c1e:	e006      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8004c20:	bf00      	nop
 8004c22:	e004      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8004c24:	bf00      	nop
 8004c26:	e002      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8004c28:	bf00      	nop
 8004c2a:	e000      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8004c2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10d      	bne.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004c36:	4b88      	ldr	r3, [pc, #544]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004c38:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004c3c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004c40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c48:	4a83      	ldr	r2, [pc, #524]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004c4a:	430b      	orrs	r3, r1
 8004c4c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004c50:	e003      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c52:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004c56:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004c5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c62:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004c66:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c68:	2300      	movs	r3, #0
 8004c6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c6c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004c70:	460b      	mov	r3, r1
 8004c72:	4313      	orrs	r3, r2
 8004c74:	d055      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8004c76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c7e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004c82:	d031      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8004c84:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004c88:	d82a      	bhi.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8004c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c8e:	d02d      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8004c90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c94:	d824      	bhi.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8004c96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c9a:	d029      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004c9c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004ca0:	d81e      	bhi.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8004ca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca6:	d011      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cac:	d818      	bhi.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d020      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004cb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cb6:	d113      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004cb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cbc:	3308      	adds	r3, #8
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f002 fc2c 	bl	800751c <RCCEx_PLL2_Config>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8004cca:	e014      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ccc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cd0:	3330      	adds	r3, #48	@ 0x30
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f002 fcba 	bl	800764c <RCCEx_PLL3_Config>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8004cde:	e00a      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004ce6:	e006      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8004ce8:	bf00      	nop
 8004cea:	e004      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8004cec:	bf00      	nop
 8004cee:	e002      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8004cf0:	bf00      	nop
 8004cf2:	e000      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8004cf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10d      	bne.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004cfe:	4b56      	ldr	r3, [pc, #344]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004d00:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d04:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004d08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d10:	4a51      	ldr	r2, [pc, #324]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004d12:	430b      	orrs	r3, r1
 8004d14:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004d18:	e003      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d1a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004d1e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8004d22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004d2e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d30:	2300      	movs	r3, #0
 8004d32:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d34:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	d032      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8004d3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d42:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004d46:	2b05      	cmp	r3, #5
 8004d48:	d80f      	bhi.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8004d4a:	2b03      	cmp	r3, #3
 8004d4c:	d211      	bcs.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d911      	bls.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d109      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d5a:	3308      	adds	r3, #8
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f002 fbdd 	bl	800751c <RCCEx_PLL2_Config>
 8004d62:	4603      	mov	r3, r0
 8004d64:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004d68:	e006      	b.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004d70:	e002      	b.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8004d72:	bf00      	nop
 8004d74:	e000      	b.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8004d76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d78:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d10d      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004d80:	4b35      	ldr	r3, [pc, #212]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004d82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d86:	f023 0107 	bic.w	r1, r3, #7
 8004d8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004d92:	4a31      	ldr	r2, [pc, #196]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004d94:	430b      	orrs	r3, r1
 8004d96:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d9a:	e003      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004da0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8004da4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dac:	2100      	movs	r1, #0
 8004dae:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004db0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004db4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004db6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	d024      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8004dc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004dc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d005      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	d005      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004dd6:	e002      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8004dd8:	bf00      	nop
 8004dda:	e000      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8004ddc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dde:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10d      	bne.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8004de6:	4b1c      	ldr	r3, [pc, #112]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004de8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dec:	f023 0108 	bic.w	r1, r3, #8
 8004df0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004df4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004df8:	4a17      	ldr	r2, [pc, #92]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004dfa:	430b      	orrs	r3, r1
 8004dfc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004e00:	e003      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e02:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e06:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e12:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004e16:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e18:	2300      	movs	r3, #0
 8004e1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e1c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004e20:	460b      	mov	r3, r1
 8004e22:	4313      	orrs	r3, r2
 8004e24:	f000 80b9 	beq.w	8004f9a <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004e28:	4b0c      	ldr	r3, [pc, #48]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2c:	4a0b      	ldr	r2, [pc, #44]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8004e2e:	f043 0301 	orr.w	r3, r3, #1
 8004e32:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e34:	f7fd fd22 	bl	800287c <HAL_GetTick>
 8004e38:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004e3c:	e010      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e3e:	f7fd fd1d 	bl	800287c <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d908      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004e54:	e00a      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8004e56:	bf00      	nop
 8004e58:	44020c00 	.word	0x44020c00
 8004e5c:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004e60:	4bba      	ldr	r3, [pc, #744]	@ (800514c <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 8004e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0e8      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8004e6c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f040 808e 	bne.w	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e76:	4bb6      	ldr	r3, [pc, #728]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004e78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d023      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8004e8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e90:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8004e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d01b      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e9c:	4bac      	ldr	r3, [pc, #688]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004e9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004eaa:	4ba9      	ldr	r3, [pc, #676]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004eac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004eb0:	4aa7      	ldr	r2, [pc, #668]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004eba:	4ba5      	ldr	r3, [pc, #660]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004ebc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ec0:	4aa3      	ldr	r2, [pc, #652]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ec6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004eca:	4aa1      	ldr	r2, [pc, #644]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ed0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ed8:	f003 0301 	and.w	r3, r3, #1
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d019      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ee0:	f7fd fccc 	bl	800287c <HAL_GetTick>
 8004ee4:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ee8:	e00d      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eea:	f7fd fcc7 	bl	800287c <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ef4:	1ad2      	subs	r2, r2, r3
 8004ef6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d903      	bls.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8004f04:	e006      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f06:	4b92      	ldr	r3, [pc, #584]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d0ea      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8004f14:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d135      	bne.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8004f1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f20:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004f24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f2c:	d110      	bne.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 8004f2e:	4b88      	ldr	r3, [pc, #544]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004f36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f3a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004f44:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004f48:	4a81      	ldr	r2, [pc, #516]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f4a:	430b      	orrs	r3, r1
 8004f4c:	61d3      	str	r3, [r2, #28]
 8004f4e:	e005      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8004f50:	4b7f      	ldr	r3, [pc, #508]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	4a7e      	ldr	r2, [pc, #504]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f56:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f5a:	61d3      	str	r3, [r2, #28]
 8004f5c:	4b7c      	ldr	r3, [pc, #496]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f62:	4a7b      	ldr	r2, [pc, #492]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f68:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004f6c:	4b78      	ldr	r3, [pc, #480]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f6e:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8004f72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f76:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004f7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f7e:	4a74      	ldr	r2, [pc, #464]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004f80:	430b      	orrs	r3, r1
 8004f82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004f86:	e008      	b.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f88:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f8c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8004f90:	e003      	b.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f92:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f96:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004f9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fa8:	2300      	movs	r3, #0
 8004faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fac:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	d035      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004fb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fbe:	2b30      	cmp	r3, #48	@ 0x30
 8004fc0:	d014      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8004fc2:	2b30      	cmp	r3, #48	@ 0x30
 8004fc4:	d80e      	bhi.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8004fc6:	2b20      	cmp	r3, #32
 8004fc8:	d012      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8004fca:	2b20      	cmp	r3, #32
 8004fcc:	d80a      	bhi.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d010      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8004fd2:	2b10      	cmp	r3, #16
 8004fd4:	d106      	bne.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fd6:	4b5e      	ldr	r3, [pc, #376]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fda:	4a5d      	ldr	r2, [pc, #372]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004fdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fe0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004fea:	e004      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8004fec:	bf00      	nop
 8004fee:	e002      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8004ff0:	bf00      	nop
 8004ff2:	e000      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8004ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ff6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10d      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004ffe:	4b54      	ldr	r3, [pc, #336]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005000:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005004:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005008:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800500c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005010:	4a4f      	ldr	r2, [pc, #316]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005012:	430b      	orrs	r3, r1
 8005014:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005018:	e003      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800501a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800501e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005022:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800502e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005030:	2300      	movs	r3, #0
 8005032:	647b      	str	r3, [r7, #68]	@ 0x44
 8005034:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005038:	460b      	mov	r3, r1
 800503a:	4313      	orrs	r3, r2
 800503c:	d033      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800503e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005042:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005046:	2b00      	cmp	r3, #0
 8005048:	d002      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 800504a:	2b40      	cmp	r3, #64	@ 0x40
 800504c:	d007      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800504e:	e010      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005050:	4b3f      	ldr	r3, [pc, #252]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005054:	4a3e      	ldr	r2, [pc, #248]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005056:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800505a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800505c:	e00d      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800505e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005062:	3308      	adds	r3, #8
 8005064:	4618      	mov	r0, r3
 8005066:	f002 fa59 	bl	800751c <RCCEx_PLL2_Config>
 800506a:	4603      	mov	r3, r0
 800506c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005070:	e003      	b.n	800507a <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005078:	bf00      	nop
    }

    if (ret == HAL_OK)
 800507a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10d      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005082:	4b33      	ldr	r3, [pc, #204]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005084:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005088:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800508c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005090:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005094:	4a2e      	ldr	r2, [pc, #184]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005096:	430b      	orrs	r3, r1
 8005098:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800509c:	e003      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800509e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80050a2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80050a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ae:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80050b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050b4:	2300      	movs	r3, #0
 80050b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050b8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80050bc:	460b      	mov	r3, r1
 80050be:	4313      	orrs	r3, r2
 80050c0:	d04c      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80050c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80050ca:	2b04      	cmp	r3, #4
 80050cc:	d827      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80050ce:	a201      	add	r2, pc, #4	@ (adr r2, 80050d4 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 80050d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d4:	080050e9 	.word	0x080050e9
 80050d8:	080050f7 	.word	0x080050f7
 80050dc:	0800510b 	.word	0x0800510b
 80050e0:	08005127 	.word	0x08005127
 80050e4:	08005127 	.word	0x08005127
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050e8:	4b19      	ldr	r3, [pc, #100]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80050ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ec:	4a18      	ldr	r2, [pc, #96]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80050ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050f2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80050f4:	e018      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050fa:	3308      	adds	r3, #8
 80050fc:	4618      	mov	r0, r3
 80050fe:	f002 fa0d 	bl	800751c <RCCEx_PLL2_Config>
 8005102:	4603      	mov	r3, r0
 8005104:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005108:	e00e      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800510a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800510e:	3330      	adds	r3, #48	@ 0x30
 8005110:	4618      	mov	r0, r3
 8005112:	f002 fa9b 	bl	800764c <RCCEx_PLL3_Config>
 8005116:	4603      	mov	r3, r0
 8005118:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800511c:	e004      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005124:	e000      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 8005126:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005128:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d111      	bne.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005130:	4b07      	ldr	r3, [pc, #28]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005136:	f023 0107 	bic.w	r1, r3, #7
 800513a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800513e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005142:	4a03      	ldr	r2, [pc, #12]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005144:	430b      	orrs	r3, r1
 8005146:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800514a:	e007      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xedc>
 800514c:	44020800 	.word	0x44020800
 8005150:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005154:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005158:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800515c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005168:	633b      	str	r3, [r7, #48]	@ 0x30
 800516a:	2300      	movs	r3, #0
 800516c:	637b      	str	r3, [r7, #52]	@ 0x34
 800516e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005172:	460b      	mov	r3, r1
 8005174:	4313      	orrs	r3, r2
 8005176:	f000 8081 	beq.w	800527c <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800517a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800517e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005182:	2b20      	cmp	r3, #32
 8005184:	d85f      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8005186:	a201      	add	r2, pc, #4	@ (adr r2, 800518c <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8005188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518c:	08005211 	.word	0x08005211
 8005190:	08005247 	.word	0x08005247
 8005194:	08005247 	.word	0x08005247
 8005198:	08005247 	.word	0x08005247
 800519c:	08005247 	.word	0x08005247
 80051a0:	08005247 	.word	0x08005247
 80051a4:	08005247 	.word	0x08005247
 80051a8:	08005247 	.word	0x08005247
 80051ac:	0800521f 	.word	0x0800521f
 80051b0:	08005247 	.word	0x08005247
 80051b4:	08005247 	.word	0x08005247
 80051b8:	08005247 	.word	0x08005247
 80051bc:	08005247 	.word	0x08005247
 80051c0:	08005247 	.word	0x08005247
 80051c4:	08005247 	.word	0x08005247
 80051c8:	08005247 	.word	0x08005247
 80051cc:	08005233 	.word	0x08005233
 80051d0:	08005247 	.word	0x08005247
 80051d4:	08005247 	.word	0x08005247
 80051d8:	08005247 	.word	0x08005247
 80051dc:	08005247 	.word	0x08005247
 80051e0:	08005247 	.word	0x08005247
 80051e4:	08005247 	.word	0x08005247
 80051e8:	08005247 	.word	0x08005247
 80051ec:	0800524f 	.word	0x0800524f
 80051f0:	08005247 	.word	0x08005247
 80051f4:	08005247 	.word	0x08005247
 80051f8:	08005247 	.word	0x08005247
 80051fc:	08005247 	.word	0x08005247
 8005200:	08005247 	.word	0x08005247
 8005204:	08005247 	.word	0x08005247
 8005208:	08005247 	.word	0x08005247
 800520c:	0800524f 	.word	0x0800524f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005210:	4bb9      	ldr	r3, [pc, #740]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005214:	4ab8      	ldr	r2, [pc, #736]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800521a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800521c:	e018      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800521e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005222:	3308      	adds	r3, #8
 8005224:	4618      	mov	r0, r3
 8005226:	f002 f979 	bl	800751c <RCCEx_PLL2_Config>
 800522a:	4603      	mov	r3, r0
 800522c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005230:	e00e      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005232:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005236:	3330      	adds	r3, #48	@ 0x30
 8005238:	4618      	mov	r0, r3
 800523a:	f002 fa07 	bl	800764c <RCCEx_PLL3_Config>
 800523e:	4603      	mov	r3, r0
 8005240:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005244:	e004      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800524c:	e000      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 800524e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005250:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10d      	bne.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005258:	4ba7      	ldr	r3, [pc, #668]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800525a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800525e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005262:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005266:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800526a:	4aa3      	ldr	r2, [pc, #652]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800526c:	430b      	orrs	r3, r1
 800526e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005272:	e003      	b.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005274:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005278:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800527c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005284:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005288:	62bb      	str	r3, [r7, #40]	@ 0x28
 800528a:	2300      	movs	r3, #0
 800528c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800528e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005292:	460b      	mov	r3, r1
 8005294:	4313      	orrs	r3, r2
 8005296:	d04e      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005298:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800529c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052a4:	d02e      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80052a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052aa:	d827      	bhi.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80052ac:	2bc0      	cmp	r3, #192	@ 0xc0
 80052ae:	d02b      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 80052b0:	2bc0      	cmp	r3, #192	@ 0xc0
 80052b2:	d823      	bhi.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80052b4:	2b80      	cmp	r3, #128	@ 0x80
 80052b6:	d017      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 80052b8:	2b80      	cmp	r3, #128	@ 0x80
 80052ba:	d81f      	bhi.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d002      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x1046>
 80052c0:	2b40      	cmp	r3, #64	@ 0x40
 80052c2:	d007      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 80052c4:	e01a      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052c6:	4b8c      	ldr	r3, [pc, #560]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80052c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ca:	4a8b      	ldr	r2, [pc, #556]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80052cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052d0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80052d2:	e01a      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052d8:	3308      	adds	r3, #8
 80052da:	4618      	mov	r0, r3
 80052dc:	f002 f91e 	bl	800751c <RCCEx_PLL2_Config>
 80052e0:	4603      	mov	r3, r0
 80052e2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80052e6:	e010      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052ec:	3330      	adds	r3, #48	@ 0x30
 80052ee:	4618      	mov	r0, r3
 80052f0:	f002 f9ac 	bl	800764c <RCCEx_PLL3_Config>
 80052f4:	4603      	mov	r3, r0
 80052f6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80052fa:	e006      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005302:	e002      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8005304:	bf00      	nop
 8005306:	e000      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8005308:	bf00      	nop
    }

    if (ret == HAL_OK)
 800530a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10d      	bne.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005312:	4b79      	ldr	r3, [pc, #484]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005318:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 800531c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005320:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005324:	4974      	ldr	r1, [pc, #464]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005326:	4313      	orrs	r3, r2
 8005328:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800532c:	e003      	b.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800532e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005332:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8005336:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800533a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005342:	623b      	str	r3, [r7, #32]
 8005344:	2300      	movs	r3, #0
 8005346:	627b      	str	r3, [r7, #36]	@ 0x24
 8005348:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800534c:	460b      	mov	r3, r1
 800534e:	4313      	orrs	r3, r2
 8005350:	d055      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005356:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800535a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800535e:	d031      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 8005360:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005364:	d82a      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8005366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800536a:	d02d      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 800536c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005370:	d824      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8005372:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005376:	d029      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8005378:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800537c:	d81e      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800537e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005382:	d011      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8005384:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005388:	d818      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800538a:	2b00      	cmp	r3, #0
 800538c:	d020      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 800538e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005392:	d113      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005394:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005398:	3308      	adds	r3, #8
 800539a:	4618      	mov	r0, r3
 800539c:	f002 f8be 	bl	800751c <RCCEx_PLL2_Config>
 80053a0:	4603      	mov	r3, r0
 80053a2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80053a6:	e014      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053ac:	3330      	adds	r3, #48	@ 0x30
 80053ae:	4618      	mov	r0, r3
 80053b0:	f002 f94c 	bl	800764c <RCCEx_PLL3_Config>
 80053b4:	4603      	mov	r3, r0
 80053b6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80053ba:	e00a      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80053c2:	e006      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80053c4:	bf00      	nop
 80053c6:	e004      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80053c8:	bf00      	nop
 80053ca:	e002      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80053cc:	bf00      	nop
 80053ce:	e000      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80053d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053d2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10d      	bne.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80053da:	4b47      	ldr	r3, [pc, #284]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80053dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053e0:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 80053e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053e8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80053ec:	4942      	ldr	r1, [pc, #264]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80053f4:	e003      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80053fa:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80053fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005406:	2100      	movs	r1, #0
 8005408:	61b9      	str	r1, [r7, #24]
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	61fb      	str	r3, [r7, #28]
 8005410:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005414:	460b      	mov	r3, r1
 8005416:	4313      	orrs	r3, r2
 8005418:	d03c      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800541a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800541e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005422:	2b03      	cmp	r3, #3
 8005424:	d81b      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x11de>
 8005426:	a201      	add	r2, pc, #4	@ (adr r2, 800542c <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8005428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800542c:	08005467 	.word	0x08005467
 8005430:	0800543d 	.word	0x0800543d
 8005434:	0800544b 	.word	0x0800544b
 8005438:	08005467 	.word	0x08005467
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800543c:	4b2e      	ldr	r3, [pc, #184]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800543e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005440:	4a2d      	ldr	r2, [pc, #180]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005442:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005446:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005448:	e00e      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800544a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800544e:	3308      	adds	r3, #8
 8005450:	4618      	mov	r0, r3
 8005452:	f002 f863 	bl	800751c <RCCEx_PLL2_Config>
 8005456:	4603      	mov	r3, r0
 8005458:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800545c:	e004      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005464:	e000      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8005466:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005468:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10d      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005470:	4b21      	ldr	r3, [pc, #132]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005472:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005476:	f023 0203 	bic.w	r2, r3, #3
 800547a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800547e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005482:	491d      	ldr	r1, [pc, #116]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005484:	4313      	orrs	r3, r2
 8005486:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800548a:	e003      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800548c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005490:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005494:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	2100      	movs	r1, #0
 800549e:	6139      	str	r1, [r7, #16]
 80054a0:	f003 0304 	and.w	r3, r3, #4
 80054a4:	617b      	str	r3, [r7, #20]
 80054a6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80054aa:	460b      	mov	r3, r1
 80054ac:	4313      	orrs	r3, r2
 80054ae:	d03c      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80054b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054bc:	d00e      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80054be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c2:	d815      	bhi.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d019      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x127c>
 80054c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054cc:	d110      	bne.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054ce:	4b0a      	ldr	r3, [pc, #40]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80054d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d2:	4a09      	ldr	r2, [pc, #36]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80054d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054d8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80054da:	e010      	b.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054e0:	3308      	adds	r3, #8
 80054e2:	4618      	mov	r0, r3
 80054e4:	f002 f81a 	bl	800751c <RCCEx_PLL2_Config>
 80054e8:	4603      	mov	r3, r0
 80054ea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80054ee:	e006      	b.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80054f6:	e002      	b.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x127e>
 80054f8:	44020c00 	.word	0x44020c00
        break;
 80054fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054fe:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10d      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8005506:	4b3d      	ldr	r3, [pc, #244]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005508:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800550c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005510:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005514:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005518:	4938      	ldr	r1, [pc, #224]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800551a:	4313      	orrs	r3, r2
 800551c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005520:	e003      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005522:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005526:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800552a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005532:	2100      	movs	r1, #0
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	f003 0310 	and.w	r3, r3, #16
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005540:	460b      	mov	r3, r1
 8005542:	4313      	orrs	r3, r2
 8005544:	d038      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005546:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800554a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800554e:	2b30      	cmp	r3, #48	@ 0x30
 8005550:	d01b      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x130a>
 8005552:	2b30      	cmp	r3, #48	@ 0x30
 8005554:	d815      	bhi.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x1302>
 8005556:	2b10      	cmp	r3, #16
 8005558:	d002      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 800555a:	2b20      	cmp	r3, #32
 800555c:	d007      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 800555e:	e010      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005560:	4b26      	ldr	r3, [pc, #152]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005564:	4a25      	ldr	r2, [pc, #148]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800556a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800556c:	e00e      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800556e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005572:	3330      	adds	r3, #48	@ 0x30
 8005574:	4618      	mov	r0, r3
 8005576:	f002 f869 	bl	800764c <RCCEx_PLL3_Config>
 800557a:	4603      	mov	r3, r0
 800557c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8005580:	e004      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005588:	e000      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 800558a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800558c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10d      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8005594:	4b19      	ldr	r3, [pc, #100]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005596:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800559a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800559e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055a2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80055a6:	4915      	ldr	r1, [pc, #84]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80055ae:	e003      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80055b4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c0:	2100      	movs	r1, #0
 80055c2:	6039      	str	r1, [r7, #0]
 80055c4:	f003 0308 	and.w	r3, r3, #8
 80055c8:	607b      	str	r3, [r7, #4]
 80055ca:	e9d7 1200 	ldrd	r1, r2, [r7]
 80055ce:	460b      	mov	r3, r1
 80055d0:	4313      	orrs	r3, r2
 80055d2:	d00c      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80055d4:	4b09      	ldr	r3, [pc, #36]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80055d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055e2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80055e6:	4905      	ldr	r1, [pc, #20]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80055ee:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	37e8      	adds	r7, #232	@ 0xe8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055fc:	44020c00 	.word	0x44020c00

08005600 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8005600:	b480      	push	{r7}
 8005602:	b08b      	sub	sp, #44	@ 0x2c
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005608:	4bad      	ldr	r3, [pc, #692]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800560a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800560c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005610:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005612:	4bab      	ldr	r3, [pc, #684]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005616:	f003 0303 	and.w	r3, r3, #3
 800561a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800561c:	4ba8      	ldr	r3, [pc, #672]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800561e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005620:	0a1b      	lsrs	r3, r3, #8
 8005622:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005626:	61bb      	str	r3, [r7, #24]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8005628:	4ba5      	ldr	r3, [pc, #660]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800562a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562c:	f003 0310 	and.w	r3, r3, #16
 8005630:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005632:	4ba3      	ldr	r3, [pc, #652]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005636:	08db      	lsrs	r3, r3, #3
 8005638:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	fb02 f303 	mul.w	r3, r2, r3
 8005642:	ee07 3a90 	vmov	s15, r3
 8005646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800564a:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	2b00      	cmp	r3, #0
 8005652:	f000 8126 	beq.w	80058a2 <HAL_RCCEx_GetPLL1ClockFreq+0x2a2>
  {
    switch (pll1source)
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	2b03      	cmp	r3, #3
 800565a:	d053      	beq.n	8005704 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	2b03      	cmp	r3, #3
 8005660:	d86f      	bhi.n	8005742 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d003      	beq.n	8005670 <HAL_RCCEx_GetPLL1ClockFreq+0x70>
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	2b02      	cmp	r3, #2
 800566c:	d02b      	beq.n	80056c6 <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
 800566e:	e068      	b.n	8005742 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005670:	4b93      	ldr	r3, [pc, #588]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	08db      	lsrs	r3, r3, #3
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	4a92      	ldr	r2, [pc, #584]	@ (80058c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800567c:	fa22 f303 	lsr.w	r3, r2, r3
 8005680:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	ee07 3a90 	vmov	s15, r3
 8005688:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	ee07 3a90 	vmov	s15, r3
 8005692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	ee07 3a90 	vmov	s15, r3
 80056a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056a4:	ed97 6a04 	vldr	s12, [r7, #16]
 80056a8:	eddf 5a87 	vldr	s11, [pc, #540]	@ 80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80056ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80056c4:	e068      	b.n	8005798 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	ee07 3a90 	vmov	s15, r3
 80056cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d0:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80056d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	ee07 3a90 	vmov	s15, r3
 80056de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056e2:	ed97 6a04 	vldr	s12, [r7, #16]
 80056e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80056ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056fe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005702:	e049      	b.n	8005798 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	ee07 3a90 	vmov	s15, r3
 800570a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800570e:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80058d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8005712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	ee07 3a90 	vmov	s15, r3
 800571c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005720:	ed97 6a04 	vldr	s12, [r7, #16]
 8005724:	eddf 5a68 	vldr	s11, [pc, #416]	@ 80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8005728:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800572c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005730:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005734:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800573c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005740:	e02a      	b.n	8005798 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005742:	4b5f      	ldr	r3, [pc, #380]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	08db      	lsrs	r3, r3, #3
 8005748:	f003 0303 	and.w	r3, r3, #3
 800574c:	4a5d      	ldr	r2, [pc, #372]	@ (80058c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800574e:	fa22 f303 	lsr.w	r3, r2, r3
 8005752:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	ee07 3a90 	vmov	s15, r3
 800575a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	ee07 3a90 	vmov	s15, r3
 8005764:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005768:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800576c:	6a3b      	ldr	r3, [r7, #32]
 800576e:	ee07 3a90 	vmov	s15, r3
 8005772:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005776:	ed97 6a04 	vldr	s12, [r7, #16]
 800577a:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 800577e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005782:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005786:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800578a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800578e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005792:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005796:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005798:	4b49      	ldr	r3, [pc, #292]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057a4:	d121      	bne.n	80057ea <HAL_RCCEx_GetPLL1ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80057a6:	4b46      	ldr	r3, [pc, #280]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80057a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d017      	beq.n	80057e2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80057b2:	4b43      	ldr	r3, [pc, #268]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80057b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057b6:	0a5b      	lsrs	r3, r3, #9
 80057b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057bc:	ee07 3a90 	vmov	s15, r3
 80057c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80057c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057c8:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80057cc:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80057d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057d8:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	e006      	b.n	80057f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	e002      	b.n	80057f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80057f0:	4b33      	ldr	r3, [pc, #204]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057fc:	d121      	bne.n	8005842 <HAL_RCCEx_GetPLL1ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80057fe:	4b30      	ldr	r3, [pc, #192]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d017      	beq.n	800583a <HAL_RCCEx_GetPLL1ClockFreq+0x23a>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800580a:	4b2d      	ldr	r3, [pc, #180]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800580c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580e:	0c1b      	lsrs	r3, r3, #16
 8005810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005814:	ee07 3a90 	vmov	s15, r3
 8005818:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800581c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005820:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005824:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800582c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005830:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	605a      	str	r2, [r3, #4]
 8005838:	e006      	b.n	8005848 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	605a      	str	r2, [r3, #4]
 8005840:	e002      	b.n	8005848 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005848:	4b1d      	ldr	r3, [pc, #116]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005850:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005854:	d121      	bne.n	800589a <HAL_RCCEx_GetPLL1ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005856:	4b1a      	ldr	r3, [pc, #104]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d017      	beq.n	8005892 <HAL_RCCEx_GetPLL1ClockFreq+0x292>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005862:	4b17      	ldr	r3, [pc, #92]	@ (80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005866:	0e1b      	lsrs	r3, r3, #24
 8005868:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800586c:	ee07 3a90 	vmov	s15, r3
 8005870:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005874:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005878:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800587c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005880:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005888:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005890:	e010      	b.n	80058b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	609a      	str	r2, [r3, #8]
}
 8005898:	e00c      	b.n	80058b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	609a      	str	r2, [r3, #8]
}
 80058a0:	e008      	b.n	80058b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	609a      	str	r2, [r3, #8]
}
 80058b4:	bf00      	nop
 80058b6:	372c      	adds	r7, #44	@ 0x2c
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr
 80058c0:	44020c00 	.word	0x44020c00
 80058c4:	03d09000 	.word	0x03d09000
 80058c8:	46000000 	.word	0x46000000
 80058cc:	4a742400 	.word	0x4a742400
 80058d0:	4bb71b00 	.word	0x4bb71b00

080058d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b08b      	sub	sp, #44	@ 0x2c
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80058dc:	4bad      	ldr	r3, [pc, #692]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80058de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058e4:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80058e6:	4bab      	ldr	r3, [pc, #684]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80058e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ea:	f003 0303 	and.w	r3, r3, #3
 80058ee:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80058f0:	4ba8      	ldr	r3, [pc, #672]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80058f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f4:	0a1b      	lsrs	r3, r3, #8
 80058f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058fa:	61bb      	str	r3, [r7, #24]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 80058fc:	4ba5      	ldr	r3, [pc, #660]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80058fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005900:	f003 0310 	and.w	r3, r3, #16
 8005904:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005906:	4ba3      	ldr	r3, [pc, #652]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590a:	08db      	lsrs	r3, r3, #3
 800590c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	ee07 3a90 	vmov	s15, r3
 800591a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800591e:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 8126 	beq.w	8005b76 <HAL_RCCEx_GetPLL2ClockFreq+0x2a2>
  {
    switch (pll2source)
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	2b03      	cmp	r3, #3
 800592e:	d053      	beq.n	80059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	2b03      	cmp	r3, #3
 8005934:	d86f      	bhi.n	8005a16 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d003      	beq.n	8005944 <HAL_RCCEx_GetPLL2ClockFreq+0x70>
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	2b02      	cmp	r3, #2
 8005940:	d02b      	beq.n	800599a <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
 8005942:	e068      	b.n	8005a16 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005944:	4b93      	ldr	r3, [pc, #588]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	08db      	lsrs	r3, r3, #3
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	4a92      	ldr	r2, [pc, #584]	@ (8005b98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005950:	fa22 f303 	lsr.w	r3, r2, r3
 8005954:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	ee07 3a90 	vmov	s15, r3
 800595c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	ee07 3a90 	vmov	s15, r3
 8005966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800596a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	ee07 3a90 	vmov	s15, r3
 8005974:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005978:	ed97 6a04 	vldr	s12, [r7, #16]
 800597c:	eddf 5a87 	vldr	s11, [pc, #540]	@ 8005b9c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8005980:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005984:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005988:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800598c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005994:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005998:	e068      	b.n	8005a6c <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	ee07 3a90 	vmov	s15, r3
 80059a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059a4:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80059a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	ee07 3a90 	vmov	s15, r3
 80059b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059b6:	ed97 6a04 	vldr	s12, [r7, #16]
 80059ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005b9c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80059be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059d2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80059d6:	e049      	b.n	8005a6c <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	ee07 3a90 	vmov	s15, r3
 80059de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059e2:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80059e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	ee07 3a90 	vmov	s15, r3
 80059f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059f4:	ed97 6a04 	vldr	s12, [r7, #16]
 80059f8:	eddf 5a68 	vldr	s11, [pc, #416]	@ 8005b9c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80059fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a10:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005a14:	e02a      	b.n	8005a6c <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a16:	4b5f      	ldr	r3, [pc, #380]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	08db      	lsrs	r3, r3, #3
 8005a1c:	f003 0303 	and.w	r3, r3, #3
 8005a20:	4a5d      	ldr	r2, [pc, #372]	@ (8005b98 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005a22:	fa22 f303 	lsr.w	r3, r2, r3
 8005a26:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	ee07 3a90 	vmov	s15, r3
 8005a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	ee07 3a90 	vmov	s15, r3
 8005a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a4a:	ed97 6a04 	vldr	s12, [r7, #16]
 8005a4e:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005b9c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8005a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a66:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005a6a:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a6c:	4b49      	ldr	r3, [pc, #292]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a78:	d121      	bne.n	8005abe <HAL_RCCEx_GetPLL2ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005a7a:	4b46      	ldr	r3, [pc, #280]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d017      	beq.n	8005ab6 <HAL_RCCEx_GetPLL2ClockFreq+0x1e2>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005a86:	4b43      	ldr	r3, [pc, #268]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8a:	0a5b      	lsrs	r3, r3, #9
 8005a8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a90:	ee07 3a90 	vmov	s15, r3
 8005a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8005a98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a9c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005aa0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005aac:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	e006      	b.n	8005ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	601a      	str	r2, [r3, #0]
 8005abc:	e002      	b.n	8005ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ac4:	4b33      	ldr	r3, [pc, #204]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005acc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ad0:	d121      	bne.n	8005b16 <HAL_RCCEx_GetPLL2ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005ad2:	4b30      	ldr	r3, [pc, #192]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d017      	beq.n	8005b0e <HAL_RCCEx_GetPLL2ClockFreq+0x23a>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ade:	4b2d      	ldr	r3, [pc, #180]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae2:	0c1b      	lsrs	r3, r3, #16
 8005ae4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ae8:	ee07 3a90 	vmov	s15, r3
 8005aec:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005af0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005af4:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005af8:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005afc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b04:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	605a      	str	r2, [r3, #4]
 8005b0c:	e006      	b.n	8005b1c <HAL_RCCEx_GetPLL2ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	605a      	str	r2, [r3, #4]
 8005b14:	e002      	b.n	8005b1c <HAL_RCCEx_GetPLL2ClockFreq+0x248>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b28:	d121      	bne.n	8005b6e <HAL_RCCEx_GetPLL2ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d017      	beq.n	8005b66 <HAL_RCCEx_GetPLL2ClockFreq+0x292>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005b36:	4b17      	ldr	r3, [pc, #92]	@ (8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3a:	0e1b      	lsrs	r3, r3, #24
 8005b3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b40:	ee07 3a90 	vmov	s15, r3
 8005b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8005b48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b4c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005b50:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b5c:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005b64:	e010      	b.n	8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	609a      	str	r2, [r3, #8]
}
 8005b6c:	e00c      	b.n	8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	609a      	str	r2, [r3, #8]
}
 8005b74:	e008      	b.n	8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	609a      	str	r2, [r3, #8]
}
 8005b88:	bf00      	nop
 8005b8a:	372c      	adds	r7, #44	@ 0x2c
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr
 8005b94:	44020c00 	.word	0x44020c00
 8005b98:	03d09000 	.word	0x03d09000
 8005b9c:	46000000 	.word	0x46000000
 8005ba0:	4a742400 	.word	0x4a742400
 8005ba4:	4bb71b00 	.word	0x4bb71b00

08005ba8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b08b      	sub	sp, #44	@ 0x2c
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005bb0:	4bad      	ldr	r3, [pc, #692]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bb8:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005bba:	4bab      	ldr	r3, [pc, #684]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bbe:	f003 0303 	and.w	r3, r3, #3
 8005bc2:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8005bc4:	4ba8      	ldr	r3, [pc, #672]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc8:	0a1b      	lsrs	r3, r3, #8
 8005bca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bce:	61bb      	str	r3, [r7, #24]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 8005bd0:	4ba5      	ldr	r3, [pc, #660]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd4:	f003 0310 	and.w	r3, r3, #16
 8005bd8:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8005bda:	4ba3      	ldr	r3, [pc, #652]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005bdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bde:	08db      	lsrs	r3, r3, #3
 8005be0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	fb02 f303 	mul.w	r3, r2, r3
 8005bea:	ee07 3a90 	vmov	s15, r3
 8005bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bf2:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 8126 	beq.w	8005e4a <HAL_RCCEx_GetPLL3ClockFreq+0x2a2>
  {
    switch (pll3source)
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	2b03      	cmp	r3, #3
 8005c02:	d053      	beq.n	8005cac <HAL_RCCEx_GetPLL3ClockFreq+0x104>
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	2b03      	cmp	r3, #3
 8005c08:	d86f      	bhi.n	8005cea <HAL_RCCEx_GetPLL3ClockFreq+0x142>
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d003      	beq.n	8005c18 <HAL_RCCEx_GetPLL3ClockFreq+0x70>
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d02b      	beq.n	8005c6e <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
 8005c16:	e068      	b.n	8005cea <HAL_RCCEx_GetPLL3ClockFreq+0x142>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c18:	4b93      	ldr	r3, [pc, #588]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	08db      	lsrs	r3, r3, #3
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	4a92      	ldr	r2, [pc, #584]	@ (8005e6c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005c24:	fa22 f303 	lsr.w	r3, r2, r3
 8005c28:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	ee07 3a90 	vmov	s15, r3
 8005c30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	ee07 3a90 	vmov	s15, r3
 8005c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c42:	6a3b      	ldr	r3, [r7, #32]
 8005c44:	ee07 3a90 	vmov	s15, r3
 8005c48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c4c:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c50:	eddf 5a87 	vldr	s11, [pc, #540]	@ 8005e70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8005c54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c68:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005c6c:	e068      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	ee07 3a90 	vmov	s15, r3
 8005c74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c78:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8005e74 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8005c7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c80:	6a3b      	ldr	r3, [r7, #32]
 8005c82:	ee07 3a90 	vmov	s15, r3
 8005c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c8a:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c8e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8005c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ca6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005caa:	e049      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	ee07 3a90 	vmov	s15, r3
 8005cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cb6:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8005cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	ee07 3a90 	vmov	s15, r3
 8005cc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cc8:	ed97 6a04 	vldr	s12, [r7, #16]
 8005ccc:	eddf 5a68 	vldr	s11, [pc, #416]	@ 8005e70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8005cd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ce0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ce4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005ce8:	e02a      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005cea:	4b5f      	ldr	r3, [pc, #380]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	08db      	lsrs	r3, r3, #3
 8005cf0:	f003 0303 	and.w	r3, r3, #3
 8005cf4:	4a5d      	ldr	r2, [pc, #372]	@ (8005e6c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8005cfa:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	ee07 3a90 	vmov	s15, r3
 8005d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d06:	69bb      	ldr	r3, [r7, #24]
 8005d08:	ee07 3a90 	vmov	s15, r3
 8005d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d1e:	ed97 6a04 	vldr	s12, [r7, #16]
 8005d22:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005e70 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8005d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005d3e:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d40:	4b49      	ldr	r3, [pc, #292]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d4c:	d121      	bne.n	8005d92 <HAL_RCCEx_GetPLL3ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005d4e:	4b46      	ldr	r3, [pc, #280]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d017      	beq.n	8005d8a <HAL_RCCEx_GetPLL3ClockFreq+0x1e2>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005d5a:	4b43      	ldr	r3, [pc, #268]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5e:	0a5b      	lsrs	r3, r3, #9
 8005d60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d64:	ee07 3a90 	vmov	s15, r3
 8005d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8005d6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d70:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8005d74:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005d78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d80:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	601a      	str	r2, [r3, #0]
 8005d88:	e006      	b.n	8005d98 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	601a      	str	r2, [r3, #0]
 8005d90:	e002      	b.n	8005d98 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d98:	4b33      	ldr	r3, [pc, #204]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005da4:	d121      	bne.n	8005dea <HAL_RCCEx_GetPLL3ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005da6:	4b30      	ldr	r3, [pc, #192]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d017      	beq.n	8005de2 <HAL_RCCEx_GetPLL3ClockFreq+0x23a>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005db2:	4b2d      	ldr	r3, [pc, #180]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005db6:	0c1b      	lsrs	r3, r3, #16
 8005db8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dbc:	ee07 3a90 	vmov	s15, r3
 8005dc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8005dc4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dc8:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8005dcc:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005dd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dd8:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	605a      	str	r2, [r3, #4]
 8005de0:	e006      	b.n	8005df0 <HAL_RCCEx_GetPLL3ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	605a      	str	r2, [r3, #4]
 8005de8:	e002      	b.n	8005df0 <HAL_RCCEx_GetPLL3ClockFreq+0x248>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005df0:	4b1d      	ldr	r3, [pc, #116]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005df8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dfc:	d121      	bne.n	8005e42 <HAL_RCCEx_GetPLL3ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8005dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d017      	beq.n	8005e3a <HAL_RCCEx_GetPLL3ClockFreq+0x292>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005e0a:	4b17      	ldr	r3, [pc, #92]	@ (8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e0e:	0e1b      	lsrs	r3, r3, #24
 8005e10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e14:	ee07 3a90 	vmov	s15, r3
 8005e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8005e1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e20:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8005e24:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e30:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8005e38:	e010      	b.n	8005e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	609a      	str	r2, [r3, #8]
}
 8005e40:	e00c      	b.n	8005e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	609a      	str	r2, [r3, #8]
}
 8005e48:	e008      	b.n	8005e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	609a      	str	r2, [r3, #8]
}
 8005e5c:	bf00      	nop
 8005e5e:	372c      	adds	r7, #44	@ 0x2c
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	44020c00 	.word	0x44020c00
 8005e6c:	03d09000 	.word	0x03d09000
 8005e70:	46000000 	.word	0x46000000
 8005e74:	4a742400 	.word	0x4a742400
 8005e78:	4bb71b00 	.word	0x4bb71b00

08005e7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005e7c:	b590      	push	{r4, r7, lr}
 8005e7e:	b08f      	sub	sp, #60	@ 0x3c
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005e86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e8a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8005e8e:	4321      	orrs	r1, r4
 8005e90:	d150      	bne.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005e92:	4b26      	ldr	r3, [pc, #152]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005e94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e9c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005e9e:	4b23      	ldr	r3, [pc, #140]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ea0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ea4:	f003 0302 	and.w	r3, r3, #2
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d108      	bne.n	8005ebe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eb2:	d104      	bne.n	8005ebe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005eb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eba:	f001 bb20 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ec0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ec8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ecc:	d108      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8005ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ed4:	d104      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8005ed6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8005edc:	f001 bb0f 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8005ee0:	4b12      	ldr	r3, [pc, #72]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005eec:	d119      	bne.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8005eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ef4:	d115      	bne.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8005efe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f02:	d30a      	bcc.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8005f04:	4b09      	ldr	r3, [pc, #36]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005f06:	69db      	ldr	r3, [r3, #28]
 8005f08:	0a1b      	lsrs	r3, r3, #8
 8005f0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f0e:	4a08      	ldr	r2, [pc, #32]	@ (8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005f16:	f001 baf2 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
      }
      else
      {
        frequency = 0U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005f1e:	f001 baee 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f26:	f001 baea 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005f2a:	bf00      	nop
 8005f2c:	44020c00 	.word	0x44020c00
 8005f30:	016e3600 	.word	0x016e3600
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8005f34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f38:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
 8005f3c:	ea50 0104 	orrs.w	r1, r0, r4
 8005f40:	f000 8615 	beq.w	8006b6e <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
 8005f44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f48:	2801      	cmp	r0, #1
 8005f4a:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
 8005f4e:	f081 82d3 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8005f52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f56:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8005f5a:	ea50 0104 	orrs.w	r1, r0, r4
 8005f5e:	f000 84d8 	beq.w	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8005f62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f66:	2801      	cmp	r0, #1
 8005f68:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8005f6c:	f081 82c4 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8005f70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f74:	f1a1 0410 	sub.w	r4, r1, #16
 8005f78:	ea50 0104 	orrs.w	r1, r0, r4
 8005f7c:	f001 8288 	beq.w	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>
 8005f80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f84:	2801      	cmp	r0, #1
 8005f86:	f171 0110 	sbcs.w	r1, r1, #16
 8005f8a:	f081 82b5 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8005f8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f92:	f1a1 0408 	sub.w	r4, r1, #8
 8005f96:	ea50 0104 	orrs.w	r1, r0, r4
 8005f9a:	f001 81fe 	beq.w	800739a <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
 8005f9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fa2:	2801      	cmp	r0, #1
 8005fa4:	f171 0108 	sbcs.w	r1, r1, #8
 8005fa8:	f081 82a6 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8005fac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fb0:	1f0c      	subs	r4, r1, #4
 8005fb2:	ea50 0104 	orrs.w	r1, r0, r4
 8005fb6:	f000 8753 	beq.w	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
 8005fba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fbe:	2801      	cmp	r0, #1
 8005fc0:	f171 0104 	sbcs.w	r1, r1, #4
 8005fc4:	f081 8298 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8005fc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fcc:	1e8c      	subs	r4, r1, #2
 8005fce:	ea50 0104 	orrs.w	r1, r0, r4
 8005fd2:	f001 8173 	beq.w	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x1440>
 8005fd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fda:	2801      	cmp	r0, #1
 8005fdc:	f171 0102 	sbcs.w	r1, r1, #2
 8005fe0:	f081 828a 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8005fe4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fe8:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8005fec:	4321      	orrs	r1, r4
 8005fee:	f001 80fe 	beq.w	80071ee <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8005ff2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ff6:	4ccb      	ldr	r4, [pc, #812]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8005ff8:	42a0      	cmp	r0, r4
 8005ffa:	f171 0100 	sbcs.w	r1, r1, #0
 8005ffe:	f081 827b 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006002:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006006:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 800600a:	4321      	orrs	r1, r4
 800600c:	f001 8076 	beq.w	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>
 8006010:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006014:	4cc4      	ldr	r4, [pc, #784]	@ (8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 8006016:	42a0      	cmp	r0, r4
 8006018:	f171 0100 	sbcs.w	r1, r1, #0
 800601c:	f081 826c 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006020:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006024:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006028:	4321      	orrs	r1, r4
 800602a:	f000 87b5 	beq.w	8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x111c>
 800602e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006032:	4cbe      	ldr	r4, [pc, #760]	@ (800632c <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 8006034:	42a0      	cmp	r0, r4
 8006036:	f171 0100 	sbcs.w	r1, r1, #0
 800603a:	f081 825d 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800603e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006042:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006046:	4321      	orrs	r1, r4
 8006048:	f000 8738 	beq.w	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 800604c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006050:	4cb7      	ldr	r4, [pc, #732]	@ (8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 8006052:	42a0      	cmp	r0, r4
 8006054:	f171 0100 	sbcs.w	r1, r1, #0
 8006058:	f081 824e 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800605c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006060:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006064:	4321      	orrs	r1, r4
 8006066:	f001 81cd 	beq.w	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
 800606a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800606e:	4cb1      	ldr	r4, [pc, #708]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 8006070:	42a0      	cmp	r0, r4
 8006072:	f171 0100 	sbcs.w	r1, r1, #0
 8006076:	f081 823f 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800607a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800607e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006082:	4321      	orrs	r1, r4
 8006084:	f000 80d9 	beq.w	800623a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006088:	e9d7 0100 	ldrd	r0, r1, [r7]
 800608c:	4caa      	ldr	r4, [pc, #680]	@ (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>)
 800608e:	42a0      	cmp	r0, r4
 8006090:	f171 0100 	sbcs.w	r1, r1, #0
 8006094:	f081 8230 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006098:	e9d7 0100 	ldrd	r0, r1, [r7]
 800609c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 80060a0:	4321      	orrs	r1, r4
 80060a2:	f000 83da 	beq.w	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80060a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060aa:	4ca4      	ldr	r4, [pc, #656]	@ (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>)
 80060ac:	42a0      	cmp	r0, r4
 80060ae:	f171 0100 	sbcs.w	r1, r1, #0
 80060b2:	f081 8221 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80060b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060ba:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80060be:	4321      	orrs	r1, r4
 80060c0:	f000 8627 	beq.w	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 80060c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060c8:	4c9d      	ldr	r4, [pc, #628]	@ (8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>)
 80060ca:	42a0      	cmp	r0, r4
 80060cc:	f171 0100 	sbcs.w	r1, r1, #0
 80060d0:	f081 8212 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80060d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060d8:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80060dc:	4321      	orrs	r1, r4
 80060de:	f000 857a 	beq.w	8006bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80060e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060e6:	4c97      	ldr	r4, [pc, #604]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>)
 80060e8:	42a0      	cmp	r0, r4
 80060ea:	f171 0100 	sbcs.w	r1, r1, #0
 80060ee:	f081 8203 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80060f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060f6:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80060fa:	4321      	orrs	r1, r4
 80060fc:	f000 84fb 	beq.w	8006af6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8006100:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006104:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006108:	f171 0100 	sbcs.w	r1, r1, #0
 800610c:	f081 81f4 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006110:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006114:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006118:	4321      	orrs	r1, r4
 800611a:	f000 84a9 	beq.w	8006a70 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800611e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006122:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006126:	42a0      	cmp	r0, r4
 8006128:	f171 0100 	sbcs.w	r1, r1, #0
 800612c:	f081 81e4 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006130:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006134:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006138:	4321      	orrs	r1, r4
 800613a:	f000 8456 	beq.w	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xb6e>
 800613e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006142:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006146:	42a0      	cmp	r0, r4
 8006148:	f171 0100 	sbcs.w	r1, r1, #0
 800614c:	f081 81d4 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006150:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006154:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006158:	4321      	orrs	r1, r4
 800615a:	f000 8403 	beq.w	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800615e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006162:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006166:	42a0      	cmp	r0, r4
 8006168:	f171 0100 	sbcs.w	r1, r1, #0
 800616c:	f081 81c4 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006170:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006174:	2821      	cmp	r0, #33	@ 0x21
 8006176:	f171 0100 	sbcs.w	r1, r1, #0
 800617a:	d255      	bcs.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 800617c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006180:	4301      	orrs	r1, r0
 8006182:	f001 81b9 	beq.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006186:	e9d7 0100 	ldrd	r0, r1, [r7]
 800618a:	1e42      	subs	r2, r0, #1
 800618c:	f141 33ff 	adc.w	r3, r1, #4294967295
 8006190:	2a20      	cmp	r2, #32
 8006192:	f173 0100 	sbcs.w	r1, r3, #0
 8006196:	f081 81af 	bcs.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800619a:	2a1f      	cmp	r2, #31
 800619c:	f201 81ac 	bhi.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80061a0:	a101      	add	r1, pc, #4	@ (adr r1, 80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 80061a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80061a6:	bf00      	nop
 80061a8:	0800627f 	.word	0x0800627f
 80061ac:	0800637d 	.word	0x0800637d
 80061b0:	080074f9 	.word	0x080074f9
 80061b4:	0800643d 	.word	0x0800643d
 80061b8:	080074f9 	.word	0x080074f9
 80061bc:	080074f9 	.word	0x080074f9
 80061c0:	080074f9 	.word	0x080074f9
 80061c4:	0800650d 	.word	0x0800650d
 80061c8:	080074f9 	.word	0x080074f9
 80061cc:	080074f9 	.word	0x080074f9
 80061d0:	080074f9 	.word	0x080074f9
 80061d4:	080074f9 	.word	0x080074f9
 80061d8:	080074f9 	.word	0x080074f9
 80061dc:	080074f9 	.word	0x080074f9
 80061e0:	080074f9 	.word	0x080074f9
 80061e4:	080065f1 	.word	0x080065f1
 80061e8:	080074f9 	.word	0x080074f9
 80061ec:	080074f9 	.word	0x080074f9
 80061f0:	080074f9 	.word	0x080074f9
 80061f4:	080074f9 	.word	0x080074f9
 80061f8:	080074f9 	.word	0x080074f9
 80061fc:	080074f9 	.word	0x080074f9
 8006200:	080074f9 	.word	0x080074f9
 8006204:	080074f9 	.word	0x080074f9
 8006208:	080074f9 	.word	0x080074f9
 800620c:	080074f9 	.word	0x080074f9
 8006210:	080074f9 	.word	0x080074f9
 8006214:	080074f9 	.word	0x080074f9
 8006218:	080074f9 	.word	0x080074f9
 800621c:	080074f9 	.word	0x080074f9
 8006220:	080074f9 	.word	0x080074f9
 8006224:	080066c7 	.word	0x080066c7
 8006228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800622c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006230:	430b      	orrs	r3, r1
 8006232:	f000 82b3 	beq.w	800679c <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 8006236:	f001 b95f 	b.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
        break;
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800623a:	4b43      	ldr	r3, [pc, #268]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 800623c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006244:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8006246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006248:	2b00      	cmp	r3, #0
 800624a:	d108      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800624c:	f107 0320 	add.w	r3, r7, #32
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff f9d5 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006258:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800625a:	f001 b950 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	2b40      	cmp	r3, #64	@ 0x40
 8006262:	d108      	bne.n	8006276 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006264:	f107 0314 	add.w	r3, r7, #20
 8006268:	4618      	mov	r0, r3
 800626a:	f7ff fb33 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006272:	f001 b944 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8006276:	2300      	movs	r3, #0
 8006278:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800627a:	f001 b940 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800627e:	4b32      	ldr	r3, [pc, #200]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8006280:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006284:	f003 0307 	and.w	r3, r3, #7
 8006288:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800628a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628c:	2b00      	cmp	r3, #0
 800628e:	d104      	bne.n	800629a <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006290:	f7fd ffca 	bl	8004228 <HAL_RCC_GetPCLK2Freq>
 8006294:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006296:	f001 b932 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800629a:	4b2b      	ldr	r3, [pc, #172]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062a6:	d10a      	bne.n	80062be <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80062a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d107      	bne.n	80062be <HAL_RCCEx_GetPeriphCLKFreq+0x442>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062ae:	f107 0314 	add.w	r3, r7, #20
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7ff fb0e 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80062bc:	e05c      	b.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80062be:	4b22      	ldr	r3, [pc, #136]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062ca:	d10a      	bne.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80062cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d107      	bne.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062d2:	f107 0308 	add.w	r3, r7, #8
 80062d6:	4618      	mov	r0, r3
 80062d8:	f7ff fc66 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	637b      	str	r3, [r7, #52]	@ 0x34
 80062e0:	e04a      	b.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80062e2:	4b19      	ldr	r3, [pc, #100]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d10c      	bne.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
 80062ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f0:	2b03      	cmp	r3, #3
 80062f2:	d109      	bne.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062f4:	4b14      	ldr	r3, [pc, #80]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	08db      	lsrs	r3, r3, #3
 80062fa:	f003 0303 	and.w	r3, r3, #3
 80062fe:	4a13      	ldr	r2, [pc, #76]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>)
 8006300:	fa22 f303 	lsr.w	r3, r2, r3
 8006304:	637b      	str	r3, [r7, #52]	@ 0x34
 8006306:	e037      	b.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8006308:	4b0f      	ldr	r3, [pc, #60]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006310:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006314:	d11e      	bne.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8006316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006318:	2b04      	cmp	r3, #4
 800631a:	d11b      	bne.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
          frequency = CSI_VALUE;
 800631c:	4b0c      	ldr	r3, [pc, #48]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 800631e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006320:	e02a      	b.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 8006322:	bf00      	nop
 8006324:	40000001 	.word	0x40000001
 8006328:	20000001 	.word	0x20000001
 800632c:	10000001 	.word	0x10000001
 8006330:	08000001 	.word	0x08000001
 8006334:	04000001 	.word	0x04000001
 8006338:	00400001 	.word	0x00400001
 800633c:	00200001 	.word	0x00200001
 8006340:	00040001 	.word	0x00040001
 8006344:	00020001 	.word	0x00020001
 8006348:	44020c00 	.word	0x44020c00
 800634c:	03d09000 	.word	0x03d09000
 8006350:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006354:	4ba3      	ldr	r3, [pc, #652]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006356:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	2b02      	cmp	r3, #2
 8006360:	d106      	bne.n	8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	2b05      	cmp	r3, #5
 8006366:	d103      	bne.n	8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          frequency = LSE_VALUE;
 8006368:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800636c:	637b      	str	r3, [r7, #52]	@ 0x34
 800636e:	e003      	b.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = 0U;
 8006370:	2300      	movs	r3, #0
 8006372:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006374:	f001 b8c3 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006378:	f001 b8c1 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800637c:	4b99      	ldr	r3, [pc, #612]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800637e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006382:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006386:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638a:	2b00      	cmp	r3, #0
 800638c:	d104      	bne.n	8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800638e:	f7fd ff35 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006392:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006394:	f001 b8b3 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8006398:	4b92      	ldr	r3, [pc, #584]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063a4:	d10a      	bne.n	80063bc <HAL_RCCEx_GetPeriphCLKFreq+0x540>
 80063a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a8:	2b08      	cmp	r3, #8
 80063aa:	d107      	bne.n	80063bc <HAL_RCCEx_GetPeriphCLKFreq+0x540>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063ac:	f107 0314 	add.w	r3, r7, #20
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7ff fa8f 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80063ba:	e03d      	b.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80063bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063be:	2b10      	cmp	r3, #16
 80063c0:	d108      	bne.n	80063d4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063c2:	f107 0308 	add.w	r3, r7, #8
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7ff fbee 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063d0:	f001 b895 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80063d4:	4b83      	ldr	r3, [pc, #524]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d10c      	bne.n	80063fa <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 80063e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e2:	2b18      	cmp	r3, #24
 80063e4:	d109      	bne.n	80063fa <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063e6:	4b7f      	ldr	r3, [pc, #508]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	08db      	lsrs	r3, r3, #3
 80063ec:	f003 0303 	and.w	r3, r3, #3
 80063f0:	4a7d      	ldr	r2, [pc, #500]	@ (80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80063f2:	fa22 f303 	lsr.w	r3, r2, r3
 80063f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80063f8:	e01e      	b.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80063fa:	4b7a      	ldr	r3, [pc, #488]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006402:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006406:	d105      	bne.n	8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8006408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800640a:	2b20      	cmp	r3, #32
 800640c:	d102      	bne.n	8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = CSI_VALUE;
 800640e:	4b77      	ldr	r3, [pc, #476]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8006410:	637b      	str	r3, [r7, #52]	@ 0x34
 8006412:	e011      	b.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006414:	4b73      	ldr	r3, [pc, #460]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006416:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b02      	cmp	r3, #2
 8006420:	d106      	bne.n	8006430 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8006422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006424:	2b28      	cmp	r3, #40	@ 0x28
 8006426:	d103      	bne.n	8006430 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
          frequency = LSE_VALUE;
 8006428:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800642c:	637b      	str	r3, [r7, #52]	@ 0x34
 800642e:	e003      	b.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
          frequency = 0U;
 8006430:	2300      	movs	r3, #0
 8006432:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006434:	f001 b863 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006438:	f001 b861 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800643c:	4b69      	ldr	r3, [pc, #420]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800643e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006442:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006446:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644a:	2b00      	cmp	r3, #0
 800644c:	d104      	bne.n	8006458 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800644e:	f7fd fed5 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006452:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006454:	f001 b853 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8006458:	4b62      	ldr	r3, [pc, #392]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006460:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006464:	d10a      	bne.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	2b40      	cmp	r3, #64	@ 0x40
 800646a:	d107      	bne.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0x600>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800646c:	f107 0314 	add.w	r3, r7, #20
 8006470:	4618      	mov	r0, r3
 8006472:	f7ff fa2f 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	637b      	str	r3, [r7, #52]	@ 0x34
 800647a:	e045      	b.n	8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800647c:	4b59      	ldr	r3, [pc, #356]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006484:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006488:	d10a      	bne.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 800648a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648c:	2b80      	cmp	r3, #128	@ 0x80
 800648e:	d107      	bne.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006490:	f107 0308 	add.w	r3, r7, #8
 8006494:	4618      	mov	r0, r3
 8006496:	f7ff fb87 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	637b      	str	r3, [r7, #52]	@ 0x34
 800649e:	e033      	b.n	8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80064a0:	4b50      	ldr	r3, [pc, #320]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0302 	and.w	r3, r3, #2
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d10c      	bne.n	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 80064ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80064b0:	d109      	bne.n	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064b2:	4b4c      	ldr	r3, [pc, #304]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	08db      	lsrs	r3, r3, #3
 80064b8:	f003 0303 	and.w	r3, r3, #3
 80064bc:	4a4a      	ldr	r2, [pc, #296]	@ (80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80064be:	fa22 f303 	lsr.w	r3, r2, r3
 80064c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80064c4:	e020      	b.n	8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80064c6:	4b47      	ldr	r3, [pc, #284]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064d2:	d106      	bne.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
 80064d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064da:	d102      	bne.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          frequency = CSI_VALUE;
 80064dc:	4b43      	ldr	r3, [pc, #268]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 80064de:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e0:	e012      	b.n	8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80064e2:	4b40      	ldr	r3, [pc, #256]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80064e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064e8:	f003 0302 	and.w	r3, r3, #2
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d107      	bne.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80064f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80064f6:	d103      	bne.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
          frequency = LSE_VALUE;
 80064f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80064fe:	e003      	b.n	8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
          frequency = 0U;
 8006500:	2300      	movs	r3, #0
 8006502:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006504:	f000 bffb 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006508:	f000 bff9 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800650c:	4b35      	ldr	r3, [pc, #212]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800650e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006512:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8006516:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651a:	2b00      	cmp	r3, #0
 800651c:	d104      	bne.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800651e:	f7fd fe6d 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006522:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8006524:	f000 bfeb 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8006528:	4b2e      	ldr	r3, [pc, #184]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006534:	d10b      	bne.n	800654e <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8006536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800653c:	d107      	bne.n	800654e <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800653e:	f107 0314 	add.w	r3, r7, #20
 8006542:	4618      	mov	r0, r3
 8006544:	f7ff f9c6 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	637b      	str	r3, [r7, #52]	@ 0x34
 800654c:	e047      	b.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800654e:	4b25      	ldr	r3, [pc, #148]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006556:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800655a:	d10b      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800655c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006562:	d107      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006564:	f107 0308 	add.w	r3, r7, #8
 8006568:	4618      	mov	r0, r3
 800656a:	f7ff fb1d 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	637b      	str	r3, [r7, #52]	@ 0x34
 8006572:	e034      	b.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006574:	4b1b      	ldr	r3, [pc, #108]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b02      	cmp	r3, #2
 800657e:	d10d      	bne.n	800659c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8006580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006582:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006586:	d109      	bne.n	800659c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006588:	4b16      	ldr	r3, [pc, #88]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	08db      	lsrs	r3, r3, #3
 800658e:	f003 0303 	and.w	r3, r3, #3
 8006592:	4a15      	ldr	r2, [pc, #84]	@ (80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8006594:	fa22 f303 	lsr.w	r3, r2, r3
 8006598:	637b      	str	r3, [r7, #52]	@ 0x34
 800659a:	e020      	b.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800659c:	4b11      	ldr	r3, [pc, #68]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065a8:	d106      	bne.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80065aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065b0:	d102      	bne.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
          frequency = CSI_VALUE;
 80065b2:	4b0e      	ldr	r3, [pc, #56]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 80065b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80065b6:	e012      	b.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80065b8:	4b0a      	ldr	r3, [pc, #40]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80065ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	d107      	bne.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80065c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80065cc:	d103      	bne.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
          frequency = LSE_VALUE;
 80065ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80065d4:	e003      	b.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065da:	f000 bf90 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80065de:	f000 bf8e 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80065e2:	bf00      	nop
 80065e4:	44020c00 	.word	0x44020c00
 80065e8:	03d09000 	.word	0x03d09000
 80065ec:	003d0900 	.word	0x003d0900
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80065f0:	4ba5      	ldr	r3, [pc, #660]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80065f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80065f6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80065fa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80065fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d104      	bne.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006602:	f7fd fdfb 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006606:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8006608:	f000 bf79 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800660c:	4b9e      	ldr	r3, [pc, #632]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006614:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006618:	d10b      	bne.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800661a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006620:	d107      	bne.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006622:	f107 0314 	add.w	r3, r7, #20
 8006626:	4618      	mov	r0, r3
 8006628:	f7ff f954 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006630:	e047      	b.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8006632:	4b95      	ldr	r3, [pc, #596]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800663a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800663e:	d10b      	bne.n	8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8006640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006642:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006646:	d107      	bne.n	8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006648:	f107 0308 	add.w	r3, r7, #8
 800664c:	4618      	mov	r0, r3
 800664e:	f7ff faab 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	637b      	str	r3, [r7, #52]	@ 0x34
 8006656:	e034      	b.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006658:	4b8b      	ldr	r3, [pc, #556]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0302 	and.w	r3, r3, #2
 8006660:	2b02      	cmp	r3, #2
 8006662:	d10d      	bne.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 8006664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006666:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800666a:	d109      	bne.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800666c:	4b86      	ldr	r3, [pc, #536]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	08db      	lsrs	r3, r3, #3
 8006672:	f003 0303 	and.w	r3, r3, #3
 8006676:	4a85      	ldr	r2, [pc, #532]	@ (800688c <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8006678:	fa22 f303 	lsr.w	r3, r2, r3
 800667c:	637b      	str	r3, [r7, #52]	@ 0x34
 800667e:	e020      	b.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8006680:	4b81      	ldr	r3, [pc, #516]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800668c:	d106      	bne.n	800669c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800668e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006690:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006694:	d102      	bne.n	800669c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
          frequency = CSI_VALUE;
 8006696:	4b7e      	ldr	r3, [pc, #504]	@ (8006890 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8006698:	637b      	str	r3, [r7, #52]	@ 0x34
 800669a:	e012      	b.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800669c:	4b7a      	ldr	r3, [pc, #488]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800669e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d107      	bne.n	80066ba <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 80066aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ac:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80066b0:	d103      	bne.n	80066ba <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          frequency = LSE_VALUE;
 80066b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80066b8:	e003      	b.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0U;
 80066ba:	2300      	movs	r3, #0
 80066bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066be:	f000 bf1e 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80066c2:	f000 bf1c 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80066c6:	4b70      	ldr	r3, [pc, #448]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80066c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80066cc:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80066d0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80066d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d104      	bne.n	80066e2 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80066d8:	f7fd fd90 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 80066dc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80066de:	f000 bf0e 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80066e2:	4b69      	ldr	r3, [pc, #420]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066ee:	d10b      	bne.n	8006708 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 80066f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066f6:	d107      	bne.n	8006708 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066f8:	f107 0314 	add.w	r3, r7, #20
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7ff f8e9 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006702:	69bb      	ldr	r3, [r7, #24]
 8006704:	637b      	str	r3, [r7, #52]	@ 0x34
 8006706:	e047      	b.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8006708:	4b5f      	ldr	r3, [pc, #380]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006710:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006714:	d10b      	bne.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006718:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800671c:	d107      	bne.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800671e:	f107 0308 	add.w	r3, r7, #8
 8006722:	4618      	mov	r0, r3
 8006724:	f7ff fa40 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	637b      	str	r3, [r7, #52]	@ 0x34
 800672c:	e034      	b.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800672e:	4b56      	ldr	r3, [pc, #344]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b02      	cmp	r3, #2
 8006738:	d10d      	bne.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 800673a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006740:	d109      	bne.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006742:	4b51      	ldr	r3, [pc, #324]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	08db      	lsrs	r3, r3, #3
 8006748:	f003 0303 	and.w	r3, r3, #3
 800674c:	4a4f      	ldr	r2, [pc, #316]	@ (800688c <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 800674e:	fa22 f303 	lsr.w	r3, r2, r3
 8006752:	637b      	str	r3, [r7, #52]	@ 0x34
 8006754:	e020      	b.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8006756:	4b4c      	ldr	r3, [pc, #304]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800675e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006762:	d106      	bne.n	8006772 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800676a:	d102      	bne.n	8006772 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = CSI_VALUE;
 800676c:	4b48      	ldr	r3, [pc, #288]	@ (8006890 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 800676e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006770:	e012      	b.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8006772:	4b45      	ldr	r3, [pc, #276]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006774:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b02      	cmp	r3, #2
 800677e:	d107      	bne.n	8006790 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8006780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006782:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006786:	d103      	bne.n	8006790 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8006788:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800678c:	637b      	str	r3, [r7, #52]	@ 0x34
 800678e:	e003      	b.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006794:	f000 beb3 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006798:	f000 beb1 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800679c:	4b3a      	ldr	r3, [pc, #232]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800679e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067a2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80067a6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80067a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d104      	bne.n	80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80067ae:	f7fd fd51 	bl	8004254 <HAL_RCC_GetPCLK3Freq>
 80067b2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80067b4:	f000 bea3 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 80067b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067be:	d108      	bne.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067c0:	f107 0314 	add.w	r3, r7, #20
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7ff f885 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067ce:	f000 be96 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 80067d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067d8:	d108      	bne.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067da:	f107 0308 	add.w	r3, r7, #8
 80067de:	4618      	mov	r0, r3
 80067e0:	f7ff f9e2 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067e8:	f000 be89 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80067ec:	4b26      	ldr	r3, [pc, #152]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 0302 	and.w	r3, r3, #2
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d10d      	bne.n	8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 80067f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80067fe:	d109      	bne.n	8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006800:	4b21      	ldr	r3, [pc, #132]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	08db      	lsrs	r3, r3, #3
 8006806:	f003 0303 	and.w	r3, r3, #3
 800680a:	4a20      	ldr	r2, [pc, #128]	@ (800688c <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 800680c:	fa22 f303 	lsr.w	r3, r2, r3
 8006810:	637b      	str	r3, [r7, #52]	@ 0x34
 8006812:	e020      	b.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8006814:	4b1c      	ldr	r3, [pc, #112]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800681c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006820:	d106      	bne.n	8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8006822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006824:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006828:	d102      	bne.n	8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
          frequency = CSI_VALUE;
 800682a:	4b19      	ldr	r3, [pc, #100]	@ (8006890 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 800682c:	637b      	str	r3, [r7, #52]	@ 0x34
 800682e:	e012      	b.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006830:	4b15      	ldr	r3, [pc, #84]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006832:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006836:	f003 0302 	and.w	r3, r3, #2
 800683a:	2b02      	cmp	r3, #2
 800683c:	d107      	bne.n	800684e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006844:	d103      	bne.n	800684e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          frequency = LSE_VALUE;
 8006846:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800684a:	637b      	str	r3, [r7, #52]	@ 0x34
 800684c:	e003      	b.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          frequency = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006852:	f000 be54 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006856:	f000 be52 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800685a:	4b0b      	ldr	r3, [pc, #44]	@ (8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800685c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006860:	f003 0307 	and.w	r3, r3, #7
 8006864:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006868:	2b00      	cmp	r3, #0
 800686a:	d104      	bne.n	8006876 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800686c:	f7fd fcaa 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 8006870:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8006872:	f000 be44 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	2b01      	cmp	r3, #1
 800687a:	d10b      	bne.n	8006894 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetSysClockFreq();
 800687c:	f7fd fb76 	bl	8003f6c <HAL_RCC_GetSysClockFreq>
 8006880:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006882:	f000 be3c 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006886:	bf00      	nop
 8006888:	44020c00 	.word	0x44020c00
 800688c:	03d09000 	.word	0x03d09000
 8006890:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8006894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006896:	2b02      	cmp	r3, #2
 8006898:	d108      	bne.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800689a:	f107 0314 	add.w	r3, r7, #20
 800689e:	4618      	mov	r0, r3
 80068a0:	f7ff f818 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068a8:	f000 be29 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80068ac:	4b9f      	ldr	r3, [pc, #636]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068b8:	d105      	bne.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 80068ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068bc:	2b03      	cmp	r3, #3
 80068be:	d102      	bne.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          frequency = HSE_VALUE;
 80068c0:	4b9b      	ldr	r3, [pc, #620]	@ (8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>)
 80068c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80068c4:	e023      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80068c6:	4b99      	ldr	r3, [pc, #612]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d10c      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80068d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d4:	2b04      	cmp	r3, #4
 80068d6:	d109      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068d8:	4b94      	ldr	r3, [pc, #592]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	08db      	lsrs	r3, r3, #3
 80068de:	f003 0303 	and.w	r3, r3, #3
 80068e2:	4a94      	ldr	r2, [pc, #592]	@ (8006b34 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
 80068e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80068ea:	e010      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80068ec:	4b8f      	ldr	r3, [pc, #572]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068f8:	d105      	bne.n	8006906 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	2b05      	cmp	r3, #5
 80068fe:	d102      	bne.n	8006906 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          frequency = CSI_VALUE;
 8006900:	4b8d      	ldr	r3, [pc, #564]	@ (8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8006902:	637b      	str	r3, [r7, #52]	@ 0x34
 8006904:	e003      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = 0U;
 8006906:	2300      	movs	r3, #0
 8006908:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800690a:	f000 bdf8 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800690e:	f000 bdf6 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8006912:	4b86      	ldr	r3, [pc, #536]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006914:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800691e:	4b83      	ldr	r3, [pc, #524]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006920:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b02      	cmp	r3, #2
 800692a:	d106      	bne.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800692c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692e:	2b00      	cmp	r3, #0
 8006930:	d103      	bne.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
        {
          frequency = LSE_VALUE;
 8006932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006936:	637b      	str	r3, [r7, #52]	@ 0x34
 8006938:	e012      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800693a:	4b7c      	ldr	r3, [pc, #496]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800693c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006940:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006944:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006948:	d106      	bne.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	2b08      	cmp	r3, #8
 800694e:	d103      	bne.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
        {
          frequency = LSI_VALUE;
 8006950:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006954:	637b      	str	r3, [r7, #52]	@ 0x34
 8006956:	e003      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8006958:	2300      	movs	r3, #0
 800695a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800695c:	f000 bdcf 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006960:	f000 bdcd 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006964:	4b71      	ldr	r3, [pc, #452]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006966:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800696a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800696e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006972:	2b00      	cmp	r3, #0
 8006974:	d104      	bne.n	8006980 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006976:	f7fd fc41 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 800697a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800697c:	f000 bdbf 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8006980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006982:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006986:	d108      	bne.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006988:	f107 0308 	add.w	r3, r7, #8
 800698c:	4618      	mov	r0, r3
 800698e:	f7ff f90b 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006996:	f000 bdb2 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800699a:	4b64      	ldr	r3, [pc, #400]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d10d      	bne.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
 80069a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069ac:	d109      	bne.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069ae:	4b5f      	ldr	r3, [pc, #380]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	08db      	lsrs	r3, r3, #3
 80069b4:	f003 0303 	and.w	r3, r3, #3
 80069b8:	4a5e      	ldr	r2, [pc, #376]	@ (8006b34 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 80069ba:	fa22 f303 	lsr.w	r3, r2, r3
 80069be:	637b      	str	r3, [r7, #52]	@ 0x34
 80069c0:	e011      	b.n	80069e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80069c2:	4b5a      	ldr	r3, [pc, #360]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069ce:	d106      	bne.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069d6:	d102      	bne.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
          frequency = CSI_VALUE;
 80069d8:	4b57      	ldr	r3, [pc, #348]	@ (8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 80069da:	637b      	str	r3, [r7, #52]	@ 0x34
 80069dc:	e003      	b.n	80069e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = 0U;
 80069de:	2300      	movs	r3, #0
 80069e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069e2:	f000 bd8c 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80069e6:	f000 bd8a 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80069ea:	4b50      	ldr	r3, [pc, #320]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80069ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069f0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80069f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80069f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d104      	bne.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80069fc:	f7fd fbfe 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006a00:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006a02:	f000 bd7c 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8006a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a0c:	d108      	bne.n	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a0e:	f107 0308 	add.w	r3, r7, #8
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff f8c8 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a1c:	f000 bd6f 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006a20:	4b42      	ldr	r3, [pc, #264]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0302 	and.w	r3, r3, #2
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d10d      	bne.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006a32:	d109      	bne.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a34:	4b3d      	ldr	r3, [pc, #244]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	08db      	lsrs	r3, r3, #3
 8006a3a:	f003 0303 	and.w	r3, r3, #3
 8006a3e:	4a3d      	ldr	r2, [pc, #244]	@ (8006b34 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8006a40:	fa22 f303 	lsr.w	r3, r2, r3
 8006a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a46:	e011      	b.n	8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8006a48:	4b38      	ldr	r3, [pc, #224]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a54:	d106      	bne.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
 8006a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a58:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006a5c:	d102      	bne.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
          frequency = CSI_VALUE;
 8006a5e:	4b36      	ldr	r3, [pc, #216]	@ (8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8006a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a62:	e003      	b.n	8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
          frequency = 0U;
 8006a64:	2300      	movs	r3, #0
 8006a66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a68:	f000 bd49 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006a6c:	f000 bd47 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006a70:	4b2e      	ldr	r3, [pc, #184]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006a72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a76:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006a7a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8006a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d104      	bne.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006a82:	f7fd fbe7 	bl	8004254 <HAL_RCC_GetPCLK3Freq>
 8006a86:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006a88:	f000 bd39 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a92:	d108      	bne.n	8006aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a94:	f107 0308 	add.w	r3, r7, #8
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7ff f885 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006aa2:	f000 bd2c 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8006aa6:	4b21      	ldr	r3, [pc, #132]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d10d      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ab8:	d109      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006aba:	4b1c      	ldr	r3, [pc, #112]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	08db      	lsrs	r3, r3, #3
 8006ac0:	f003 0303 	and.w	r3, r3, #3
 8006ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8006b34 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8006ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8006aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006acc:	e011      	b.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8006ace:	4b17      	ldr	r3, [pc, #92]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ad6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ada:	d106      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
 8006adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ade:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ae2:	d102      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
          frequency = CSI_VALUE;
 8006ae4:	4b14      	ldr	r3, [pc, #80]	@ (8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8006ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ae8:	e003      	b.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
          frequency = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006aee:	f000 bd06 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006af2:	f000 bd04 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8006af6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006af8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006afc:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006b00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8006b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d104      	bne.n	8006b12 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006b08:	f7fd fb78 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006b0c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006b0e:	f000 bcf6 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8006b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b18:	d110      	bne.n	8006b3c <HAL_RCCEx_GetPeriphCLKFreq+0xcc0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b1a:	f107 0308 	add.w	r3, r7, #8
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7ff f842 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b28:	f000 bce9 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006b2c:	44020c00 	.word	0x44020c00
 8006b30:	016e3600 	.word	0x016e3600
 8006b34:	03d09000 	.word	0x03d09000
 8006b38:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8006b3c:	4ba4      	ldr	r3, [pc, #656]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d10e      	bne.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
 8006b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b4e:	d10a      	bne.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b50:	4b9f      	ldr	r3, [pc, #636]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	08db      	lsrs	r3, r3, #3
 8006b56:	f003 0303 	and.w	r3, r3, #3
 8006b5a:	4a9e      	ldr	r2, [pc, #632]	@ (8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8006b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8006b60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b62:	f000 bccc 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8006b66:	2300      	movs	r3, #0
 8006b68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b6a:	f000 bcc8 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8006b6e:	4b98      	ldr	r3, [pc, #608]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006b70:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b74:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006b78:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d104      	bne.n	8006b8a <HAL_RCCEx_GetPeriphCLKFreq+0xd0e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006b80:	f7fd fb68 	bl	8004254 <HAL_RCC_GetPCLK3Freq>
 8006b84:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006b86:	f000 bcba 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL3R)
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b90:	d108      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b92:	f107 0308 	add.w	r3, r7, #8
 8006b96:	4618      	mov	r0, r3
 8006b98:	f7ff f806 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ba0:	f000 bcad 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8006ba4:	4b8a      	ldr	r3, [pc, #552]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0302 	and.w	r3, r3, #2
 8006bac:	2b02      	cmp	r3, #2
 8006bae:	d10e      	bne.n	8006bce <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 8006bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bb6:	d10a      	bne.n	8006bce <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006bb8:	4b85      	ldr	r3, [pc, #532]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	08db      	lsrs	r3, r3, #3
 8006bbe:	f003 0303 	and.w	r3, r3, #3
 8006bc2:	4a84      	ldr	r2, [pc, #528]	@ (8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8006bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8006bc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006bca:	f000 bc98 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006bd2:	f000 bc94 	b.w	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006bd6:	4b7e      	ldr	r3, [pc, #504]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006bd8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006be0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006be8:	d056      	beq.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0xe1c>
 8006bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bec:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006bf0:	f200 808b 	bhi.w	8006d0a <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8006bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bfa:	d03e      	beq.n	8006c7a <HAL_RCCEx_GetPeriphCLKFreq+0xdfe>
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c02:	f200 8082 	bhi.w	8006d0a <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c0c:	d027      	beq.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c14:	d879      	bhi.n	8006d0a <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c1c:	d017      	beq.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0xdd2>
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c24:	d871      	bhi.n	8006d0a <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d004      	beq.n	8006c36 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8006c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c32:	d004      	beq.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0xdc2>
 8006c34:	e069      	b.n	8006d0a <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006c36:	f7fd fb0d 	bl	8004254 <HAL_RCC_GetPCLK3Freq>
 8006c3a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006c3c:	e068      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c3e:	f107 0314 	add.w	r3, r7, #20
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fe fe46 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006c4c:	e060      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c4e:	f107 0308 	add.w	r3, r7, #8
 8006c52:	4618      	mov	r0, r3
 8006c54:	f7fe ffa8 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006c5c:	e058      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c5e:	4b5c      	ldr	r3, [pc, #368]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006c60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c64:	f003 0302 	and.w	r3, r3, #2
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	d103      	bne.n	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
            {
              frequency = LSE_VALUE;
 8006c6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c70:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006c72:	e04d      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 8006c74:	2300      	movs	r3, #0
 8006c76:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006c78:	e04a      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006c7a:	4b55      	ldr	r3, [pc, #340]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006c7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c88:	d103      	bne.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            {
              frequency = LSI_VALUE;
 8006c8a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006c8e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006c90:	e03e      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 8006c92:	2300      	movs	r3, #0
 8006c94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006c96:	e03b      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006c98:	4b4d      	ldr	r3, [pc, #308]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006c9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c9e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ca4:	4b4a      	ldr	r3, [pc, #296]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0302 	and.w	r3, r3, #2
 8006cac:	2b02      	cmp	r3, #2
 8006cae:	d10c      	bne.n	8006cca <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
 8006cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006cb6:	4b46      	ldr	r3, [pc, #280]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	08db      	lsrs	r3, r3, #3
 8006cbc:	f003 0303 	and.w	r3, r3, #3
 8006cc0:	4a44      	ldr	r2, [pc, #272]	@ (8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8006cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8006cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cc8:	e01e      	b.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006cca:	4b41      	ldr	r3, [pc, #260]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cd6:	d106      	bne.n	8006ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cde:	d102      	bne.n	8006ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006ce0:	4b3d      	ldr	r3, [pc, #244]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xf5c>)
 8006ce2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ce4:	e010      	b.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ce6:	4b3a      	ldr	r3, [pc, #232]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cf2:	d106      	bne.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
 8006cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006cfa:	d102      	bne.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006cfc:	4b37      	ldr	r3, [pc, #220]	@ (8006ddc <HAL_RCCEx_GetPeriphCLKFreq+0xf60>)
 8006cfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d00:	e002      	b.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006d02:	2300      	movs	r3, #0
 8006d04:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006d06:	e003      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 8006d08:	e002      	b.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          default :
          {
            frequency = 0U;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d0e:	bf00      	nop
          }
        }
        break;
 8006d10:	e3f5      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006d12:	4b2f      	ldr	r3, [pc, #188]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006d14:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006d18:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006d1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d20:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006d24:	d05f      	beq.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6a>
 8006d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d28:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006d2c:	f200 8094 	bhi.w	8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8006d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d36:	d03f      	beq.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 8006d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d3e:	f200 808b 	bhi.w	8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8006d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d48:	d028      	beq.n	8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d50:	f200 8082 	bhi.w	8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8006d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d5a:	d017      	beq.n	8006d8c <HAL_RCCEx_GetPeriphCLKFreq+0xf10>
 8006d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d62:	d879      	bhi.n	8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8006d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d004      	beq.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d70:	d004      	beq.n	8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0xf00>
 8006d72:	e071      	b.n	8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8006d74:	f7fd fa42 	bl	80041fc <HAL_RCC_GetPCLK1Freq>
 8006d78:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006d7a:	e070      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d7c:	f107 0314 	add.w	r3, r7, #20
 8006d80:	4618      	mov	r0, r3
 8006d82:	f7fe fda7 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d8a:	e068      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d8c:	f107 0308 	add.w	r3, r7, #8
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7fe ff09 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d9a:	e060      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006d9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006da2:	f003 0302 	and.w	r3, r3, #2
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d103      	bne.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0xf36>
            {
              frequency = LSE_VALUE;
 8006daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dae:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006db0:	e055      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
              frequency = 0;
 8006db2:	2300      	movs	r3, #0
 8006db4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006db6:	e052      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006db8:	4b05      	ldr	r3, [pc, #20]	@ (8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8006dba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dc6:	d10b      	bne.n	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
            {
              frequency = LSI_VALUE;
 8006dc8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006dcc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006dce:	e046      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 8006dd0:	44020c00 	.word	0x44020c00
 8006dd4:	03d09000 	.word	0x03d09000
 8006dd8:	003d0900 	.word	0x003d0900
 8006ddc:	016e3600 	.word	0x016e3600
              frequency = 0;
 8006de0:	2300      	movs	r3, #0
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006de4:	e03b      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006de6:	4bae      	ldr	r3, [pc, #696]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006de8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006dec:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006df0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006df2:	4bab      	ldr	r3, [pc, #684]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0302 	and.w	r3, r3, #2
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d10c      	bne.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
 8006dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d109      	bne.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e04:	4ba6      	ldr	r3, [pc, #664]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	08db      	lsrs	r3, r3, #3
 8006e0a:	f003 0303 	and.w	r3, r3, #3
 8006e0e:	4aa5      	ldr	r2, [pc, #660]	@ (80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8006e10:	fa22 f303 	lsr.w	r3, r2, r3
 8006e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e16:	e01e      	b.n	8006e56 <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e18:	4ba1      	ldr	r3, [pc, #644]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e24:	d106      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
 8006e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e2c:	d102      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006e2e:	4b9e      	ldr	r3, [pc, #632]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8006e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e32:	e010      	b.n	8006e56 <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006e34:	4b9a      	ldr	r3, [pc, #616]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e40:	d106      	bne.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
 8006e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e48:	d102      	bne.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006e4a:	4b98      	ldr	r3, [pc, #608]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8006e4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e4e:	e002      	b.n	8006e56 <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006e50:	2300      	movs	r3, #0
 8006e52:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006e54:	e003      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 8006e56:	e002      	b.n	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          default :
          {
            frequency = 0U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e5c:	bf00      	nop
          }
        }
        break;
 8006e5e:	e34e      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006e60:	4b8f      	ldr	r3, [pc, #572]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006e62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e6a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8006e6c:	4b8c      	ldr	r3, [pc, #560]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e78:	d105      	bne.n	8006e86 <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
 8006e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d102      	bne.n	8006e86 <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
        {
          frequency = HSE_VALUE;
 8006e80:	4b8a      	ldr	r3, [pc, #552]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8006e82:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8006e84:	e33b      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8006e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e8c:	d107      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x1022>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e8e:	f107 0320 	add.w	r3, r7, #32
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fe fbb4 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e9c:	e32f      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ea4:	d107      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ea6:	f107 0314 	add.w	r3, r7, #20
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7fe fd12 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eb4:	e323      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eba:	e320      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006ebc:	4b78      	ldr	r3, [pc, #480]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ec2:	f003 0307 	and.w	r3, r3, #7
 8006ec6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eca:	2b04      	cmp	r3, #4
 8006ecc:	d860      	bhi.n	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1114>
 8006ece:	a201      	add	r2, pc, #4	@ (adr r2, 8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>)
 8006ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed4:	08006ee9 	.word	0x08006ee9
 8006ed8:	08006ef9 	.word	0x08006ef9
 8006edc:	08006f09 	.word	0x08006f09
 8006ee0:	08006f19 	.word	0x08006f19
 8006ee4:	08006f1f 	.word	0x08006f1f
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ee8:	f107 0320 	add.w	r3, r7, #32
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7fe fb87 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006ef6:	e04e      	b.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ef8:	f107 0314 	add.w	r3, r7, #20
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fe fce9 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f06:	e046      	b.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f08:	f107 0308 	add.w	r3, r7, #8
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7fe fe4b 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f16:	e03e      	b.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006f18:	4b65      	ldr	r3, [pc, #404]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 8006f1a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f1c:	e03b      	b.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006f1e:	4b60      	ldr	r3, [pc, #384]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006f20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f24:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006f28:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f2a:	4b5d      	ldr	r3, [pc, #372]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d10c      	bne.n	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 8006f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d109      	bne.n	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f3c:	4b58      	ldr	r3, [pc, #352]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	08db      	lsrs	r3, r3, #3
 8006f42:	f003 0303 	and.w	r3, r3, #3
 8006f46:	4a57      	ldr	r2, [pc, #348]	@ (80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8006f48:	fa22 f303 	lsr.w	r3, r2, r3
 8006f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f4e:	e01e      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f50:	4b53      	ldr	r3, [pc, #332]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f5c:	d106      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
 8006f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f64:	d102      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006f66:	4b50      	ldr	r3, [pc, #320]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8006f68:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f6a:	e010      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006f6c:	4b4c      	ldr	r3, [pc, #304]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f78:	d106      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
 8006f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f80:	d102      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006f82:	4b4a      	ldr	r3, [pc, #296]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8006f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f86:	e002      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006f8c:	e003      	b.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 8006f8e:	e002      	b.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          default:
          {
            frequency = 0;
 8006f90:	2300      	movs	r3, #0
 8006f92:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f94:	bf00      	nop
          }
        }
        break;
 8006f96:	e2b2      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006f98:	4b41      	ldr	r3, [pc, #260]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8006f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006fa2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa6:	2b20      	cmp	r3, #32
 8006fa8:	f200 80a4 	bhi.w	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>
 8006fac:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1138>)
 8006fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb2:	bf00      	nop
 8006fb4:	08007039 	.word	0x08007039
 8006fb8:	080070f5 	.word	0x080070f5
 8006fbc:	080070f5 	.word	0x080070f5
 8006fc0:	080070f5 	.word	0x080070f5
 8006fc4:	080070f5 	.word	0x080070f5
 8006fc8:	080070f5 	.word	0x080070f5
 8006fcc:	080070f5 	.word	0x080070f5
 8006fd0:	080070f5 	.word	0x080070f5
 8006fd4:	08007049 	.word	0x08007049
 8006fd8:	080070f5 	.word	0x080070f5
 8006fdc:	080070f5 	.word	0x080070f5
 8006fe0:	080070f5 	.word	0x080070f5
 8006fe4:	080070f5 	.word	0x080070f5
 8006fe8:	080070f5 	.word	0x080070f5
 8006fec:	080070f5 	.word	0x080070f5
 8006ff0:	080070f5 	.word	0x080070f5
 8006ff4:	08007059 	.word	0x08007059
 8006ff8:	080070f5 	.word	0x080070f5
 8006ffc:	080070f5 	.word	0x080070f5
 8007000:	080070f5 	.word	0x080070f5
 8007004:	080070f5 	.word	0x080070f5
 8007008:	080070f5 	.word	0x080070f5
 800700c:	080070f5 	.word	0x080070f5
 8007010:	080070f5 	.word	0x080070f5
 8007014:	08007069 	.word	0x08007069
 8007018:	080070f5 	.word	0x080070f5
 800701c:	080070f5 	.word	0x080070f5
 8007020:	080070f5 	.word	0x080070f5
 8007024:	080070f5 	.word	0x080070f5
 8007028:	080070f5 	.word	0x080070f5
 800702c:	080070f5 	.word	0x080070f5
 8007030:	080070f5 	.word	0x080070f5
 8007034:	0800706f 	.word	0x0800706f
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007038:	f107 0320 	add.w	r3, r7, #32
 800703c:	4618      	mov	r0, r3
 800703e:	f7fe fadf 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007044:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007046:	e058      	b.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007048:	f107 0314 	add.w	r3, r7, #20
 800704c:	4618      	mov	r0, r3
 800704e:	f7fe fc41 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007056:	e050      	b.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007058:	f107 0308 	add.w	r3, r7, #8
 800705c:	4618      	mov	r0, r3
 800705e:	f7fe fda3 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007066:	e048      	b.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007068:	4b11      	ldr	r3, [pc, #68]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 800706a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800706c:	e045      	b.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800706e:	4b0c      	ldr	r3, [pc, #48]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007070:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007074:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007078:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800707a:	4b09      	ldr	r3, [pc, #36]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0302 	and.w	r3, r3, #2
 8007082:	2b02      	cmp	r3, #2
 8007084:	d116      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
 8007086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007088:	2b00      	cmp	r3, #0
 800708a:	d113      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800708c:	4b04      	ldr	r3, [pc, #16]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	08db      	lsrs	r3, r3, #3
 8007092:	f003 0303 	and.w	r3, r3, #3
 8007096:	4a03      	ldr	r2, [pc, #12]	@ (80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8007098:	fa22 f303 	lsr.w	r3, r2, r3
 800709c:	637b      	str	r3, [r7, #52]	@ 0x34
 800709e:	e028      	b.n	80070f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
 80070a0:	44020c00 	.word	0x44020c00
 80070a4:	03d09000 	.word	0x03d09000
 80070a8:	003d0900 	.word	0x003d0900
 80070ac:	016e3600 	.word	0x016e3600
 80070b0:	00bb8000 	.word	0x00bb8000
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070b4:	4b95      	ldr	r3, [pc, #596]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070c0:	d106      	bne.n	80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
 80070c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070c8:	d102      	bne.n	80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80070ca:	4b91      	ldr	r3, [pc, #580]	@ (8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 80070cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ce:	e010      	b.n	80070f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80070d0:	4b8e      	ldr	r3, [pc, #568]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070dc:	d106      	bne.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 80070de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070e4:	d102      	bne.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80070e6:	4b8b      	ldr	r3, [pc, #556]	@ (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80070e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ea:	e002      	b.n	80070f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80070ec:	2300      	movs	r3, #0
 80070ee:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80070f0:	e003      	b.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 80070f2:	e002      	b.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          default:
          {
            frequency = 0;
 80070f4:	2300      	movs	r3, #0
 80070f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070f8:	bf00      	nop
          }
        }
        break;
 80070fa:	e200      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80070fc:	4b83      	ldr	r3, [pc, #524]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80070fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007102:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007106:	633b      	str	r3, [r7, #48]	@ 0x30
 8007108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800710e:	d031      	beq.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8007110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007112:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007116:	d866      	bhi.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8007118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711a:	2bc0      	cmp	r3, #192	@ 0xc0
 800711c:	d027      	beq.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 800711e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007120:	2bc0      	cmp	r3, #192	@ 0xc0
 8007122:	d860      	bhi.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8007124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007126:	2b80      	cmp	r3, #128	@ 0x80
 8007128:	d019      	beq.n	800715e <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>
 800712a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712c:	2b80      	cmp	r3, #128	@ 0x80
 800712e:	d85a      	bhi.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8007130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007132:	2b00      	cmp	r3, #0
 8007134:	d003      	beq.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x12c2>
 8007136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007138:	2b40      	cmp	r3, #64	@ 0x40
 800713a:	d008      	beq.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x12d2>
 800713c:	e053      	b.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800713e:	f107 0320 	add.w	r3, r7, #32
 8007142:	4618      	mov	r0, r3
 8007144:	f7fe fa5c 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800714c:	e04e      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800714e:	f107 0314 	add.w	r3, r7, #20
 8007152:	4618      	mov	r0, r3
 8007154:	f7fe fbbe 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800715c:	e046      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800715e:	f107 0308 	add.w	r3, r7, #8
 8007162:	4618      	mov	r0, r3
 8007164:	f7fe fd20 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800716c:	e03e      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800716e:	4b6a      	ldr	r3, [pc, #424]	@ (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>)
 8007170:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007172:	e03b      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007174:	4b65      	ldr	r3, [pc, #404]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007176:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800717a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800717e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007180:	4b62      	ldr	r3, [pc, #392]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b02      	cmp	r3, #2
 800718a:	d10c      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 800718c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800718e:	2b00      	cmp	r3, #0
 8007190:	d109      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007192:	4b5e      	ldr	r3, [pc, #376]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	08db      	lsrs	r3, r3, #3
 8007198:	f003 0303 	and.w	r3, r3, #3
 800719c:	4a5f      	ldr	r2, [pc, #380]	@ (800731c <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 800719e:	fa22 f303 	lsr.w	r3, r2, r3
 80071a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80071a4:	e01e      	b.n	80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80071a6:	4b59      	ldr	r3, [pc, #356]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071b2:	d106      	bne.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 80071b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071ba:	d102      	bne.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80071bc:	4b54      	ldr	r3, [pc, #336]	@ (8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 80071be:	637b      	str	r3, [r7, #52]	@ 0x34
 80071c0:	e010      	b.n	80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80071c2:	4b52      	ldr	r3, [pc, #328]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071ce:	d106      	bne.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
 80071d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071d6:	d102      	bne.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80071d8:	4b4e      	ldr	r3, [pc, #312]	@ (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80071da:	637b      	str	r3, [r7, #52]	@ 0x34
 80071dc:	e002      	b.n	80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80071de:	2300      	movs	r3, #0
 80071e0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80071e2:	e003      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
 80071e4:	e002      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          default:
          {
            frequency = 0;
 80071e6:	2300      	movs	r3, #0
 80071e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071ea:	bf00      	nop
          }
        }
        break;
 80071ec:	e187      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 80071ee:	4b47      	ldr	r3, [pc, #284]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80071f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071f4:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80071f8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d103      	bne.n	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x138c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007200:	f7fd f812 	bl	8004228 <HAL_RCC_GetPCLK2Freq>
 8007204:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8007206:	e17a      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8007208:	4b40      	ldr	r3, [pc, #256]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007210:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007214:	d10b      	bne.n	800722e <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8007216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007218:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800721c:	d107      	bne.n	800722e <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800721e:	f107 0314 	add.w	r3, r7, #20
 8007222:	4618      	mov	r0, r3
 8007224:	f7fe fb56 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	637b      	str	r3, [r7, #52]	@ 0x34
 800722c:	e045      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800722e:	4b37      	ldr	r3, [pc, #220]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007236:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800723a:	d10b      	bne.n	8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
 800723c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007242:	d107      	bne.n	8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007244:	f107 0308 	add.w	r3, r7, #8
 8007248:	4618      	mov	r0, r3
 800724a:	f7fe fcad 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	637b      	str	r3, [r7, #52]	@ 0x34
 8007252:	e032      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8007254:	4b2d      	ldr	r3, [pc, #180]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0302 	and.w	r3, r3, #2
 800725c:	2b02      	cmp	r3, #2
 800725e:	d10d      	bne.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
 8007260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007262:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007266:	d109      	bne.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007268:	4b28      	ldr	r3, [pc, #160]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	08db      	lsrs	r3, r3, #3
 800726e:	f003 0303 	and.w	r3, r3, #3
 8007272:	4a2a      	ldr	r2, [pc, #168]	@ (800731c <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 8007274:	fa22 f303 	lsr.w	r3, r2, r3
 8007278:	637b      	str	r3, [r7, #52]	@ 0x34
 800727a:	e01e      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800727c:	4b23      	ldr	r3, [pc, #140]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007288:	d106      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
 800728a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007290:	d102      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
          frequency = CSI_VALUE;
 8007292:	4b1f      	ldr	r3, [pc, #124]	@ (8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 8007294:	637b      	str	r3, [r7, #52]	@ 0x34
 8007296:	e010      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8007298:	4b1c      	ldr	r3, [pc, #112]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072a4:	d106      	bne.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
 80072a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80072ac:	d102      	bne.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
          frequency = HSE_VALUE;
 80072ae:	4b19      	ldr	r3, [pc, #100]	@ (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80072b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072b2:	e002      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
          frequency = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072b8:	e121      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80072ba:	e120      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80072bc:	4b13      	ldr	r3, [pc, #76]	@ (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80072be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80072c2:	f003 0303 	and.w	r3, r3, #3
 80072c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	2b03      	cmp	r3, #3
 80072cc:	d861      	bhi.n	8007392 <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 80072ce:	a201      	add	r2, pc, #4	@ (adr r2, 80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1458>)
 80072d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d4:	080072e5 	.word	0x080072e5
 80072d8:	080072ed 	.word	0x080072ed
 80072dc:	080072fd 	.word	0x080072fd
 80072e0:	08007321 	.word	0x08007321

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80072e4:	f7fc ff6e 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 80072e8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80072ea:	e055      	b.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072ec:	f107 0320 	add.w	r3, r7, #32
 80072f0:	4618      	mov	r0, r3
 80072f2:	f7fe f985 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80072f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80072fa:	e04d      	b.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072fc:	f107 0314 	add.w	r3, r7, #20
 8007300:	4618      	mov	r0, r3
 8007302:	f7fe fae7 	bl	80058d4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800730a:	e045      	b.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 800730c:	44020c00 	.word	0x44020c00
 8007310:	003d0900 	.word	0x003d0900
 8007314:	016e3600 	.word	0x016e3600
 8007318:	00bb8000 	.word	0x00bb8000
 800731c:	03d09000 	.word	0x03d09000
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007320:	4b79      	ldr	r3, [pc, #484]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007322:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007326:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800732a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800732c:	4b76      	ldr	r3, [pc, #472]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b02      	cmp	r3, #2
 8007336:	d10c      	bne.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
 8007338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800733a:	2b00      	cmp	r3, #0
 800733c:	d109      	bne.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800733e:	4b72      	ldr	r3, [pc, #456]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	08db      	lsrs	r3, r3, #3
 8007344:	f003 0303 	and.w	r3, r3, #3
 8007348:	4a70      	ldr	r2, [pc, #448]	@ (800750c <HAL_RCCEx_GetPeriphCLKFreq+0x1690>)
 800734a:	fa22 f303 	lsr.w	r3, r2, r3
 800734e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007350:	e01e      	b.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007352:	4b6d      	ldr	r3, [pc, #436]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800735a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800735e:	d106      	bne.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
 8007360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007366:	d102      	bne.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007368:	4b69      	ldr	r3, [pc, #420]	@ (8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x1694>)
 800736a:	637b      	str	r3, [r7, #52]	@ 0x34
 800736c:	e010      	b.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800736e:	4b66      	ldr	r3, [pc, #408]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007376:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800737a:	d106      	bne.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
 800737c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800737e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007382:	d102      	bne.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007384:	4b63      	ldr	r3, [pc, #396]	@ (8007514 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>)
 8007386:	637b      	str	r3, [r7, #52]	@ 0x34
 8007388:	e002      	b.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800738e:	e003      	b.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8007390:	e002      	b.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          default:
          {
            frequency = 0U;
 8007392:	2300      	movs	r3, #0
 8007394:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007396:	bf00      	nop
          }
        }
        break;
 8007398:	e0b1      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800739a:	4b5b      	ldr	r3, [pc, #364]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800739c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80073a0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80073a4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80073a6:	4b58      	ldr	r3, [pc, #352]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80073a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d106      	bne.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
 80073b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d103      	bne.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
        {
          frequency = LSE_VALUE;
 80073ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073be:	637b      	str	r3, [r7, #52]	@ 0x34
 80073c0:	e01f      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80073c2:	4b51      	ldr	r3, [pc, #324]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80073c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073d0:	d106      	bne.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	2b40      	cmp	r3, #64	@ 0x40
 80073d6:	d103      	bne.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
        {
          frequency = LSI_VALUE;
 80073d8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80073dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80073de:	e010      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80073e0:	4b49      	ldr	r3, [pc, #292]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ec:	d106      	bne.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
 80073ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f0:	2b80      	cmp	r3, #128	@ 0x80
 80073f2:	d103      	bne.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
        {
          frequency = CSI_VALUE / 122U;
 80073f4:	f248 0312 	movw	r3, #32786	@ 0x8012
 80073f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073fa:	e002      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80073fc:	2300      	movs	r3, #0
 80073fe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007400:	e07d      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007402:	e07c      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007404:	4b40      	ldr	r3, [pc, #256]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007406:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800740a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800740e:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007410:	4b3d      	ldr	r3, [pc, #244]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007418:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800741c:	d105      	bne.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
 800741e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007420:	2b00      	cmp	r3, #0
 8007422:	d102      	bne.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        {
          frequency = HSI48_VALUE;
 8007424:	4b3c      	ldr	r3, [pc, #240]	@ (8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 8007426:	637b      	str	r3, [r7, #52]	@ 0x34
 8007428:	e031      	b.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800742a:	4b37      	ldr	r3, [pc, #220]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007432:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007436:	d10a      	bne.n	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 8007438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743a:	2b10      	cmp	r3, #16
 800743c:	d107      	bne.n	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800743e:	f107 0320 	add.w	r3, r7, #32
 8007442:	4618      	mov	r0, r3
 8007444:	f7fe f8dc 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744a:	637b      	str	r3, [r7, #52]	@ 0x34
 800744c:	e01f      	b.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800744e:	4b2e      	ldr	r3, [pc, #184]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007454:	f003 0302 	and.w	r3, r3, #2
 8007458:	2b02      	cmp	r3, #2
 800745a:	d106      	bne.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
 800745c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745e:	2b20      	cmp	r3, #32
 8007460:	d103      	bne.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = LSE_VALUE;
 8007462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007466:	637b      	str	r3, [r7, #52]	@ 0x34
 8007468:	e011      	b.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800746a:	4b27      	ldr	r3, [pc, #156]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800746c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007470:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007478:	d106      	bne.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
 800747a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747c:	2b30      	cmp	r3, #48	@ 0x30
 800747e:	d103      	bne.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
        {
          frequency = LSI_VALUE;
 8007480:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007484:	637b      	str	r3, [r7, #52]	@ 0x34
 8007486:	e002      	b.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8007488:	2300      	movs	r3, #0
 800748a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800748c:	e037      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800748e:	e036      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8007490:	4b1d      	ldr	r3, [pc, #116]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007492:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007496:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800749a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800749c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749e:	2b10      	cmp	r3, #16
 80074a0:	d107      	bne.n	80074b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1636>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80074a2:	f107 0320 	add.w	r3, r7, #32
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7fe f8aa 	bl	8005600 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80074ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ae:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80074b0:	e025      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80074b2:	4b15      	ldr	r3, [pc, #84]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074be:	d10a      	bne.n	80074d6 <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
 80074c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c2:	2b20      	cmp	r3, #32
 80074c4:	d107      	bne.n	80074d6 <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074c6:	f107 0308 	add.w	r3, r7, #8
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe fb6c 	bl	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80074d4:	e00f      	b.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80074d6:	4b0c      	ldr	r3, [pc, #48]	@ (8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074e2:	d105      	bne.n	80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
 80074e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e6:	2b30      	cmp	r3, #48	@ 0x30
 80074e8:	d102      	bne.n	80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        {
          frequency = HSI48_VALUE;
 80074ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 80074ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ee:	e002      	b.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80074f0:	2300      	movs	r3, #0
 80074f2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80074f4:	e003      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80074f6:	e002      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      default:
        frequency = 0U;
 80074f8:	2300      	movs	r3, #0
 80074fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074fc:	bf00      	nop
        }
        break;
#endif /* RCC_CCIPR4_ETHCLKSEL */
    }
  }
  return (frequency);
 80074fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007500:	4618      	mov	r0, r3
 8007502:	373c      	adds	r7, #60	@ 0x3c
 8007504:	46bd      	mov	sp, r7
 8007506:	bd90      	pop	{r4, r7, pc}
 8007508:	44020c00 	.word	0x44020c00
 800750c:	03d09000 	.word	0x03d09000
 8007510:	003d0900 	.word	0x003d0900
 8007514:	016e3600 	.word	0x016e3600
 8007518:	02dc6c00 	.word	0x02dc6c00

0800751c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8007524:	4b48      	ldr	r3, [pc, #288]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a47      	ldr	r2, [pc, #284]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 800752a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800752e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007530:	f7fb f9a4 	bl	800287c <HAL_GetTick>
 8007534:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007536:	e008      	b.n	800754a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007538:	f7fb f9a0 	bl	800287c <HAL_GetTick>
 800753c:	4602      	mov	r2, r0
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	2b02      	cmp	r3, #2
 8007544:	d901      	bls.n	800754a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e07a      	b.n	8007640 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800754a:	4b3f      	ldr	r3, [pc, #252]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1f0      	bne.n	8007538 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007556:	4b3c      	ldr	r3, [pc, #240]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 8007558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800755a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800755e:	f023 0303 	bic.w	r3, r3, #3
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	6811      	ldr	r1, [r2, #0]
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	6852      	ldr	r2, [r2, #4]
 800756a:	0212      	lsls	r2, r2, #8
 800756c:	430a      	orrs	r2, r1
 800756e:	4936      	ldr	r1, [pc, #216]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 8007570:	4313      	orrs	r3, r2
 8007572:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	3b01      	subs	r3, #1
 800757a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	3b01      	subs	r3, #1
 8007584:	025b      	lsls	r3, r3, #9
 8007586:	b29b      	uxth	r3, r3
 8007588:	431a      	orrs	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	3b01      	subs	r3, #1
 8007590:	041b      	lsls	r3, r3, #16
 8007592:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007596:	431a      	orrs	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	3b01      	subs	r3, #1
 800759e:	061b      	lsls	r3, r3, #24
 80075a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80075a4:	4928      	ldr	r1, [pc, #160]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075a6:	4313      	orrs	r3, r2
 80075a8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80075aa:	4b27      	ldr	r3, [pc, #156]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ae:	f023 020c 	bic.w	r2, r3, #12
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	699b      	ldr	r3, [r3, #24]
 80075b6:	4924      	ldr	r1, [pc, #144]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075b8:	4313      	orrs	r3, r2
 80075ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80075bc:	4b22      	ldr	r3, [pc, #136]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c0:	f023 0220 	bic.w	r2, r3, #32
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	491f      	ldr	r1, [pc, #124]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075ca:	4313      	orrs	r3, r2
 80075cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80075ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d6:	491c      	ldr	r1, [pc, #112]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075d8:	4313      	orrs	r3, r2
 80075da:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80075dc:	4b1a      	ldr	r3, [pc, #104]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e0:	4a19      	ldr	r2, [pc, #100]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075e2:	f023 0310 	bic.w	r3, r3, #16
 80075e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80075e8:	4b17      	ldr	r3, [pc, #92]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075f0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	6a12      	ldr	r2, [r2, #32]
 80075f8:	00d2      	lsls	r2, r2, #3
 80075fa:	4913      	ldr	r1, [pc, #76]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 80075fc:	4313      	orrs	r3, r2
 80075fe:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8007600:	4b11      	ldr	r3, [pc, #68]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 8007602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007604:	4a10      	ldr	r2, [pc, #64]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 8007606:	f043 0310 	orr.w	r3, r3, #16
 800760a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800760c:	4b0e      	ldr	r3, [pc, #56]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a0d      	ldr	r2, [pc, #52]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 8007612:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007616:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007618:	f7fb f930 	bl	800287c <HAL_GetTick>
 800761c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800761e:	e008      	b.n	8007632 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007620:	f7fb f92c 	bl	800287c <HAL_GetTick>
 8007624:	4602      	mov	r2, r0
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	2b02      	cmp	r3, #2
 800762c:	d901      	bls.n	8007632 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e006      	b.n	8007640 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007632:	4b05      	ldr	r3, [pc, #20]	@ (8007648 <RCCEx_PLL2_Config+0x12c>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d0f0      	beq.n	8007620 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800763e:	2300      	movs	r3, #0

}
 8007640:	4618      	mov	r0, r3
 8007642:	3710      	adds	r7, #16
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}
 8007648:	44020c00 	.word	0x44020c00

0800764c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8007654:	4b48      	ldr	r3, [pc, #288]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a47      	ldr	r2, [pc, #284]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 800765a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800765e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007660:	f7fb f90c 	bl	800287c <HAL_GetTick>
 8007664:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007666:	e008      	b.n	800767a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007668:	f7fb f908 	bl	800287c <HAL_GetTick>
 800766c:	4602      	mov	r2, r0
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	2b02      	cmp	r3, #2
 8007674:	d901      	bls.n	800767a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007676:	2303      	movs	r3, #3
 8007678:	e07a      	b.n	8007770 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800767a:	4b3f      	ldr	r3, [pc, #252]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1f0      	bne.n	8007668 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007686:	4b3c      	ldr	r3, [pc, #240]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800768a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800768e:	f023 0303 	bic.w	r3, r3, #3
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	6811      	ldr	r1, [r2, #0]
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	6852      	ldr	r2, [r2, #4]
 800769a:	0212      	lsls	r2, r2, #8
 800769c:	430a      	orrs	r2, r1
 800769e:	4936      	ldr	r1, [pc, #216]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 80076a0:	4313      	orrs	r3, r2
 80076a2:	630b      	str	r3, [r1, #48]	@ 0x30
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	3b01      	subs	r3, #1
 80076aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	3b01      	subs	r3, #1
 80076b4:	025b      	lsls	r3, r3, #9
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	3b01      	subs	r3, #1
 80076c0:	041b      	lsls	r3, r3, #16
 80076c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80076c6:	431a      	orrs	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	695b      	ldr	r3, [r3, #20]
 80076cc:	3b01      	subs	r3, #1
 80076ce:	061b      	lsls	r3, r3, #24
 80076d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80076d4:	4928      	ldr	r1, [pc, #160]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 80076d6:	4313      	orrs	r3, r2
 80076d8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80076da:	4b27      	ldr	r3, [pc, #156]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 80076dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076de:	f023 020c 	bic.w	r2, r3, #12
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	4924      	ldr	r1, [pc, #144]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 80076e8:	4313      	orrs	r3, r2
 80076ea:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80076ec:	4b22      	ldr	r3, [pc, #136]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 80076ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f0:	f023 0220 	bic.w	r2, r3, #32
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	69db      	ldr	r3, [r3, #28]
 80076f8:	491f      	ldr	r1, [pc, #124]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80076fe:	4b1e      	ldr	r3, [pc, #120]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007706:	491c      	ldr	r1, [pc, #112]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007708:	4313      	orrs	r3, r2
 800770a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800770c:	4b1a      	ldr	r3, [pc, #104]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 800770e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007710:	4a19      	ldr	r2, [pc, #100]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007712:	f023 0310 	bic.w	r3, r3, #16
 8007716:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8007718:	4b17      	ldr	r3, [pc, #92]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 800771a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800771c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007720:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	6a12      	ldr	r2, [r2, #32]
 8007728:	00d2      	lsls	r2, r2, #3
 800772a:	4913      	ldr	r1, [pc, #76]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 800772c:	4313      	orrs	r3, r2
 800772e:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8007730:	4b11      	ldr	r3, [pc, #68]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007734:	4a10      	ldr	r2, [pc, #64]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007736:	f043 0310 	orr.w	r3, r3, #16
 800773a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800773c:	4b0e      	ldr	r3, [pc, #56]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a0d      	ldr	r2, [pc, #52]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007742:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007746:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007748:	f7fb f898 	bl	800287c <HAL_GetTick>
 800774c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800774e:	e008      	b.n	8007762 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007750:	f7fb f894 	bl	800287c <HAL_GetTick>
 8007754:	4602      	mov	r2, r0
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	2b02      	cmp	r3, #2
 800775c:	d901      	bls.n	8007762 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e006      	b.n	8007770 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007762:	4b05      	ldr	r3, [pc, #20]	@ (8007778 <RCCEx_PLL3_Config+0x12c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d0f0      	beq.n	8007750 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	44020c00 	.word	0x44020c00

0800777c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d101      	bne.n	800778e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	e10d      	b.n	80079aa <HAL_SPI_Init+0x22e>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a88      	ldr	r2, [pc, #544]	@ (80079b4 <HAL_SPI_Init+0x238>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d004      	beq.n	80077a2 <HAL_SPI_Init+0x26>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a86      	ldr	r2, [pc, #536]	@ (80079b8 <HAL_SPI_Init+0x23c>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	e000      	b.n	80077a4 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80077a2:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a81      	ldr	r2, [pc, #516]	@ (80079b4 <HAL_SPI_Init+0x238>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d004      	beq.n	80077be <HAL_SPI_Init+0x42>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a7f      	ldr	r2, [pc, #508]	@ (80079b8 <HAL_SPI_Init+0x23c>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d105      	bne.n	80077ca <HAL_SPI_Init+0x4e>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	2b0f      	cmp	r3, #15
 80077c4:	d901      	bls.n	80077ca <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	e0ef      	b.n	80079aa <HAL_SPI_Init+0x22e>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f902 	bl	80079d4 <SPI_GetPacketSize>
 80077d0:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a77      	ldr	r2, [pc, #476]	@ (80079b4 <HAL_SPI_Init+0x238>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d004      	beq.n	80077e6 <HAL_SPI_Init+0x6a>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a75      	ldr	r2, [pc, #468]	@ (80079b8 <HAL_SPI_Init+0x23c>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d102      	bne.n	80077ec <HAL_SPI_Init+0x70>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2b08      	cmp	r3, #8
 80077ea:	d820      	bhi.n	800782e <HAL_SPI_Init+0xb2>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80077f0:	4a72      	ldr	r2, [pc, #456]	@ (80079bc <HAL_SPI_Init+0x240>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d018      	beq.n	8007828 <HAL_SPI_Init+0xac>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a71      	ldr	r2, [pc, #452]	@ (80079c0 <HAL_SPI_Init+0x244>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d013      	beq.n	8007828 <HAL_SPI_Init+0xac>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a6f      	ldr	r2, [pc, #444]	@ (80079c4 <HAL_SPI_Init+0x248>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d00e      	beq.n	8007828 <HAL_SPI_Init+0xac>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a6e      	ldr	r2, [pc, #440]	@ (80079c8 <HAL_SPI_Init+0x24c>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d009      	beq.n	8007828 <HAL_SPI_Init+0xac>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a6c      	ldr	r2, [pc, #432]	@ (80079cc <HAL_SPI_Init+0x250>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d004      	beq.n	8007828 <HAL_SPI_Init+0xac>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a6b      	ldr	r2, [pc, #428]	@ (80079d0 <HAL_SPI_Init+0x254>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d104      	bne.n	8007832 <HAL_SPI_Init+0xb6>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2b10      	cmp	r3, #16
 800782c:	d901      	bls.n	8007832 <HAL_SPI_Init+0xb6>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e0bb      	b.n	80079aa <HAL_SPI_Init+0x22e>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d106      	bne.n	800784c <HAL_SPI_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f7fa fa5e 	bl	8001d08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f022 0201 	bic.w	r2, r2, #1
 8007862:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800786e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	699b      	ldr	r3, [r3, #24]
 8007874:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007878:	d119      	bne.n	80078ae <HAL_SPI_Init+0x132>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007882:	d103      	bne.n	800788c <HAL_SPI_Init+0x110>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007888:	2b00      	cmp	r3, #0
 800788a:	d008      	beq.n	800789e <HAL_SPI_Init+0x122>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007890:	2b00      	cmp	r3, #0
 8007892:	d10c      	bne.n	80078ae <HAL_SPI_Init+0x132>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007898:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800789c:	d107      	bne.n	80078ae <HAL_SPI_Init+0x132>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80078ac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00f      	beq.n	80078da <HAL_SPI_Init+0x15e>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	2b06      	cmp	r3, #6
 80078c0:	d90b      	bls.n	80078da <HAL_SPI_Init+0x15e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	e007      	b.n	80078ea <HAL_SPI_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078e8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	69da      	ldr	r2, [r3, #28]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078f2:	431a      	orrs	r2, r3
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	431a      	orrs	r2, r3
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078fc:	ea42 0103 	orr.w	r1, r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	68da      	ldr	r2, [r3, #12]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	430a      	orrs	r2, r1
 800790a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007914:	431a      	orrs	r2, r3
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800791a:	431a      	orrs	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	431a      	orrs	r2, r3
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	431a      	orrs	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	431a      	orrs	r2, r3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	431a      	orrs	r2, r3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	431a      	orrs	r2, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800793e:	431a      	orrs	r2, r3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	431a      	orrs	r2, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800794a:	431a      	orrs	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007950:	431a      	orrs	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007956:	ea42 0103 	orr.w	r1, r2, r3
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	430a      	orrs	r2, r1
 8007964:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f022 0201 	bic.w	r2, r2, #1
 8007974:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00a      	beq.n	8007998 <HAL_SPI_Init+0x21c>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	430a      	orrs	r2, r1
 8007996:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	40014c00 	.word	0x40014c00
 80079b8:	50014c00 	.word	0x50014c00
 80079bc:	40013000 	.word	0x40013000
 80079c0:	50013000 	.word	0x50013000
 80079c4:	40003800 	.word	0x40003800
 80079c8:	50003800 	.word	0x50003800
 80079cc:	40003c00 	.word	0x40003c00
 80079d0:	50003c00 	.word	0x50003c00

080079d4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079e0:	095b      	lsrs	r3, r3, #5
 80079e2:	3301      	adds	r3, #1
 80079e4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	3301      	adds	r3, #1
 80079ec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	3307      	adds	r3, #7
 80079f2:	08db      	lsrs	r3, r3, #3
 80079f4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	fb02 f303 	mul.w	r3, r2, r3
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3714      	adds	r7, #20
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr

08007a0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b082      	sub	sp, #8
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d101      	bne.n	8007a1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e049      	b.n	8007ab0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d106      	bne.n	8007a36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7fa f9e7 	bl	8001e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2202      	movs	r2, #2
 8007a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	3304      	adds	r3, #4
 8007a46:	4619      	mov	r1, r3
 8007a48:	4610      	mov	r0, r2
 8007a4a:	f000 fd77 	bl	800853c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2201      	movs	r2, #1
 8007a9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3708      	adds	r7, #8
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d001      	beq.n	8007ad0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	e07c      	b.n	8007bca <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2202      	movs	r2, #2
 8007ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68da      	ldr	r2, [r3, #12]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f042 0201 	orr.w	r2, r2, #1
 8007ae6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a3a      	ldr	r2, [pc, #232]	@ (8007bd8 <HAL_TIM_Base_Start_IT+0x120>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d04a      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a39      	ldr	r2, [pc, #228]	@ (8007bdc <HAL_TIM_Base_Start_IT+0x124>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d045      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b04:	d040      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b0e:	d03b      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a32      	ldr	r2, [pc, #200]	@ (8007be0 <HAL_TIM_Base_Start_IT+0x128>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d036      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a31      	ldr	r2, [pc, #196]	@ (8007be4 <HAL_TIM_Base_Start_IT+0x12c>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d031      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a2f      	ldr	r2, [pc, #188]	@ (8007be8 <HAL_TIM_Base_Start_IT+0x130>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d02c      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a2e      	ldr	r2, [pc, #184]	@ (8007bec <HAL_TIM_Base_Start_IT+0x134>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d027      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8007bf0 <HAL_TIM_Base_Start_IT+0x138>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d022      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a2b      	ldr	r2, [pc, #172]	@ (8007bf4 <HAL_TIM_Base_Start_IT+0x13c>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d01d      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a29      	ldr	r2, [pc, #164]	@ (8007bf8 <HAL_TIM_Base_Start_IT+0x140>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d018      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a28      	ldr	r2, [pc, #160]	@ (8007bfc <HAL_TIM_Base_Start_IT+0x144>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d013      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a26      	ldr	r2, [pc, #152]	@ (8007c00 <HAL_TIM_Base_Start_IT+0x148>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d00e      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a25      	ldr	r2, [pc, #148]	@ (8007c04 <HAL_TIM_Base_Start_IT+0x14c>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d009      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a23      	ldr	r2, [pc, #140]	@ (8007c08 <HAL_TIM_Base_Start_IT+0x150>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d004      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xd0>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a22      	ldr	r2, [pc, #136]	@ (8007c0c <HAL_TIM_Base_Start_IT+0x154>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d115      	bne.n	8007bb4 <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	689a      	ldr	r2, [r3, #8]
 8007b8e:	4b20      	ldr	r3, [pc, #128]	@ (8007c10 <HAL_TIM_Base_Start_IT+0x158>)
 8007b90:	4013      	ands	r3, r2
 8007b92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2b06      	cmp	r3, #6
 8007b98:	d015      	beq.n	8007bc6 <HAL_TIM_Base_Start_IT+0x10e>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ba0:	d011      	beq.n	8007bc6 <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f042 0201 	orr.w	r2, r2, #1
 8007bb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bb2:	e008      	b.n	8007bc6 <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f042 0201 	orr.w	r2, r2, #1
 8007bc2:	601a      	str	r2, [r3, #0]
 8007bc4:	e000      	b.n	8007bc8 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3714      	adds	r7, #20
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	40012c00 	.word	0x40012c00
 8007bdc:	50012c00 	.word	0x50012c00
 8007be0:	40000400 	.word	0x40000400
 8007be4:	50000400 	.word	0x50000400
 8007be8:	40000800 	.word	0x40000800
 8007bec:	50000800 	.word	0x50000800
 8007bf0:	40000c00 	.word	0x40000c00
 8007bf4:	50000c00 	.word	0x50000c00
 8007bf8:	40013400 	.word	0x40013400
 8007bfc:	50013400 	.word	0x50013400
 8007c00:	40001800 	.word	0x40001800
 8007c04:	50001800 	.word	0x50001800
 8007c08:	40014000 	.word	0x40014000
 8007c0c:	50014000 	.word	0x50014000
 8007c10:	00010007 	.word	0x00010007

08007c14 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68da      	ldr	r2, [r3, #12]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f022 0201 	bic.w	r2, r2, #1
 8007c2a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	6a1a      	ldr	r2, [r3, #32]
 8007c32:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007c36:	4013      	ands	r3, r2
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10f      	bne.n	8007c5c <HAL_TIM_Base_Stop_IT+0x48>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6a1a      	ldr	r2, [r3, #32]
 8007c42:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007c46:	4013      	ands	r3, r2
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d107      	bne.n	8007c5c <HAL_TIM_Base_Stop_IT+0x48>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f022 0201 	bic.w	r2, r2, #1
 8007c5a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b082      	sub	sp, #8
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d101      	bne.n	8007c84 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e049      	b.n	8007d18 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c8a:	b2db      	uxtb	r3, r3
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d106      	bne.n	8007c9e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 f841 	bl	8007d20 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	3304      	adds	r3, #4
 8007cae:	4619      	mov	r1, r3
 8007cb0:	4610      	mov	r0, r2
 8007cb2:	f000 fc43 	bl	800853c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2201      	movs	r2, #1
 8007d02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2201      	movs	r2, #1
 8007d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3708      	adds	r7, #8
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b0c      	cmp	r3, #12
 8007d46:	d841      	bhi.n	8007dcc <HAL_TIM_OC_Stop_IT+0x98>
 8007d48:	a201      	add	r2, pc, #4	@ (adr r2, 8007d50 <HAL_TIM_OC_Stop_IT+0x1c>)
 8007d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d4e:	bf00      	nop
 8007d50:	08007d85 	.word	0x08007d85
 8007d54:	08007dcd 	.word	0x08007dcd
 8007d58:	08007dcd 	.word	0x08007dcd
 8007d5c:	08007dcd 	.word	0x08007dcd
 8007d60:	08007d97 	.word	0x08007d97
 8007d64:	08007dcd 	.word	0x08007dcd
 8007d68:	08007dcd 	.word	0x08007dcd
 8007d6c:	08007dcd 	.word	0x08007dcd
 8007d70:	08007da9 	.word	0x08007da9
 8007d74:	08007dcd 	.word	0x08007dcd
 8007d78:	08007dcd 	.word	0x08007dcd
 8007d7c:	08007dcd 	.word	0x08007dcd
 8007d80:	08007dbb 	.word	0x08007dbb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68da      	ldr	r2, [r3, #12]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f022 0202 	bic.w	r2, r2, #2
 8007d92:	60da      	str	r2, [r3, #12]
      break;
 8007d94:	e01d      	b.n	8007dd2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68da      	ldr	r2, [r3, #12]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f022 0204 	bic.w	r2, r2, #4
 8007da4:	60da      	str	r2, [r3, #12]
      break;
 8007da6:	e014      	b.n	8007dd2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68da      	ldr	r2, [r3, #12]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f022 0208 	bic.w	r2, r2, #8
 8007db6:	60da      	str	r2, [r3, #12]
      break;
 8007db8:	e00b      	b.n	8007dd2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f022 0210 	bic.w	r2, r2, #16
 8007dc8:	60da      	str	r2, [r3, #12]
      break;
 8007dca:	e002      	b.n	8007dd2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	73fb      	strb	r3, [r7, #15]
      break;
 8007dd0:	bf00      	nop
  }

  if (status == HAL_OK)
 8007dd2:	7bfb      	ldrb	r3, [r7, #15]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f040 8086 	bne.w	8007ee6 <HAL_TIM_OC_Stop_IT+0x1b2>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2200      	movs	r2, #0
 8007de0:	6839      	ldr	r1, [r7, #0]
 8007de2:	4618      	mov	r0, r3
 8007de4:	f001 f866 	bl	8008eb4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a40      	ldr	r2, [pc, #256]	@ (8007ef0 <HAL_TIM_OC_Stop_IT+0x1bc>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d018      	beq.n	8007e24 <HAL_TIM_OC_Stop_IT+0xf0>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a3f      	ldr	r2, [pc, #252]	@ (8007ef4 <HAL_TIM_OC_Stop_IT+0x1c0>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d013      	beq.n	8007e24 <HAL_TIM_OC_Stop_IT+0xf0>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a3d      	ldr	r2, [pc, #244]	@ (8007ef8 <HAL_TIM_OC_Stop_IT+0x1c4>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d00e      	beq.n	8007e24 <HAL_TIM_OC_Stop_IT+0xf0>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a3c      	ldr	r2, [pc, #240]	@ (8007efc <HAL_TIM_OC_Stop_IT+0x1c8>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d009      	beq.n	8007e24 <HAL_TIM_OC_Stop_IT+0xf0>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a3a      	ldr	r2, [pc, #232]	@ (8007f00 <HAL_TIM_OC_Stop_IT+0x1cc>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d004      	beq.n	8007e24 <HAL_TIM_OC_Stop_IT+0xf0>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a39      	ldr	r2, [pc, #228]	@ (8007f04 <HAL_TIM_OC_Stop_IT+0x1d0>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d101      	bne.n	8007e28 <HAL_TIM_OC_Stop_IT+0xf4>
 8007e24:	2301      	movs	r3, #1
 8007e26:	e000      	b.n	8007e2a <HAL_TIM_OC_Stop_IT+0xf6>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d017      	beq.n	8007e5e <HAL_TIM_OC_Stop_IT+0x12a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	6a1a      	ldr	r2, [r3, #32]
 8007e34:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007e38:	4013      	ands	r3, r2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d10f      	bne.n	8007e5e <HAL_TIM_OC_Stop_IT+0x12a>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6a1a      	ldr	r2, [r3, #32]
 8007e44:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007e48:	4013      	ands	r3, r2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d107      	bne.n	8007e5e <HAL_TIM_OC_Stop_IT+0x12a>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	6a1a      	ldr	r2, [r3, #32]
 8007e64:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007e68:	4013      	ands	r3, r2
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d10f      	bne.n	8007e8e <HAL_TIM_OC_Stop_IT+0x15a>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	6a1a      	ldr	r2, [r3, #32]
 8007e74:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007e78:	4013      	ands	r3, r2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d107      	bne.n	8007e8e <HAL_TIM_OC_Stop_IT+0x15a>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f022 0201 	bic.w	r2, r2, #1
 8007e8c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d104      	bne.n	8007e9e <HAL_TIM_OC_Stop_IT+0x16a>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e9c:	e023      	b.n	8007ee6 <HAL_TIM_OC_Stop_IT+0x1b2>
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	2b04      	cmp	r3, #4
 8007ea2:	d104      	bne.n	8007eae <HAL_TIM_OC_Stop_IT+0x17a>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007eac:	e01b      	b.n	8007ee6 <HAL_TIM_OC_Stop_IT+0x1b2>
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	2b08      	cmp	r3, #8
 8007eb2:	d104      	bne.n	8007ebe <HAL_TIM_OC_Stop_IT+0x18a>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ebc:	e013      	b.n	8007ee6 <HAL_TIM_OC_Stop_IT+0x1b2>
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	2b0c      	cmp	r3, #12
 8007ec2:	d104      	bne.n	8007ece <HAL_TIM_OC_Stop_IT+0x19a>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ecc:	e00b      	b.n	8007ee6 <HAL_TIM_OC_Stop_IT+0x1b2>
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	2b10      	cmp	r3, #16
 8007ed2:	d104      	bne.n	8007ede <HAL_TIM_OC_Stop_IT+0x1aa>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007edc:	e003      	b.n	8007ee6 <HAL_TIM_OC_Stop_IT+0x1b2>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8007ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	40012c00 	.word	0x40012c00
 8007ef4:	50012c00 	.word	0x50012c00
 8007ef8:	40013400 	.word	0x40013400
 8007efc:	50013400 	.word	0x50013400
 8007f00:	40014000 	.word	0x40014000
 8007f04:	50014000 	.word	0x50014000

08007f08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	68db      	ldr	r3, [r3, #12]
 8007f16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	f003 0302 	and.w	r3, r3, #2
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d020      	beq.n	8007f6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f003 0302 	and.w	r3, r3, #2
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d01b      	beq.n	8007f6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f06f 0202 	mvn.w	r2, #2
 8007f3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2201      	movs	r2, #1
 8007f42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	f003 0303 	and.w	r3, r3, #3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fad4 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8007f58:	e005      	b.n	8007f66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fac6 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 fad7 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	f003 0304 	and.w	r3, r3, #4
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d020      	beq.n	8007fb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f003 0304 	and.w	r3, r3, #4
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01b      	beq.n	8007fb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f06f 0204 	mvn.w	r2, #4
 8007f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2202      	movs	r2, #2
 8007f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 faae 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8007fa4:	e005      	b.n	8007fb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 faa0 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fab1 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	f003 0308 	and.w	r3, r3, #8
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d020      	beq.n	8008004 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f003 0308 	and.w	r3, r3, #8
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d01b      	beq.n	8008004 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f06f 0208 	mvn.w	r2, #8
 8007fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2204      	movs	r2, #4
 8007fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	69db      	ldr	r3, [r3, #28]
 8007fe2:	f003 0303 	and.w	r3, r3, #3
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 fa88 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8007ff0:	e005      	b.n	8007ffe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 fa7a 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 fa8b 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f003 0310 	and.w	r3, r3, #16
 800800a:	2b00      	cmp	r3, #0
 800800c:	d020      	beq.n	8008050 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f003 0310 	and.w	r3, r3, #16
 8008014:	2b00      	cmp	r3, #0
 8008016:	d01b      	beq.n	8008050 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f06f 0210 	mvn.w	r2, #16
 8008020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2208      	movs	r2, #8
 8008026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008032:	2b00      	cmp	r3, #0
 8008034:	d003      	beq.n	800803e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 fa62 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 800803c:	e005      	b.n	800804a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 fa54 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 fa65 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00c      	beq.n	8008074 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	2b00      	cmp	r3, #0
 8008062:	d007      	beq.n	8008074 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f06f 0201 	mvn.w	r2, #1
 800806c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 fa32 	bl	80084d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800807a:	2b00      	cmp	r3, #0
 800807c:	d104      	bne.n	8008088 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008084:	2b00      	cmp	r3, #0
 8008086:	d00c      	beq.n	80080a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800808e:	2b00      	cmp	r3, #0
 8008090:	d007      	beq.n	80080a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800809a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f001 f809 	bl	80090b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00c      	beq.n	80080c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d007      	beq.n	80080c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80080be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f001 f801 	bl	80090c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00c      	beq.n	80080ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d007      	beq.n	80080ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80080e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 fa1f 	bl	8008528 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f003 0320 	and.w	r3, r3, #32
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00c      	beq.n	800810e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f003 0320 	and.w	r3, r3, #32
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d007      	beq.n	800810e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f06f 0220 	mvn.w	r2, #32
 8008106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 ffc9 	bl	80090a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00c      	beq.n	8008132 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800811e:	2b00      	cmp	r3, #0
 8008120:	d007      	beq.n	8008132 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800812a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 ffd5 	bl	80090dc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00c      	beq.n	8008156 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008142:	2b00      	cmp	r3, #0
 8008144:	d007      	beq.n	8008156 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800814e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 ffcd 	bl	80090f0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800815c:	2b00      	cmp	r3, #0
 800815e:	d00c      	beq.n	800817a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008166:	2b00      	cmp	r3, #0
 8008168:	d007      	beq.n	800817a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f000 ffc5 	bl	8009104 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00c      	beq.n	800819e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d007      	beq.n	800819e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 ffbd 	bl	8009118 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800819e:	bf00      	nop
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b086      	sub	sp, #24
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d101      	bne.n	80081c6 <HAL_TIM_OC_ConfigChannel+0x1e>
 80081c2:	2302      	movs	r3, #2
 80081c4:	e066      	b.n	8008294 <HAL_TIM_OC_ConfigChannel+0xec>
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2b14      	cmp	r3, #20
 80081d2:	d857      	bhi.n	8008284 <HAL_TIM_OC_ConfigChannel+0xdc>
 80081d4:	a201      	add	r2, pc, #4	@ (adr r2, 80081dc <HAL_TIM_OC_ConfigChannel+0x34>)
 80081d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081da:	bf00      	nop
 80081dc:	08008231 	.word	0x08008231
 80081e0:	08008285 	.word	0x08008285
 80081e4:	08008285 	.word	0x08008285
 80081e8:	08008285 	.word	0x08008285
 80081ec:	0800823f 	.word	0x0800823f
 80081f0:	08008285 	.word	0x08008285
 80081f4:	08008285 	.word	0x08008285
 80081f8:	08008285 	.word	0x08008285
 80081fc:	0800824d 	.word	0x0800824d
 8008200:	08008285 	.word	0x08008285
 8008204:	08008285 	.word	0x08008285
 8008208:	08008285 	.word	0x08008285
 800820c:	0800825b 	.word	0x0800825b
 8008210:	08008285 	.word	0x08008285
 8008214:	08008285 	.word	0x08008285
 8008218:	08008285 	.word	0x08008285
 800821c:	08008269 	.word	0x08008269
 8008220:	08008285 	.word	0x08008285
 8008224:	08008285 	.word	0x08008285
 8008228:	08008285 	.word	0x08008285
 800822c:	08008277 	.word	0x08008277
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	68b9      	ldr	r1, [r7, #8]
 8008236:	4618      	mov	r0, r3
 8008238:	f000 fa6a 	bl	8008710 <TIM_OC1_SetConfig>
      break;
 800823c:	e025      	b.n	800828a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	68b9      	ldr	r1, [r7, #8]
 8008244:	4618      	mov	r0, r3
 8008246:	f000 fafd 	bl	8008844 <TIM_OC2_SetConfig>
      break;
 800824a:	e01e      	b.n	800828a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68b9      	ldr	r1, [r7, #8]
 8008252:	4618      	mov	r0, r3
 8008254:	f000 fb8e 	bl	8008974 <TIM_OC3_SetConfig>
      break;
 8008258:	e017      	b.n	800828a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68b9      	ldr	r1, [r7, #8]
 8008260:	4618      	mov	r0, r3
 8008262:	f000 fc1d 	bl	8008aa0 <TIM_OC4_SetConfig>
      break;
 8008266:	e010      	b.n	800828a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68b9      	ldr	r1, [r7, #8]
 800826e:	4618      	mov	r0, r3
 8008270:	f000 fcae 	bl	8008bd0 <TIM_OC5_SetConfig>
      break;
 8008274:	e009      	b.n	800828a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68b9      	ldr	r1, [r7, #8]
 800827c:	4618      	mov	r0, r3
 800827e:	f000 fd11 	bl	8008ca4 <TIM_OC6_SetConfig>
      break;
 8008282:	e002      	b.n	800828a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	75fb      	strb	r3, [r7, #23]
      break;
 8008288:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008292:	7dfb      	ldrb	r3, [r7, #23]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3718      	adds	r7, #24
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082a6:	2300      	movs	r3, #0
 80082a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d101      	bne.n	80082b8 <HAL_TIM_ConfigClockSource+0x1c>
 80082b4:	2302      	movs	r3, #2
 80082b6:	e0fe      	b.n	80084b6 <HAL_TIM_ConfigClockSource+0x21a>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80082d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80082da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80082e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082f4:	f000 80c9 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 80082f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082fc:	f200 80ce 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008300:	4a6f      	ldr	r2, [pc, #444]	@ (80084c0 <HAL_TIM_ConfigClockSource+0x224>)
 8008302:	4293      	cmp	r3, r2
 8008304:	f000 80c1 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008308:	4a6d      	ldr	r2, [pc, #436]	@ (80084c0 <HAL_TIM_ConfigClockSource+0x224>)
 800830a:	4293      	cmp	r3, r2
 800830c:	f200 80c6 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008310:	4a6c      	ldr	r2, [pc, #432]	@ (80084c4 <HAL_TIM_ConfigClockSource+0x228>)
 8008312:	4293      	cmp	r3, r2
 8008314:	f000 80b9 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008318:	4a6a      	ldr	r2, [pc, #424]	@ (80084c4 <HAL_TIM_ConfigClockSource+0x228>)
 800831a:	4293      	cmp	r3, r2
 800831c:	f200 80be 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008320:	4a69      	ldr	r2, [pc, #420]	@ (80084c8 <HAL_TIM_ConfigClockSource+0x22c>)
 8008322:	4293      	cmp	r3, r2
 8008324:	f000 80b1 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008328:	4a67      	ldr	r2, [pc, #412]	@ (80084c8 <HAL_TIM_ConfigClockSource+0x22c>)
 800832a:	4293      	cmp	r3, r2
 800832c:	f200 80b6 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008330:	4a66      	ldr	r2, [pc, #408]	@ (80084cc <HAL_TIM_ConfigClockSource+0x230>)
 8008332:	4293      	cmp	r3, r2
 8008334:	f000 80a9 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008338:	4a64      	ldr	r2, [pc, #400]	@ (80084cc <HAL_TIM_ConfigClockSource+0x230>)
 800833a:	4293      	cmp	r3, r2
 800833c:	f200 80ae 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008340:	4a63      	ldr	r2, [pc, #396]	@ (80084d0 <HAL_TIM_ConfigClockSource+0x234>)
 8008342:	4293      	cmp	r3, r2
 8008344:	f000 80a1 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008348:	4a61      	ldr	r2, [pc, #388]	@ (80084d0 <HAL_TIM_ConfigClockSource+0x234>)
 800834a:	4293      	cmp	r3, r2
 800834c:	f200 80a6 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008350:	4a60      	ldr	r2, [pc, #384]	@ (80084d4 <HAL_TIM_ConfigClockSource+0x238>)
 8008352:	4293      	cmp	r3, r2
 8008354:	f000 8099 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008358:	4a5e      	ldr	r2, [pc, #376]	@ (80084d4 <HAL_TIM_ConfigClockSource+0x238>)
 800835a:	4293      	cmp	r3, r2
 800835c:	f200 809e 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008360:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008364:	f000 8091 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008368:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800836c:	f200 8096 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008370:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008374:	f000 8089 	beq.w	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 8008378:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800837c:	f200 808e 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 8008380:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008384:	d03e      	beq.n	8008404 <HAL_TIM_ConfigClockSource+0x168>
 8008386:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800838a:	f200 8087 	bhi.w	800849c <HAL_TIM_ConfigClockSource+0x200>
 800838e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008392:	f000 8086 	beq.w	80084a2 <HAL_TIM_ConfigClockSource+0x206>
 8008396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800839a:	d87f      	bhi.n	800849c <HAL_TIM_ConfigClockSource+0x200>
 800839c:	2b70      	cmp	r3, #112	@ 0x70
 800839e:	d01a      	beq.n	80083d6 <HAL_TIM_ConfigClockSource+0x13a>
 80083a0:	2b70      	cmp	r3, #112	@ 0x70
 80083a2:	d87b      	bhi.n	800849c <HAL_TIM_ConfigClockSource+0x200>
 80083a4:	2b60      	cmp	r3, #96	@ 0x60
 80083a6:	d050      	beq.n	800844a <HAL_TIM_ConfigClockSource+0x1ae>
 80083a8:	2b60      	cmp	r3, #96	@ 0x60
 80083aa:	d877      	bhi.n	800849c <HAL_TIM_ConfigClockSource+0x200>
 80083ac:	2b50      	cmp	r3, #80	@ 0x50
 80083ae:	d03c      	beq.n	800842a <HAL_TIM_ConfigClockSource+0x18e>
 80083b0:	2b50      	cmp	r3, #80	@ 0x50
 80083b2:	d873      	bhi.n	800849c <HAL_TIM_ConfigClockSource+0x200>
 80083b4:	2b40      	cmp	r3, #64	@ 0x40
 80083b6:	d058      	beq.n	800846a <HAL_TIM_ConfigClockSource+0x1ce>
 80083b8:	2b40      	cmp	r3, #64	@ 0x40
 80083ba:	d86f      	bhi.n	800849c <HAL_TIM_ConfigClockSource+0x200>
 80083bc:	2b30      	cmp	r3, #48	@ 0x30
 80083be:	d064      	beq.n	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 80083c0:	2b30      	cmp	r3, #48	@ 0x30
 80083c2:	d86b      	bhi.n	800849c <HAL_TIM_ConfigClockSource+0x200>
 80083c4:	2b20      	cmp	r3, #32
 80083c6:	d060      	beq.n	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 80083c8:	2b20      	cmp	r3, #32
 80083ca:	d867      	bhi.n	800849c <HAL_TIM_ConfigClockSource+0x200>
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d05c      	beq.n	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 80083d0:	2b10      	cmp	r3, #16
 80083d2:	d05a      	beq.n	800848a <HAL_TIM_ConfigClockSource+0x1ee>
 80083d4:	e062      	b.n	800849c <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083e6:	f000 fd45 	bl	8008e74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80083f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	68ba      	ldr	r2, [r7, #8]
 8008400:	609a      	str	r2, [r3, #8]
      break;
 8008402:	e04f      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008414:	f000 fd2e 	bl	8008e74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	689a      	ldr	r2, [r3, #8]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008426:	609a      	str	r2, [r3, #8]
      break;
 8008428:	e03c      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008436:	461a      	mov	r2, r3
 8008438:	f000 fca0 	bl	8008d7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2150      	movs	r1, #80	@ 0x50
 8008442:	4618      	mov	r0, r3
 8008444:	f000 fcf9 	bl	8008e3a <TIM_ITRx_SetConfig>
      break;
 8008448:	e02c      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008456:	461a      	mov	r2, r3
 8008458:	f000 fcbf 	bl	8008dda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2160      	movs	r1, #96	@ 0x60
 8008462:	4618      	mov	r0, r3
 8008464:	f000 fce9 	bl	8008e3a <TIM_ITRx_SetConfig>
      break;
 8008468:	e01c      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008476:	461a      	mov	r2, r3
 8008478:	f000 fc80 	bl	8008d7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2140      	movs	r1, #64	@ 0x40
 8008482:	4618      	mov	r0, r3
 8008484:	f000 fcd9 	bl	8008e3a <TIM_ITRx_SetConfig>
      break;
 8008488:	e00c      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4619      	mov	r1, r3
 8008494:	4610      	mov	r0, r2
 8008496:	f000 fcd0 	bl	8008e3a <TIM_ITRx_SetConfig>
      break;
 800849a:	e003      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	73fb      	strb	r3, [r7, #15]
      break;
 80084a0:	e000      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x208>
      break;
 80084a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3710      	adds	r7, #16
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	00100070 	.word	0x00100070
 80084c4:	00100060 	.word	0x00100060
 80084c8:	00100050 	.word	0x00100050
 80084cc:	00100040 	.word	0x00100040
 80084d0:	00100030 	.word	0x00100030
 80084d4:	00100020 	.word	0x00100020

080084d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800853c:	b480      	push	{r7}
 800853e:	b085      	sub	sp, #20
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	4a62      	ldr	r2, [pc, #392]	@ (80086d8 <TIM_Base_SetConfig+0x19c>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d02b      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	4a61      	ldr	r2, [pc, #388]	@ (80086dc <TIM_Base_SetConfig+0x1a0>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d027      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008562:	d023      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800856a:	d01f      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a5c      	ldr	r2, [pc, #368]	@ (80086e0 <TIM_Base_SetConfig+0x1a4>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d01b      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a5b      	ldr	r2, [pc, #364]	@ (80086e4 <TIM_Base_SetConfig+0x1a8>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d017      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a5a      	ldr	r2, [pc, #360]	@ (80086e8 <TIM_Base_SetConfig+0x1ac>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d013      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a59      	ldr	r2, [pc, #356]	@ (80086ec <TIM_Base_SetConfig+0x1b0>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d00f      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4a58      	ldr	r2, [pc, #352]	@ (80086f0 <TIM_Base_SetConfig+0x1b4>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d00b      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a57      	ldr	r2, [pc, #348]	@ (80086f4 <TIM_Base_SetConfig+0x1b8>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d007      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a56      	ldr	r2, [pc, #344]	@ (80086f8 <TIM_Base_SetConfig+0x1bc>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d003      	beq.n	80085ac <TIM_Base_SetConfig+0x70>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a55      	ldr	r2, [pc, #340]	@ (80086fc <TIM_Base_SetConfig+0x1c0>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d108      	bne.n	80085be <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a45      	ldr	r2, [pc, #276]	@ (80086d8 <TIM_Base_SetConfig+0x19c>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d03b      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a44      	ldr	r2, [pc, #272]	@ (80086dc <TIM_Base_SetConfig+0x1a0>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d037      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085d4:	d033      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80085dc:	d02f      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a3f      	ldr	r2, [pc, #252]	@ (80086e0 <TIM_Base_SetConfig+0x1a4>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d02b      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a3e      	ldr	r2, [pc, #248]	@ (80086e4 <TIM_Base_SetConfig+0x1a8>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d027      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a3d      	ldr	r2, [pc, #244]	@ (80086e8 <TIM_Base_SetConfig+0x1ac>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d023      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a3c      	ldr	r2, [pc, #240]	@ (80086ec <TIM_Base_SetConfig+0x1b0>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d01f      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a3b      	ldr	r2, [pc, #236]	@ (80086f0 <TIM_Base_SetConfig+0x1b4>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d01b      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a3a      	ldr	r2, [pc, #232]	@ (80086f4 <TIM_Base_SetConfig+0x1b8>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d017      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	4a39      	ldr	r2, [pc, #228]	@ (80086f8 <TIM_Base_SetConfig+0x1bc>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d013      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	4a38      	ldr	r2, [pc, #224]	@ (80086fc <TIM_Base_SetConfig+0x1c0>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d00f      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	4a37      	ldr	r2, [pc, #220]	@ (8008700 <TIM_Base_SetConfig+0x1c4>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d00b      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	4a36      	ldr	r2, [pc, #216]	@ (8008704 <TIM_Base_SetConfig+0x1c8>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d007      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	4a35      	ldr	r2, [pc, #212]	@ (8008708 <TIM_Base_SetConfig+0x1cc>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d003      	beq.n	800863e <TIM_Base_SetConfig+0x102>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	4a34      	ldr	r2, [pc, #208]	@ (800870c <TIM_Base_SetConfig+0x1d0>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d108      	bne.n	8008650 <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	4313      	orrs	r3, r2
 800864e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	4313      	orrs	r3, r2
 800865c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	689a      	ldr	r2, [r3, #8]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	4a18      	ldr	r2, [pc, #96]	@ (80086d8 <TIM_Base_SetConfig+0x19c>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d013      	beq.n	80086a4 <TIM_Base_SetConfig+0x168>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4a17      	ldr	r2, [pc, #92]	@ (80086dc <TIM_Base_SetConfig+0x1a0>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d00f      	beq.n	80086a4 <TIM_Base_SetConfig+0x168>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	4a1c      	ldr	r2, [pc, #112]	@ (80086f8 <TIM_Base_SetConfig+0x1bc>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d00b      	beq.n	80086a4 <TIM_Base_SetConfig+0x168>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	4a1b      	ldr	r2, [pc, #108]	@ (80086fc <TIM_Base_SetConfig+0x1c0>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d007      	beq.n	80086a4 <TIM_Base_SetConfig+0x168>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	4a1c      	ldr	r2, [pc, #112]	@ (8008708 <TIM_Base_SetConfig+0x1cc>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d003      	beq.n	80086a4 <TIM_Base_SetConfig+0x168>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	4a1b      	ldr	r2, [pc, #108]	@ (800870c <TIM_Base_SetConfig+0x1d0>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d103      	bne.n	80086ac <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	691a      	ldr	r2, [r3, #16]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	691b      	ldr	r3, [r3, #16]
 80086b6:	f003 0301 	and.w	r3, r3, #1
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d105      	bne.n	80086ca <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	f023 0201 	bic.w	r2, r3, #1
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	611a      	str	r2, [r3, #16]
  }
}
 80086ca:	bf00      	nop
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop
 80086d8:	40012c00 	.word	0x40012c00
 80086dc:	50012c00 	.word	0x50012c00
 80086e0:	40000400 	.word	0x40000400
 80086e4:	50000400 	.word	0x50000400
 80086e8:	40000800 	.word	0x40000800
 80086ec:	50000800 	.word	0x50000800
 80086f0:	40000c00 	.word	0x40000c00
 80086f4:	50000c00 	.word	0x50000c00
 80086f8:	40013400 	.word	0x40013400
 80086fc:	50013400 	.word	0x50013400
 8008700:	40001800 	.word	0x40001800
 8008704:	50001800 	.word	0x50001800
 8008708:	40014000 	.word	0x40014000
 800870c:	50014000 	.word	0x50014000

08008710 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008710:	b480      	push	{r7}
 8008712:	b087      	sub	sp, #28
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a1b      	ldr	r3, [r3, #32]
 800871e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6a1b      	ldr	r3, [r3, #32]
 8008724:	f023 0201 	bic.w	r2, r3, #1
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	699b      	ldr	r3, [r3, #24]
 8008736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800873e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f023 0303 	bic.w	r3, r3, #3
 800874a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68fa      	ldr	r2, [r7, #12]
 8008752:	4313      	orrs	r3, r2
 8008754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	f023 0302 	bic.w	r3, r3, #2
 800875c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	689b      	ldr	r3, [r3, #8]
 8008762:	697a      	ldr	r2, [r7, #20]
 8008764:	4313      	orrs	r3, r2
 8008766:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a30      	ldr	r2, [pc, #192]	@ (800882c <TIM_OC1_SetConfig+0x11c>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d013      	beq.n	8008798 <TIM_OC1_SetConfig+0x88>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	4a2f      	ldr	r2, [pc, #188]	@ (8008830 <TIM_OC1_SetConfig+0x120>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d00f      	beq.n	8008798 <TIM_OC1_SetConfig+0x88>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a2e      	ldr	r2, [pc, #184]	@ (8008834 <TIM_OC1_SetConfig+0x124>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d00b      	beq.n	8008798 <TIM_OC1_SetConfig+0x88>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a2d      	ldr	r2, [pc, #180]	@ (8008838 <TIM_OC1_SetConfig+0x128>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d007      	beq.n	8008798 <TIM_OC1_SetConfig+0x88>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4a2c      	ldr	r2, [pc, #176]	@ (800883c <TIM_OC1_SetConfig+0x12c>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d003      	beq.n	8008798 <TIM_OC1_SetConfig+0x88>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4a2b      	ldr	r2, [pc, #172]	@ (8008840 <TIM_OC1_SetConfig+0x130>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d10c      	bne.n	80087b2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	f023 0308 	bic.w	r3, r3, #8
 800879e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	697a      	ldr	r2, [r7, #20]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	f023 0304 	bic.w	r3, r3, #4
 80087b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	4a1d      	ldr	r2, [pc, #116]	@ (800882c <TIM_OC1_SetConfig+0x11c>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d013      	beq.n	80087e2 <TIM_OC1_SetConfig+0xd2>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4a1c      	ldr	r2, [pc, #112]	@ (8008830 <TIM_OC1_SetConfig+0x120>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d00f      	beq.n	80087e2 <TIM_OC1_SetConfig+0xd2>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a1b      	ldr	r2, [pc, #108]	@ (8008834 <TIM_OC1_SetConfig+0x124>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d00b      	beq.n	80087e2 <TIM_OC1_SetConfig+0xd2>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	4a1a      	ldr	r2, [pc, #104]	@ (8008838 <TIM_OC1_SetConfig+0x128>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d007      	beq.n	80087e2 <TIM_OC1_SetConfig+0xd2>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a19      	ldr	r2, [pc, #100]	@ (800883c <TIM_OC1_SetConfig+0x12c>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d003      	beq.n	80087e2 <TIM_OC1_SetConfig+0xd2>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a18      	ldr	r2, [pc, #96]	@ (8008840 <TIM_OC1_SetConfig+0x130>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d111      	bne.n	8008806 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80087f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	695b      	ldr	r3, [r3, #20]
 80087f6:	693a      	ldr	r2, [r7, #16]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	4313      	orrs	r3, r2
 8008804:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	693a      	ldr	r2, [r7, #16]
 800880a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	685a      	ldr	r2, [r3, #4]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	697a      	ldr	r2, [r7, #20]
 800881e:	621a      	str	r2, [r3, #32]
}
 8008820:	bf00      	nop
 8008822:	371c      	adds	r7, #28
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr
 800882c:	40012c00 	.word	0x40012c00
 8008830:	50012c00 	.word	0x50012c00
 8008834:	40013400 	.word	0x40013400
 8008838:	50013400 	.word	0x50013400
 800883c:	40014000 	.word	0x40014000
 8008840:	50014000 	.word	0x50014000

08008844 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008844:	b480      	push	{r7}
 8008846:	b087      	sub	sp, #28
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a1b      	ldr	r3, [r3, #32]
 8008852:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6a1b      	ldr	r3, [r3, #32]
 8008858:	f023 0210 	bic.w	r2, r3, #16
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	699b      	ldr	r3, [r3, #24]
 800886a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800887e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	021b      	lsls	r3, r3, #8
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	4313      	orrs	r3, r2
 800888a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	f023 0320 	bic.w	r3, r3, #32
 8008892:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	011b      	lsls	r3, r3, #4
 800889a:	697a      	ldr	r2, [r7, #20]
 800889c:	4313      	orrs	r3, r2
 800889e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	4a2e      	ldr	r2, [pc, #184]	@ (800895c <TIM_OC2_SetConfig+0x118>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d00b      	beq.n	80088c0 <TIM_OC2_SetConfig+0x7c>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a2d      	ldr	r2, [pc, #180]	@ (8008960 <TIM_OC2_SetConfig+0x11c>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d007      	beq.n	80088c0 <TIM_OC2_SetConfig+0x7c>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a2c      	ldr	r2, [pc, #176]	@ (8008964 <TIM_OC2_SetConfig+0x120>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d003      	beq.n	80088c0 <TIM_OC2_SetConfig+0x7c>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	4a2b      	ldr	r2, [pc, #172]	@ (8008968 <TIM_OC2_SetConfig+0x124>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d10d      	bne.n	80088dc <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	011b      	lsls	r3, r3, #4
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a1f      	ldr	r2, [pc, #124]	@ (800895c <TIM_OC2_SetConfig+0x118>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d013      	beq.n	800890c <TIM_OC2_SetConfig+0xc8>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a1e      	ldr	r2, [pc, #120]	@ (8008960 <TIM_OC2_SetConfig+0x11c>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d00f      	beq.n	800890c <TIM_OC2_SetConfig+0xc8>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4a1d      	ldr	r2, [pc, #116]	@ (8008964 <TIM_OC2_SetConfig+0x120>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d00b      	beq.n	800890c <TIM_OC2_SetConfig+0xc8>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	4a1c      	ldr	r2, [pc, #112]	@ (8008968 <TIM_OC2_SetConfig+0x124>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d007      	beq.n	800890c <TIM_OC2_SetConfig+0xc8>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4a1b      	ldr	r2, [pc, #108]	@ (800896c <TIM_OC2_SetConfig+0x128>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d003      	beq.n	800890c <TIM_OC2_SetConfig+0xc8>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4a1a      	ldr	r2, [pc, #104]	@ (8008970 <TIM_OC2_SetConfig+0x12c>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d113      	bne.n	8008934 <TIM_OC2_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008912:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800891a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	695b      	ldr	r3, [r3, #20]
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	693a      	ldr	r2, [r7, #16]
 8008924:	4313      	orrs	r3, r2
 8008926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	699b      	ldr	r3, [r3, #24]
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	693a      	ldr	r2, [r7, #16]
 8008930:	4313      	orrs	r3, r2
 8008932:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	693a      	ldr	r2, [r7, #16]
 8008938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	697a      	ldr	r2, [r7, #20]
 800894c:	621a      	str	r2, [r3, #32]
}
 800894e:	bf00      	nop
 8008950:	371c      	adds	r7, #28
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	40012c00 	.word	0x40012c00
 8008960:	50012c00 	.word	0x50012c00
 8008964:	40013400 	.word	0x40013400
 8008968:	50013400 	.word	0x50013400
 800896c:	40014000 	.word	0x40014000
 8008970:	50014000 	.word	0x50014000

08008974 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008974:	b480      	push	{r7}
 8008976:	b087      	sub	sp, #28
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a1b      	ldr	r3, [r3, #32]
 8008982:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a1b      	ldr	r3, [r3, #32]
 8008988:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	69db      	ldr	r3, [r3, #28]
 800899a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f023 0303 	bic.w	r3, r3, #3
 80089ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80089c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	021b      	lsls	r3, r3, #8
 80089c8:	697a      	ldr	r2, [r7, #20]
 80089ca:	4313      	orrs	r3, r2
 80089cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4a2d      	ldr	r2, [pc, #180]	@ (8008a88 <TIM_OC3_SetConfig+0x114>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d00b      	beq.n	80089ee <TIM_OC3_SetConfig+0x7a>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	4a2c      	ldr	r2, [pc, #176]	@ (8008a8c <TIM_OC3_SetConfig+0x118>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d007      	beq.n	80089ee <TIM_OC3_SetConfig+0x7a>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	4a2b      	ldr	r2, [pc, #172]	@ (8008a90 <TIM_OC3_SetConfig+0x11c>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d003      	beq.n	80089ee <TIM_OC3_SetConfig+0x7a>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	4a2a      	ldr	r2, [pc, #168]	@ (8008a94 <TIM_OC3_SetConfig+0x120>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d10d      	bne.n	8008a0a <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	021b      	lsls	r3, r3, #8
 80089fc:	697a      	ldr	r2, [r7, #20]
 80089fe:	4313      	orrs	r3, r2
 8008a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4a1e      	ldr	r2, [pc, #120]	@ (8008a88 <TIM_OC3_SetConfig+0x114>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d013      	beq.n	8008a3a <TIM_OC3_SetConfig+0xc6>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4a1d      	ldr	r2, [pc, #116]	@ (8008a8c <TIM_OC3_SetConfig+0x118>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d00f      	beq.n	8008a3a <TIM_OC3_SetConfig+0xc6>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	4a1c      	ldr	r2, [pc, #112]	@ (8008a90 <TIM_OC3_SetConfig+0x11c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d00b      	beq.n	8008a3a <TIM_OC3_SetConfig+0xc6>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4a1b      	ldr	r2, [pc, #108]	@ (8008a94 <TIM_OC3_SetConfig+0x120>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d007      	beq.n	8008a3a <TIM_OC3_SetConfig+0xc6>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	4a1a      	ldr	r2, [pc, #104]	@ (8008a98 <TIM_OC3_SetConfig+0x124>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d003      	beq.n	8008a3a <TIM_OC3_SetConfig+0xc6>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	4a19      	ldr	r2, [pc, #100]	@ (8008a9c <TIM_OC3_SetConfig+0x128>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d113      	bne.n	8008a62 <TIM_OC3_SetConfig+0xee>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008a48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	695b      	ldr	r3, [r3, #20]
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	693a      	ldr	r2, [r7, #16]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	011b      	lsls	r3, r3, #4
 8008a5c:	693a      	ldr	r2, [r7, #16]
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	693a      	ldr	r2, [r7, #16]
 8008a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	68fa      	ldr	r2, [r7, #12]
 8008a6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	685a      	ldr	r2, [r3, #4]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	697a      	ldr	r2, [r7, #20]
 8008a7a:	621a      	str	r2, [r3, #32]
}
 8008a7c:	bf00      	nop
 8008a7e:	371c      	adds	r7, #28
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr
 8008a88:	40012c00 	.word	0x40012c00
 8008a8c:	50012c00 	.word	0x50012c00
 8008a90:	40013400 	.word	0x40013400
 8008a94:	50013400 	.word	0x50013400
 8008a98:	40014000 	.word	0x40014000
 8008a9c:	50014000 	.word	0x50014000

08008aa0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b087      	sub	sp, #28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6a1b      	ldr	r3, [r3, #32]
 8008aae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6a1b      	ldr	r3, [r3, #32]
 8008ab4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008ace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	021b      	lsls	r3, r3, #8
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008aee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	031b      	lsls	r3, r3, #12
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	4a2e      	ldr	r2, [pc, #184]	@ (8008bb8 <TIM_OC4_SetConfig+0x118>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d00b      	beq.n	8008b1c <TIM_OC4_SetConfig+0x7c>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	4a2d      	ldr	r2, [pc, #180]	@ (8008bbc <TIM_OC4_SetConfig+0x11c>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d007      	beq.n	8008b1c <TIM_OC4_SetConfig+0x7c>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	4a2c      	ldr	r2, [pc, #176]	@ (8008bc0 <TIM_OC4_SetConfig+0x120>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d003      	beq.n	8008b1c <TIM_OC4_SetConfig+0x7c>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a2b      	ldr	r2, [pc, #172]	@ (8008bc4 <TIM_OC4_SetConfig+0x124>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d10d      	bne.n	8008b38 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008b22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	031b      	lsls	r3, r3, #12
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	4a1f      	ldr	r2, [pc, #124]	@ (8008bb8 <TIM_OC4_SetConfig+0x118>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d013      	beq.n	8008b68 <TIM_OC4_SetConfig+0xc8>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	4a1e      	ldr	r2, [pc, #120]	@ (8008bbc <TIM_OC4_SetConfig+0x11c>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d00f      	beq.n	8008b68 <TIM_OC4_SetConfig+0xc8>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	4a1d      	ldr	r2, [pc, #116]	@ (8008bc0 <TIM_OC4_SetConfig+0x120>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d00b      	beq.n	8008b68 <TIM_OC4_SetConfig+0xc8>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a1c      	ldr	r2, [pc, #112]	@ (8008bc4 <TIM_OC4_SetConfig+0x124>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d007      	beq.n	8008b68 <TIM_OC4_SetConfig+0xc8>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	4a1b      	ldr	r2, [pc, #108]	@ (8008bc8 <TIM_OC4_SetConfig+0x128>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d003      	beq.n	8008b68 <TIM_OC4_SetConfig+0xc8>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a1a      	ldr	r2, [pc, #104]	@ (8008bcc <TIM_OC4_SetConfig+0x12c>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d113      	bne.n	8008b90 <TIM_OC4_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b6e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008b76:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	695b      	ldr	r3, [r3, #20]
 8008b7c:	019b      	lsls	r3, r3, #6
 8008b7e:	693a      	ldr	r2, [r7, #16]
 8008b80:	4313      	orrs	r3, r2
 8008b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	019b      	lsls	r3, r3, #6
 8008b8a:	693a      	ldr	r2, [r7, #16]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	693a      	ldr	r2, [r7, #16]
 8008b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	68fa      	ldr	r2, [r7, #12]
 8008b9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	685a      	ldr	r2, [r3, #4]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	697a      	ldr	r2, [r7, #20]
 8008ba8:	621a      	str	r2, [r3, #32]
}
 8008baa:	bf00      	nop
 8008bac:	371c      	adds	r7, #28
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	40012c00 	.word	0x40012c00
 8008bbc:	50012c00 	.word	0x50012c00
 8008bc0:	40013400 	.word	0x40013400
 8008bc4:	50013400 	.word	0x50013400
 8008bc8:	40014000 	.word	0x40014000
 8008bcc:	50014000 	.word	0x50014000

08008bd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6a1b      	ldr	r3, [r3, #32]
 8008bde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a1b      	ldr	r3, [r3, #32]
 8008be4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008c14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	041b      	lsls	r3, r3, #16
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a19      	ldr	r2, [pc, #100]	@ (8008c8c <TIM_OC5_SetConfig+0xbc>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d013      	beq.n	8008c52 <TIM_OC5_SetConfig+0x82>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a18      	ldr	r2, [pc, #96]	@ (8008c90 <TIM_OC5_SetConfig+0xc0>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d00f      	beq.n	8008c52 <TIM_OC5_SetConfig+0x82>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a17      	ldr	r2, [pc, #92]	@ (8008c94 <TIM_OC5_SetConfig+0xc4>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d00b      	beq.n	8008c52 <TIM_OC5_SetConfig+0x82>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a16      	ldr	r2, [pc, #88]	@ (8008c98 <TIM_OC5_SetConfig+0xc8>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d007      	beq.n	8008c52 <TIM_OC5_SetConfig+0x82>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a15      	ldr	r2, [pc, #84]	@ (8008c9c <TIM_OC5_SetConfig+0xcc>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d003      	beq.n	8008c52 <TIM_OC5_SetConfig+0x82>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a14      	ldr	r2, [pc, #80]	@ (8008ca0 <TIM_OC5_SetConfig+0xd0>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d109      	bne.n	8008c66 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	695b      	ldr	r3, [r3, #20]
 8008c5e:	021b      	lsls	r3, r3, #8
 8008c60:	697a      	ldr	r2, [r7, #20]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	697a      	ldr	r2, [r7, #20]
 8008c6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	685a      	ldr	r2, [r3, #4]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	693a      	ldr	r2, [r7, #16]
 8008c7e:	621a      	str	r2, [r3, #32]
}
 8008c80:	bf00      	nop
 8008c82:	371c      	adds	r7, #28
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr
 8008c8c:	40012c00 	.word	0x40012c00
 8008c90:	50012c00 	.word	0x50012c00
 8008c94:	40013400 	.word	0x40013400
 8008c98:	50013400 	.word	0x50013400
 8008c9c:	40014000 	.word	0x40014000
 8008ca0:	50014000 	.word	0x50014000

08008ca4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b087      	sub	sp, #28
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6a1b      	ldr	r3, [r3, #32]
 8008cb2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6a1b      	ldr	r3, [r3, #32]
 8008cb8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008cd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	021b      	lsls	r3, r3, #8
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008cea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	051b      	lsls	r3, r3, #20
 8008cf2:	693a      	ldr	r2, [r7, #16]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a1a      	ldr	r2, [pc, #104]	@ (8008d64 <TIM_OC6_SetConfig+0xc0>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d013      	beq.n	8008d28 <TIM_OC6_SetConfig+0x84>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a19      	ldr	r2, [pc, #100]	@ (8008d68 <TIM_OC6_SetConfig+0xc4>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d00f      	beq.n	8008d28 <TIM_OC6_SetConfig+0x84>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a18      	ldr	r2, [pc, #96]	@ (8008d6c <TIM_OC6_SetConfig+0xc8>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d00b      	beq.n	8008d28 <TIM_OC6_SetConfig+0x84>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a17      	ldr	r2, [pc, #92]	@ (8008d70 <TIM_OC6_SetConfig+0xcc>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d007      	beq.n	8008d28 <TIM_OC6_SetConfig+0x84>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	4a16      	ldr	r2, [pc, #88]	@ (8008d74 <TIM_OC6_SetConfig+0xd0>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d003      	beq.n	8008d28 <TIM_OC6_SetConfig+0x84>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	4a15      	ldr	r2, [pc, #84]	@ (8008d78 <TIM_OC6_SetConfig+0xd4>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d109      	bne.n	8008d3c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	695b      	ldr	r3, [r3, #20]
 8008d34:	029b      	lsls	r3, r3, #10
 8008d36:	697a      	ldr	r2, [r7, #20]
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	68fa      	ldr	r2, [r7, #12]
 8008d46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	621a      	str	r2, [r3, #32]
}
 8008d56:	bf00      	nop
 8008d58:	371c      	adds	r7, #28
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr
 8008d62:	bf00      	nop
 8008d64:	40012c00 	.word	0x40012c00
 8008d68:	50012c00 	.word	0x50012c00
 8008d6c:	40013400 	.word	0x40013400
 8008d70:	50013400 	.word	0x50013400
 8008d74:	40014000 	.word	0x40014000
 8008d78:	50014000 	.word	0x50014000

08008d7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b087      	sub	sp, #28
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6a1b      	ldr	r3, [r3, #32]
 8008d8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	6a1b      	ldr	r3, [r3, #32]
 8008d92:	f023 0201 	bic.w	r2, r3, #1
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	699b      	ldr	r3, [r3, #24]
 8008d9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008da6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	011b      	lsls	r3, r3, #4
 8008dac:	693a      	ldr	r2, [r7, #16]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	f023 030a 	bic.w	r3, r3, #10
 8008db8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008dba:	697a      	ldr	r2, [r7, #20]
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	621a      	str	r2, [r3, #32]
}
 8008dce:	bf00      	nop
 8008dd0:	371c      	adds	r7, #28
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr

08008dda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dda:	b480      	push	{r7}
 8008ddc:	b087      	sub	sp, #28
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	60f8      	str	r0, [r7, #12]
 8008de2:	60b9      	str	r1, [r7, #8]
 8008de4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	6a1b      	ldr	r3, [r3, #32]
 8008dea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6a1b      	ldr	r3, [r3, #32]
 8008df0:	f023 0210 	bic.w	r2, r3, #16
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	699b      	ldr	r3, [r3, #24]
 8008dfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	031b      	lsls	r3, r3, #12
 8008e0a:	693a      	ldr	r2, [r7, #16]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e16:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	011b      	lsls	r3, r3, #4
 8008e1c:	697a      	ldr	r2, [r7, #20]
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	693a      	ldr	r2, [r7, #16]
 8008e26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	697a      	ldr	r2, [r7, #20]
 8008e2c:	621a      	str	r2, [r3, #32]
}
 8008e2e:	bf00      	nop
 8008e30:	371c      	adds	r7, #28
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr

08008e3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e3a:	b480      	push	{r7}
 8008e3c:	b085      	sub	sp, #20
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
 8008e42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008e50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e56:	683a      	ldr	r2, [r7, #0]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	f043 0307 	orr.w	r3, r3, #7
 8008e60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	68fa      	ldr	r2, [r7, #12]
 8008e66:	609a      	str	r2, [r3, #8]
}
 8008e68:	bf00      	nop
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b087      	sub	sp, #28
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	607a      	str	r2, [r7, #4]
 8008e80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	021a      	lsls	r2, r3, #8
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	431a      	orrs	r2, r3
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	697a      	ldr	r2, [r7, #20]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	697a      	ldr	r2, [r7, #20]
 8008ea6:	609a      	str	r2, [r3, #8]
}
 8008ea8:	bf00      	nop
 8008eaa:	371c      	adds	r7, #28
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b087      	sub	sp, #28
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	f003 031f 	and.w	r3, r3, #31
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8008ecc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6a1a      	ldr	r2, [r3, #32]
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	43db      	mvns	r3, r3
 8008ed6:	401a      	ands	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6a1a      	ldr	r2, [r3, #32]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	f003 031f 	and.w	r3, r3, #31
 8008ee6:	6879      	ldr	r1, [r7, #4]
 8008ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8008eec:	431a      	orrs	r2, r3
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	621a      	str	r2, [r3, #32]
}
 8008ef2:	bf00      	nop
 8008ef4:	371c      	adds	r7, #28
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efc:	4770      	bx	lr
	...

08008f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b085      	sub	sp, #20
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d101      	bne.n	8008f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f14:	2302      	movs	r3, #2
 8008f16:	e0a1      	b.n	800905c <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2202      	movs	r2, #2
 8008f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a4a      	ldr	r2, [pc, #296]	@ (8009068 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d00e      	beq.n	8008f60 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a49      	ldr	r2, [pc, #292]	@ (800906c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d009      	beq.n	8008f60 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a47      	ldr	r2, [pc, #284]	@ (8009070 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d004      	beq.n	8008f60 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a46      	ldr	r2, [pc, #280]	@ (8009074 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d108      	bne.n	8008f72 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008f66:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	68fa      	ldr	r2, [r7, #12]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008f78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	68fa      	ldr	r2, [r7, #12]
 8008f84:	4313      	orrs	r3, r2
 8008f86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a34      	ldr	r2, [pc, #208]	@ (8009068 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d04a      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a33      	ldr	r2, [pc, #204]	@ (800906c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d045      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fac:	d040      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008fb6:	d03b      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a2e      	ldr	r2, [pc, #184]	@ (8009078 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d036      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a2d      	ldr	r2, [pc, #180]	@ (800907c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d031      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a2b      	ldr	r2, [pc, #172]	@ (8009080 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d02c      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a2a      	ldr	r2, [pc, #168]	@ (8009084 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d027      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a28      	ldr	r2, [pc, #160]	@ (8009088 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d022      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a27      	ldr	r2, [pc, #156]	@ (800908c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d01d      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8009070 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d018      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4a1c      	ldr	r2, [pc, #112]	@ (8009074 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d013      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a20      	ldr	r2, [pc, #128]	@ (8009090 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d00e      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4a1f      	ldr	r2, [pc, #124]	@ (8009094 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d009      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a1d      	ldr	r2, [pc, #116]	@ (8009098 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d004      	beq.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4a1c      	ldr	r2, [pc, #112]	@ (800909c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d10c      	bne.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009036:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	4313      	orrs	r3, r2
 8009040:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	68ba      	ldr	r2, [r7, #8]
 8009048:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2201      	movs	r2, #1
 800904e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3714      	adds	r7, #20
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr
 8009068:	40012c00 	.word	0x40012c00
 800906c:	50012c00 	.word	0x50012c00
 8009070:	40013400 	.word	0x40013400
 8009074:	50013400 	.word	0x50013400
 8009078:	40000400 	.word	0x40000400
 800907c:	50000400 	.word	0x50000400
 8009080:	40000800 	.word	0x40000800
 8009084:	50000800 	.word	0x50000800
 8009088:	40000c00 	.word	0x40000c00
 800908c:	50000c00 	.word	0x50000c00
 8009090:	40001800 	.word	0x40001800
 8009094:	50001800 	.word	0x50001800
 8009098:	40014000 	.word	0x40014000
 800909c:	50014000 	.word	0x50014000

080090a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80090a8:	bf00      	nop
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800910c:	bf00      	nop
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d101      	bne.n	800913e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	e042      	b.n	80091c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009144:	2b00      	cmp	r3, #0
 8009146:	d106      	bne.n	8009156 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f7f8 ff63 	bl	800201c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2224      	movs	r2, #36	@ 0x24
 800915a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f022 0201 	bic.w	r2, r2, #1
 800916c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009172:	2b00      	cmp	r3, #0
 8009174:	d002      	beq.n	800917c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 fa74 	bl	8009664 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 f8c3 	bl	8009308 <UART_SetConfig>
 8009182:	4603      	mov	r3, r0
 8009184:	2b01      	cmp	r3, #1
 8009186:	d101      	bne.n	800918c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	e01b      	b.n	80091c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	685a      	ldr	r2, [r3, #4]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800919a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	689a      	ldr	r2, [r3, #8]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80091aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f042 0201 	orr.w	r2, r2, #1
 80091ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f000 faf3 	bl	80097a8 <UART_CheckIdleState>
 80091c2:	4603      	mov	r3, r0
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3708      	adds	r7, #8
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b08a      	sub	sp, #40	@ 0x28
 80091d0:	af02      	add	r7, sp, #8
 80091d2:	60f8      	str	r0, [r7, #12]
 80091d4:	60b9      	str	r1, [r7, #8]
 80091d6:	603b      	str	r3, [r7, #0]
 80091d8:	4613      	mov	r3, r2
 80091da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091e2:	2b20      	cmp	r3, #32
 80091e4:	f040 808b 	bne.w	80092fe <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d002      	beq.n	80091f4 <HAL_UART_Transmit+0x28>
 80091ee:	88fb      	ldrh	r3, [r7, #6]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e083      	b.n	8009300 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009202:	2b80      	cmp	r3, #128	@ 0x80
 8009204:	d107      	bne.n	8009216 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	689a      	ldr	r2, [r3, #8]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009214:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2200      	movs	r2, #0
 800921a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2221      	movs	r2, #33	@ 0x21
 8009222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009226:	f7f9 fb29 	bl	800287c <HAL_GetTick>
 800922a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	88fa      	ldrh	r2, [r7, #6]
 8009230:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	88fa      	ldrh	r2, [r7, #6]
 8009238:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009244:	d108      	bne.n	8009258 <HAL_UART_Transmit+0x8c>
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	691b      	ldr	r3, [r3, #16]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d104      	bne.n	8009258 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800924e:	2300      	movs	r3, #0
 8009250:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	61bb      	str	r3, [r7, #24]
 8009256:	e003      	b.n	8009260 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800925c:	2300      	movs	r3, #0
 800925e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009260:	e030      	b.n	80092c4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	9300      	str	r3, [sp, #0]
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	2200      	movs	r2, #0
 800926a:	2180      	movs	r1, #128	@ 0x80
 800926c:	68f8      	ldr	r0, [r7, #12]
 800926e:	f000 fb45 	bl	80098fc <UART_WaitOnFlagUntilTimeout>
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d005      	beq.n	8009284 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2220      	movs	r2, #32
 800927c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009280:	2303      	movs	r3, #3
 8009282:	e03d      	b.n	8009300 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d10b      	bne.n	80092a2 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	881b      	ldrh	r3, [r3, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009298:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	3302      	adds	r3, #2
 800929e:	61bb      	str	r3, [r7, #24]
 80092a0:	e007      	b.n	80092b2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80092a2:	69fb      	ldr	r3, [r7, #28]
 80092a4:	781a      	ldrb	r2, [r3, #0]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80092ac:	69fb      	ldr	r3, [r7, #28]
 80092ae:	3301      	adds	r3, #1
 80092b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80092b8:	b29b      	uxth	r3, r3
 80092ba:	3b01      	subs	r3, #1
 80092bc:	b29a      	uxth	r2, r3
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d1c8      	bne.n	8009262 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	9300      	str	r3, [sp, #0]
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	2200      	movs	r2, #0
 80092d8:	2140      	movs	r1, #64	@ 0x40
 80092da:	68f8      	ldr	r0, [r7, #12]
 80092dc:	f000 fb0e 	bl	80098fc <UART_WaitOnFlagUntilTimeout>
 80092e0:	4603      	mov	r3, r0
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d005      	beq.n	80092f2 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2220      	movs	r2, #32
 80092ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80092ee:	2303      	movs	r3, #3
 80092f0:	e006      	b.n	8009300 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2220      	movs	r2, #32
 80092f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80092fa:	2300      	movs	r3, #0
 80092fc:	e000      	b.n	8009300 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80092fe:	2302      	movs	r3, #2
  }
}
 8009300:	4618      	mov	r0, r3
 8009302:	3720      	adds	r7, #32
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800930c:	b094      	sub	sp, #80	@ 0x50
 800930e:	af00      	add	r7, sp, #0
 8009310:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009312:	2300      	movs	r3, #0
 8009314:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	4b83      	ldr	r3, [pc, #524]	@ (800952c <UART_SetConfig+0x224>)
 800931e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009322:	689a      	ldr	r2, [r3, #8]
 8009324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009326:	691b      	ldr	r3, [r3, #16]
 8009328:	431a      	orrs	r2, r3
 800932a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800932c:	695b      	ldr	r3, [r3, #20]
 800932e:	431a      	orrs	r2, r3
 8009330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009332:	69db      	ldr	r3, [r3, #28]
 8009334:	4313      	orrs	r3, r2
 8009336:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	497c      	ldr	r1, [pc, #496]	@ (8009530 <UART_SetConfig+0x228>)
 8009340:	4019      	ands	r1, r3
 8009342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009348:	430b      	orrs	r3, r1
 800934a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800934c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009358:	68d9      	ldr	r1, [r3, #12]
 800935a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	ea40 0301 	orr.w	r3, r0, r1
 8009362:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009366:	699b      	ldr	r3, [r3, #24]
 8009368:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800936a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	4b6f      	ldr	r3, [pc, #444]	@ (800952c <UART_SetConfig+0x224>)
 8009370:	429a      	cmp	r2, r3
 8009372:	d009      	beq.n	8009388 <UART_SetConfig+0x80>
 8009374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	4b6e      	ldr	r3, [pc, #440]	@ (8009534 <UART_SetConfig+0x22c>)
 800937a:	429a      	cmp	r2, r3
 800937c:	d004      	beq.n	8009388 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800937e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009380:	6a1a      	ldr	r2, [r3, #32]
 8009382:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009384:	4313      	orrs	r3, r2
 8009386:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009392:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009398:	681a      	ldr	r2, [r3, #0]
 800939a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800939c:	430b      	orrs	r3, r1
 800939e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a6:	f023 000f 	bic.w	r0, r3, #15
 80093aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ac:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80093ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	ea40 0301 	orr.w	r3, r0, r1
 80093b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	4b5e      	ldr	r3, [pc, #376]	@ (8009538 <UART_SetConfig+0x230>)
 80093be:	429a      	cmp	r2, r3
 80093c0:	d102      	bne.n	80093c8 <UART_SetConfig+0xc0>
 80093c2:	2301      	movs	r3, #1
 80093c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093c6:	e032      	b.n	800942e <UART_SetConfig+0x126>
 80093c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	4b5b      	ldr	r3, [pc, #364]	@ (800953c <UART_SetConfig+0x234>)
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d102      	bne.n	80093d8 <UART_SetConfig+0xd0>
 80093d2:	2302      	movs	r3, #2
 80093d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093d6:	e02a      	b.n	800942e <UART_SetConfig+0x126>
 80093d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093da:	681a      	ldr	r2, [r3, #0]
 80093dc:	4b58      	ldr	r3, [pc, #352]	@ (8009540 <UART_SetConfig+0x238>)
 80093de:	429a      	cmp	r2, r3
 80093e0:	d102      	bne.n	80093e8 <UART_SetConfig+0xe0>
 80093e2:	2304      	movs	r3, #4
 80093e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093e6:	e022      	b.n	800942e <UART_SetConfig+0x126>
 80093e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	4b55      	ldr	r3, [pc, #340]	@ (8009544 <UART_SetConfig+0x23c>)
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d102      	bne.n	80093f8 <UART_SetConfig+0xf0>
 80093f2:	2308      	movs	r3, #8
 80093f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093f6:	e01a      	b.n	800942e <UART_SetConfig+0x126>
 80093f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	4b52      	ldr	r3, [pc, #328]	@ (8009548 <UART_SetConfig+0x240>)
 80093fe:	429a      	cmp	r2, r3
 8009400:	d102      	bne.n	8009408 <UART_SetConfig+0x100>
 8009402:	2310      	movs	r3, #16
 8009404:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009406:	e012      	b.n	800942e <UART_SetConfig+0x126>
 8009408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800940a:	681a      	ldr	r2, [r3, #0]
 800940c:	4b4f      	ldr	r3, [pc, #316]	@ (800954c <UART_SetConfig+0x244>)
 800940e:	429a      	cmp	r2, r3
 8009410:	d102      	bne.n	8009418 <UART_SetConfig+0x110>
 8009412:	2320      	movs	r3, #32
 8009414:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009416:	e00a      	b.n	800942e <UART_SetConfig+0x126>
 8009418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	4b43      	ldr	r3, [pc, #268]	@ (800952c <UART_SetConfig+0x224>)
 800941e:	429a      	cmp	r2, r3
 8009420:	d103      	bne.n	800942a <UART_SetConfig+0x122>
 8009422:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009426:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009428:	e001      	b.n	800942e <UART_SetConfig+0x126>
 800942a:	2300      	movs	r3, #0
 800942c:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800942e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009430:	681a      	ldr	r2, [r3, #0]
 8009432:	4b3e      	ldr	r3, [pc, #248]	@ (800952c <UART_SetConfig+0x224>)
 8009434:	429a      	cmp	r2, r3
 8009436:	d005      	beq.n	8009444 <UART_SetConfig+0x13c>
 8009438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	4b3d      	ldr	r3, [pc, #244]	@ (8009534 <UART_SetConfig+0x22c>)
 800943e:	429a      	cmp	r2, r3
 8009440:	f040 8088 	bne.w	8009554 <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009446:	2200      	movs	r2, #0
 8009448:	623b      	str	r3, [r7, #32]
 800944a:	627a      	str	r2, [r7, #36]	@ 0x24
 800944c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009450:	f7fc fd14 	bl	8005e7c <HAL_RCCEx_GetPeriphCLKFreq>
 8009454:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009458:	2b00      	cmp	r3, #0
 800945a:	f000 80eb 	beq.w	8009634 <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800945e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009462:	4a3b      	ldr	r2, [pc, #236]	@ (8009550 <UART_SetConfig+0x248>)
 8009464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009468:	461a      	mov	r2, r3
 800946a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800946c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009470:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009474:	685a      	ldr	r2, [r3, #4]
 8009476:	4613      	mov	r3, r2
 8009478:	005b      	lsls	r3, r3, #1
 800947a:	4413      	add	r3, r2
 800947c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800947e:	429a      	cmp	r2, r3
 8009480:	d305      	bcc.n	800948e <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009484:	685b      	ldr	r3, [r3, #4]
 8009486:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009488:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800948a:	429a      	cmp	r2, r3
 800948c:	d903      	bls.n	8009496 <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009494:	e048      	b.n	8009528 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009498:	2200      	movs	r2, #0
 800949a:	61bb      	str	r3, [r7, #24]
 800949c:	61fa      	str	r2, [r7, #28]
 800949e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094a2:	4a2b      	ldr	r2, [pc, #172]	@ (8009550 <UART_SetConfig+0x248>)
 80094a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	2200      	movs	r2, #0
 80094ac:	613b      	str	r3, [r7, #16]
 80094ae:	617a      	str	r2, [r7, #20]
 80094b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80094b4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80094b8:	f7f7 fbfa 	bl	8000cb0 <__aeabi_uldivmod>
 80094bc:	4602      	mov	r2, r0
 80094be:	460b      	mov	r3, r1
 80094c0:	4610      	mov	r0, r2
 80094c2:	4619      	mov	r1, r3
 80094c4:	f04f 0200 	mov.w	r2, #0
 80094c8:	f04f 0300 	mov.w	r3, #0
 80094cc:	020b      	lsls	r3, r1, #8
 80094ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80094d2:	0202      	lsls	r2, r0, #8
 80094d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094d6:	6849      	ldr	r1, [r1, #4]
 80094d8:	0849      	lsrs	r1, r1, #1
 80094da:	2000      	movs	r0, #0
 80094dc:	460c      	mov	r4, r1
 80094de:	4605      	mov	r5, r0
 80094e0:	eb12 0804 	adds.w	r8, r2, r4
 80094e4:	eb43 0905 	adc.w	r9, r3, r5
 80094e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	60bb      	str	r3, [r7, #8]
 80094f0:	60fa      	str	r2, [r7, #12]
 80094f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094f6:	4640      	mov	r0, r8
 80094f8:	4649      	mov	r1, r9
 80094fa:	f7f7 fbd9 	bl	8000cb0 <__aeabi_uldivmod>
 80094fe:	4602      	mov	r2, r0
 8009500:	460b      	mov	r3, r1
 8009502:	4613      	mov	r3, r2
 8009504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009508:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800950c:	d308      	bcc.n	8009520 <UART_SetConfig+0x218>
 800950e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009510:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009514:	d204      	bcs.n	8009520 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 8009516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800951c:	60da      	str	r2, [r3, #12]
 800951e:	e003      	b.n	8009528 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009526:	e085      	b.n	8009634 <UART_SetConfig+0x32c>
 8009528:	e084      	b.n	8009634 <UART_SetConfig+0x32c>
 800952a:	bf00      	nop
 800952c:	44002400 	.word	0x44002400
 8009530:	cfff69f3 	.word	0xcfff69f3
 8009534:	54002400 	.word	0x54002400
 8009538:	40013800 	.word	0x40013800
 800953c:	40004400 	.word	0x40004400
 8009540:	40004800 	.word	0x40004800
 8009544:	40004c00 	.word	0x40004c00
 8009548:	40005000 	.word	0x40005000
 800954c:	40006400 	.word	0x40006400
 8009550:	0800e4ec 	.word	0x0800e4ec
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009556:	69db      	ldr	r3, [r3, #28]
 8009558:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800955c:	d13c      	bne.n	80095d8 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800955e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009560:	2200      	movs	r2, #0
 8009562:	603b      	str	r3, [r7, #0]
 8009564:	607a      	str	r2, [r7, #4]
 8009566:	e9d7 0100 	ldrd	r0, r1, [r7]
 800956a:	f7fc fc87 	bl	8005e7c <HAL_RCCEx_GetPeriphCLKFreq>
 800956e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009572:	2b00      	cmp	r3, #0
 8009574:	d05e      	beq.n	8009634 <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957a:	4a39      	ldr	r2, [pc, #228]	@ (8009660 <UART_SetConfig+0x358>)
 800957c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009580:	461a      	mov	r2, r3
 8009582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009584:	fbb3 f3f2 	udiv	r3, r3, r2
 8009588:	005a      	lsls	r2, r3, #1
 800958a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	085b      	lsrs	r3, r3, #1
 8009590:	441a      	add	r2, r3
 8009592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	fbb2 f3f3 	udiv	r3, r2, r3
 800959a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800959c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800959e:	2b0f      	cmp	r3, #15
 80095a0:	d916      	bls.n	80095d0 <UART_SetConfig+0x2c8>
 80095a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095a8:	d212      	bcs.n	80095d0 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	f023 030f 	bic.w	r3, r3, #15
 80095b2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095b6:	085b      	lsrs	r3, r3, #1
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	f003 0307 	and.w	r3, r3, #7
 80095be:	b29a      	uxth	r2, r3
 80095c0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80095c2:	4313      	orrs	r3, r2
 80095c4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80095c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80095cc:	60da      	str	r2, [r3, #12]
 80095ce:	e031      	b.n	8009634 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80095d6:	e02d      	b.n	8009634 <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80095d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095da:	2200      	movs	r2, #0
 80095dc:	469a      	mov	sl, r3
 80095de:	4693      	mov	fp, r2
 80095e0:	4650      	mov	r0, sl
 80095e2:	4659      	mov	r1, fp
 80095e4:	f7fc fc4a 	bl	8005e7c <HAL_RCCEx_GetPeriphCLKFreq>
 80095e8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80095ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d021      	beq.n	8009634 <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f4:	4a1a      	ldr	r2, [pc, #104]	@ (8009660 <UART_SetConfig+0x358>)
 80095f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095fa:	461a      	mov	r2, r3
 80095fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8009602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	085b      	lsrs	r3, r3, #1
 8009608:	441a      	add	r2, r3
 800960a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009612:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009616:	2b0f      	cmp	r3, #15
 8009618:	d909      	bls.n	800962e <UART_SetConfig+0x326>
 800961a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800961c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009620:	d205      	bcs.n	800962e <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009624:	b29a      	uxth	r2, r3
 8009626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	60da      	str	r2, [r3, #12]
 800962c:	e002      	b.n	8009634 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800962e:	2301      	movs	r3, #1
 8009630:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009636:	2201      	movs	r2, #1
 8009638:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800963c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963e:	2201      	movs	r2, #1
 8009640:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009646:	2200      	movs	r2, #0
 8009648:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800964a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800964c:	2200      	movs	r2, #0
 800964e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009650:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009654:	4618      	mov	r0, r3
 8009656:	3750      	adds	r7, #80	@ 0x50
 8009658:	46bd      	mov	sp, r7
 800965a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800965e:	bf00      	nop
 8009660:	0800e4ec 	.word	0x0800e4ec

08009664 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009670:	f003 0308 	and.w	r3, r3, #8
 8009674:	2b00      	cmp	r3, #0
 8009676:	d00a      	beq.n	800968e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	430a      	orrs	r2, r1
 800968c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009692:	f003 0301 	and.w	r3, r3, #1
 8009696:	2b00      	cmp	r3, #0
 8009698:	d00a      	beq.n	80096b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	430a      	orrs	r2, r1
 80096ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b4:	f003 0302 	and.w	r3, r3, #2
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00a      	beq.n	80096d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	430a      	orrs	r2, r1
 80096d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d6:	f003 0304 	and.w	r3, r3, #4
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00a      	beq.n	80096f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	430a      	orrs	r2, r1
 80096f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f8:	f003 0310 	and.w	r3, r3, #16
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d00a      	beq.n	8009716 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	430a      	orrs	r2, r1
 8009714:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800971a:	f003 0320 	and.w	r3, r3, #32
 800971e:	2b00      	cmp	r3, #0
 8009720:	d00a      	beq.n	8009738 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	430a      	orrs	r2, r1
 8009736:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800973c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009740:	2b00      	cmp	r3, #0
 8009742:	d01a      	beq.n	800977a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	430a      	orrs	r2, r1
 8009758:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800975e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009762:	d10a      	bne.n	800977a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	430a      	orrs	r2, r1
 8009778:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800977e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009782:	2b00      	cmp	r3, #0
 8009784:	d00a      	beq.n	800979c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	430a      	orrs	r2, r1
 800979a:	605a      	str	r2, [r3, #4]
  }
}
 800979c:	bf00      	nop
 800979e:	370c      	adds	r7, #12
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b098      	sub	sp, #96	@ 0x60
 80097ac:	af02      	add	r7, sp, #8
 80097ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097b8:	f7f9 f860 	bl	800287c <HAL_GetTick>
 80097bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f003 0308 	and.w	r3, r3, #8
 80097c8:	2b08      	cmp	r3, #8
 80097ca:	d12f      	bne.n	800982c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097d4:	2200      	movs	r2, #0
 80097d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f88e 	bl	80098fc <UART_WaitOnFlagUntilTimeout>
 80097e0:	4603      	mov	r3, r0
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d022      	beq.n	800982c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ee:	e853 3f00 	ldrex	r3, [r3]
 80097f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	461a      	mov	r2, r3
 8009802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009804:	647b      	str	r3, [r7, #68]	@ 0x44
 8009806:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009808:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800980a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800980c:	e841 2300 	strex	r3, r2, [r1]
 8009810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d1e6      	bne.n	80097e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2220      	movs	r2, #32
 800981c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009828:	2303      	movs	r3, #3
 800982a:	e063      	b.n	80098f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f003 0304 	and.w	r3, r3, #4
 8009836:	2b04      	cmp	r3, #4
 8009838:	d149      	bne.n	80098ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800983a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800983e:	9300      	str	r3, [sp, #0]
 8009840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009842:	2200      	movs	r2, #0
 8009844:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f857 	bl	80098fc <UART_WaitOnFlagUntilTimeout>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d03c      	beq.n	80098ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800985c:	e853 3f00 	ldrex	r3, [r3]
 8009860:	623b      	str	r3, [r7, #32]
   return(result);
 8009862:	6a3b      	ldr	r3, [r7, #32]
 8009864:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009868:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009872:	633b      	str	r3, [r7, #48]	@ 0x30
 8009874:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009876:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800987a:	e841 2300 	strex	r3, r2, [r1]
 800987e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009882:	2b00      	cmp	r3, #0
 8009884:	d1e6      	bne.n	8009854 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	3308      	adds	r3, #8
 800988c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	e853 3f00 	ldrex	r3, [r3]
 8009894:	60fb      	str	r3, [r7, #12]
   return(result);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	f023 0301 	bic.w	r3, r3, #1
 800989c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3308      	adds	r3, #8
 80098a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098a6:	61fa      	str	r2, [r7, #28]
 80098a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098aa:	69b9      	ldr	r1, [r7, #24]
 80098ac:	69fa      	ldr	r2, [r7, #28]
 80098ae:	e841 2300 	strex	r3, r2, [r1]
 80098b2:	617b      	str	r3, [r7, #20]
   return(result);
 80098b4:	697b      	ldr	r3, [r7, #20]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d1e5      	bne.n	8009886 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2220      	movs	r2, #32
 80098be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098ca:	2303      	movs	r3, #3
 80098cc:	e012      	b.n	80098f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2220      	movs	r2, #32
 80098d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2220      	movs	r2, #32
 80098da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2200      	movs	r2, #0
 80098e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3758      	adds	r7, #88	@ 0x58
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	60f8      	str	r0, [r7, #12]
 8009904:	60b9      	str	r1, [r7, #8]
 8009906:	603b      	str	r3, [r7, #0]
 8009908:	4613      	mov	r3, r2
 800990a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800990c:	e04f      	b.n	80099ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009914:	d04b      	beq.n	80099ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009916:	f7f8 ffb1 	bl	800287c <HAL_GetTick>
 800991a:	4602      	mov	r2, r0
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	1ad3      	subs	r3, r2, r3
 8009920:	69ba      	ldr	r2, [r7, #24]
 8009922:	429a      	cmp	r2, r3
 8009924:	d302      	bcc.n	800992c <UART_WaitOnFlagUntilTimeout+0x30>
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d101      	bne.n	8009930 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800992c:	2303      	movs	r3, #3
 800992e:	e04e      	b.n	80099ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f003 0304 	and.w	r3, r3, #4
 800993a:	2b00      	cmp	r3, #0
 800993c:	d037      	beq.n	80099ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	2b80      	cmp	r3, #128	@ 0x80
 8009942:	d034      	beq.n	80099ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	2b40      	cmp	r3, #64	@ 0x40
 8009948:	d031      	beq.n	80099ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	69db      	ldr	r3, [r3, #28]
 8009950:	f003 0308 	and.w	r3, r3, #8
 8009954:	2b08      	cmp	r3, #8
 8009956:	d110      	bne.n	800997a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	2208      	movs	r2, #8
 800995e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009960:	68f8      	ldr	r0, [r7, #12]
 8009962:	f000 f838 	bl	80099d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2208      	movs	r2, #8
 800996a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2200      	movs	r2, #0
 8009972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	e029      	b.n	80099ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	69db      	ldr	r3, [r3, #28]
 8009980:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009988:	d111      	bne.n	80099ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009992:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009994:	68f8      	ldr	r0, [r7, #12]
 8009996:	f000 f81e 	bl	80099d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	2220      	movs	r2, #32
 800999e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80099aa:	2303      	movs	r3, #3
 80099ac:	e00f      	b.n	80099ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	69da      	ldr	r2, [r3, #28]
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	4013      	ands	r3, r2
 80099b8:	68ba      	ldr	r2, [r7, #8]
 80099ba:	429a      	cmp	r2, r3
 80099bc:	bf0c      	ite	eq
 80099be:	2301      	moveq	r3, #1
 80099c0:	2300      	movne	r3, #0
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	461a      	mov	r2, r3
 80099c6:	79fb      	ldrb	r3, [r7, #7]
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d0a0      	beq.n	800990e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3710      	adds	r7, #16
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}

080099d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80099d6:	b480      	push	{r7}
 80099d8:	b095      	sub	sp, #84	@ 0x54
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099e6:	e853 3f00 	ldrex	r3, [r3]
 80099ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	461a      	mov	r2, r3
 80099fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80099fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a04:	e841 2300 	strex	r3, r2, [r1]
 8009a08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d1e6      	bne.n	80099de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	3308      	adds	r3, #8
 8009a16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a18:	6a3b      	ldr	r3, [r7, #32]
 8009a1a:	e853 3f00 	ldrex	r3, [r3]
 8009a1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a20:	69fb      	ldr	r3, [r7, #28]
 8009a22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a26:	f023 0301 	bic.w	r3, r3, #1
 8009a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	3308      	adds	r3, #8
 8009a32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a3c:	e841 2300 	strex	r3, r2, [r1]
 8009a40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1e3      	bne.n	8009a10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	d118      	bne.n	8009a82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	e853 3f00 	ldrex	r3, [r3]
 8009a5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	f023 0310 	bic.w	r3, r3, #16
 8009a64:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a6e:	61bb      	str	r3, [r7, #24]
 8009a70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a72:	6979      	ldr	r1, [r7, #20]
 8009a74:	69ba      	ldr	r2, [r7, #24]
 8009a76:	e841 2300 	strex	r3, r2, [r1]
 8009a7a:	613b      	str	r3, [r7, #16]
   return(result);
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1e6      	bne.n	8009a50 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2220      	movs	r2, #32
 8009a86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009a96:	bf00      	nop
 8009a98:	3754      	adds	r7, #84	@ 0x54
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa0:	4770      	bx	lr

08009aa2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009aa2:	b480      	push	{r7}
 8009aa4:	b085      	sub	sp, #20
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ab0:	2b01      	cmp	r3, #1
 8009ab2:	d101      	bne.n	8009ab8 <HAL_UARTEx_DisableFifoMode+0x16>
 8009ab4:	2302      	movs	r3, #2
 8009ab6:	e027      	b.n	8009b08 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2201      	movs	r2, #1
 8009abc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2224      	movs	r2, #36	@ 0x24
 8009ac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f022 0201 	bic.w	r2, r2, #1
 8009ade:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009ae6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68fa      	ldr	r2, [r7, #12]
 8009af4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2220      	movs	r2, #32
 8009afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b06:	2300      	movs	r3, #0
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3714      	adds	r7, #20
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	d101      	bne.n	8009b2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009b28:	2302      	movs	r3, #2
 8009b2a:	e02d      	b.n	8009b88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2224      	movs	r2, #36	@ 0x24
 8009b38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	681a      	ldr	r2, [r3, #0]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f022 0201 	bic.w	r2, r2, #1
 8009b52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	689b      	ldr	r3, [r3, #8]
 8009b5a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	683a      	ldr	r2, [r7, #0]
 8009b64:	430a      	orrs	r2, r1
 8009b66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 f84f 	bl	8009c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2220      	movs	r2, #32
 8009b7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3710      	adds	r7, #16
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d101      	bne.n	8009ba8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	e02d      	b.n	8009c04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2224      	movs	r2, #36	@ 0x24
 8009bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	681a      	ldr	r2, [r3, #0]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f022 0201 	bic.w	r2, r2, #1
 8009bce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	683a      	ldr	r2, [r7, #0]
 8009be0:	430a      	orrs	r2, r1
 8009be2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f000 f811 	bl	8009c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2220      	movs	r2, #32
 8009bf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c02:	2300      	movs	r3, #0
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3710      	adds	r7, #16
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b085      	sub	sp, #20
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d108      	bne.n	8009c2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2201      	movs	r2, #1
 8009c28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009c2c:	e031      	b.n	8009c92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009c2e:	2308      	movs	r3, #8
 8009c30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009c32:	2308      	movs	r3, #8
 8009c34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	0e5b      	lsrs	r3, r3, #25
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	f003 0307 	and.w	r3, r3, #7
 8009c44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	0f5b      	lsrs	r3, r3, #29
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	f003 0307 	and.w	r3, r3, #7
 8009c54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c56:	7bbb      	ldrb	r3, [r7, #14]
 8009c58:	7b3a      	ldrb	r2, [r7, #12]
 8009c5a:	4911      	ldr	r1, [pc, #68]	@ (8009ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8009c5c:	5c8a      	ldrb	r2, [r1, r2]
 8009c5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c62:	7b3a      	ldrb	r2, [r7, #12]
 8009c64:	490f      	ldr	r1, [pc, #60]	@ (8009ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8009c66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c68:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c6c:	b29a      	uxth	r2, r3
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c74:	7bfb      	ldrb	r3, [r7, #15]
 8009c76:	7b7a      	ldrb	r2, [r7, #13]
 8009c78:	4909      	ldr	r1, [pc, #36]	@ (8009ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8009c7a:	5c8a      	ldrb	r2, [r1, r2]
 8009c7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c80:	7b7a      	ldrb	r2, [r7, #13]
 8009c82:	4908      	ldr	r1, [pc, #32]	@ (8009ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8009c84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c86:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009c92:	bf00      	nop
 8009c94:	3714      	adds	r7, #20
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	0800e504 	.word	0x0800e504
 8009ca4:	0800e50c 	.word	0x0800e50c

08009ca8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b085      	sub	sp, #20
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009cb0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009cb4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	43db      	mvns	r3, r3
 8009cbe:	401a      	ands	r2, r3
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3714      	adds	r7, #20
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr

08009cd2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8009cd2:	b480      	push	{r7}
 8009cd4:	b083      	sub	sp, #12
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
 8009cda:	460b      	mov	r3, r1
 8009cdc:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 8009cde:	78fb      	ldrb	r3, [r7, #3]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d106      	bne.n	8009cf2 <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ce8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	641a      	str	r2, [r3, #64]	@ 0x40
 8009cf0:	e00b      	b.n	8009d0a <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 8009cf2:	78fb      	ldrb	r3, [r7, #3]
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	d106      	bne.n	8009d06 <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cfc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	641a      	str	r2, [r3, #64]	@ 0x40
 8009d04:	e001      	b.n	8009d0a <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e000      	b.n	8009d0c <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 8009d0a:	2300      	movs	r3, #0
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	370c      	adds	r7, #12
 8009d10:	46bd      	mov	sp, r7
 8009d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d16:	4770      	bx	lr

08009d18 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8009d18:	b084      	sub	sp, #16
 8009d1a:	b580      	push	{r7, lr}
 8009d1c:	b084      	sub	sp, #16
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
 8009d22:	f107 001c 	add.w	r0, r7, #28
 8009d26:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2201      	movs	r2, #1
 8009d2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d34:	f023 0201 	bic.w	r2, r3, #1
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8009d3c:	2100      	movs	r1, #0
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f7ff ffc7 	bl	8009cd2 <USB_SetCurrentMode>
 8009d44:	4603      	mov	r3, r0
 8009d46:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8009d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009d5a:	b004      	add	sp, #16
 8009d5c:	4770      	bx	lr

08009d5e <__cvt>:
 8009d5e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d62:	ec57 6b10 	vmov	r6, r7, d0
 8009d66:	2f00      	cmp	r7, #0
 8009d68:	460c      	mov	r4, r1
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	463b      	mov	r3, r7
 8009d6e:	bfb4      	ite	lt
 8009d70:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009d74:	2300      	movge	r3, #0
 8009d76:	4691      	mov	r9, r2
 8009d78:	bfbf      	itttt	lt
 8009d7a:	4632      	movlt	r2, r6
 8009d7c:	461f      	movlt	r7, r3
 8009d7e:	232d      	movlt	r3, #45	@ 0x2d
 8009d80:	4616      	movlt	r6, r2
 8009d82:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009d86:	700b      	strb	r3, [r1, #0]
 8009d88:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d8a:	f023 0820 	bic.w	r8, r3, #32
 8009d8e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d92:	d005      	beq.n	8009da0 <__cvt+0x42>
 8009d94:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009d98:	d100      	bne.n	8009d9c <__cvt+0x3e>
 8009d9a:	3401      	adds	r4, #1
 8009d9c:	2102      	movs	r1, #2
 8009d9e:	e000      	b.n	8009da2 <__cvt+0x44>
 8009da0:	2103      	movs	r1, #3
 8009da2:	ab03      	add	r3, sp, #12
 8009da4:	4622      	mov	r2, r4
 8009da6:	9301      	str	r3, [sp, #4]
 8009da8:	ab02      	add	r3, sp, #8
 8009daa:	ec47 6b10 	vmov	d0, r6, r7
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	4653      	mov	r3, sl
 8009db2:	f001 f889 	bl	800aec8 <_dtoa_r>
 8009db6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009dba:	4605      	mov	r5, r0
 8009dbc:	d119      	bne.n	8009df2 <__cvt+0x94>
 8009dbe:	f019 0f01 	tst.w	r9, #1
 8009dc2:	d00e      	beq.n	8009de2 <__cvt+0x84>
 8009dc4:	eb00 0904 	add.w	r9, r0, r4
 8009dc8:	2200      	movs	r2, #0
 8009dca:	2300      	movs	r3, #0
 8009dcc:	4630      	mov	r0, r6
 8009dce:	4639      	mov	r1, r7
 8009dd0:	f7f6 fe8e 	bl	8000af0 <__aeabi_dcmpeq>
 8009dd4:	b108      	cbz	r0, 8009dda <__cvt+0x7c>
 8009dd6:	f8cd 900c 	str.w	r9, [sp, #12]
 8009dda:	2230      	movs	r2, #48	@ 0x30
 8009ddc:	9b03      	ldr	r3, [sp, #12]
 8009dde:	454b      	cmp	r3, r9
 8009de0:	d31e      	bcc.n	8009e20 <__cvt+0xc2>
 8009de2:	9b03      	ldr	r3, [sp, #12]
 8009de4:	4628      	mov	r0, r5
 8009de6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009de8:	1b5b      	subs	r3, r3, r5
 8009dea:	6013      	str	r3, [r2, #0]
 8009dec:	b004      	add	sp, #16
 8009dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009df2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009df6:	eb00 0904 	add.w	r9, r0, r4
 8009dfa:	d1e5      	bne.n	8009dc8 <__cvt+0x6a>
 8009dfc:	7803      	ldrb	r3, [r0, #0]
 8009dfe:	2b30      	cmp	r3, #48	@ 0x30
 8009e00:	d10a      	bne.n	8009e18 <__cvt+0xba>
 8009e02:	2200      	movs	r2, #0
 8009e04:	2300      	movs	r3, #0
 8009e06:	4630      	mov	r0, r6
 8009e08:	4639      	mov	r1, r7
 8009e0a:	f7f6 fe71 	bl	8000af0 <__aeabi_dcmpeq>
 8009e0e:	b918      	cbnz	r0, 8009e18 <__cvt+0xba>
 8009e10:	f1c4 0401 	rsb	r4, r4, #1
 8009e14:	f8ca 4000 	str.w	r4, [sl]
 8009e18:	f8da 3000 	ldr.w	r3, [sl]
 8009e1c:	4499      	add	r9, r3
 8009e1e:	e7d3      	b.n	8009dc8 <__cvt+0x6a>
 8009e20:	1c59      	adds	r1, r3, #1
 8009e22:	9103      	str	r1, [sp, #12]
 8009e24:	701a      	strb	r2, [r3, #0]
 8009e26:	e7d9      	b.n	8009ddc <__cvt+0x7e>

08009e28 <__exponent>:
 8009e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e2a:	2900      	cmp	r1, #0
 8009e2c:	7002      	strb	r2, [r0, #0]
 8009e2e:	bfba      	itte	lt
 8009e30:	4249      	neglt	r1, r1
 8009e32:	232d      	movlt	r3, #45	@ 0x2d
 8009e34:	232b      	movge	r3, #43	@ 0x2b
 8009e36:	2909      	cmp	r1, #9
 8009e38:	7043      	strb	r3, [r0, #1]
 8009e3a:	dd28      	ble.n	8009e8e <__exponent+0x66>
 8009e3c:	f10d 0307 	add.w	r3, sp, #7
 8009e40:	270a      	movs	r7, #10
 8009e42:	461d      	mov	r5, r3
 8009e44:	461a      	mov	r2, r3
 8009e46:	3b01      	subs	r3, #1
 8009e48:	fbb1 f6f7 	udiv	r6, r1, r7
 8009e4c:	fb07 1416 	mls	r4, r7, r6, r1
 8009e50:	3430      	adds	r4, #48	@ 0x30
 8009e52:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009e56:	460c      	mov	r4, r1
 8009e58:	4631      	mov	r1, r6
 8009e5a:	2c63      	cmp	r4, #99	@ 0x63
 8009e5c:	dcf2      	bgt.n	8009e44 <__exponent+0x1c>
 8009e5e:	3130      	adds	r1, #48	@ 0x30
 8009e60:	1e94      	subs	r4, r2, #2
 8009e62:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009e66:	1c41      	adds	r1, r0, #1
 8009e68:	4623      	mov	r3, r4
 8009e6a:	42ab      	cmp	r3, r5
 8009e6c:	d30a      	bcc.n	8009e84 <__exponent+0x5c>
 8009e6e:	f10d 0309 	add.w	r3, sp, #9
 8009e72:	1a9b      	subs	r3, r3, r2
 8009e74:	42ac      	cmp	r4, r5
 8009e76:	bf88      	it	hi
 8009e78:	2300      	movhi	r3, #0
 8009e7a:	3302      	adds	r3, #2
 8009e7c:	4403      	add	r3, r0
 8009e7e:	1a18      	subs	r0, r3, r0
 8009e80:	b003      	add	sp, #12
 8009e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e84:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009e88:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009e8c:	e7ed      	b.n	8009e6a <__exponent+0x42>
 8009e8e:	2330      	movs	r3, #48	@ 0x30
 8009e90:	3130      	adds	r1, #48	@ 0x30
 8009e92:	7083      	strb	r3, [r0, #2]
 8009e94:	1d03      	adds	r3, r0, #4
 8009e96:	70c1      	strb	r1, [r0, #3]
 8009e98:	e7f1      	b.n	8009e7e <__exponent+0x56>
	...

08009e9c <_printf_float>:
 8009e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea0:	b08d      	sub	sp, #52	@ 0x34
 8009ea2:	460c      	mov	r4, r1
 8009ea4:	4616      	mov	r6, r2
 8009ea6:	461f      	mov	r7, r3
 8009ea8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009eac:	4605      	mov	r5, r0
 8009eae:	f000 fef1 	bl	800ac94 <_localeconv_r>
 8009eb2:	6803      	ldr	r3, [r0, #0]
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	9304      	str	r3, [sp, #16]
 8009eb8:	f7f6 f9ee 	bl	8000298 <strlen>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	9005      	str	r0, [sp, #20]
 8009ec0:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ec2:	f8d8 3000 	ldr.w	r3, [r8]
 8009ec6:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009eca:	3307      	adds	r3, #7
 8009ecc:	f8d4 b000 	ldr.w	fp, [r4]
 8009ed0:	f023 0307 	bic.w	r3, r3, #7
 8009ed4:	f103 0208 	add.w	r2, r3, #8
 8009ed8:	f8c8 2000 	str.w	r2, [r8]
 8009edc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ee0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ee4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009ee8:	f8cd 8018 	str.w	r8, [sp, #24]
 8009eec:	9307      	str	r3, [sp, #28]
 8009eee:	4b9d      	ldr	r3, [pc, #628]	@ (800a164 <_printf_float+0x2c8>)
 8009ef0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ef4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009ef8:	f7f6 fe2c 	bl	8000b54 <__aeabi_dcmpun>
 8009efc:	bb70      	cbnz	r0, 8009f5c <_printf_float+0xc0>
 8009efe:	f04f 32ff 	mov.w	r2, #4294967295
 8009f02:	4b98      	ldr	r3, [pc, #608]	@ (800a164 <_printf_float+0x2c8>)
 8009f04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f08:	f7f6 fe06 	bl	8000b18 <__aeabi_dcmple>
 8009f0c:	bb30      	cbnz	r0, 8009f5c <_printf_float+0xc0>
 8009f0e:	2200      	movs	r2, #0
 8009f10:	2300      	movs	r3, #0
 8009f12:	4640      	mov	r0, r8
 8009f14:	4649      	mov	r1, r9
 8009f16:	f7f6 fdf5 	bl	8000b04 <__aeabi_dcmplt>
 8009f1a:	b110      	cbz	r0, 8009f22 <_printf_float+0x86>
 8009f1c:	232d      	movs	r3, #45	@ 0x2d
 8009f1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f22:	4a91      	ldr	r2, [pc, #580]	@ (800a168 <_printf_float+0x2cc>)
 8009f24:	4b91      	ldr	r3, [pc, #580]	@ (800a16c <_printf_float+0x2d0>)
 8009f26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009f2a:	bf94      	ite	ls
 8009f2c:	4690      	movls	r8, r2
 8009f2e:	4698      	movhi	r8, r3
 8009f30:	2303      	movs	r3, #3
 8009f32:	f04f 0900 	mov.w	r9, #0
 8009f36:	6123      	str	r3, [r4, #16]
 8009f38:	f02b 0304 	bic.w	r3, fp, #4
 8009f3c:	6023      	str	r3, [r4, #0]
 8009f3e:	4633      	mov	r3, r6
 8009f40:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009f42:	4621      	mov	r1, r4
 8009f44:	4628      	mov	r0, r5
 8009f46:	9700      	str	r7, [sp, #0]
 8009f48:	f000 f9d2 	bl	800a2f0 <_printf_common>
 8009f4c:	3001      	adds	r0, #1
 8009f4e:	f040 808d 	bne.w	800a06c <_printf_float+0x1d0>
 8009f52:	f04f 30ff 	mov.w	r0, #4294967295
 8009f56:	b00d      	add	sp, #52	@ 0x34
 8009f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f5c:	4642      	mov	r2, r8
 8009f5e:	464b      	mov	r3, r9
 8009f60:	4640      	mov	r0, r8
 8009f62:	4649      	mov	r1, r9
 8009f64:	f7f6 fdf6 	bl	8000b54 <__aeabi_dcmpun>
 8009f68:	b140      	cbz	r0, 8009f7c <_printf_float+0xe0>
 8009f6a:	464b      	mov	r3, r9
 8009f6c:	4a80      	ldr	r2, [pc, #512]	@ (800a170 <_printf_float+0x2d4>)
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	bfbc      	itt	lt
 8009f72:	232d      	movlt	r3, #45	@ 0x2d
 8009f74:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009f78:	4b7e      	ldr	r3, [pc, #504]	@ (800a174 <_printf_float+0x2d8>)
 8009f7a:	e7d4      	b.n	8009f26 <_printf_float+0x8a>
 8009f7c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009f80:	6863      	ldr	r3, [r4, #4]
 8009f82:	9206      	str	r2, [sp, #24]
 8009f84:	1c5a      	adds	r2, r3, #1
 8009f86:	d13b      	bne.n	800a000 <_printf_float+0x164>
 8009f88:	2306      	movs	r3, #6
 8009f8a:	6063      	str	r3, [r4, #4]
 8009f8c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009f90:	2300      	movs	r3, #0
 8009f92:	4628      	mov	r0, r5
 8009f94:	6022      	str	r2, [r4, #0]
 8009f96:	9303      	str	r3, [sp, #12]
 8009f98:	ab0a      	add	r3, sp, #40	@ 0x28
 8009f9a:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009f9e:	ab09      	add	r3, sp, #36	@ 0x24
 8009fa0:	ec49 8b10 	vmov	d0, r8, r9
 8009fa4:	9300      	str	r3, [sp, #0]
 8009fa6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009faa:	6861      	ldr	r1, [r4, #4]
 8009fac:	f7ff fed7 	bl	8009d5e <__cvt>
 8009fb0:	9b06      	ldr	r3, [sp, #24]
 8009fb2:	4680      	mov	r8, r0
 8009fb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009fb6:	2b47      	cmp	r3, #71	@ 0x47
 8009fb8:	d129      	bne.n	800a00e <_printf_float+0x172>
 8009fba:	1cc8      	adds	r0, r1, #3
 8009fbc:	db02      	blt.n	8009fc4 <_printf_float+0x128>
 8009fbe:	6863      	ldr	r3, [r4, #4]
 8009fc0:	4299      	cmp	r1, r3
 8009fc2:	dd41      	ble.n	800a048 <_printf_float+0x1ac>
 8009fc4:	f1aa 0a02 	sub.w	sl, sl, #2
 8009fc8:	fa5f fa8a 	uxtb.w	sl, sl
 8009fcc:	3901      	subs	r1, #1
 8009fce:	4652      	mov	r2, sl
 8009fd0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009fd4:	9109      	str	r1, [sp, #36]	@ 0x24
 8009fd6:	f7ff ff27 	bl	8009e28 <__exponent>
 8009fda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009fdc:	4681      	mov	r9, r0
 8009fde:	1813      	adds	r3, r2, r0
 8009fe0:	2a01      	cmp	r2, #1
 8009fe2:	6123      	str	r3, [r4, #16]
 8009fe4:	dc02      	bgt.n	8009fec <_printf_float+0x150>
 8009fe6:	6822      	ldr	r2, [r4, #0]
 8009fe8:	07d2      	lsls	r2, r2, #31
 8009fea:	d501      	bpl.n	8009ff0 <_printf_float+0x154>
 8009fec:	3301      	adds	r3, #1
 8009fee:	6123      	str	r3, [r4, #16]
 8009ff0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d0a2      	beq.n	8009f3e <_printf_float+0xa2>
 8009ff8:	232d      	movs	r3, #45	@ 0x2d
 8009ffa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ffe:	e79e      	b.n	8009f3e <_printf_float+0xa2>
 800a000:	9a06      	ldr	r2, [sp, #24]
 800a002:	2a47      	cmp	r2, #71	@ 0x47
 800a004:	d1c2      	bne.n	8009f8c <_printf_float+0xf0>
 800a006:	2b00      	cmp	r3, #0
 800a008:	d1c0      	bne.n	8009f8c <_printf_float+0xf0>
 800a00a:	2301      	movs	r3, #1
 800a00c:	e7bd      	b.n	8009f8a <_printf_float+0xee>
 800a00e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a012:	d9db      	bls.n	8009fcc <_printf_float+0x130>
 800a014:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a018:	d118      	bne.n	800a04c <_printf_float+0x1b0>
 800a01a:	2900      	cmp	r1, #0
 800a01c:	6863      	ldr	r3, [r4, #4]
 800a01e:	dd0b      	ble.n	800a038 <_printf_float+0x19c>
 800a020:	6121      	str	r1, [r4, #16]
 800a022:	b913      	cbnz	r3, 800a02a <_printf_float+0x18e>
 800a024:	6822      	ldr	r2, [r4, #0]
 800a026:	07d0      	lsls	r0, r2, #31
 800a028:	d502      	bpl.n	800a030 <_printf_float+0x194>
 800a02a:	3301      	adds	r3, #1
 800a02c:	440b      	add	r3, r1
 800a02e:	6123      	str	r3, [r4, #16]
 800a030:	f04f 0900 	mov.w	r9, #0
 800a034:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a036:	e7db      	b.n	8009ff0 <_printf_float+0x154>
 800a038:	b913      	cbnz	r3, 800a040 <_printf_float+0x1a4>
 800a03a:	6822      	ldr	r2, [r4, #0]
 800a03c:	07d2      	lsls	r2, r2, #31
 800a03e:	d501      	bpl.n	800a044 <_printf_float+0x1a8>
 800a040:	3302      	adds	r3, #2
 800a042:	e7f4      	b.n	800a02e <_printf_float+0x192>
 800a044:	2301      	movs	r3, #1
 800a046:	e7f2      	b.n	800a02e <_printf_float+0x192>
 800a048:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a04c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a04e:	4299      	cmp	r1, r3
 800a050:	db05      	blt.n	800a05e <_printf_float+0x1c2>
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	6121      	str	r1, [r4, #16]
 800a056:	07d8      	lsls	r0, r3, #31
 800a058:	d5ea      	bpl.n	800a030 <_printf_float+0x194>
 800a05a:	1c4b      	adds	r3, r1, #1
 800a05c:	e7e7      	b.n	800a02e <_printf_float+0x192>
 800a05e:	2900      	cmp	r1, #0
 800a060:	bfd4      	ite	le
 800a062:	f1c1 0202 	rsble	r2, r1, #2
 800a066:	2201      	movgt	r2, #1
 800a068:	4413      	add	r3, r2
 800a06a:	e7e0      	b.n	800a02e <_printf_float+0x192>
 800a06c:	6823      	ldr	r3, [r4, #0]
 800a06e:	055a      	lsls	r2, r3, #21
 800a070:	d407      	bmi.n	800a082 <_printf_float+0x1e6>
 800a072:	6923      	ldr	r3, [r4, #16]
 800a074:	4642      	mov	r2, r8
 800a076:	4631      	mov	r1, r6
 800a078:	4628      	mov	r0, r5
 800a07a:	47b8      	blx	r7
 800a07c:	3001      	adds	r0, #1
 800a07e:	d12b      	bne.n	800a0d8 <_printf_float+0x23c>
 800a080:	e767      	b.n	8009f52 <_printf_float+0xb6>
 800a082:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a086:	f240 80dd 	bls.w	800a244 <_printf_float+0x3a8>
 800a08a:	2200      	movs	r2, #0
 800a08c:	2300      	movs	r3, #0
 800a08e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a092:	f7f6 fd2d 	bl	8000af0 <__aeabi_dcmpeq>
 800a096:	2800      	cmp	r0, #0
 800a098:	d033      	beq.n	800a102 <_printf_float+0x266>
 800a09a:	2301      	movs	r3, #1
 800a09c:	4a36      	ldr	r2, [pc, #216]	@ (800a178 <_printf_float+0x2dc>)
 800a09e:	4631      	mov	r1, r6
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	47b8      	blx	r7
 800a0a4:	3001      	adds	r0, #1
 800a0a6:	f43f af54 	beq.w	8009f52 <_printf_float+0xb6>
 800a0aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a0ae:	4543      	cmp	r3, r8
 800a0b0:	db02      	blt.n	800a0b8 <_printf_float+0x21c>
 800a0b2:	6823      	ldr	r3, [r4, #0]
 800a0b4:	07d8      	lsls	r0, r3, #31
 800a0b6:	d50f      	bpl.n	800a0d8 <_printf_float+0x23c>
 800a0b8:	4631      	mov	r1, r6
 800a0ba:	4628      	mov	r0, r5
 800a0bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0c0:	47b8      	blx	r7
 800a0c2:	3001      	adds	r0, #1
 800a0c4:	f43f af45 	beq.w	8009f52 <_printf_float+0xb6>
 800a0c8:	f04f 0900 	mov.w	r9, #0
 800a0cc:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0d0:	f104 0a1a 	add.w	sl, r4, #26
 800a0d4:	45c8      	cmp	r8, r9
 800a0d6:	dc09      	bgt.n	800a0ec <_printf_float+0x250>
 800a0d8:	6823      	ldr	r3, [r4, #0]
 800a0da:	079b      	lsls	r3, r3, #30
 800a0dc:	f100 8103 	bmi.w	800a2e6 <_printf_float+0x44a>
 800a0e0:	68e0      	ldr	r0, [r4, #12]
 800a0e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0e4:	4298      	cmp	r0, r3
 800a0e6:	bfb8      	it	lt
 800a0e8:	4618      	movlt	r0, r3
 800a0ea:	e734      	b.n	8009f56 <_printf_float+0xba>
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	4652      	mov	r2, sl
 800a0f0:	4631      	mov	r1, r6
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	47b8      	blx	r7
 800a0f6:	3001      	adds	r0, #1
 800a0f8:	f43f af2b 	beq.w	8009f52 <_printf_float+0xb6>
 800a0fc:	f109 0901 	add.w	r9, r9, #1
 800a100:	e7e8      	b.n	800a0d4 <_printf_float+0x238>
 800a102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a104:	2b00      	cmp	r3, #0
 800a106:	dc39      	bgt.n	800a17c <_printf_float+0x2e0>
 800a108:	2301      	movs	r3, #1
 800a10a:	4a1b      	ldr	r2, [pc, #108]	@ (800a178 <_printf_float+0x2dc>)
 800a10c:	4631      	mov	r1, r6
 800a10e:	4628      	mov	r0, r5
 800a110:	47b8      	blx	r7
 800a112:	3001      	adds	r0, #1
 800a114:	f43f af1d 	beq.w	8009f52 <_printf_float+0xb6>
 800a118:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a11c:	ea59 0303 	orrs.w	r3, r9, r3
 800a120:	d102      	bne.n	800a128 <_printf_float+0x28c>
 800a122:	6823      	ldr	r3, [r4, #0]
 800a124:	07d9      	lsls	r1, r3, #31
 800a126:	d5d7      	bpl.n	800a0d8 <_printf_float+0x23c>
 800a128:	4631      	mov	r1, r6
 800a12a:	4628      	mov	r0, r5
 800a12c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a130:	47b8      	blx	r7
 800a132:	3001      	adds	r0, #1
 800a134:	f43f af0d 	beq.w	8009f52 <_printf_float+0xb6>
 800a138:	f04f 0a00 	mov.w	sl, #0
 800a13c:	f104 0b1a 	add.w	fp, r4, #26
 800a140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a142:	425b      	negs	r3, r3
 800a144:	4553      	cmp	r3, sl
 800a146:	dc01      	bgt.n	800a14c <_printf_float+0x2b0>
 800a148:	464b      	mov	r3, r9
 800a14a:	e793      	b.n	800a074 <_printf_float+0x1d8>
 800a14c:	2301      	movs	r3, #1
 800a14e:	465a      	mov	r2, fp
 800a150:	4631      	mov	r1, r6
 800a152:	4628      	mov	r0, r5
 800a154:	47b8      	blx	r7
 800a156:	3001      	adds	r0, #1
 800a158:	f43f aefb 	beq.w	8009f52 <_printf_float+0xb6>
 800a15c:	f10a 0a01 	add.w	sl, sl, #1
 800a160:	e7ee      	b.n	800a140 <_printf_float+0x2a4>
 800a162:	bf00      	nop
 800a164:	7fefffff 	.word	0x7fefffff
 800a168:	0800e514 	.word	0x0800e514
 800a16c:	0800e518 	.word	0x0800e518
 800a170:	0800e51c 	.word	0x0800e51c
 800a174:	0800e520 	.word	0x0800e520
 800a178:	0800e524 	.word	0x0800e524
 800a17c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a17e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a182:	4553      	cmp	r3, sl
 800a184:	bfa8      	it	ge
 800a186:	4653      	movge	r3, sl
 800a188:	2b00      	cmp	r3, #0
 800a18a:	4699      	mov	r9, r3
 800a18c:	dc36      	bgt.n	800a1fc <_printf_float+0x360>
 800a18e:	f04f 0b00 	mov.w	fp, #0
 800a192:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a196:	f104 021a 	add.w	r2, r4, #26
 800a19a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a19c:	9306      	str	r3, [sp, #24]
 800a19e:	eba3 0309 	sub.w	r3, r3, r9
 800a1a2:	455b      	cmp	r3, fp
 800a1a4:	dc31      	bgt.n	800a20a <_printf_float+0x36e>
 800a1a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1a8:	459a      	cmp	sl, r3
 800a1aa:	dc3a      	bgt.n	800a222 <_printf_float+0x386>
 800a1ac:	6823      	ldr	r3, [r4, #0]
 800a1ae:	07da      	lsls	r2, r3, #31
 800a1b0:	d437      	bmi.n	800a222 <_printf_float+0x386>
 800a1b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b4:	ebaa 0903 	sub.w	r9, sl, r3
 800a1b8:	9b06      	ldr	r3, [sp, #24]
 800a1ba:	ebaa 0303 	sub.w	r3, sl, r3
 800a1be:	4599      	cmp	r9, r3
 800a1c0:	bfa8      	it	ge
 800a1c2:	4699      	movge	r9, r3
 800a1c4:	f1b9 0f00 	cmp.w	r9, #0
 800a1c8:	dc33      	bgt.n	800a232 <_printf_float+0x396>
 800a1ca:	f04f 0800 	mov.w	r8, #0
 800a1ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1d2:	f104 0b1a 	add.w	fp, r4, #26
 800a1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d8:	ebaa 0303 	sub.w	r3, sl, r3
 800a1dc:	eba3 0309 	sub.w	r3, r3, r9
 800a1e0:	4543      	cmp	r3, r8
 800a1e2:	f77f af79 	ble.w	800a0d8 <_printf_float+0x23c>
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	465a      	mov	r2, fp
 800a1ea:	4631      	mov	r1, r6
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	47b8      	blx	r7
 800a1f0:	3001      	adds	r0, #1
 800a1f2:	f43f aeae 	beq.w	8009f52 <_printf_float+0xb6>
 800a1f6:	f108 0801 	add.w	r8, r8, #1
 800a1fa:	e7ec      	b.n	800a1d6 <_printf_float+0x33a>
 800a1fc:	4642      	mov	r2, r8
 800a1fe:	4631      	mov	r1, r6
 800a200:	4628      	mov	r0, r5
 800a202:	47b8      	blx	r7
 800a204:	3001      	adds	r0, #1
 800a206:	d1c2      	bne.n	800a18e <_printf_float+0x2f2>
 800a208:	e6a3      	b.n	8009f52 <_printf_float+0xb6>
 800a20a:	2301      	movs	r3, #1
 800a20c:	4631      	mov	r1, r6
 800a20e:	4628      	mov	r0, r5
 800a210:	9206      	str	r2, [sp, #24]
 800a212:	47b8      	blx	r7
 800a214:	3001      	adds	r0, #1
 800a216:	f43f ae9c 	beq.w	8009f52 <_printf_float+0xb6>
 800a21a:	f10b 0b01 	add.w	fp, fp, #1
 800a21e:	9a06      	ldr	r2, [sp, #24]
 800a220:	e7bb      	b.n	800a19a <_printf_float+0x2fe>
 800a222:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a226:	4631      	mov	r1, r6
 800a228:	4628      	mov	r0, r5
 800a22a:	47b8      	blx	r7
 800a22c:	3001      	adds	r0, #1
 800a22e:	d1c0      	bne.n	800a1b2 <_printf_float+0x316>
 800a230:	e68f      	b.n	8009f52 <_printf_float+0xb6>
 800a232:	9a06      	ldr	r2, [sp, #24]
 800a234:	464b      	mov	r3, r9
 800a236:	4631      	mov	r1, r6
 800a238:	4628      	mov	r0, r5
 800a23a:	4442      	add	r2, r8
 800a23c:	47b8      	blx	r7
 800a23e:	3001      	adds	r0, #1
 800a240:	d1c3      	bne.n	800a1ca <_printf_float+0x32e>
 800a242:	e686      	b.n	8009f52 <_printf_float+0xb6>
 800a244:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a248:	f1ba 0f01 	cmp.w	sl, #1
 800a24c:	dc01      	bgt.n	800a252 <_printf_float+0x3b6>
 800a24e:	07db      	lsls	r3, r3, #31
 800a250:	d536      	bpl.n	800a2c0 <_printf_float+0x424>
 800a252:	2301      	movs	r3, #1
 800a254:	4642      	mov	r2, r8
 800a256:	4631      	mov	r1, r6
 800a258:	4628      	mov	r0, r5
 800a25a:	47b8      	blx	r7
 800a25c:	3001      	adds	r0, #1
 800a25e:	f43f ae78 	beq.w	8009f52 <_printf_float+0xb6>
 800a262:	4631      	mov	r1, r6
 800a264:	4628      	mov	r0, r5
 800a266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a26a:	47b8      	blx	r7
 800a26c:	3001      	adds	r0, #1
 800a26e:	f43f ae70 	beq.w	8009f52 <_printf_float+0xb6>
 800a272:	2200      	movs	r2, #0
 800a274:	2300      	movs	r3, #0
 800a276:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a27a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a27e:	f7f6 fc37 	bl	8000af0 <__aeabi_dcmpeq>
 800a282:	b9c0      	cbnz	r0, 800a2b6 <_printf_float+0x41a>
 800a284:	4653      	mov	r3, sl
 800a286:	f108 0201 	add.w	r2, r8, #1
 800a28a:	4631      	mov	r1, r6
 800a28c:	4628      	mov	r0, r5
 800a28e:	47b8      	blx	r7
 800a290:	3001      	adds	r0, #1
 800a292:	d10c      	bne.n	800a2ae <_printf_float+0x412>
 800a294:	e65d      	b.n	8009f52 <_printf_float+0xb6>
 800a296:	2301      	movs	r3, #1
 800a298:	465a      	mov	r2, fp
 800a29a:	4631      	mov	r1, r6
 800a29c:	4628      	mov	r0, r5
 800a29e:	47b8      	blx	r7
 800a2a0:	3001      	adds	r0, #1
 800a2a2:	f43f ae56 	beq.w	8009f52 <_printf_float+0xb6>
 800a2a6:	f108 0801 	add.w	r8, r8, #1
 800a2aa:	45d0      	cmp	r8, sl
 800a2ac:	dbf3      	blt.n	800a296 <_printf_float+0x3fa>
 800a2ae:	464b      	mov	r3, r9
 800a2b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a2b4:	e6df      	b.n	800a076 <_printf_float+0x1da>
 800a2b6:	f04f 0800 	mov.w	r8, #0
 800a2ba:	f104 0b1a 	add.w	fp, r4, #26
 800a2be:	e7f4      	b.n	800a2aa <_printf_float+0x40e>
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	4642      	mov	r2, r8
 800a2c4:	e7e1      	b.n	800a28a <_printf_float+0x3ee>
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	464a      	mov	r2, r9
 800a2ca:	4631      	mov	r1, r6
 800a2cc:	4628      	mov	r0, r5
 800a2ce:	47b8      	blx	r7
 800a2d0:	3001      	adds	r0, #1
 800a2d2:	f43f ae3e 	beq.w	8009f52 <_printf_float+0xb6>
 800a2d6:	f108 0801 	add.w	r8, r8, #1
 800a2da:	68e3      	ldr	r3, [r4, #12]
 800a2dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2de:	1a5b      	subs	r3, r3, r1
 800a2e0:	4543      	cmp	r3, r8
 800a2e2:	dcf0      	bgt.n	800a2c6 <_printf_float+0x42a>
 800a2e4:	e6fc      	b.n	800a0e0 <_printf_float+0x244>
 800a2e6:	f04f 0800 	mov.w	r8, #0
 800a2ea:	f104 0919 	add.w	r9, r4, #25
 800a2ee:	e7f4      	b.n	800a2da <_printf_float+0x43e>

0800a2f0 <_printf_common>:
 800a2f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2f4:	4616      	mov	r6, r2
 800a2f6:	4698      	mov	r8, r3
 800a2f8:	688a      	ldr	r2, [r1, #8]
 800a2fa:	4607      	mov	r7, r0
 800a2fc:	690b      	ldr	r3, [r1, #16]
 800a2fe:	460c      	mov	r4, r1
 800a300:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a304:	4293      	cmp	r3, r2
 800a306:	bfb8      	it	lt
 800a308:	4613      	movlt	r3, r2
 800a30a:	6033      	str	r3, [r6, #0]
 800a30c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a310:	b10a      	cbz	r2, 800a316 <_printf_common+0x26>
 800a312:	3301      	adds	r3, #1
 800a314:	6033      	str	r3, [r6, #0]
 800a316:	6823      	ldr	r3, [r4, #0]
 800a318:	0699      	lsls	r1, r3, #26
 800a31a:	bf42      	ittt	mi
 800a31c:	6833      	ldrmi	r3, [r6, #0]
 800a31e:	3302      	addmi	r3, #2
 800a320:	6033      	strmi	r3, [r6, #0]
 800a322:	6825      	ldr	r5, [r4, #0]
 800a324:	f015 0506 	ands.w	r5, r5, #6
 800a328:	d106      	bne.n	800a338 <_printf_common+0x48>
 800a32a:	f104 0a19 	add.w	sl, r4, #25
 800a32e:	68e3      	ldr	r3, [r4, #12]
 800a330:	6832      	ldr	r2, [r6, #0]
 800a332:	1a9b      	subs	r3, r3, r2
 800a334:	42ab      	cmp	r3, r5
 800a336:	dc2b      	bgt.n	800a390 <_printf_common+0xa0>
 800a338:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a33c:	6822      	ldr	r2, [r4, #0]
 800a33e:	3b00      	subs	r3, #0
 800a340:	bf18      	it	ne
 800a342:	2301      	movne	r3, #1
 800a344:	0692      	lsls	r2, r2, #26
 800a346:	d430      	bmi.n	800a3aa <_printf_common+0xba>
 800a348:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a34c:	4641      	mov	r1, r8
 800a34e:	4638      	mov	r0, r7
 800a350:	47c8      	blx	r9
 800a352:	3001      	adds	r0, #1
 800a354:	d023      	beq.n	800a39e <_printf_common+0xae>
 800a356:	6823      	ldr	r3, [r4, #0]
 800a358:	341a      	adds	r4, #26
 800a35a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800a35e:	f003 0306 	and.w	r3, r3, #6
 800a362:	2b04      	cmp	r3, #4
 800a364:	bf0a      	itet	eq
 800a366:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800a36a:	2500      	movne	r5, #0
 800a36c:	6833      	ldreq	r3, [r6, #0]
 800a36e:	f04f 0600 	mov.w	r6, #0
 800a372:	bf08      	it	eq
 800a374:	1aed      	subeq	r5, r5, r3
 800a376:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a37a:	bf08      	it	eq
 800a37c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a380:	4293      	cmp	r3, r2
 800a382:	bfc4      	itt	gt
 800a384:	1a9b      	subgt	r3, r3, r2
 800a386:	18ed      	addgt	r5, r5, r3
 800a388:	42b5      	cmp	r5, r6
 800a38a:	d11a      	bne.n	800a3c2 <_printf_common+0xd2>
 800a38c:	2000      	movs	r0, #0
 800a38e:	e008      	b.n	800a3a2 <_printf_common+0xb2>
 800a390:	2301      	movs	r3, #1
 800a392:	4652      	mov	r2, sl
 800a394:	4641      	mov	r1, r8
 800a396:	4638      	mov	r0, r7
 800a398:	47c8      	blx	r9
 800a39a:	3001      	adds	r0, #1
 800a39c:	d103      	bne.n	800a3a6 <_printf_common+0xb6>
 800a39e:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3a6:	3501      	adds	r5, #1
 800a3a8:	e7c1      	b.n	800a32e <_printf_common+0x3e>
 800a3aa:	18e1      	adds	r1, r4, r3
 800a3ac:	1c5a      	adds	r2, r3, #1
 800a3ae:	2030      	movs	r0, #48	@ 0x30
 800a3b0:	3302      	adds	r3, #2
 800a3b2:	4422      	add	r2, r4
 800a3b4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a3b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a3bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a3c0:	e7c2      	b.n	800a348 <_printf_common+0x58>
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	4622      	mov	r2, r4
 800a3c6:	4641      	mov	r1, r8
 800a3c8:	4638      	mov	r0, r7
 800a3ca:	47c8      	blx	r9
 800a3cc:	3001      	adds	r0, #1
 800a3ce:	d0e6      	beq.n	800a39e <_printf_common+0xae>
 800a3d0:	3601      	adds	r6, #1
 800a3d2:	e7d9      	b.n	800a388 <_printf_common+0x98>

0800a3d4 <_printf_i>:
 800a3d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3d8:	7e0f      	ldrb	r7, [r1, #24]
 800a3da:	4691      	mov	r9, r2
 800a3dc:	4680      	mov	r8, r0
 800a3de:	460c      	mov	r4, r1
 800a3e0:	2f78      	cmp	r7, #120	@ 0x78
 800a3e2:	469a      	mov	sl, r3
 800a3e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a3e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a3ea:	d807      	bhi.n	800a3fc <_printf_i+0x28>
 800a3ec:	2f62      	cmp	r7, #98	@ 0x62
 800a3ee:	d80a      	bhi.n	800a406 <_printf_i+0x32>
 800a3f0:	2f00      	cmp	r7, #0
 800a3f2:	f000 80d2 	beq.w	800a59a <_printf_i+0x1c6>
 800a3f6:	2f58      	cmp	r7, #88	@ 0x58
 800a3f8:	f000 80b9 	beq.w	800a56e <_printf_i+0x19a>
 800a3fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a400:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a404:	e03a      	b.n	800a47c <_printf_i+0xa8>
 800a406:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a40a:	2b15      	cmp	r3, #21
 800a40c:	d8f6      	bhi.n	800a3fc <_printf_i+0x28>
 800a40e:	a101      	add	r1, pc, #4	@ (adr r1, 800a414 <_printf_i+0x40>)
 800a410:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a414:	0800a46d 	.word	0x0800a46d
 800a418:	0800a481 	.word	0x0800a481
 800a41c:	0800a3fd 	.word	0x0800a3fd
 800a420:	0800a3fd 	.word	0x0800a3fd
 800a424:	0800a3fd 	.word	0x0800a3fd
 800a428:	0800a3fd 	.word	0x0800a3fd
 800a42c:	0800a481 	.word	0x0800a481
 800a430:	0800a3fd 	.word	0x0800a3fd
 800a434:	0800a3fd 	.word	0x0800a3fd
 800a438:	0800a3fd 	.word	0x0800a3fd
 800a43c:	0800a3fd 	.word	0x0800a3fd
 800a440:	0800a581 	.word	0x0800a581
 800a444:	0800a4ab 	.word	0x0800a4ab
 800a448:	0800a53b 	.word	0x0800a53b
 800a44c:	0800a3fd 	.word	0x0800a3fd
 800a450:	0800a3fd 	.word	0x0800a3fd
 800a454:	0800a5a3 	.word	0x0800a5a3
 800a458:	0800a3fd 	.word	0x0800a3fd
 800a45c:	0800a4ab 	.word	0x0800a4ab
 800a460:	0800a3fd 	.word	0x0800a3fd
 800a464:	0800a3fd 	.word	0x0800a3fd
 800a468:	0800a543 	.word	0x0800a543
 800a46c:	6833      	ldr	r3, [r6, #0]
 800a46e:	1d1a      	adds	r2, r3, #4
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	6032      	str	r2, [r6, #0]
 800a474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a478:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a47c:	2301      	movs	r3, #1
 800a47e:	e09d      	b.n	800a5bc <_printf_i+0x1e8>
 800a480:	6833      	ldr	r3, [r6, #0]
 800a482:	6820      	ldr	r0, [r4, #0]
 800a484:	1d19      	adds	r1, r3, #4
 800a486:	6031      	str	r1, [r6, #0]
 800a488:	0606      	lsls	r6, r0, #24
 800a48a:	d501      	bpl.n	800a490 <_printf_i+0xbc>
 800a48c:	681d      	ldr	r5, [r3, #0]
 800a48e:	e003      	b.n	800a498 <_printf_i+0xc4>
 800a490:	0645      	lsls	r5, r0, #25
 800a492:	d5fb      	bpl.n	800a48c <_printf_i+0xb8>
 800a494:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a498:	2d00      	cmp	r5, #0
 800a49a:	da03      	bge.n	800a4a4 <_printf_i+0xd0>
 800a49c:	232d      	movs	r3, #45	@ 0x2d
 800a49e:	426d      	negs	r5, r5
 800a4a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4a4:	4859      	ldr	r0, [pc, #356]	@ (800a60c <_printf_i+0x238>)
 800a4a6:	230a      	movs	r3, #10
 800a4a8:	e011      	b.n	800a4ce <_printf_i+0xfa>
 800a4aa:	6821      	ldr	r1, [r4, #0]
 800a4ac:	6833      	ldr	r3, [r6, #0]
 800a4ae:	0608      	lsls	r0, r1, #24
 800a4b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a4b4:	d402      	bmi.n	800a4bc <_printf_i+0xe8>
 800a4b6:	0649      	lsls	r1, r1, #25
 800a4b8:	bf48      	it	mi
 800a4ba:	b2ad      	uxthmi	r5, r5
 800a4bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a4be:	6033      	str	r3, [r6, #0]
 800a4c0:	4852      	ldr	r0, [pc, #328]	@ (800a60c <_printf_i+0x238>)
 800a4c2:	bf14      	ite	ne
 800a4c4:	230a      	movne	r3, #10
 800a4c6:	2308      	moveq	r3, #8
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a4ce:	6866      	ldr	r6, [r4, #4]
 800a4d0:	2e00      	cmp	r6, #0
 800a4d2:	60a6      	str	r6, [r4, #8]
 800a4d4:	bfa2      	ittt	ge
 800a4d6:	6821      	ldrge	r1, [r4, #0]
 800a4d8:	f021 0104 	bicge.w	r1, r1, #4
 800a4dc:	6021      	strge	r1, [r4, #0]
 800a4de:	b90d      	cbnz	r5, 800a4e4 <_printf_i+0x110>
 800a4e0:	2e00      	cmp	r6, #0
 800a4e2:	d04b      	beq.n	800a57c <_printf_i+0x1a8>
 800a4e4:	4616      	mov	r6, r2
 800a4e6:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4ea:	fb03 5711 	mls	r7, r3, r1, r5
 800a4ee:	5dc7      	ldrb	r7, [r0, r7]
 800a4f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4f4:	462f      	mov	r7, r5
 800a4f6:	460d      	mov	r5, r1
 800a4f8:	42bb      	cmp	r3, r7
 800a4fa:	d9f4      	bls.n	800a4e6 <_printf_i+0x112>
 800a4fc:	2b08      	cmp	r3, #8
 800a4fe:	d10b      	bne.n	800a518 <_printf_i+0x144>
 800a500:	6823      	ldr	r3, [r4, #0]
 800a502:	07df      	lsls	r7, r3, #31
 800a504:	d508      	bpl.n	800a518 <_printf_i+0x144>
 800a506:	6923      	ldr	r3, [r4, #16]
 800a508:	6861      	ldr	r1, [r4, #4]
 800a50a:	4299      	cmp	r1, r3
 800a50c:	bfde      	ittt	le
 800a50e:	2330      	movle	r3, #48	@ 0x30
 800a510:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a514:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a518:	1b92      	subs	r2, r2, r6
 800a51a:	6122      	str	r2, [r4, #16]
 800a51c:	464b      	mov	r3, r9
 800a51e:	aa03      	add	r2, sp, #12
 800a520:	4621      	mov	r1, r4
 800a522:	4640      	mov	r0, r8
 800a524:	f8cd a000 	str.w	sl, [sp]
 800a528:	f7ff fee2 	bl	800a2f0 <_printf_common>
 800a52c:	3001      	adds	r0, #1
 800a52e:	d14a      	bne.n	800a5c6 <_printf_i+0x1f2>
 800a530:	f04f 30ff 	mov.w	r0, #4294967295
 800a534:	b004      	add	sp, #16
 800a536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a53a:	6823      	ldr	r3, [r4, #0]
 800a53c:	f043 0320 	orr.w	r3, r3, #32
 800a540:	6023      	str	r3, [r4, #0]
 800a542:	2778      	movs	r7, #120	@ 0x78
 800a544:	4832      	ldr	r0, [pc, #200]	@ (800a610 <_printf_i+0x23c>)
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a54c:	061f      	lsls	r7, r3, #24
 800a54e:	6831      	ldr	r1, [r6, #0]
 800a550:	f851 5b04 	ldr.w	r5, [r1], #4
 800a554:	d402      	bmi.n	800a55c <_printf_i+0x188>
 800a556:	065f      	lsls	r7, r3, #25
 800a558:	bf48      	it	mi
 800a55a:	b2ad      	uxthmi	r5, r5
 800a55c:	6031      	str	r1, [r6, #0]
 800a55e:	07d9      	lsls	r1, r3, #31
 800a560:	bf44      	itt	mi
 800a562:	f043 0320 	orrmi.w	r3, r3, #32
 800a566:	6023      	strmi	r3, [r4, #0]
 800a568:	b11d      	cbz	r5, 800a572 <_printf_i+0x19e>
 800a56a:	2310      	movs	r3, #16
 800a56c:	e7ac      	b.n	800a4c8 <_printf_i+0xf4>
 800a56e:	4827      	ldr	r0, [pc, #156]	@ (800a60c <_printf_i+0x238>)
 800a570:	e7e9      	b.n	800a546 <_printf_i+0x172>
 800a572:	6823      	ldr	r3, [r4, #0]
 800a574:	f023 0320 	bic.w	r3, r3, #32
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	e7f6      	b.n	800a56a <_printf_i+0x196>
 800a57c:	4616      	mov	r6, r2
 800a57e:	e7bd      	b.n	800a4fc <_printf_i+0x128>
 800a580:	6833      	ldr	r3, [r6, #0]
 800a582:	6825      	ldr	r5, [r4, #0]
 800a584:	1d18      	adds	r0, r3, #4
 800a586:	6961      	ldr	r1, [r4, #20]
 800a588:	6030      	str	r0, [r6, #0]
 800a58a:	062e      	lsls	r6, r5, #24
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	d501      	bpl.n	800a594 <_printf_i+0x1c0>
 800a590:	6019      	str	r1, [r3, #0]
 800a592:	e002      	b.n	800a59a <_printf_i+0x1c6>
 800a594:	0668      	lsls	r0, r5, #25
 800a596:	d5fb      	bpl.n	800a590 <_printf_i+0x1bc>
 800a598:	8019      	strh	r1, [r3, #0]
 800a59a:	2300      	movs	r3, #0
 800a59c:	4616      	mov	r6, r2
 800a59e:	6123      	str	r3, [r4, #16]
 800a5a0:	e7bc      	b.n	800a51c <_printf_i+0x148>
 800a5a2:	6833      	ldr	r3, [r6, #0]
 800a5a4:	2100      	movs	r1, #0
 800a5a6:	1d1a      	adds	r2, r3, #4
 800a5a8:	6032      	str	r2, [r6, #0]
 800a5aa:	681e      	ldr	r6, [r3, #0]
 800a5ac:	6862      	ldr	r2, [r4, #4]
 800a5ae:	4630      	mov	r0, r6
 800a5b0:	f000 fbe7 	bl	800ad82 <memchr>
 800a5b4:	b108      	cbz	r0, 800a5ba <_printf_i+0x1e6>
 800a5b6:	1b80      	subs	r0, r0, r6
 800a5b8:	6060      	str	r0, [r4, #4]
 800a5ba:	6863      	ldr	r3, [r4, #4]
 800a5bc:	6123      	str	r3, [r4, #16]
 800a5be:	2300      	movs	r3, #0
 800a5c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5c4:	e7aa      	b.n	800a51c <_printf_i+0x148>
 800a5c6:	6923      	ldr	r3, [r4, #16]
 800a5c8:	4632      	mov	r2, r6
 800a5ca:	4649      	mov	r1, r9
 800a5cc:	4640      	mov	r0, r8
 800a5ce:	47d0      	blx	sl
 800a5d0:	3001      	adds	r0, #1
 800a5d2:	d0ad      	beq.n	800a530 <_printf_i+0x15c>
 800a5d4:	6823      	ldr	r3, [r4, #0]
 800a5d6:	079b      	lsls	r3, r3, #30
 800a5d8:	d413      	bmi.n	800a602 <_printf_i+0x22e>
 800a5da:	68e0      	ldr	r0, [r4, #12]
 800a5dc:	9b03      	ldr	r3, [sp, #12]
 800a5de:	4298      	cmp	r0, r3
 800a5e0:	bfb8      	it	lt
 800a5e2:	4618      	movlt	r0, r3
 800a5e4:	e7a6      	b.n	800a534 <_printf_i+0x160>
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	4632      	mov	r2, r6
 800a5ea:	4649      	mov	r1, r9
 800a5ec:	4640      	mov	r0, r8
 800a5ee:	47d0      	blx	sl
 800a5f0:	3001      	adds	r0, #1
 800a5f2:	d09d      	beq.n	800a530 <_printf_i+0x15c>
 800a5f4:	3501      	adds	r5, #1
 800a5f6:	68e3      	ldr	r3, [r4, #12]
 800a5f8:	9903      	ldr	r1, [sp, #12]
 800a5fa:	1a5b      	subs	r3, r3, r1
 800a5fc:	42ab      	cmp	r3, r5
 800a5fe:	dcf2      	bgt.n	800a5e6 <_printf_i+0x212>
 800a600:	e7eb      	b.n	800a5da <_printf_i+0x206>
 800a602:	2500      	movs	r5, #0
 800a604:	f104 0619 	add.w	r6, r4, #25
 800a608:	e7f5      	b.n	800a5f6 <_printf_i+0x222>
 800a60a:	bf00      	nop
 800a60c:	0800e526 	.word	0x0800e526
 800a610:	0800e537 	.word	0x0800e537

0800a614 <_scanf_float>:
 800a614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a618:	b087      	sub	sp, #28
 800a61a:	4617      	mov	r7, r2
 800a61c:	4680      	mov	r8, r0
 800a61e:	460c      	mov	r4, r1
 800a620:	9303      	str	r3, [sp, #12]
 800a622:	688b      	ldr	r3, [r1, #8]
 800a624:	1e5a      	subs	r2, r3, #1
 800a626:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a62a:	460a      	mov	r2, r1
 800a62c:	bf89      	itett	hi
 800a62e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a632:	f04f 0b00 	movls.w	fp, #0
 800a636:	eb03 0b05 	addhi.w	fp, r3, r5
 800a63a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a63e:	f04f 0500 	mov.w	r5, #0
 800a642:	bf88      	it	hi
 800a644:	608b      	strhi	r3, [r1, #8]
 800a646:	680b      	ldr	r3, [r1, #0]
 800a648:	46aa      	mov	sl, r5
 800a64a:	46a9      	mov	r9, r5
 800a64c:	9502      	str	r5, [sp, #8]
 800a64e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a652:	f842 3b1c 	str.w	r3, [r2], #28
 800a656:	4616      	mov	r6, r2
 800a658:	9201      	str	r2, [sp, #4]
 800a65a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a65e:	68a2      	ldr	r2, [r4, #8]
 800a660:	b152      	cbz	r2, 800a678 <_scanf_float+0x64>
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	2b4e      	cmp	r3, #78	@ 0x4e
 800a668:	d864      	bhi.n	800a734 <_scanf_float+0x120>
 800a66a:	2b40      	cmp	r3, #64	@ 0x40
 800a66c:	d83c      	bhi.n	800a6e8 <_scanf_float+0xd4>
 800a66e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a672:	b2c8      	uxtb	r0, r1
 800a674:	280e      	cmp	r0, #14
 800a676:	d93a      	bls.n	800a6ee <_scanf_float+0xda>
 800a678:	f1b9 0f00 	cmp.w	r9, #0
 800a67c:	d003      	beq.n	800a686 <_scanf_float+0x72>
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a68a:	f1ba 0f01 	cmp.w	sl, #1
 800a68e:	f200 8117 	bhi.w	800a8c0 <_scanf_float+0x2ac>
 800a692:	9b01      	ldr	r3, [sp, #4]
 800a694:	429e      	cmp	r6, r3
 800a696:	f200 8108 	bhi.w	800a8aa <_scanf_float+0x296>
 800a69a:	2001      	movs	r0, #1
 800a69c:	b007      	add	sp, #28
 800a69e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6a2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a6a6:	2a0d      	cmp	r2, #13
 800a6a8:	d8e6      	bhi.n	800a678 <_scanf_float+0x64>
 800a6aa:	a101      	add	r1, pc, #4	@ (adr r1, 800a6b0 <_scanf_float+0x9c>)
 800a6ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a6b0:	0800a7f7 	.word	0x0800a7f7
 800a6b4:	0800a679 	.word	0x0800a679
 800a6b8:	0800a679 	.word	0x0800a679
 800a6bc:	0800a679 	.word	0x0800a679
 800a6c0:	0800a857 	.word	0x0800a857
 800a6c4:	0800a82f 	.word	0x0800a82f
 800a6c8:	0800a679 	.word	0x0800a679
 800a6cc:	0800a679 	.word	0x0800a679
 800a6d0:	0800a805 	.word	0x0800a805
 800a6d4:	0800a679 	.word	0x0800a679
 800a6d8:	0800a679 	.word	0x0800a679
 800a6dc:	0800a679 	.word	0x0800a679
 800a6e0:	0800a679 	.word	0x0800a679
 800a6e4:	0800a7bd 	.word	0x0800a7bd
 800a6e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a6ec:	e7db      	b.n	800a6a6 <_scanf_float+0x92>
 800a6ee:	290e      	cmp	r1, #14
 800a6f0:	d8c2      	bhi.n	800a678 <_scanf_float+0x64>
 800a6f2:	a001      	add	r0, pc, #4	@ (adr r0, 800a6f8 <_scanf_float+0xe4>)
 800a6f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a6f8:	0800a7ad 	.word	0x0800a7ad
 800a6fc:	0800a679 	.word	0x0800a679
 800a700:	0800a7ad 	.word	0x0800a7ad
 800a704:	0800a843 	.word	0x0800a843
 800a708:	0800a679 	.word	0x0800a679
 800a70c:	0800a755 	.word	0x0800a755
 800a710:	0800a793 	.word	0x0800a793
 800a714:	0800a793 	.word	0x0800a793
 800a718:	0800a793 	.word	0x0800a793
 800a71c:	0800a793 	.word	0x0800a793
 800a720:	0800a793 	.word	0x0800a793
 800a724:	0800a793 	.word	0x0800a793
 800a728:	0800a793 	.word	0x0800a793
 800a72c:	0800a793 	.word	0x0800a793
 800a730:	0800a793 	.word	0x0800a793
 800a734:	2b6e      	cmp	r3, #110	@ 0x6e
 800a736:	d809      	bhi.n	800a74c <_scanf_float+0x138>
 800a738:	2b60      	cmp	r3, #96	@ 0x60
 800a73a:	d8b2      	bhi.n	800a6a2 <_scanf_float+0x8e>
 800a73c:	2b54      	cmp	r3, #84	@ 0x54
 800a73e:	d07b      	beq.n	800a838 <_scanf_float+0x224>
 800a740:	2b59      	cmp	r3, #89	@ 0x59
 800a742:	d199      	bne.n	800a678 <_scanf_float+0x64>
 800a744:	2d07      	cmp	r5, #7
 800a746:	d197      	bne.n	800a678 <_scanf_float+0x64>
 800a748:	2508      	movs	r5, #8
 800a74a:	e02c      	b.n	800a7a6 <_scanf_float+0x192>
 800a74c:	2b74      	cmp	r3, #116	@ 0x74
 800a74e:	d073      	beq.n	800a838 <_scanf_float+0x224>
 800a750:	2b79      	cmp	r3, #121	@ 0x79
 800a752:	e7f6      	b.n	800a742 <_scanf_float+0x12e>
 800a754:	6821      	ldr	r1, [r4, #0]
 800a756:	05c8      	lsls	r0, r1, #23
 800a758:	d51b      	bpl.n	800a792 <_scanf_float+0x17e>
 800a75a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a75e:	f109 0901 	add.w	r9, r9, #1
 800a762:	6021      	str	r1, [r4, #0]
 800a764:	f1bb 0f00 	cmp.w	fp, #0
 800a768:	d003      	beq.n	800a772 <_scanf_float+0x15e>
 800a76a:	3201      	adds	r2, #1
 800a76c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a770:	60a2      	str	r2, [r4, #8]
 800a772:	68a3      	ldr	r3, [r4, #8]
 800a774:	3b01      	subs	r3, #1
 800a776:	60a3      	str	r3, [r4, #8]
 800a778:	6923      	ldr	r3, [r4, #16]
 800a77a:	3301      	adds	r3, #1
 800a77c:	6123      	str	r3, [r4, #16]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	3b01      	subs	r3, #1
 800a782:	2b00      	cmp	r3, #0
 800a784:	607b      	str	r3, [r7, #4]
 800a786:	f340 8087 	ble.w	800a898 <_scanf_float+0x284>
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	3301      	adds	r3, #1
 800a78e:	603b      	str	r3, [r7, #0]
 800a790:	e765      	b.n	800a65e <_scanf_float+0x4a>
 800a792:	eb1a 0105 	adds.w	r1, sl, r5
 800a796:	f47f af6f 	bne.w	800a678 <_scanf_float+0x64>
 800a79a:	6822      	ldr	r2, [r4, #0]
 800a79c:	460d      	mov	r5, r1
 800a79e:	468a      	mov	sl, r1
 800a7a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a7a4:	6022      	str	r2, [r4, #0]
 800a7a6:	f806 3b01 	strb.w	r3, [r6], #1
 800a7aa:	e7e2      	b.n	800a772 <_scanf_float+0x15e>
 800a7ac:	6822      	ldr	r2, [r4, #0]
 800a7ae:	0610      	lsls	r0, r2, #24
 800a7b0:	f57f af62 	bpl.w	800a678 <_scanf_float+0x64>
 800a7b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a7b8:	6022      	str	r2, [r4, #0]
 800a7ba:	e7f4      	b.n	800a7a6 <_scanf_float+0x192>
 800a7bc:	f1ba 0f00 	cmp.w	sl, #0
 800a7c0:	d10e      	bne.n	800a7e0 <_scanf_float+0x1cc>
 800a7c2:	f1b9 0f00 	cmp.w	r9, #0
 800a7c6:	d10e      	bne.n	800a7e6 <_scanf_float+0x1d2>
 800a7c8:	6822      	ldr	r2, [r4, #0]
 800a7ca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a7ce:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a7d2:	d108      	bne.n	800a7e6 <_scanf_float+0x1d2>
 800a7d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a7d8:	f04f 0a01 	mov.w	sl, #1
 800a7dc:	6022      	str	r2, [r4, #0]
 800a7de:	e7e2      	b.n	800a7a6 <_scanf_float+0x192>
 800a7e0:	f1ba 0f02 	cmp.w	sl, #2
 800a7e4:	d055      	beq.n	800a892 <_scanf_float+0x27e>
 800a7e6:	2d01      	cmp	r5, #1
 800a7e8:	d002      	beq.n	800a7f0 <_scanf_float+0x1dc>
 800a7ea:	2d04      	cmp	r5, #4
 800a7ec:	f47f af44 	bne.w	800a678 <_scanf_float+0x64>
 800a7f0:	3501      	adds	r5, #1
 800a7f2:	b2ed      	uxtb	r5, r5
 800a7f4:	e7d7      	b.n	800a7a6 <_scanf_float+0x192>
 800a7f6:	f1ba 0f01 	cmp.w	sl, #1
 800a7fa:	f47f af3d 	bne.w	800a678 <_scanf_float+0x64>
 800a7fe:	f04f 0a02 	mov.w	sl, #2
 800a802:	e7d0      	b.n	800a7a6 <_scanf_float+0x192>
 800a804:	b97d      	cbnz	r5, 800a826 <_scanf_float+0x212>
 800a806:	f1b9 0f00 	cmp.w	r9, #0
 800a80a:	f47f af38 	bne.w	800a67e <_scanf_float+0x6a>
 800a80e:	6822      	ldr	r2, [r4, #0]
 800a810:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a814:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a818:	f040 8107 	bne.w	800aa2a <_scanf_float+0x416>
 800a81c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a820:	2501      	movs	r5, #1
 800a822:	6022      	str	r2, [r4, #0]
 800a824:	e7bf      	b.n	800a7a6 <_scanf_float+0x192>
 800a826:	2d03      	cmp	r5, #3
 800a828:	d0e2      	beq.n	800a7f0 <_scanf_float+0x1dc>
 800a82a:	2d05      	cmp	r5, #5
 800a82c:	e7de      	b.n	800a7ec <_scanf_float+0x1d8>
 800a82e:	2d02      	cmp	r5, #2
 800a830:	f47f af22 	bne.w	800a678 <_scanf_float+0x64>
 800a834:	2503      	movs	r5, #3
 800a836:	e7b6      	b.n	800a7a6 <_scanf_float+0x192>
 800a838:	2d06      	cmp	r5, #6
 800a83a:	f47f af1d 	bne.w	800a678 <_scanf_float+0x64>
 800a83e:	2507      	movs	r5, #7
 800a840:	e7b1      	b.n	800a7a6 <_scanf_float+0x192>
 800a842:	6822      	ldr	r2, [r4, #0]
 800a844:	0591      	lsls	r1, r2, #22
 800a846:	f57f af17 	bpl.w	800a678 <_scanf_float+0x64>
 800a84a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a84e:	f8cd 9008 	str.w	r9, [sp, #8]
 800a852:	6022      	str	r2, [r4, #0]
 800a854:	e7a7      	b.n	800a7a6 <_scanf_float+0x192>
 800a856:	6822      	ldr	r2, [r4, #0]
 800a858:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a85c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a860:	d006      	beq.n	800a870 <_scanf_float+0x25c>
 800a862:	0550      	lsls	r0, r2, #21
 800a864:	f57f af08 	bpl.w	800a678 <_scanf_float+0x64>
 800a868:	f1b9 0f00 	cmp.w	r9, #0
 800a86c:	f000 80dd 	beq.w	800aa2a <_scanf_float+0x416>
 800a870:	0591      	lsls	r1, r2, #22
 800a872:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a876:	bf58      	it	pl
 800a878:	9902      	ldrpl	r1, [sp, #8]
 800a87a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a87e:	bf58      	it	pl
 800a880:	eba9 0101 	subpl.w	r1, r9, r1
 800a884:	6022      	str	r2, [r4, #0]
 800a886:	f04f 0900 	mov.w	r9, #0
 800a88a:	bf58      	it	pl
 800a88c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a890:	e789      	b.n	800a7a6 <_scanf_float+0x192>
 800a892:	f04f 0a03 	mov.w	sl, #3
 800a896:	e786      	b.n	800a7a6 <_scanf_float+0x192>
 800a898:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a89c:	4639      	mov	r1, r7
 800a89e:	4640      	mov	r0, r8
 800a8a0:	4798      	blx	r3
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	f43f aedb 	beq.w	800a65e <_scanf_float+0x4a>
 800a8a8:	e6e6      	b.n	800a678 <_scanf_float+0x64>
 800a8aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8ae:	463a      	mov	r2, r7
 800a8b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a8b4:	4640      	mov	r0, r8
 800a8b6:	4798      	blx	r3
 800a8b8:	6923      	ldr	r3, [r4, #16]
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	6123      	str	r3, [r4, #16]
 800a8be:	e6e8      	b.n	800a692 <_scanf_float+0x7e>
 800a8c0:	1e6b      	subs	r3, r5, #1
 800a8c2:	2b06      	cmp	r3, #6
 800a8c4:	d824      	bhi.n	800a910 <_scanf_float+0x2fc>
 800a8c6:	2d02      	cmp	r5, #2
 800a8c8:	d836      	bhi.n	800a938 <_scanf_float+0x324>
 800a8ca:	9b01      	ldr	r3, [sp, #4]
 800a8cc:	429e      	cmp	r6, r3
 800a8ce:	f67f aee4 	bls.w	800a69a <_scanf_float+0x86>
 800a8d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8d6:	463a      	mov	r2, r7
 800a8d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a8dc:	4640      	mov	r0, r8
 800a8de:	4798      	blx	r3
 800a8e0:	6923      	ldr	r3, [r4, #16]
 800a8e2:	3b01      	subs	r3, #1
 800a8e4:	6123      	str	r3, [r4, #16]
 800a8e6:	e7f0      	b.n	800a8ca <_scanf_float+0x2b6>
 800a8e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8ec:	463a      	mov	r2, r7
 800a8ee:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a8f2:	4640      	mov	r0, r8
 800a8f4:	4798      	blx	r3
 800a8f6:	6923      	ldr	r3, [r4, #16]
 800a8f8:	3b01      	subs	r3, #1
 800a8fa:	6123      	str	r3, [r4, #16]
 800a8fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a900:	fa5f fa8a 	uxtb.w	sl, sl
 800a904:	f1ba 0f02 	cmp.w	sl, #2
 800a908:	d1ee      	bne.n	800a8e8 <_scanf_float+0x2d4>
 800a90a:	3d03      	subs	r5, #3
 800a90c:	b2ed      	uxtb	r5, r5
 800a90e:	1b76      	subs	r6, r6, r5
 800a910:	6823      	ldr	r3, [r4, #0]
 800a912:	05da      	lsls	r2, r3, #23
 800a914:	d52f      	bpl.n	800a976 <_scanf_float+0x362>
 800a916:	055b      	lsls	r3, r3, #21
 800a918:	d511      	bpl.n	800a93e <_scanf_float+0x32a>
 800a91a:	9b01      	ldr	r3, [sp, #4]
 800a91c:	429e      	cmp	r6, r3
 800a91e:	f67f aebc 	bls.w	800a69a <_scanf_float+0x86>
 800a922:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a926:	463a      	mov	r2, r7
 800a928:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a92c:	4640      	mov	r0, r8
 800a92e:	4798      	blx	r3
 800a930:	6923      	ldr	r3, [r4, #16]
 800a932:	3b01      	subs	r3, #1
 800a934:	6123      	str	r3, [r4, #16]
 800a936:	e7f0      	b.n	800a91a <_scanf_float+0x306>
 800a938:	46aa      	mov	sl, r5
 800a93a:	46b3      	mov	fp, r6
 800a93c:	e7de      	b.n	800a8fc <_scanf_float+0x2e8>
 800a93e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a942:	1e75      	subs	r5, r6, #1
 800a944:	6923      	ldr	r3, [r4, #16]
 800a946:	2965      	cmp	r1, #101	@ 0x65
 800a948:	f103 33ff 	add.w	r3, r3, #4294967295
 800a94c:	6123      	str	r3, [r4, #16]
 800a94e:	d00c      	beq.n	800a96a <_scanf_float+0x356>
 800a950:	2945      	cmp	r1, #69	@ 0x45
 800a952:	d00a      	beq.n	800a96a <_scanf_float+0x356>
 800a954:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a958:	463a      	mov	r2, r7
 800a95a:	4640      	mov	r0, r8
 800a95c:	1eb5      	subs	r5, r6, #2
 800a95e:	4798      	blx	r3
 800a960:	6923      	ldr	r3, [r4, #16]
 800a962:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a966:	3b01      	subs	r3, #1
 800a968:	6123      	str	r3, [r4, #16]
 800a96a:	462e      	mov	r6, r5
 800a96c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a970:	463a      	mov	r2, r7
 800a972:	4640      	mov	r0, r8
 800a974:	4798      	blx	r3
 800a976:	6822      	ldr	r2, [r4, #0]
 800a978:	f012 0210 	ands.w	r2, r2, #16
 800a97c:	d001      	beq.n	800a982 <_scanf_float+0x36e>
 800a97e:	2000      	movs	r0, #0
 800a980:	e68c      	b.n	800a69c <_scanf_float+0x88>
 800a982:	7032      	strb	r2, [r6, #0]
 800a984:	6823      	ldr	r3, [r4, #0]
 800a986:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a98a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a98e:	d11c      	bne.n	800a9ca <_scanf_float+0x3b6>
 800a990:	9b02      	ldr	r3, [sp, #8]
 800a992:	454b      	cmp	r3, r9
 800a994:	eba3 0209 	sub.w	r2, r3, r9
 800a998:	d123      	bne.n	800a9e2 <_scanf_float+0x3ce>
 800a99a:	2200      	movs	r2, #0
 800a99c:	9901      	ldr	r1, [sp, #4]
 800a99e:	4640      	mov	r0, r8
 800a9a0:	f002 fc16 	bl	800d1d0 <_strtod_r>
 800a9a4:	6821      	ldr	r1, [r4, #0]
 800a9a6:	9b03      	ldr	r3, [sp, #12]
 800a9a8:	f011 0f02 	tst.w	r1, #2
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	ec57 6b10 	vmov	r6, r7, d0
 800a9b2:	f103 0204 	add.w	r2, r3, #4
 800a9b6:	d01f      	beq.n	800a9f8 <_scanf_float+0x3e4>
 800a9b8:	9903      	ldr	r1, [sp, #12]
 800a9ba:	600a      	str	r2, [r1, #0]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	e9c3 6700 	strd	r6, r7, [r3]
 800a9c2:	68e3      	ldr	r3, [r4, #12]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	60e3      	str	r3, [r4, #12]
 800a9c8:	e7d9      	b.n	800a97e <_scanf_float+0x36a>
 800a9ca:	9b04      	ldr	r3, [sp, #16]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d0e4      	beq.n	800a99a <_scanf_float+0x386>
 800a9d0:	9905      	ldr	r1, [sp, #20]
 800a9d2:	230a      	movs	r3, #10
 800a9d4:	4640      	mov	r0, r8
 800a9d6:	3101      	adds	r1, #1
 800a9d8:	f002 fc7a 	bl	800d2d0 <_strtol_r>
 800a9dc:	9b04      	ldr	r3, [sp, #16]
 800a9de:	9e05      	ldr	r6, [sp, #20]
 800a9e0:	1ac2      	subs	r2, r0, r3
 800a9e2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a9e6:	4912      	ldr	r1, [pc, #72]	@ (800aa30 <_scanf_float+0x41c>)
 800a9e8:	429e      	cmp	r6, r3
 800a9ea:	bf28      	it	cs
 800a9ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f000 f8e3 	bl	800abbc <siprintf>
 800a9f6:	e7d0      	b.n	800a99a <_scanf_float+0x386>
 800a9f8:	f011 0f04 	tst.w	r1, #4
 800a9fc:	9903      	ldr	r1, [sp, #12]
 800a9fe:	600a      	str	r2, [r1, #0]
 800aa00:	d1dc      	bne.n	800a9bc <_scanf_float+0x3a8>
 800aa02:	681d      	ldr	r5, [r3, #0]
 800aa04:	4632      	mov	r2, r6
 800aa06:	463b      	mov	r3, r7
 800aa08:	4630      	mov	r0, r6
 800aa0a:	4639      	mov	r1, r7
 800aa0c:	f7f6 f8a2 	bl	8000b54 <__aeabi_dcmpun>
 800aa10:	b128      	cbz	r0, 800aa1e <_scanf_float+0x40a>
 800aa12:	4808      	ldr	r0, [pc, #32]	@ (800aa34 <_scanf_float+0x420>)
 800aa14:	f000 f9c4 	bl	800ada0 <nanf>
 800aa18:	ed85 0a00 	vstr	s0, [r5]
 800aa1c:	e7d1      	b.n	800a9c2 <_scanf_float+0x3ae>
 800aa1e:	4630      	mov	r0, r6
 800aa20:	4639      	mov	r1, r7
 800aa22:	f7f6 f8f5 	bl	8000c10 <__aeabi_d2f>
 800aa26:	6028      	str	r0, [r5, #0]
 800aa28:	e7cb      	b.n	800a9c2 <_scanf_float+0x3ae>
 800aa2a:	f04f 0900 	mov.w	r9, #0
 800aa2e:	e62a      	b.n	800a686 <_scanf_float+0x72>
 800aa30:	0800e548 	.word	0x0800e548
 800aa34:	0800e8dd 	.word	0x0800e8dd

0800aa38 <std>:
 800aa38:	2300      	movs	r3, #0
 800aa3a:	b510      	push	{r4, lr}
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	6083      	str	r3, [r0, #8]
 800aa40:	8181      	strh	r1, [r0, #12]
 800aa42:	4619      	mov	r1, r3
 800aa44:	6643      	str	r3, [r0, #100]	@ 0x64
 800aa46:	81c2      	strh	r2, [r0, #14]
 800aa48:	2208      	movs	r2, #8
 800aa4a:	6183      	str	r3, [r0, #24]
 800aa4c:	e9c0 3300 	strd	r3, r3, [r0]
 800aa50:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa54:	305c      	adds	r0, #92	@ 0x5c
 800aa56:	f000 f914 	bl	800ac82 <memset>
 800aa5a:	4b0d      	ldr	r3, [pc, #52]	@ (800aa90 <std+0x58>)
 800aa5c:	6224      	str	r4, [r4, #32]
 800aa5e:	6263      	str	r3, [r4, #36]	@ 0x24
 800aa60:	4b0c      	ldr	r3, [pc, #48]	@ (800aa94 <std+0x5c>)
 800aa62:	62a3      	str	r3, [r4, #40]	@ 0x28
 800aa64:	4b0c      	ldr	r3, [pc, #48]	@ (800aa98 <std+0x60>)
 800aa66:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aa68:	4b0c      	ldr	r3, [pc, #48]	@ (800aa9c <std+0x64>)
 800aa6a:	6323      	str	r3, [r4, #48]	@ 0x30
 800aa6c:	4b0c      	ldr	r3, [pc, #48]	@ (800aaa0 <std+0x68>)
 800aa6e:	429c      	cmp	r4, r3
 800aa70:	d006      	beq.n	800aa80 <std+0x48>
 800aa72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aa76:	4294      	cmp	r4, r2
 800aa78:	d002      	beq.n	800aa80 <std+0x48>
 800aa7a:	33d0      	adds	r3, #208	@ 0xd0
 800aa7c:	429c      	cmp	r4, r3
 800aa7e:	d105      	bne.n	800aa8c <std+0x54>
 800aa80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800aa84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa88:	f000 b978 	b.w	800ad7c <__retarget_lock_init_recursive>
 800aa8c:	bd10      	pop	{r4, pc}
 800aa8e:	bf00      	nop
 800aa90:	0800abfd 	.word	0x0800abfd
 800aa94:	0800ac1f 	.word	0x0800ac1f
 800aa98:	0800ac57 	.word	0x0800ac57
 800aa9c:	0800ac7b 	.word	0x0800ac7b
 800aaa0:	2003b418 	.word	0x2003b418

0800aaa4 <stdio_exit_handler>:
 800aaa4:	4a02      	ldr	r2, [pc, #8]	@ (800aab0 <stdio_exit_handler+0xc>)
 800aaa6:	4903      	ldr	r1, [pc, #12]	@ (800aab4 <stdio_exit_handler+0x10>)
 800aaa8:	4803      	ldr	r0, [pc, #12]	@ (800aab8 <stdio_exit_handler+0x14>)
 800aaaa:	f000 b869 	b.w	800ab80 <_fwalk_sglue>
 800aaae:	bf00      	nop
 800aab0:	200001d8 	.word	0x200001d8
 800aab4:	0800d68d 	.word	0x0800d68d
 800aab8:	200001e8 	.word	0x200001e8

0800aabc <cleanup_stdio>:
 800aabc:	6841      	ldr	r1, [r0, #4]
 800aabe:	4b0c      	ldr	r3, [pc, #48]	@ (800aaf0 <cleanup_stdio+0x34>)
 800aac0:	4299      	cmp	r1, r3
 800aac2:	b510      	push	{r4, lr}
 800aac4:	4604      	mov	r4, r0
 800aac6:	d001      	beq.n	800aacc <cleanup_stdio+0x10>
 800aac8:	f002 fde0 	bl	800d68c <_fflush_r>
 800aacc:	68a1      	ldr	r1, [r4, #8]
 800aace:	4b09      	ldr	r3, [pc, #36]	@ (800aaf4 <cleanup_stdio+0x38>)
 800aad0:	4299      	cmp	r1, r3
 800aad2:	d002      	beq.n	800aada <cleanup_stdio+0x1e>
 800aad4:	4620      	mov	r0, r4
 800aad6:	f002 fdd9 	bl	800d68c <_fflush_r>
 800aada:	68e1      	ldr	r1, [r4, #12]
 800aadc:	4b06      	ldr	r3, [pc, #24]	@ (800aaf8 <cleanup_stdio+0x3c>)
 800aade:	4299      	cmp	r1, r3
 800aae0:	d004      	beq.n	800aaec <cleanup_stdio+0x30>
 800aae2:	4620      	mov	r0, r4
 800aae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aae8:	f002 bdd0 	b.w	800d68c <_fflush_r>
 800aaec:	bd10      	pop	{r4, pc}
 800aaee:	bf00      	nop
 800aaf0:	2003b418 	.word	0x2003b418
 800aaf4:	2003b480 	.word	0x2003b480
 800aaf8:	2003b4e8 	.word	0x2003b4e8

0800aafc <global_stdio_init.part.0>:
 800aafc:	b510      	push	{r4, lr}
 800aafe:	4b0b      	ldr	r3, [pc, #44]	@ (800ab2c <global_stdio_init.part.0+0x30>)
 800ab00:	2104      	movs	r1, #4
 800ab02:	4c0b      	ldr	r4, [pc, #44]	@ (800ab30 <global_stdio_init.part.0+0x34>)
 800ab04:	4a0b      	ldr	r2, [pc, #44]	@ (800ab34 <global_stdio_init.part.0+0x38>)
 800ab06:	4620      	mov	r0, r4
 800ab08:	601a      	str	r2, [r3, #0]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	f7ff ff94 	bl	800aa38 <std>
 800ab10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ab14:	2201      	movs	r2, #1
 800ab16:	2109      	movs	r1, #9
 800ab18:	f7ff ff8e 	bl	800aa38 <std>
 800ab1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ab20:	2202      	movs	r2, #2
 800ab22:	2112      	movs	r1, #18
 800ab24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab28:	f7ff bf86 	b.w	800aa38 <std>
 800ab2c:	2003b550 	.word	0x2003b550
 800ab30:	2003b418 	.word	0x2003b418
 800ab34:	0800aaa5 	.word	0x0800aaa5

0800ab38 <__sfp_lock_acquire>:
 800ab38:	4801      	ldr	r0, [pc, #4]	@ (800ab40 <__sfp_lock_acquire+0x8>)
 800ab3a:	f000 b920 	b.w	800ad7e <__retarget_lock_acquire_recursive>
 800ab3e:	bf00      	nop
 800ab40:	2003b559 	.word	0x2003b559

0800ab44 <__sfp_lock_release>:
 800ab44:	4801      	ldr	r0, [pc, #4]	@ (800ab4c <__sfp_lock_release+0x8>)
 800ab46:	f000 b91b 	b.w	800ad80 <__retarget_lock_release_recursive>
 800ab4a:	bf00      	nop
 800ab4c:	2003b559 	.word	0x2003b559

0800ab50 <__sinit>:
 800ab50:	b510      	push	{r4, lr}
 800ab52:	4604      	mov	r4, r0
 800ab54:	f7ff fff0 	bl	800ab38 <__sfp_lock_acquire>
 800ab58:	6a23      	ldr	r3, [r4, #32]
 800ab5a:	b11b      	cbz	r3, 800ab64 <__sinit+0x14>
 800ab5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab60:	f7ff bff0 	b.w	800ab44 <__sfp_lock_release>
 800ab64:	4b04      	ldr	r3, [pc, #16]	@ (800ab78 <__sinit+0x28>)
 800ab66:	6223      	str	r3, [r4, #32]
 800ab68:	4b04      	ldr	r3, [pc, #16]	@ (800ab7c <__sinit+0x2c>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d1f5      	bne.n	800ab5c <__sinit+0xc>
 800ab70:	f7ff ffc4 	bl	800aafc <global_stdio_init.part.0>
 800ab74:	e7f2      	b.n	800ab5c <__sinit+0xc>
 800ab76:	bf00      	nop
 800ab78:	0800aabd 	.word	0x0800aabd
 800ab7c:	2003b550 	.word	0x2003b550

0800ab80 <_fwalk_sglue>:
 800ab80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab84:	4607      	mov	r7, r0
 800ab86:	4688      	mov	r8, r1
 800ab88:	4614      	mov	r4, r2
 800ab8a:	2600      	movs	r6, #0
 800ab8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab90:	f1b9 0901 	subs.w	r9, r9, #1
 800ab94:	d505      	bpl.n	800aba2 <_fwalk_sglue+0x22>
 800ab96:	6824      	ldr	r4, [r4, #0]
 800ab98:	2c00      	cmp	r4, #0
 800ab9a:	d1f7      	bne.n	800ab8c <_fwalk_sglue+0xc>
 800ab9c:	4630      	mov	r0, r6
 800ab9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aba2:	89ab      	ldrh	r3, [r5, #12]
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d907      	bls.n	800abb8 <_fwalk_sglue+0x38>
 800aba8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800abac:	3301      	adds	r3, #1
 800abae:	d003      	beq.n	800abb8 <_fwalk_sglue+0x38>
 800abb0:	4629      	mov	r1, r5
 800abb2:	4638      	mov	r0, r7
 800abb4:	47c0      	blx	r8
 800abb6:	4306      	orrs	r6, r0
 800abb8:	3568      	adds	r5, #104	@ 0x68
 800abba:	e7e9      	b.n	800ab90 <_fwalk_sglue+0x10>

0800abbc <siprintf>:
 800abbc:	b40e      	push	{r1, r2, r3}
 800abbe:	b500      	push	{lr}
 800abc0:	b09c      	sub	sp, #112	@ 0x70
 800abc2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800abc6:	ab1d      	add	r3, sp, #116	@ 0x74
 800abc8:	9002      	str	r0, [sp, #8]
 800abca:	9006      	str	r0, [sp, #24]
 800abcc:	9107      	str	r1, [sp, #28]
 800abce:	9104      	str	r1, [sp, #16]
 800abd0:	4808      	ldr	r0, [pc, #32]	@ (800abf4 <siprintf+0x38>)
 800abd2:	4909      	ldr	r1, [pc, #36]	@ (800abf8 <siprintf+0x3c>)
 800abd4:	f853 2b04 	ldr.w	r2, [r3], #4
 800abd8:	9105      	str	r1, [sp, #20]
 800abda:	a902      	add	r1, sp, #8
 800abdc:	6800      	ldr	r0, [r0, #0]
 800abde:	9301      	str	r3, [sp, #4]
 800abe0:	f002 fbd4 	bl	800d38c <_svfiprintf_r>
 800abe4:	9b02      	ldr	r3, [sp, #8]
 800abe6:	2200      	movs	r2, #0
 800abe8:	701a      	strb	r2, [r3, #0]
 800abea:	b01c      	add	sp, #112	@ 0x70
 800abec:	f85d eb04 	ldr.w	lr, [sp], #4
 800abf0:	b003      	add	sp, #12
 800abf2:	4770      	bx	lr
 800abf4:	200001e4 	.word	0x200001e4
 800abf8:	ffff0208 	.word	0xffff0208

0800abfc <__sread>:
 800abfc:	b510      	push	{r4, lr}
 800abfe:	460c      	mov	r4, r1
 800ac00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac04:	f000 f86c 	bl	800ace0 <_read_r>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	bfab      	itete	ge
 800ac0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ac0e:	89a3      	ldrhlt	r3, [r4, #12]
 800ac10:	181b      	addge	r3, r3, r0
 800ac12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ac16:	bfac      	ite	ge
 800ac18:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ac1a:	81a3      	strhlt	r3, [r4, #12]
 800ac1c:	bd10      	pop	{r4, pc}

0800ac1e <__swrite>:
 800ac1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac22:	461f      	mov	r7, r3
 800ac24:	898b      	ldrh	r3, [r1, #12]
 800ac26:	4605      	mov	r5, r0
 800ac28:	460c      	mov	r4, r1
 800ac2a:	05db      	lsls	r3, r3, #23
 800ac2c:	4616      	mov	r6, r2
 800ac2e:	d505      	bpl.n	800ac3c <__swrite+0x1e>
 800ac30:	2302      	movs	r3, #2
 800ac32:	2200      	movs	r2, #0
 800ac34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac38:	f000 f840 	bl	800acbc <_lseek_r>
 800ac3c:	89a3      	ldrh	r3, [r4, #12]
 800ac3e:	4632      	mov	r2, r6
 800ac40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac44:	4628      	mov	r0, r5
 800ac46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac4a:	81a3      	strh	r3, [r4, #12]
 800ac4c:	463b      	mov	r3, r7
 800ac4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac52:	f000 b857 	b.w	800ad04 <_write_r>

0800ac56 <__sseek>:
 800ac56:	b510      	push	{r4, lr}
 800ac58:	460c      	mov	r4, r1
 800ac5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac5e:	f000 f82d 	bl	800acbc <_lseek_r>
 800ac62:	1c43      	adds	r3, r0, #1
 800ac64:	89a3      	ldrh	r3, [r4, #12]
 800ac66:	bf15      	itete	ne
 800ac68:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ac72:	81a3      	strheq	r3, [r4, #12]
 800ac74:	bf18      	it	ne
 800ac76:	81a3      	strhne	r3, [r4, #12]
 800ac78:	bd10      	pop	{r4, pc}

0800ac7a <__sclose>:
 800ac7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac7e:	f000 b80d 	b.w	800ac9c <_close_r>

0800ac82 <memset>:
 800ac82:	4402      	add	r2, r0
 800ac84:	4603      	mov	r3, r0
 800ac86:	4293      	cmp	r3, r2
 800ac88:	d100      	bne.n	800ac8c <memset+0xa>
 800ac8a:	4770      	bx	lr
 800ac8c:	f803 1b01 	strb.w	r1, [r3], #1
 800ac90:	e7f9      	b.n	800ac86 <memset+0x4>
	...

0800ac94 <_localeconv_r>:
 800ac94:	4800      	ldr	r0, [pc, #0]	@ (800ac98 <_localeconv_r+0x4>)
 800ac96:	4770      	bx	lr
 800ac98:	20000324 	.word	0x20000324

0800ac9c <_close_r>:
 800ac9c:	b538      	push	{r3, r4, r5, lr}
 800ac9e:	2300      	movs	r3, #0
 800aca0:	4d05      	ldr	r5, [pc, #20]	@ (800acb8 <_close_r+0x1c>)
 800aca2:	4604      	mov	r4, r0
 800aca4:	4608      	mov	r0, r1
 800aca6:	602b      	str	r3, [r5, #0]
 800aca8:	f7f7 fc26 	bl	80024f8 <_close>
 800acac:	1c43      	adds	r3, r0, #1
 800acae:	d102      	bne.n	800acb6 <_close_r+0x1a>
 800acb0:	682b      	ldr	r3, [r5, #0]
 800acb2:	b103      	cbz	r3, 800acb6 <_close_r+0x1a>
 800acb4:	6023      	str	r3, [r4, #0]
 800acb6:	bd38      	pop	{r3, r4, r5, pc}
 800acb8:	2003b554 	.word	0x2003b554

0800acbc <_lseek_r>:
 800acbc:	b538      	push	{r3, r4, r5, lr}
 800acbe:	4604      	mov	r4, r0
 800acc0:	4d06      	ldr	r5, [pc, #24]	@ (800acdc <_lseek_r+0x20>)
 800acc2:	4608      	mov	r0, r1
 800acc4:	4611      	mov	r1, r2
 800acc6:	2200      	movs	r2, #0
 800acc8:	602a      	str	r2, [r5, #0]
 800acca:	461a      	mov	r2, r3
 800accc:	f7f7 fc3b 	bl	8002546 <_lseek>
 800acd0:	1c43      	adds	r3, r0, #1
 800acd2:	d102      	bne.n	800acda <_lseek_r+0x1e>
 800acd4:	682b      	ldr	r3, [r5, #0]
 800acd6:	b103      	cbz	r3, 800acda <_lseek_r+0x1e>
 800acd8:	6023      	str	r3, [r4, #0]
 800acda:	bd38      	pop	{r3, r4, r5, pc}
 800acdc:	2003b554 	.word	0x2003b554

0800ace0 <_read_r>:
 800ace0:	b538      	push	{r3, r4, r5, lr}
 800ace2:	4604      	mov	r4, r0
 800ace4:	4d06      	ldr	r5, [pc, #24]	@ (800ad00 <_read_r+0x20>)
 800ace6:	4608      	mov	r0, r1
 800ace8:	4611      	mov	r1, r2
 800acea:	2200      	movs	r2, #0
 800acec:	602a      	str	r2, [r5, #0]
 800acee:	461a      	mov	r2, r3
 800acf0:	f7f7 fbc9 	bl	8002486 <_read>
 800acf4:	1c43      	adds	r3, r0, #1
 800acf6:	d102      	bne.n	800acfe <_read_r+0x1e>
 800acf8:	682b      	ldr	r3, [r5, #0]
 800acfa:	b103      	cbz	r3, 800acfe <_read_r+0x1e>
 800acfc:	6023      	str	r3, [r4, #0]
 800acfe:	bd38      	pop	{r3, r4, r5, pc}
 800ad00:	2003b554 	.word	0x2003b554

0800ad04 <_write_r>:
 800ad04:	b538      	push	{r3, r4, r5, lr}
 800ad06:	4604      	mov	r4, r0
 800ad08:	4d06      	ldr	r5, [pc, #24]	@ (800ad24 <_write_r+0x20>)
 800ad0a:	4608      	mov	r0, r1
 800ad0c:	4611      	mov	r1, r2
 800ad0e:	2200      	movs	r2, #0
 800ad10:	602a      	str	r2, [r5, #0]
 800ad12:	461a      	mov	r2, r3
 800ad14:	f7f7 fbd4 	bl	80024c0 <_write>
 800ad18:	1c43      	adds	r3, r0, #1
 800ad1a:	d102      	bne.n	800ad22 <_write_r+0x1e>
 800ad1c:	682b      	ldr	r3, [r5, #0]
 800ad1e:	b103      	cbz	r3, 800ad22 <_write_r+0x1e>
 800ad20:	6023      	str	r3, [r4, #0]
 800ad22:	bd38      	pop	{r3, r4, r5, pc}
 800ad24:	2003b554 	.word	0x2003b554

0800ad28 <__errno>:
 800ad28:	4b01      	ldr	r3, [pc, #4]	@ (800ad30 <__errno+0x8>)
 800ad2a:	6818      	ldr	r0, [r3, #0]
 800ad2c:	4770      	bx	lr
 800ad2e:	bf00      	nop
 800ad30:	200001e4 	.word	0x200001e4

0800ad34 <__libc_init_array>:
 800ad34:	b570      	push	{r4, r5, r6, lr}
 800ad36:	4d0d      	ldr	r5, [pc, #52]	@ (800ad6c <__libc_init_array+0x38>)
 800ad38:	2600      	movs	r6, #0
 800ad3a:	4c0d      	ldr	r4, [pc, #52]	@ (800ad70 <__libc_init_array+0x3c>)
 800ad3c:	1b64      	subs	r4, r4, r5
 800ad3e:	10a4      	asrs	r4, r4, #2
 800ad40:	42a6      	cmp	r6, r4
 800ad42:	d109      	bne.n	800ad58 <__libc_init_array+0x24>
 800ad44:	4d0b      	ldr	r5, [pc, #44]	@ (800ad74 <__libc_init_array+0x40>)
 800ad46:	2600      	movs	r6, #0
 800ad48:	4c0b      	ldr	r4, [pc, #44]	@ (800ad78 <__libc_init_array+0x44>)
 800ad4a:	f003 fb8b 	bl	800e464 <_init>
 800ad4e:	1b64      	subs	r4, r4, r5
 800ad50:	10a4      	asrs	r4, r4, #2
 800ad52:	42a6      	cmp	r6, r4
 800ad54:	d105      	bne.n	800ad62 <__libc_init_array+0x2e>
 800ad56:	bd70      	pop	{r4, r5, r6, pc}
 800ad58:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad5c:	3601      	adds	r6, #1
 800ad5e:	4798      	blx	r3
 800ad60:	e7ee      	b.n	800ad40 <__libc_init_array+0xc>
 800ad62:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad66:	3601      	adds	r6, #1
 800ad68:	4798      	blx	r3
 800ad6a:	e7f2      	b.n	800ad52 <__libc_init_array+0x1e>
 800ad6c:	0800e948 	.word	0x0800e948
 800ad70:	0800e948 	.word	0x0800e948
 800ad74:	0800e948 	.word	0x0800e948
 800ad78:	0800e94c 	.word	0x0800e94c

0800ad7c <__retarget_lock_init_recursive>:
 800ad7c:	4770      	bx	lr

0800ad7e <__retarget_lock_acquire_recursive>:
 800ad7e:	4770      	bx	lr

0800ad80 <__retarget_lock_release_recursive>:
 800ad80:	4770      	bx	lr

0800ad82 <memchr>:
 800ad82:	b2c9      	uxtb	r1, r1
 800ad84:	4603      	mov	r3, r0
 800ad86:	4402      	add	r2, r0
 800ad88:	b510      	push	{r4, lr}
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	d101      	bne.n	800ad94 <memchr+0x12>
 800ad90:	2000      	movs	r0, #0
 800ad92:	e003      	b.n	800ad9c <memchr+0x1a>
 800ad94:	7804      	ldrb	r4, [r0, #0]
 800ad96:	3301      	adds	r3, #1
 800ad98:	428c      	cmp	r4, r1
 800ad9a:	d1f6      	bne.n	800ad8a <memchr+0x8>
 800ad9c:	bd10      	pop	{r4, pc}
	...

0800ada0 <nanf>:
 800ada0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ada8 <nanf+0x8>
 800ada4:	4770      	bx	lr
 800ada6:	bf00      	nop
 800ada8:	7fc00000 	.word	0x7fc00000

0800adac <quorem>:
 800adac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adb0:	6903      	ldr	r3, [r0, #16]
 800adb2:	4607      	mov	r7, r0
 800adb4:	690c      	ldr	r4, [r1, #16]
 800adb6:	42a3      	cmp	r3, r4
 800adb8:	f2c0 8083 	blt.w	800aec2 <quorem+0x116>
 800adbc:	3c01      	subs	r4, #1
 800adbe:	f100 0514 	add.w	r5, r0, #20
 800adc2:	f101 0814 	add.w	r8, r1, #20
 800adc6:	00a3      	lsls	r3, r4, #2
 800adc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adcc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800add0:	9300      	str	r3, [sp, #0]
 800add2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800add6:	9301      	str	r3, [sp, #4]
 800add8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800addc:	3301      	adds	r3, #1
 800adde:	429a      	cmp	r2, r3
 800ade0:	fbb2 f6f3 	udiv	r6, r2, r3
 800ade4:	d331      	bcc.n	800ae4a <quorem+0x9e>
 800ade6:	f04f 0a00 	mov.w	sl, #0
 800adea:	46c4      	mov	ip, r8
 800adec:	46ae      	mov	lr, r5
 800adee:	46d3      	mov	fp, sl
 800adf0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800adf4:	b298      	uxth	r0, r3
 800adf6:	45e1      	cmp	r9, ip
 800adf8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800adfc:	fb06 a000 	mla	r0, r6, r0, sl
 800ae00:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800ae04:	b280      	uxth	r0, r0
 800ae06:	fb06 2303 	mla	r3, r6, r3, r2
 800ae0a:	f8de 2000 	ldr.w	r2, [lr]
 800ae0e:	b292      	uxth	r2, r2
 800ae10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae14:	eba2 0200 	sub.w	r2, r2, r0
 800ae18:	b29b      	uxth	r3, r3
 800ae1a:	f8de 0000 	ldr.w	r0, [lr]
 800ae1e:	445a      	add	r2, fp
 800ae20:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae24:	b292      	uxth	r2, r2
 800ae26:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae2a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae2e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae32:	f84e 2b04 	str.w	r2, [lr], #4
 800ae36:	d2db      	bcs.n	800adf0 <quorem+0x44>
 800ae38:	9b00      	ldr	r3, [sp, #0]
 800ae3a:	58eb      	ldr	r3, [r5, r3]
 800ae3c:	b92b      	cbnz	r3, 800ae4a <quorem+0x9e>
 800ae3e:	9b01      	ldr	r3, [sp, #4]
 800ae40:	3b04      	subs	r3, #4
 800ae42:	429d      	cmp	r5, r3
 800ae44:	461a      	mov	r2, r3
 800ae46:	d330      	bcc.n	800aeaa <quorem+0xfe>
 800ae48:	613c      	str	r4, [r7, #16]
 800ae4a:	4638      	mov	r0, r7
 800ae4c:	f001 f9c6 	bl	800c1dc <__mcmp>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	db26      	blt.n	800aea2 <quorem+0xf6>
 800ae54:	4629      	mov	r1, r5
 800ae56:	2000      	movs	r0, #0
 800ae58:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae5c:	f8d1 c000 	ldr.w	ip, [r1]
 800ae60:	fa1f fe82 	uxth.w	lr, r2
 800ae64:	45c1      	cmp	r9, r8
 800ae66:	fa1f f38c 	uxth.w	r3, ip
 800ae6a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800ae6e:	eba3 030e 	sub.w	r3, r3, lr
 800ae72:	4403      	add	r3, r0
 800ae74:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae78:	b29b      	uxth	r3, r3
 800ae7a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae82:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae86:	f841 3b04 	str.w	r3, [r1], #4
 800ae8a:	d2e5      	bcs.n	800ae58 <quorem+0xac>
 800ae8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae94:	b922      	cbnz	r2, 800aea0 <quorem+0xf4>
 800ae96:	3b04      	subs	r3, #4
 800ae98:	429d      	cmp	r5, r3
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	d30b      	bcc.n	800aeb6 <quorem+0x10a>
 800ae9e:	613c      	str	r4, [r7, #16]
 800aea0:	3601      	adds	r6, #1
 800aea2:	4630      	mov	r0, r6
 800aea4:	b003      	add	sp, #12
 800aea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeaa:	6812      	ldr	r2, [r2, #0]
 800aeac:	3b04      	subs	r3, #4
 800aeae:	2a00      	cmp	r2, #0
 800aeb0:	d1ca      	bne.n	800ae48 <quorem+0x9c>
 800aeb2:	3c01      	subs	r4, #1
 800aeb4:	e7c5      	b.n	800ae42 <quorem+0x96>
 800aeb6:	6812      	ldr	r2, [r2, #0]
 800aeb8:	3b04      	subs	r3, #4
 800aeba:	2a00      	cmp	r2, #0
 800aebc:	d1ef      	bne.n	800ae9e <quorem+0xf2>
 800aebe:	3c01      	subs	r4, #1
 800aec0:	e7ea      	b.n	800ae98 <quorem+0xec>
 800aec2:	2000      	movs	r0, #0
 800aec4:	e7ee      	b.n	800aea4 <quorem+0xf8>
	...

0800aec8 <_dtoa_r>:
 800aec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aecc:	69c7      	ldr	r7, [r0, #28]
 800aece:	b099      	sub	sp, #100	@ 0x64
 800aed0:	4683      	mov	fp, r0
 800aed2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800aed4:	9109      	str	r1, [sp, #36]	@ 0x24
 800aed6:	920e      	str	r2, [sp, #56]	@ 0x38
 800aed8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aeda:	ec55 4b10 	vmov	r4, r5, d0
 800aede:	ed8d 0b02 	vstr	d0, [sp, #8]
 800aee2:	b97f      	cbnz	r7, 800af04 <_dtoa_r+0x3c>
 800aee4:	2010      	movs	r0, #16
 800aee6:	f000 fdfd 	bl	800bae4 <malloc>
 800aeea:	4602      	mov	r2, r0
 800aeec:	f8cb 001c 	str.w	r0, [fp, #28]
 800aef0:	b920      	cbnz	r0, 800aefc <_dtoa_r+0x34>
 800aef2:	4ba7      	ldr	r3, [pc, #668]	@ (800b190 <_dtoa_r+0x2c8>)
 800aef4:	21ef      	movs	r1, #239	@ 0xef
 800aef6:	48a7      	ldr	r0, [pc, #668]	@ (800b194 <_dtoa_r+0x2cc>)
 800aef8:	f002 fc42 	bl	800d780 <__assert_func>
 800aefc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800af00:	6007      	str	r7, [r0, #0]
 800af02:	60c7      	str	r7, [r0, #12]
 800af04:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af08:	6819      	ldr	r1, [r3, #0]
 800af0a:	b159      	cbz	r1, 800af24 <_dtoa_r+0x5c>
 800af0c:	685a      	ldr	r2, [r3, #4]
 800af0e:	2301      	movs	r3, #1
 800af10:	4658      	mov	r0, fp
 800af12:	4093      	lsls	r3, r2
 800af14:	604a      	str	r2, [r1, #4]
 800af16:	608b      	str	r3, [r1, #8]
 800af18:	f000 feda 	bl	800bcd0 <_Bfree>
 800af1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af20:	2200      	movs	r2, #0
 800af22:	601a      	str	r2, [r3, #0]
 800af24:	1e2b      	subs	r3, r5, #0
 800af26:	bfb7      	itett	lt
 800af28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af2c:	2300      	movge	r3, #0
 800af2e:	2201      	movlt	r2, #1
 800af30:	9303      	strlt	r3, [sp, #12]
 800af32:	bfa8      	it	ge
 800af34:	6033      	strge	r3, [r6, #0]
 800af36:	9f03      	ldr	r7, [sp, #12]
 800af38:	4b97      	ldr	r3, [pc, #604]	@ (800b198 <_dtoa_r+0x2d0>)
 800af3a:	bfb8      	it	lt
 800af3c:	6032      	strlt	r2, [r6, #0]
 800af3e:	43bb      	bics	r3, r7
 800af40:	d112      	bne.n	800af68 <_dtoa_r+0xa0>
 800af42:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af46:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af48:	6013      	str	r3, [r2, #0]
 800af4a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af4e:	4323      	orrs	r3, r4
 800af50:	f000 854c 	beq.w	800b9ec <_dtoa_r+0xb24>
 800af54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af56:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b1ac <_dtoa_r+0x2e4>
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	f000 854e 	beq.w	800b9fc <_dtoa_r+0xb34>
 800af60:	f10a 0303 	add.w	r3, sl, #3
 800af64:	f000 bd48 	b.w	800b9f8 <_dtoa_r+0xb30>
 800af68:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af6c:	2200      	movs	r2, #0
 800af6e:	2300      	movs	r3, #0
 800af70:	ec51 0b17 	vmov	r0, r1, d7
 800af74:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800af78:	f7f5 fdba 	bl	8000af0 <__aeabi_dcmpeq>
 800af7c:	4680      	mov	r8, r0
 800af7e:	b158      	cbz	r0, 800af98 <_dtoa_r+0xd0>
 800af80:	2301      	movs	r3, #1
 800af82:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af84:	6013      	str	r3, [r2, #0]
 800af86:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af88:	b113      	cbz	r3, 800af90 <_dtoa_r+0xc8>
 800af8a:	4b84      	ldr	r3, [pc, #528]	@ (800b19c <_dtoa_r+0x2d4>)
 800af8c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800af8e:	6013      	str	r3, [r2, #0]
 800af90:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800b1b0 <_dtoa_r+0x2e8>
 800af94:	f000 bd32 	b.w	800b9fc <_dtoa_r+0xb34>
 800af98:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800af9c:	aa16      	add	r2, sp, #88	@ 0x58
 800af9e:	a917      	add	r1, sp, #92	@ 0x5c
 800afa0:	4658      	mov	r0, fp
 800afa2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800afa6:	f001 fa41 	bl	800c42c <__d2b>
 800afaa:	4681      	mov	r9, r0
 800afac:	2e00      	cmp	r6, #0
 800afae:	d075      	beq.n	800b09c <_dtoa_r+0x1d4>
 800afb0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afb2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800afb6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800afba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afbe:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800afc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800afc6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800afca:	4619      	mov	r1, r3
 800afcc:	2200      	movs	r2, #0
 800afce:	4b74      	ldr	r3, [pc, #464]	@ (800b1a0 <_dtoa_r+0x2d8>)
 800afd0:	f7f5 f96e 	bl	80002b0 <__aeabi_dsub>
 800afd4:	a368      	add	r3, pc, #416	@ (adr r3, 800b178 <_dtoa_r+0x2b0>)
 800afd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afda:	f7f5 fb21 	bl	8000620 <__aeabi_dmul>
 800afde:	a368      	add	r3, pc, #416	@ (adr r3, 800b180 <_dtoa_r+0x2b8>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	f7f5 f966 	bl	80002b4 <__adddf3>
 800afe8:	4604      	mov	r4, r0
 800afea:	460d      	mov	r5, r1
 800afec:	4630      	mov	r0, r6
 800afee:	f7f5 faad 	bl	800054c <__aeabi_i2d>
 800aff2:	a365      	add	r3, pc, #404	@ (adr r3, 800b188 <_dtoa_r+0x2c0>)
 800aff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff8:	f7f5 fb12 	bl	8000620 <__aeabi_dmul>
 800affc:	4602      	mov	r2, r0
 800affe:	460b      	mov	r3, r1
 800b000:	4620      	mov	r0, r4
 800b002:	4629      	mov	r1, r5
 800b004:	f7f5 f956 	bl	80002b4 <__adddf3>
 800b008:	4604      	mov	r4, r0
 800b00a:	460d      	mov	r5, r1
 800b00c:	f7f5 fdb8 	bl	8000b80 <__aeabi_d2iz>
 800b010:	2200      	movs	r2, #0
 800b012:	4607      	mov	r7, r0
 800b014:	2300      	movs	r3, #0
 800b016:	4620      	mov	r0, r4
 800b018:	4629      	mov	r1, r5
 800b01a:	f7f5 fd73 	bl	8000b04 <__aeabi_dcmplt>
 800b01e:	b140      	cbz	r0, 800b032 <_dtoa_r+0x16a>
 800b020:	4638      	mov	r0, r7
 800b022:	f7f5 fa93 	bl	800054c <__aeabi_i2d>
 800b026:	4622      	mov	r2, r4
 800b028:	462b      	mov	r3, r5
 800b02a:	f7f5 fd61 	bl	8000af0 <__aeabi_dcmpeq>
 800b02e:	b900      	cbnz	r0, 800b032 <_dtoa_r+0x16a>
 800b030:	3f01      	subs	r7, #1
 800b032:	2f16      	cmp	r7, #22
 800b034:	d851      	bhi.n	800b0da <_dtoa_r+0x212>
 800b036:	4b5b      	ldr	r3, [pc, #364]	@ (800b1a4 <_dtoa_r+0x2dc>)
 800b038:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b03c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b044:	f7f5 fd5e 	bl	8000b04 <__aeabi_dcmplt>
 800b048:	2800      	cmp	r0, #0
 800b04a:	d048      	beq.n	800b0de <_dtoa_r+0x216>
 800b04c:	3f01      	subs	r7, #1
 800b04e:	2300      	movs	r3, #0
 800b050:	9312      	str	r3, [sp, #72]	@ 0x48
 800b052:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b054:	1b9b      	subs	r3, r3, r6
 800b056:	1e5a      	subs	r2, r3, #1
 800b058:	bf46      	itte	mi
 800b05a:	f1c3 0801 	rsbmi	r8, r3, #1
 800b05e:	2300      	movmi	r3, #0
 800b060:	f04f 0800 	movpl.w	r8, #0
 800b064:	9208      	str	r2, [sp, #32]
 800b066:	bf48      	it	mi
 800b068:	9308      	strmi	r3, [sp, #32]
 800b06a:	2f00      	cmp	r7, #0
 800b06c:	db39      	blt.n	800b0e2 <_dtoa_r+0x21a>
 800b06e:	9b08      	ldr	r3, [sp, #32]
 800b070:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b072:	443b      	add	r3, r7
 800b074:	9308      	str	r3, [sp, #32]
 800b076:	2300      	movs	r3, #0
 800b078:	930a      	str	r3, [sp, #40]	@ 0x28
 800b07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b07c:	2b09      	cmp	r3, #9
 800b07e:	d864      	bhi.n	800b14a <_dtoa_r+0x282>
 800b080:	2b05      	cmp	r3, #5
 800b082:	bfc5      	ittet	gt
 800b084:	3b04      	subgt	r3, #4
 800b086:	2400      	movgt	r4, #0
 800b088:	2401      	movle	r4, #1
 800b08a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b08c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b08e:	3b02      	subs	r3, #2
 800b090:	2b03      	cmp	r3, #3
 800b092:	d865      	bhi.n	800b160 <_dtoa_r+0x298>
 800b094:	e8df f003 	tbb	[pc, r3]
 800b098:	5737392c 	.word	0x5737392c
 800b09c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b0a0:	441e      	add	r6, r3
 800b0a2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b0a6:	2b20      	cmp	r3, #32
 800b0a8:	bfc9      	itett	gt
 800b0aa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b0ae:	f1c3 0320 	rsble	r3, r3, #32
 800b0b2:	409f      	lslgt	r7, r3
 800b0b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b0b8:	bfd8      	it	le
 800b0ba:	fa04 f003 	lslle.w	r0, r4, r3
 800b0be:	f106 36ff 	add.w	r6, r6, #4294967295
 800b0c2:	bfc4      	itt	gt
 800b0c4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b0c8:	ea47 0003 	orrgt.w	r0, r7, r3
 800b0cc:	f7f5 fa2e 	bl	800052c <__aeabi_ui2d>
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b0d6:	9214      	str	r2, [sp, #80]	@ 0x50
 800b0d8:	e777      	b.n	800afca <_dtoa_r+0x102>
 800b0da:	2301      	movs	r3, #1
 800b0dc:	e7b8      	b.n	800b050 <_dtoa_r+0x188>
 800b0de:	9012      	str	r0, [sp, #72]	@ 0x48
 800b0e0:	e7b7      	b.n	800b052 <_dtoa_r+0x18a>
 800b0e2:	427b      	negs	r3, r7
 800b0e4:	eba8 0807 	sub.w	r8, r8, r7
 800b0e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0ee:	e7c4      	b.n	800b07a <_dtoa_r+0x1b2>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	dc35      	bgt.n	800b166 <_dtoa_r+0x29e>
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	461a      	mov	r2, r3
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	9307      	str	r3, [sp, #28]
 800b102:	920e      	str	r2, [sp, #56]	@ 0x38
 800b104:	e00b      	b.n	800b11e <_dtoa_r+0x256>
 800b106:	2301      	movs	r3, #1
 800b108:	e7f3      	b.n	800b0f2 <_dtoa_r+0x22a>
 800b10a:	2300      	movs	r3, #0
 800b10c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b10e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b110:	18fb      	adds	r3, r7, r3
 800b112:	9300      	str	r3, [sp, #0]
 800b114:	3301      	adds	r3, #1
 800b116:	2b01      	cmp	r3, #1
 800b118:	9307      	str	r3, [sp, #28]
 800b11a:	bfb8      	it	lt
 800b11c:	2301      	movlt	r3, #1
 800b11e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b122:	2100      	movs	r1, #0
 800b124:	2204      	movs	r2, #4
 800b126:	f102 0514 	add.w	r5, r2, #20
 800b12a:	429d      	cmp	r5, r3
 800b12c:	d91f      	bls.n	800b16e <_dtoa_r+0x2a6>
 800b12e:	6041      	str	r1, [r0, #4]
 800b130:	4658      	mov	r0, fp
 800b132:	f000 fd8d 	bl	800bc50 <_Balloc>
 800b136:	4682      	mov	sl, r0
 800b138:	2800      	cmp	r0, #0
 800b13a:	d13b      	bne.n	800b1b4 <_dtoa_r+0x2ec>
 800b13c:	4b1a      	ldr	r3, [pc, #104]	@ (800b1a8 <_dtoa_r+0x2e0>)
 800b13e:	4602      	mov	r2, r0
 800b140:	f240 11af 	movw	r1, #431	@ 0x1af
 800b144:	e6d7      	b.n	800aef6 <_dtoa_r+0x2e>
 800b146:	2301      	movs	r3, #1
 800b148:	e7e0      	b.n	800b10c <_dtoa_r+0x244>
 800b14a:	2401      	movs	r4, #1
 800b14c:	2300      	movs	r3, #0
 800b14e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b150:	9309      	str	r3, [sp, #36]	@ 0x24
 800b152:	f04f 33ff 	mov.w	r3, #4294967295
 800b156:	2200      	movs	r2, #0
 800b158:	9300      	str	r3, [sp, #0]
 800b15a:	9307      	str	r3, [sp, #28]
 800b15c:	2312      	movs	r3, #18
 800b15e:	e7d0      	b.n	800b102 <_dtoa_r+0x23a>
 800b160:	2301      	movs	r3, #1
 800b162:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b164:	e7f5      	b.n	800b152 <_dtoa_r+0x28a>
 800b166:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	9307      	str	r3, [sp, #28]
 800b16c:	e7d7      	b.n	800b11e <_dtoa_r+0x256>
 800b16e:	3101      	adds	r1, #1
 800b170:	0052      	lsls	r2, r2, #1
 800b172:	e7d8      	b.n	800b126 <_dtoa_r+0x25e>
 800b174:	f3af 8000 	nop.w
 800b178:	636f4361 	.word	0x636f4361
 800b17c:	3fd287a7 	.word	0x3fd287a7
 800b180:	8b60c8b3 	.word	0x8b60c8b3
 800b184:	3fc68a28 	.word	0x3fc68a28
 800b188:	509f79fb 	.word	0x509f79fb
 800b18c:	3fd34413 	.word	0x3fd34413
 800b190:	0800e55a 	.word	0x0800e55a
 800b194:	0800e571 	.word	0x0800e571
 800b198:	7ff00000 	.word	0x7ff00000
 800b19c:	0800e525 	.word	0x0800e525
 800b1a0:	3ff80000 	.word	0x3ff80000
 800b1a4:	0800e668 	.word	0x0800e668
 800b1a8:	0800e5c9 	.word	0x0800e5c9
 800b1ac:	0800e556 	.word	0x0800e556
 800b1b0:	0800e524 	.word	0x0800e524
 800b1b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b1b8:	6018      	str	r0, [r3, #0]
 800b1ba:	9b07      	ldr	r3, [sp, #28]
 800b1bc:	2b0e      	cmp	r3, #14
 800b1be:	f200 80a4 	bhi.w	800b30a <_dtoa_r+0x442>
 800b1c2:	2c00      	cmp	r4, #0
 800b1c4:	f000 80a1 	beq.w	800b30a <_dtoa_r+0x442>
 800b1c8:	2f00      	cmp	r7, #0
 800b1ca:	dd33      	ble.n	800b234 <_dtoa_r+0x36c>
 800b1cc:	f007 020f 	and.w	r2, r7, #15
 800b1d0:	4bac      	ldr	r3, [pc, #688]	@ (800b484 <_dtoa_r+0x5bc>)
 800b1d2:	05f8      	lsls	r0, r7, #23
 800b1d4:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b1d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1dc:	ed93 7b00 	vldr	d7, [r3]
 800b1e0:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b1e4:	d516      	bpl.n	800b214 <_dtoa_r+0x34c>
 800b1e6:	4ba8      	ldr	r3, [pc, #672]	@ (800b488 <_dtoa_r+0x5c0>)
 800b1e8:	f004 040f 	and.w	r4, r4, #15
 800b1ec:	2603      	movs	r6, #3
 800b1ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1f6:	f7f5 fb3d 	bl	8000874 <__aeabi_ddiv>
 800b1fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1fe:	4da2      	ldr	r5, [pc, #648]	@ (800b488 <_dtoa_r+0x5c0>)
 800b200:	b954      	cbnz	r4, 800b218 <_dtoa_r+0x350>
 800b202:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b20a:	f7f5 fb33 	bl	8000874 <__aeabi_ddiv>
 800b20e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b212:	e028      	b.n	800b266 <_dtoa_r+0x39e>
 800b214:	2602      	movs	r6, #2
 800b216:	e7f2      	b.n	800b1fe <_dtoa_r+0x336>
 800b218:	07e1      	lsls	r1, r4, #31
 800b21a:	d508      	bpl.n	800b22e <_dtoa_r+0x366>
 800b21c:	3601      	adds	r6, #1
 800b21e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b222:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b226:	f7f5 f9fb 	bl	8000620 <__aeabi_dmul>
 800b22a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b22e:	1064      	asrs	r4, r4, #1
 800b230:	3508      	adds	r5, #8
 800b232:	e7e5      	b.n	800b200 <_dtoa_r+0x338>
 800b234:	f000 80d2 	beq.w	800b3dc <_dtoa_r+0x514>
 800b238:	427c      	negs	r4, r7
 800b23a:	4b92      	ldr	r3, [pc, #584]	@ (800b484 <_dtoa_r+0x5bc>)
 800b23c:	4d92      	ldr	r5, [pc, #584]	@ (800b488 <_dtoa_r+0x5c0>)
 800b23e:	2602      	movs	r6, #2
 800b240:	f004 020f 	and.w	r2, r4, #15
 800b244:	1124      	asrs	r4, r4, #4
 800b246:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b24a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b252:	f7f5 f9e5 	bl	8000620 <__aeabi_dmul>
 800b256:	2300      	movs	r3, #0
 800b258:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b25c:	2c00      	cmp	r4, #0
 800b25e:	f040 80b2 	bne.w	800b3c6 <_dtoa_r+0x4fe>
 800b262:	2b00      	cmp	r3, #0
 800b264:	d1d3      	bne.n	800b20e <_dtoa_r+0x346>
 800b266:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b268:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	f000 80b7 	beq.w	800b3e0 <_dtoa_r+0x518>
 800b272:	2200      	movs	r2, #0
 800b274:	4b85      	ldr	r3, [pc, #532]	@ (800b48c <_dtoa_r+0x5c4>)
 800b276:	4620      	mov	r0, r4
 800b278:	4629      	mov	r1, r5
 800b27a:	f7f5 fc43 	bl	8000b04 <__aeabi_dcmplt>
 800b27e:	2800      	cmp	r0, #0
 800b280:	f000 80ae 	beq.w	800b3e0 <_dtoa_r+0x518>
 800b284:	9b07      	ldr	r3, [sp, #28]
 800b286:	2b00      	cmp	r3, #0
 800b288:	f000 80aa 	beq.w	800b3e0 <_dtoa_r+0x518>
 800b28c:	9b00      	ldr	r3, [sp, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	dd37      	ble.n	800b302 <_dtoa_r+0x43a>
 800b292:	1e7b      	subs	r3, r7, #1
 800b294:	4620      	mov	r0, r4
 800b296:	2200      	movs	r2, #0
 800b298:	4629      	mov	r1, r5
 800b29a:	9304      	str	r3, [sp, #16]
 800b29c:	3601      	adds	r6, #1
 800b29e:	4b7c      	ldr	r3, [pc, #496]	@ (800b490 <_dtoa_r+0x5c8>)
 800b2a0:	f7f5 f9be 	bl	8000620 <__aeabi_dmul>
 800b2a4:	9c00      	ldr	r4, [sp, #0]
 800b2a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2aa:	4630      	mov	r0, r6
 800b2ac:	f7f5 f94e 	bl	800054c <__aeabi_i2d>
 800b2b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2b4:	f7f5 f9b4 	bl	8000620 <__aeabi_dmul>
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	4b76      	ldr	r3, [pc, #472]	@ (800b494 <_dtoa_r+0x5cc>)
 800b2bc:	f7f4 fffa 	bl	80002b4 <__adddf3>
 800b2c0:	4605      	mov	r5, r0
 800b2c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b2c6:	2c00      	cmp	r4, #0
 800b2c8:	f040 808d 	bne.w	800b3e6 <_dtoa_r+0x51e>
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	4b72      	ldr	r3, [pc, #456]	@ (800b498 <_dtoa_r+0x5d0>)
 800b2d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2d4:	f7f4 ffec 	bl	80002b0 <__aeabi_dsub>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	460b      	mov	r3, r1
 800b2dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2e0:	462a      	mov	r2, r5
 800b2e2:	4633      	mov	r3, r6
 800b2e4:	f7f5 fc2c 	bl	8000b40 <__aeabi_dcmpgt>
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	f040 828b 	bne.w	800b804 <_dtoa_r+0x93c>
 800b2ee:	462a      	mov	r2, r5
 800b2f0:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b2f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2f8:	f7f5 fc04 	bl	8000b04 <__aeabi_dcmplt>
 800b2fc:	2800      	cmp	r0, #0
 800b2fe:	f040 8128 	bne.w	800b552 <_dtoa_r+0x68a>
 800b302:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b306:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b30a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	f2c0 815a 	blt.w	800b5c6 <_dtoa_r+0x6fe>
 800b312:	2f0e      	cmp	r7, #14
 800b314:	f300 8157 	bgt.w	800b5c6 <_dtoa_r+0x6fe>
 800b318:	4b5a      	ldr	r3, [pc, #360]	@ (800b484 <_dtoa_r+0x5bc>)
 800b31a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b31e:	ed93 7b00 	vldr	d7, [r3]
 800b322:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b324:	2b00      	cmp	r3, #0
 800b326:	ed8d 7b00 	vstr	d7, [sp]
 800b32a:	da03      	bge.n	800b334 <_dtoa_r+0x46c>
 800b32c:	9b07      	ldr	r3, [sp, #28]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	f340 8101 	ble.w	800b536 <_dtoa_r+0x66e>
 800b334:	4656      	mov	r6, sl
 800b336:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b33a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b33e:	4620      	mov	r0, r4
 800b340:	4629      	mov	r1, r5
 800b342:	f7f5 fa97 	bl	8000874 <__aeabi_ddiv>
 800b346:	f7f5 fc1b 	bl	8000b80 <__aeabi_d2iz>
 800b34a:	4680      	mov	r8, r0
 800b34c:	f7f5 f8fe 	bl	800054c <__aeabi_i2d>
 800b350:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b354:	f7f5 f964 	bl	8000620 <__aeabi_dmul>
 800b358:	4602      	mov	r2, r0
 800b35a:	4620      	mov	r0, r4
 800b35c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b360:	460b      	mov	r3, r1
 800b362:	4629      	mov	r1, r5
 800b364:	f7f4 ffa4 	bl	80002b0 <__aeabi_dsub>
 800b368:	9d07      	ldr	r5, [sp, #28]
 800b36a:	f806 4b01 	strb.w	r4, [r6], #1
 800b36e:	eba6 040a 	sub.w	r4, r6, sl
 800b372:	4602      	mov	r2, r0
 800b374:	460b      	mov	r3, r1
 800b376:	42a5      	cmp	r5, r4
 800b378:	f040 8117 	bne.w	800b5aa <_dtoa_r+0x6e2>
 800b37c:	f7f4 ff9a 	bl	80002b4 <__adddf3>
 800b380:	4604      	mov	r4, r0
 800b382:	460d      	mov	r5, r1
 800b384:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b388:	f7f5 fbda 	bl	8000b40 <__aeabi_dcmpgt>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	f040 80f9 	bne.w	800b584 <_dtoa_r+0x6bc>
 800b392:	4620      	mov	r0, r4
 800b394:	4629      	mov	r1, r5
 800b396:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b39a:	f7f5 fba9 	bl	8000af0 <__aeabi_dcmpeq>
 800b39e:	b118      	cbz	r0, 800b3a8 <_dtoa_r+0x4e0>
 800b3a0:	f018 0f01 	tst.w	r8, #1
 800b3a4:	f040 80ee 	bne.w	800b584 <_dtoa_r+0x6bc>
 800b3a8:	4649      	mov	r1, r9
 800b3aa:	4658      	mov	r0, fp
 800b3ac:	f000 fc90 	bl	800bcd0 <_Bfree>
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	3701      	adds	r7, #1
 800b3b4:	7033      	strb	r3, [r6, #0]
 800b3b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3b8:	601f      	str	r7, [r3, #0]
 800b3ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	f000 831d 	beq.w	800b9fc <_dtoa_r+0xb34>
 800b3c2:	601e      	str	r6, [r3, #0]
 800b3c4:	e31a      	b.n	800b9fc <_dtoa_r+0xb34>
 800b3c6:	07e2      	lsls	r2, r4, #31
 800b3c8:	d505      	bpl.n	800b3d6 <_dtoa_r+0x50e>
 800b3ca:	3601      	adds	r6, #1
 800b3cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b3d0:	f7f5 f926 	bl	8000620 <__aeabi_dmul>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	1064      	asrs	r4, r4, #1
 800b3d8:	3508      	adds	r5, #8
 800b3da:	e73f      	b.n	800b25c <_dtoa_r+0x394>
 800b3dc:	2602      	movs	r6, #2
 800b3de:	e742      	b.n	800b266 <_dtoa_r+0x39e>
 800b3e0:	9c07      	ldr	r4, [sp, #28]
 800b3e2:	9704      	str	r7, [sp, #16]
 800b3e4:	e761      	b.n	800b2aa <_dtoa_r+0x3e2>
 800b3e6:	4b27      	ldr	r3, [pc, #156]	@ (800b484 <_dtoa_r+0x5bc>)
 800b3e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3ee:	4454      	add	r4, sl
 800b3f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3f4:	2900      	cmp	r1, #0
 800b3f6:	d053      	beq.n	800b4a0 <_dtoa_r+0x5d8>
 800b3f8:	2000      	movs	r0, #0
 800b3fa:	4928      	ldr	r1, [pc, #160]	@ (800b49c <_dtoa_r+0x5d4>)
 800b3fc:	f7f5 fa3a 	bl	8000874 <__aeabi_ddiv>
 800b400:	4633      	mov	r3, r6
 800b402:	4656      	mov	r6, sl
 800b404:	462a      	mov	r2, r5
 800b406:	f7f4 ff53 	bl	80002b0 <__aeabi_dsub>
 800b40a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b40e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b412:	f7f5 fbb5 	bl	8000b80 <__aeabi_d2iz>
 800b416:	4605      	mov	r5, r0
 800b418:	f7f5 f898 	bl	800054c <__aeabi_i2d>
 800b41c:	4602      	mov	r2, r0
 800b41e:	460b      	mov	r3, r1
 800b420:	3530      	adds	r5, #48	@ 0x30
 800b422:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b426:	f7f4 ff43 	bl	80002b0 <__aeabi_dsub>
 800b42a:	4602      	mov	r2, r0
 800b42c:	460b      	mov	r3, r1
 800b42e:	f806 5b01 	strb.w	r5, [r6], #1
 800b432:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b436:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b43a:	f7f5 fb63 	bl	8000b04 <__aeabi_dcmplt>
 800b43e:	2800      	cmp	r0, #0
 800b440:	d171      	bne.n	800b526 <_dtoa_r+0x65e>
 800b442:	2000      	movs	r0, #0
 800b444:	4911      	ldr	r1, [pc, #68]	@ (800b48c <_dtoa_r+0x5c4>)
 800b446:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b44a:	f7f4 ff31 	bl	80002b0 <__aeabi_dsub>
 800b44e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b452:	f7f5 fb57 	bl	8000b04 <__aeabi_dcmplt>
 800b456:	2800      	cmp	r0, #0
 800b458:	f040 8095 	bne.w	800b586 <_dtoa_r+0x6be>
 800b45c:	42a6      	cmp	r6, r4
 800b45e:	f43f af50 	beq.w	800b302 <_dtoa_r+0x43a>
 800b462:	2200      	movs	r2, #0
 800b464:	4b0a      	ldr	r3, [pc, #40]	@ (800b490 <_dtoa_r+0x5c8>)
 800b466:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b46a:	f7f5 f8d9 	bl	8000620 <__aeabi_dmul>
 800b46e:	2200      	movs	r2, #0
 800b470:	4b07      	ldr	r3, [pc, #28]	@ (800b490 <_dtoa_r+0x5c8>)
 800b472:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b47a:	f7f5 f8d1 	bl	8000620 <__aeabi_dmul>
 800b47e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b482:	e7c4      	b.n	800b40e <_dtoa_r+0x546>
 800b484:	0800e668 	.word	0x0800e668
 800b488:	0800e640 	.word	0x0800e640
 800b48c:	3ff00000 	.word	0x3ff00000
 800b490:	40240000 	.word	0x40240000
 800b494:	401c0000 	.word	0x401c0000
 800b498:	40140000 	.word	0x40140000
 800b49c:	3fe00000 	.word	0x3fe00000
 800b4a0:	4631      	mov	r1, r6
 800b4a2:	4656      	mov	r6, sl
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	f7f5 f8bb 	bl	8000620 <__aeabi_dmul>
 800b4aa:	9415      	str	r4, [sp, #84]	@ 0x54
 800b4ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4b4:	f7f5 fb64 	bl	8000b80 <__aeabi_d2iz>
 800b4b8:	4605      	mov	r5, r0
 800b4ba:	f7f5 f847 	bl	800054c <__aeabi_i2d>
 800b4be:	4602      	mov	r2, r0
 800b4c0:	3530      	adds	r5, #48	@ 0x30
 800b4c2:	460b      	mov	r3, r1
 800b4c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4c8:	f7f4 fef2 	bl	80002b0 <__aeabi_dsub>
 800b4cc:	f806 5b01 	strb.w	r5, [r6], #1
 800b4d0:	4602      	mov	r2, r0
 800b4d2:	460b      	mov	r3, r1
 800b4d4:	42a6      	cmp	r6, r4
 800b4d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b4da:	f04f 0200 	mov.w	r2, #0
 800b4de:	d124      	bne.n	800b52a <_dtoa_r+0x662>
 800b4e0:	4bac      	ldr	r3, [pc, #688]	@ (800b794 <_dtoa_r+0x8cc>)
 800b4e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b4e6:	f7f4 fee5 	bl	80002b4 <__adddf3>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4f2:	f7f5 fb25 	bl	8000b40 <__aeabi_dcmpgt>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	d145      	bne.n	800b586 <_dtoa_r+0x6be>
 800b4fa:	2000      	movs	r0, #0
 800b4fc:	49a5      	ldr	r1, [pc, #660]	@ (800b794 <_dtoa_r+0x8cc>)
 800b4fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b502:	f7f4 fed5 	bl	80002b0 <__aeabi_dsub>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b50e:	f7f5 faf9 	bl	8000b04 <__aeabi_dcmplt>
 800b512:	2800      	cmp	r0, #0
 800b514:	f43f aef5 	beq.w	800b302 <_dtoa_r+0x43a>
 800b518:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b51a:	1e73      	subs	r3, r6, #1
 800b51c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b51e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b522:	2b30      	cmp	r3, #48	@ 0x30
 800b524:	d0f8      	beq.n	800b518 <_dtoa_r+0x650>
 800b526:	9f04      	ldr	r7, [sp, #16]
 800b528:	e73e      	b.n	800b3a8 <_dtoa_r+0x4e0>
 800b52a:	4b9b      	ldr	r3, [pc, #620]	@ (800b798 <_dtoa_r+0x8d0>)
 800b52c:	f7f5 f878 	bl	8000620 <__aeabi_dmul>
 800b530:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b534:	e7bc      	b.n	800b4b0 <_dtoa_r+0x5e8>
 800b536:	d10c      	bne.n	800b552 <_dtoa_r+0x68a>
 800b538:	2200      	movs	r2, #0
 800b53a:	4b98      	ldr	r3, [pc, #608]	@ (800b79c <_dtoa_r+0x8d4>)
 800b53c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b540:	f7f5 f86e 	bl	8000620 <__aeabi_dmul>
 800b544:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b548:	f7f5 faf0 	bl	8000b2c <__aeabi_dcmpge>
 800b54c:	2800      	cmp	r0, #0
 800b54e:	f000 8157 	beq.w	800b800 <_dtoa_r+0x938>
 800b552:	2400      	movs	r4, #0
 800b554:	4625      	mov	r5, r4
 800b556:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b558:	4656      	mov	r6, sl
 800b55a:	43db      	mvns	r3, r3
 800b55c:	9304      	str	r3, [sp, #16]
 800b55e:	2700      	movs	r7, #0
 800b560:	4621      	mov	r1, r4
 800b562:	4658      	mov	r0, fp
 800b564:	f000 fbb4 	bl	800bcd0 <_Bfree>
 800b568:	2d00      	cmp	r5, #0
 800b56a:	d0dc      	beq.n	800b526 <_dtoa_r+0x65e>
 800b56c:	b12f      	cbz	r7, 800b57a <_dtoa_r+0x6b2>
 800b56e:	42af      	cmp	r7, r5
 800b570:	d003      	beq.n	800b57a <_dtoa_r+0x6b2>
 800b572:	4639      	mov	r1, r7
 800b574:	4658      	mov	r0, fp
 800b576:	f000 fbab 	bl	800bcd0 <_Bfree>
 800b57a:	4629      	mov	r1, r5
 800b57c:	4658      	mov	r0, fp
 800b57e:	f000 fba7 	bl	800bcd0 <_Bfree>
 800b582:	e7d0      	b.n	800b526 <_dtoa_r+0x65e>
 800b584:	9704      	str	r7, [sp, #16]
 800b586:	4633      	mov	r3, r6
 800b588:	461e      	mov	r6, r3
 800b58a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b58e:	2a39      	cmp	r2, #57	@ 0x39
 800b590:	d107      	bne.n	800b5a2 <_dtoa_r+0x6da>
 800b592:	459a      	cmp	sl, r3
 800b594:	d1f8      	bne.n	800b588 <_dtoa_r+0x6c0>
 800b596:	9a04      	ldr	r2, [sp, #16]
 800b598:	3201      	adds	r2, #1
 800b59a:	9204      	str	r2, [sp, #16]
 800b59c:	2230      	movs	r2, #48	@ 0x30
 800b59e:	f88a 2000 	strb.w	r2, [sl]
 800b5a2:	781a      	ldrb	r2, [r3, #0]
 800b5a4:	3201      	adds	r2, #1
 800b5a6:	701a      	strb	r2, [r3, #0]
 800b5a8:	e7bd      	b.n	800b526 <_dtoa_r+0x65e>
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	4b7a      	ldr	r3, [pc, #488]	@ (800b798 <_dtoa_r+0x8d0>)
 800b5ae:	f7f5 f837 	bl	8000620 <__aeabi_dmul>
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	4604      	mov	r4, r0
 800b5b8:	460d      	mov	r5, r1
 800b5ba:	f7f5 fa99 	bl	8000af0 <__aeabi_dcmpeq>
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	f43f aebb 	beq.w	800b33a <_dtoa_r+0x472>
 800b5c4:	e6f0      	b.n	800b3a8 <_dtoa_r+0x4e0>
 800b5c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b5c8:	2a00      	cmp	r2, #0
 800b5ca:	f000 80db 	beq.w	800b784 <_dtoa_r+0x8bc>
 800b5ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5d0:	2a01      	cmp	r2, #1
 800b5d2:	f300 80bf 	bgt.w	800b754 <_dtoa_r+0x88c>
 800b5d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b5d8:	2a00      	cmp	r2, #0
 800b5da:	f000 80b7 	beq.w	800b74c <_dtoa_r+0x884>
 800b5de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b5e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b5e4:	4646      	mov	r6, r8
 800b5e6:	9a08      	ldr	r2, [sp, #32]
 800b5e8:	2101      	movs	r1, #1
 800b5ea:	4658      	mov	r0, fp
 800b5ec:	4498      	add	r8, r3
 800b5ee:	441a      	add	r2, r3
 800b5f0:	9208      	str	r2, [sp, #32]
 800b5f2:	f000 fc6d 	bl	800bed0 <__i2b>
 800b5f6:	4605      	mov	r5, r0
 800b5f8:	b15e      	cbz	r6, 800b612 <_dtoa_r+0x74a>
 800b5fa:	9b08      	ldr	r3, [sp, #32]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dd08      	ble.n	800b612 <_dtoa_r+0x74a>
 800b600:	42b3      	cmp	r3, r6
 800b602:	9a08      	ldr	r2, [sp, #32]
 800b604:	bfa8      	it	ge
 800b606:	4633      	movge	r3, r6
 800b608:	eba8 0803 	sub.w	r8, r8, r3
 800b60c:	1af6      	subs	r6, r6, r3
 800b60e:	1ad3      	subs	r3, r2, r3
 800b610:	9308      	str	r3, [sp, #32]
 800b612:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b614:	b1f3      	cbz	r3, 800b654 <_dtoa_r+0x78c>
 800b616:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f000 80b7 	beq.w	800b78c <_dtoa_r+0x8c4>
 800b61e:	b18c      	cbz	r4, 800b644 <_dtoa_r+0x77c>
 800b620:	4629      	mov	r1, r5
 800b622:	4622      	mov	r2, r4
 800b624:	4658      	mov	r0, fp
 800b626:	f000 fd13 	bl	800c050 <__pow5mult>
 800b62a:	464a      	mov	r2, r9
 800b62c:	4601      	mov	r1, r0
 800b62e:	4605      	mov	r5, r0
 800b630:	4658      	mov	r0, fp
 800b632:	f000 fc63 	bl	800befc <__multiply>
 800b636:	4649      	mov	r1, r9
 800b638:	9004      	str	r0, [sp, #16]
 800b63a:	4658      	mov	r0, fp
 800b63c:	f000 fb48 	bl	800bcd0 <_Bfree>
 800b640:	9b04      	ldr	r3, [sp, #16]
 800b642:	4699      	mov	r9, r3
 800b644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b646:	1b1a      	subs	r2, r3, r4
 800b648:	d004      	beq.n	800b654 <_dtoa_r+0x78c>
 800b64a:	4649      	mov	r1, r9
 800b64c:	4658      	mov	r0, fp
 800b64e:	f000 fcff 	bl	800c050 <__pow5mult>
 800b652:	4681      	mov	r9, r0
 800b654:	2101      	movs	r1, #1
 800b656:	4658      	mov	r0, fp
 800b658:	f000 fc3a 	bl	800bed0 <__i2b>
 800b65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b65e:	4604      	mov	r4, r0
 800b660:	2b00      	cmp	r3, #0
 800b662:	f000 81cf 	beq.w	800ba04 <_dtoa_r+0xb3c>
 800b666:	461a      	mov	r2, r3
 800b668:	4601      	mov	r1, r0
 800b66a:	4658      	mov	r0, fp
 800b66c:	f000 fcf0 	bl	800c050 <__pow5mult>
 800b670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b672:	4604      	mov	r4, r0
 800b674:	2b01      	cmp	r3, #1
 800b676:	f300 8095 	bgt.w	800b7a4 <_dtoa_r+0x8dc>
 800b67a:	9b02      	ldr	r3, [sp, #8]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	f040 8087 	bne.w	800b790 <_dtoa_r+0x8c8>
 800b682:	9b03      	ldr	r3, [sp, #12]
 800b684:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b688:	2b00      	cmp	r3, #0
 800b68a:	f040 8089 	bne.w	800b7a0 <_dtoa_r+0x8d8>
 800b68e:	9b03      	ldr	r3, [sp, #12]
 800b690:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b694:	0d1b      	lsrs	r3, r3, #20
 800b696:	051b      	lsls	r3, r3, #20
 800b698:	b12b      	cbz	r3, 800b6a6 <_dtoa_r+0x7de>
 800b69a:	9b08      	ldr	r3, [sp, #32]
 800b69c:	f108 0801 	add.w	r8, r8, #1
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	9308      	str	r3, [sp, #32]
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	f000 81b0 	beq.w	800ba10 <_dtoa_r+0xb48>
 800b6b0:	6923      	ldr	r3, [r4, #16]
 800b6b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6b6:	6918      	ldr	r0, [r3, #16]
 800b6b8:	f000 fbbe 	bl	800be38 <__hi0bits>
 800b6bc:	f1c0 0020 	rsb	r0, r0, #32
 800b6c0:	9b08      	ldr	r3, [sp, #32]
 800b6c2:	4418      	add	r0, r3
 800b6c4:	f010 001f 	ands.w	r0, r0, #31
 800b6c8:	d077      	beq.n	800b7ba <_dtoa_r+0x8f2>
 800b6ca:	f1c0 0320 	rsb	r3, r0, #32
 800b6ce:	2b04      	cmp	r3, #4
 800b6d0:	dd6b      	ble.n	800b7aa <_dtoa_r+0x8e2>
 800b6d2:	f1c0 001c 	rsb	r0, r0, #28
 800b6d6:	9b08      	ldr	r3, [sp, #32]
 800b6d8:	4480      	add	r8, r0
 800b6da:	4403      	add	r3, r0
 800b6dc:	4406      	add	r6, r0
 800b6de:	9308      	str	r3, [sp, #32]
 800b6e0:	f1b8 0f00 	cmp.w	r8, #0
 800b6e4:	dd05      	ble.n	800b6f2 <_dtoa_r+0x82a>
 800b6e6:	4649      	mov	r1, r9
 800b6e8:	4642      	mov	r2, r8
 800b6ea:	4658      	mov	r0, fp
 800b6ec:	f000 fd0a 	bl	800c104 <__lshift>
 800b6f0:	4681      	mov	r9, r0
 800b6f2:	9b08      	ldr	r3, [sp, #32]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	dd05      	ble.n	800b704 <_dtoa_r+0x83c>
 800b6f8:	4621      	mov	r1, r4
 800b6fa:	461a      	mov	r2, r3
 800b6fc:	4658      	mov	r0, fp
 800b6fe:	f000 fd01 	bl	800c104 <__lshift>
 800b702:	4604      	mov	r4, r0
 800b704:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b706:	2b00      	cmp	r3, #0
 800b708:	d059      	beq.n	800b7be <_dtoa_r+0x8f6>
 800b70a:	4621      	mov	r1, r4
 800b70c:	4648      	mov	r0, r9
 800b70e:	f000 fd65 	bl	800c1dc <__mcmp>
 800b712:	2800      	cmp	r0, #0
 800b714:	da53      	bge.n	800b7be <_dtoa_r+0x8f6>
 800b716:	1e7b      	subs	r3, r7, #1
 800b718:	4649      	mov	r1, r9
 800b71a:	220a      	movs	r2, #10
 800b71c:	4658      	mov	r0, fp
 800b71e:	9304      	str	r3, [sp, #16]
 800b720:	2300      	movs	r3, #0
 800b722:	f000 faf7 	bl	800bd14 <__multadd>
 800b726:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b728:	4681      	mov	r9, r0
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	f000 8172 	beq.w	800ba14 <_dtoa_r+0xb4c>
 800b730:	2300      	movs	r3, #0
 800b732:	4629      	mov	r1, r5
 800b734:	220a      	movs	r2, #10
 800b736:	4658      	mov	r0, fp
 800b738:	f000 faec 	bl	800bd14 <__multadd>
 800b73c:	9b00      	ldr	r3, [sp, #0]
 800b73e:	4605      	mov	r5, r0
 800b740:	2b00      	cmp	r3, #0
 800b742:	dc67      	bgt.n	800b814 <_dtoa_r+0x94c>
 800b744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b746:	2b02      	cmp	r3, #2
 800b748:	dc41      	bgt.n	800b7ce <_dtoa_r+0x906>
 800b74a:	e063      	b.n	800b814 <_dtoa_r+0x94c>
 800b74c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b74e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b752:	e746      	b.n	800b5e2 <_dtoa_r+0x71a>
 800b754:	9b07      	ldr	r3, [sp, #28]
 800b756:	1e5c      	subs	r4, r3, #1
 800b758:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b75a:	42a3      	cmp	r3, r4
 800b75c:	bfb7      	itett	lt
 800b75e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b760:	1b1c      	subge	r4, r3, r4
 800b762:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b764:	1ae3      	sublt	r3, r4, r3
 800b766:	bfbe      	ittt	lt
 800b768:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b76a:	2400      	movlt	r4, #0
 800b76c:	18d2      	addlt	r2, r2, r3
 800b76e:	9b07      	ldr	r3, [sp, #28]
 800b770:	bfb8      	it	lt
 800b772:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b774:	2b00      	cmp	r3, #0
 800b776:	bfb5      	itete	lt
 800b778:	eba8 0603 	sublt.w	r6, r8, r3
 800b77c:	4646      	movge	r6, r8
 800b77e:	2300      	movlt	r3, #0
 800b780:	9b07      	ldrge	r3, [sp, #28]
 800b782:	e730      	b.n	800b5e6 <_dtoa_r+0x71e>
 800b784:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b786:	4646      	mov	r6, r8
 800b788:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b78a:	e735      	b.n	800b5f8 <_dtoa_r+0x730>
 800b78c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b78e:	e75c      	b.n	800b64a <_dtoa_r+0x782>
 800b790:	2300      	movs	r3, #0
 800b792:	e788      	b.n	800b6a6 <_dtoa_r+0x7de>
 800b794:	3fe00000 	.word	0x3fe00000
 800b798:	40240000 	.word	0x40240000
 800b79c:	40140000 	.word	0x40140000
 800b7a0:	9b02      	ldr	r3, [sp, #8]
 800b7a2:	e780      	b.n	800b6a6 <_dtoa_r+0x7de>
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7a8:	e782      	b.n	800b6b0 <_dtoa_r+0x7e8>
 800b7aa:	d099      	beq.n	800b6e0 <_dtoa_r+0x818>
 800b7ac:	331c      	adds	r3, #28
 800b7ae:	9a08      	ldr	r2, [sp, #32]
 800b7b0:	441a      	add	r2, r3
 800b7b2:	4498      	add	r8, r3
 800b7b4:	441e      	add	r6, r3
 800b7b6:	9208      	str	r2, [sp, #32]
 800b7b8:	e792      	b.n	800b6e0 <_dtoa_r+0x818>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	e7f6      	b.n	800b7ac <_dtoa_r+0x8e4>
 800b7be:	9b07      	ldr	r3, [sp, #28]
 800b7c0:	9704      	str	r7, [sp, #16]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	dc20      	bgt.n	800b808 <_dtoa_r+0x940>
 800b7c6:	9300      	str	r3, [sp, #0]
 800b7c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	dd1e      	ble.n	800b80c <_dtoa_r+0x944>
 800b7ce:	9b00      	ldr	r3, [sp, #0]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f47f aec0 	bne.w	800b556 <_dtoa_r+0x68e>
 800b7d6:	4621      	mov	r1, r4
 800b7d8:	2205      	movs	r2, #5
 800b7da:	4658      	mov	r0, fp
 800b7dc:	f000 fa9a 	bl	800bd14 <__multadd>
 800b7e0:	4601      	mov	r1, r0
 800b7e2:	4604      	mov	r4, r0
 800b7e4:	4648      	mov	r0, r9
 800b7e6:	f000 fcf9 	bl	800c1dc <__mcmp>
 800b7ea:	2800      	cmp	r0, #0
 800b7ec:	f77f aeb3 	ble.w	800b556 <_dtoa_r+0x68e>
 800b7f0:	2331      	movs	r3, #49	@ 0x31
 800b7f2:	4656      	mov	r6, sl
 800b7f4:	f806 3b01 	strb.w	r3, [r6], #1
 800b7f8:	9b04      	ldr	r3, [sp, #16]
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	9304      	str	r3, [sp, #16]
 800b7fe:	e6ae      	b.n	800b55e <_dtoa_r+0x696>
 800b800:	9c07      	ldr	r4, [sp, #28]
 800b802:	9704      	str	r7, [sp, #16]
 800b804:	4625      	mov	r5, r4
 800b806:	e7f3      	b.n	800b7f0 <_dtoa_r+0x928>
 800b808:	9b07      	ldr	r3, [sp, #28]
 800b80a:	9300      	str	r3, [sp, #0]
 800b80c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b80e:	2b00      	cmp	r3, #0
 800b810:	f000 8104 	beq.w	800ba1c <_dtoa_r+0xb54>
 800b814:	2e00      	cmp	r6, #0
 800b816:	dd05      	ble.n	800b824 <_dtoa_r+0x95c>
 800b818:	4629      	mov	r1, r5
 800b81a:	4632      	mov	r2, r6
 800b81c:	4658      	mov	r0, fp
 800b81e:	f000 fc71 	bl	800c104 <__lshift>
 800b822:	4605      	mov	r5, r0
 800b824:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b826:	2b00      	cmp	r3, #0
 800b828:	d05a      	beq.n	800b8e0 <_dtoa_r+0xa18>
 800b82a:	6869      	ldr	r1, [r5, #4]
 800b82c:	4658      	mov	r0, fp
 800b82e:	f000 fa0f 	bl	800bc50 <_Balloc>
 800b832:	4606      	mov	r6, r0
 800b834:	b928      	cbnz	r0, 800b842 <_dtoa_r+0x97a>
 800b836:	4b84      	ldr	r3, [pc, #528]	@ (800ba48 <_dtoa_r+0xb80>)
 800b838:	4602      	mov	r2, r0
 800b83a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b83e:	f7ff bb5a 	b.w	800aef6 <_dtoa_r+0x2e>
 800b842:	692a      	ldr	r2, [r5, #16]
 800b844:	f105 010c 	add.w	r1, r5, #12
 800b848:	300c      	adds	r0, #12
 800b84a:	3202      	adds	r2, #2
 800b84c:	0092      	lsls	r2, r2, #2
 800b84e:	f001 ff81 	bl	800d754 <memcpy>
 800b852:	2201      	movs	r2, #1
 800b854:	4631      	mov	r1, r6
 800b856:	4658      	mov	r0, fp
 800b858:	f000 fc54 	bl	800c104 <__lshift>
 800b85c:	f10a 0301 	add.w	r3, sl, #1
 800b860:	462f      	mov	r7, r5
 800b862:	4605      	mov	r5, r0
 800b864:	9307      	str	r3, [sp, #28]
 800b866:	9b00      	ldr	r3, [sp, #0]
 800b868:	4453      	add	r3, sl
 800b86a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b86c:	9b02      	ldr	r3, [sp, #8]
 800b86e:	f003 0301 	and.w	r3, r3, #1
 800b872:	930a      	str	r3, [sp, #40]	@ 0x28
 800b874:	9b07      	ldr	r3, [sp, #28]
 800b876:	4621      	mov	r1, r4
 800b878:	4648      	mov	r0, r9
 800b87a:	3b01      	subs	r3, #1
 800b87c:	9300      	str	r3, [sp, #0]
 800b87e:	f7ff fa95 	bl	800adac <quorem>
 800b882:	4639      	mov	r1, r7
 800b884:	9002      	str	r0, [sp, #8]
 800b886:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b88a:	4648      	mov	r0, r9
 800b88c:	f000 fca6 	bl	800c1dc <__mcmp>
 800b890:	462a      	mov	r2, r5
 800b892:	9008      	str	r0, [sp, #32]
 800b894:	4621      	mov	r1, r4
 800b896:	4658      	mov	r0, fp
 800b898:	f000 fcbc 	bl	800c214 <__mdiff>
 800b89c:	68c2      	ldr	r2, [r0, #12]
 800b89e:	4606      	mov	r6, r0
 800b8a0:	bb02      	cbnz	r2, 800b8e4 <_dtoa_r+0xa1c>
 800b8a2:	4601      	mov	r1, r0
 800b8a4:	4648      	mov	r0, r9
 800b8a6:	f000 fc99 	bl	800c1dc <__mcmp>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	4631      	mov	r1, r6
 800b8ae:	4658      	mov	r0, fp
 800b8b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8b2:	f000 fa0d 	bl	800bcd0 <_Bfree>
 800b8b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8ba:	9e07      	ldr	r6, [sp, #28]
 800b8bc:	ea43 0102 	orr.w	r1, r3, r2
 800b8c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8c2:	4319      	orrs	r1, r3
 800b8c4:	d110      	bne.n	800b8e8 <_dtoa_r+0xa20>
 800b8c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b8ca:	d029      	beq.n	800b920 <_dtoa_r+0xa58>
 800b8cc:	9b08      	ldr	r3, [sp, #32]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	dd02      	ble.n	800b8d8 <_dtoa_r+0xa10>
 800b8d2:	9b02      	ldr	r3, [sp, #8]
 800b8d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b8d8:	9b00      	ldr	r3, [sp, #0]
 800b8da:	f883 8000 	strb.w	r8, [r3]
 800b8de:	e63f      	b.n	800b560 <_dtoa_r+0x698>
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	e7bb      	b.n	800b85c <_dtoa_r+0x994>
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	e7e1      	b.n	800b8ac <_dtoa_r+0x9e4>
 800b8e8:	9b08      	ldr	r3, [sp, #32]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	db04      	blt.n	800b8f8 <_dtoa_r+0xa30>
 800b8ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8f0:	430b      	orrs	r3, r1
 800b8f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8f4:	430b      	orrs	r3, r1
 800b8f6:	d120      	bne.n	800b93a <_dtoa_r+0xa72>
 800b8f8:	2a00      	cmp	r2, #0
 800b8fa:	dded      	ble.n	800b8d8 <_dtoa_r+0xa10>
 800b8fc:	4649      	mov	r1, r9
 800b8fe:	2201      	movs	r2, #1
 800b900:	4658      	mov	r0, fp
 800b902:	f000 fbff 	bl	800c104 <__lshift>
 800b906:	4621      	mov	r1, r4
 800b908:	4681      	mov	r9, r0
 800b90a:	f000 fc67 	bl	800c1dc <__mcmp>
 800b90e:	2800      	cmp	r0, #0
 800b910:	dc03      	bgt.n	800b91a <_dtoa_r+0xa52>
 800b912:	d1e1      	bne.n	800b8d8 <_dtoa_r+0xa10>
 800b914:	f018 0f01 	tst.w	r8, #1
 800b918:	d0de      	beq.n	800b8d8 <_dtoa_r+0xa10>
 800b91a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b91e:	d1d8      	bne.n	800b8d2 <_dtoa_r+0xa0a>
 800b920:	2339      	movs	r3, #57	@ 0x39
 800b922:	9a00      	ldr	r2, [sp, #0]
 800b924:	7013      	strb	r3, [r2, #0]
 800b926:	4633      	mov	r3, r6
 800b928:	461e      	mov	r6, r3
 800b92a:	3b01      	subs	r3, #1
 800b92c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b930:	2a39      	cmp	r2, #57	@ 0x39
 800b932:	d052      	beq.n	800b9da <_dtoa_r+0xb12>
 800b934:	3201      	adds	r2, #1
 800b936:	701a      	strb	r2, [r3, #0]
 800b938:	e612      	b.n	800b560 <_dtoa_r+0x698>
 800b93a:	2a00      	cmp	r2, #0
 800b93c:	dd07      	ble.n	800b94e <_dtoa_r+0xa86>
 800b93e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b942:	d0ed      	beq.n	800b920 <_dtoa_r+0xa58>
 800b944:	f108 0301 	add.w	r3, r8, #1
 800b948:	9a00      	ldr	r2, [sp, #0]
 800b94a:	7013      	strb	r3, [r2, #0]
 800b94c:	e608      	b.n	800b560 <_dtoa_r+0x698>
 800b94e:	9b07      	ldr	r3, [sp, #28]
 800b950:	9a07      	ldr	r2, [sp, #28]
 800b952:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b956:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b958:	4293      	cmp	r3, r2
 800b95a:	d028      	beq.n	800b9ae <_dtoa_r+0xae6>
 800b95c:	4649      	mov	r1, r9
 800b95e:	2300      	movs	r3, #0
 800b960:	220a      	movs	r2, #10
 800b962:	4658      	mov	r0, fp
 800b964:	f000 f9d6 	bl	800bd14 <__multadd>
 800b968:	42af      	cmp	r7, r5
 800b96a:	4681      	mov	r9, r0
 800b96c:	f04f 0300 	mov.w	r3, #0
 800b970:	f04f 020a 	mov.w	r2, #10
 800b974:	4639      	mov	r1, r7
 800b976:	4658      	mov	r0, fp
 800b978:	d107      	bne.n	800b98a <_dtoa_r+0xac2>
 800b97a:	f000 f9cb 	bl	800bd14 <__multadd>
 800b97e:	4607      	mov	r7, r0
 800b980:	4605      	mov	r5, r0
 800b982:	9b07      	ldr	r3, [sp, #28]
 800b984:	3301      	adds	r3, #1
 800b986:	9307      	str	r3, [sp, #28]
 800b988:	e774      	b.n	800b874 <_dtoa_r+0x9ac>
 800b98a:	f000 f9c3 	bl	800bd14 <__multadd>
 800b98e:	4629      	mov	r1, r5
 800b990:	4607      	mov	r7, r0
 800b992:	2300      	movs	r3, #0
 800b994:	220a      	movs	r2, #10
 800b996:	4658      	mov	r0, fp
 800b998:	f000 f9bc 	bl	800bd14 <__multadd>
 800b99c:	4605      	mov	r5, r0
 800b99e:	e7f0      	b.n	800b982 <_dtoa_r+0xaba>
 800b9a0:	9b00      	ldr	r3, [sp, #0]
 800b9a2:	2700      	movs	r7, #0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	bfcc      	ite	gt
 800b9a8:	461e      	movgt	r6, r3
 800b9aa:	2601      	movle	r6, #1
 800b9ac:	4456      	add	r6, sl
 800b9ae:	4649      	mov	r1, r9
 800b9b0:	2201      	movs	r2, #1
 800b9b2:	4658      	mov	r0, fp
 800b9b4:	f000 fba6 	bl	800c104 <__lshift>
 800b9b8:	4621      	mov	r1, r4
 800b9ba:	4681      	mov	r9, r0
 800b9bc:	f000 fc0e 	bl	800c1dc <__mcmp>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	dcb0      	bgt.n	800b926 <_dtoa_r+0xa5e>
 800b9c4:	d102      	bne.n	800b9cc <_dtoa_r+0xb04>
 800b9c6:	f018 0f01 	tst.w	r8, #1
 800b9ca:	d1ac      	bne.n	800b926 <_dtoa_r+0xa5e>
 800b9cc:	4633      	mov	r3, r6
 800b9ce:	461e      	mov	r6, r3
 800b9d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9d4:	2a30      	cmp	r2, #48	@ 0x30
 800b9d6:	d0fa      	beq.n	800b9ce <_dtoa_r+0xb06>
 800b9d8:	e5c2      	b.n	800b560 <_dtoa_r+0x698>
 800b9da:	459a      	cmp	sl, r3
 800b9dc:	d1a4      	bne.n	800b928 <_dtoa_r+0xa60>
 800b9de:	9b04      	ldr	r3, [sp, #16]
 800b9e0:	3301      	adds	r3, #1
 800b9e2:	9304      	str	r3, [sp, #16]
 800b9e4:	2331      	movs	r3, #49	@ 0x31
 800b9e6:	f88a 3000 	strb.w	r3, [sl]
 800b9ea:	e5b9      	b.n	800b560 <_dtoa_r+0x698>
 800b9ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b9ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ba4c <_dtoa_r+0xb84>
 800b9f2:	b11b      	cbz	r3, 800b9fc <_dtoa_r+0xb34>
 800b9f4:	f10a 0308 	add.w	r3, sl, #8
 800b9f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b9fa:	6013      	str	r3, [r2, #0]
 800b9fc:	4650      	mov	r0, sl
 800b9fe:	b019      	add	sp, #100	@ 0x64
 800ba00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	f77f ae37 	ble.w	800b67a <_dtoa_r+0x7b2>
 800ba0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba10:	2001      	movs	r0, #1
 800ba12:	e655      	b.n	800b6c0 <_dtoa_r+0x7f8>
 800ba14:	9b00      	ldr	r3, [sp, #0]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	f77f aed6 	ble.w	800b7c8 <_dtoa_r+0x900>
 800ba1c:	4656      	mov	r6, sl
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4648      	mov	r0, r9
 800ba22:	f7ff f9c3 	bl	800adac <quorem>
 800ba26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ba2a:	9b00      	ldr	r3, [sp, #0]
 800ba2c:	f806 8b01 	strb.w	r8, [r6], #1
 800ba30:	eba6 020a 	sub.w	r2, r6, sl
 800ba34:	4293      	cmp	r3, r2
 800ba36:	ddb3      	ble.n	800b9a0 <_dtoa_r+0xad8>
 800ba38:	4649      	mov	r1, r9
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	220a      	movs	r2, #10
 800ba3e:	4658      	mov	r0, fp
 800ba40:	f000 f968 	bl	800bd14 <__multadd>
 800ba44:	4681      	mov	r9, r0
 800ba46:	e7ea      	b.n	800ba1e <_dtoa_r+0xb56>
 800ba48:	0800e5c9 	.word	0x0800e5c9
 800ba4c:	0800e54d 	.word	0x0800e54d

0800ba50 <_free_r>:
 800ba50:	b538      	push	{r3, r4, r5, lr}
 800ba52:	4605      	mov	r5, r0
 800ba54:	2900      	cmp	r1, #0
 800ba56:	d041      	beq.n	800badc <_free_r+0x8c>
 800ba58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba5c:	1f0c      	subs	r4, r1, #4
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	bfb8      	it	lt
 800ba62:	18e4      	addlt	r4, r4, r3
 800ba64:	f000 f8e8 	bl	800bc38 <__malloc_lock>
 800ba68:	4a1d      	ldr	r2, [pc, #116]	@ (800bae0 <_free_r+0x90>)
 800ba6a:	6813      	ldr	r3, [r2, #0]
 800ba6c:	b933      	cbnz	r3, 800ba7c <_free_r+0x2c>
 800ba6e:	6063      	str	r3, [r4, #4]
 800ba70:	6014      	str	r4, [r2, #0]
 800ba72:	4628      	mov	r0, r5
 800ba74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba78:	f000 b8e4 	b.w	800bc44 <__malloc_unlock>
 800ba7c:	42a3      	cmp	r3, r4
 800ba7e:	d908      	bls.n	800ba92 <_free_r+0x42>
 800ba80:	6820      	ldr	r0, [r4, #0]
 800ba82:	1821      	adds	r1, r4, r0
 800ba84:	428b      	cmp	r3, r1
 800ba86:	bf01      	itttt	eq
 800ba88:	6819      	ldreq	r1, [r3, #0]
 800ba8a:	685b      	ldreq	r3, [r3, #4]
 800ba8c:	1809      	addeq	r1, r1, r0
 800ba8e:	6021      	streq	r1, [r4, #0]
 800ba90:	e7ed      	b.n	800ba6e <_free_r+0x1e>
 800ba92:	461a      	mov	r2, r3
 800ba94:	685b      	ldr	r3, [r3, #4]
 800ba96:	b10b      	cbz	r3, 800ba9c <_free_r+0x4c>
 800ba98:	42a3      	cmp	r3, r4
 800ba9a:	d9fa      	bls.n	800ba92 <_free_r+0x42>
 800ba9c:	6811      	ldr	r1, [r2, #0]
 800ba9e:	1850      	adds	r0, r2, r1
 800baa0:	42a0      	cmp	r0, r4
 800baa2:	d10b      	bne.n	800babc <_free_r+0x6c>
 800baa4:	6820      	ldr	r0, [r4, #0]
 800baa6:	4401      	add	r1, r0
 800baa8:	1850      	adds	r0, r2, r1
 800baaa:	6011      	str	r1, [r2, #0]
 800baac:	4283      	cmp	r3, r0
 800baae:	d1e0      	bne.n	800ba72 <_free_r+0x22>
 800bab0:	6818      	ldr	r0, [r3, #0]
 800bab2:	685b      	ldr	r3, [r3, #4]
 800bab4:	4408      	add	r0, r1
 800bab6:	6053      	str	r3, [r2, #4]
 800bab8:	6010      	str	r0, [r2, #0]
 800baba:	e7da      	b.n	800ba72 <_free_r+0x22>
 800babc:	d902      	bls.n	800bac4 <_free_r+0x74>
 800babe:	230c      	movs	r3, #12
 800bac0:	602b      	str	r3, [r5, #0]
 800bac2:	e7d6      	b.n	800ba72 <_free_r+0x22>
 800bac4:	6820      	ldr	r0, [r4, #0]
 800bac6:	1821      	adds	r1, r4, r0
 800bac8:	428b      	cmp	r3, r1
 800baca:	bf02      	ittt	eq
 800bacc:	6819      	ldreq	r1, [r3, #0]
 800bace:	685b      	ldreq	r3, [r3, #4]
 800bad0:	1809      	addeq	r1, r1, r0
 800bad2:	6063      	str	r3, [r4, #4]
 800bad4:	bf08      	it	eq
 800bad6:	6021      	streq	r1, [r4, #0]
 800bad8:	6054      	str	r4, [r2, #4]
 800bada:	e7ca      	b.n	800ba72 <_free_r+0x22>
 800badc:	bd38      	pop	{r3, r4, r5, pc}
 800bade:	bf00      	nop
 800bae0:	2003b560 	.word	0x2003b560

0800bae4 <malloc>:
 800bae4:	4b02      	ldr	r3, [pc, #8]	@ (800baf0 <malloc+0xc>)
 800bae6:	4601      	mov	r1, r0
 800bae8:	6818      	ldr	r0, [r3, #0]
 800baea:	f000 b825 	b.w	800bb38 <_malloc_r>
 800baee:	bf00      	nop
 800baf0:	200001e4 	.word	0x200001e4

0800baf4 <sbrk_aligned>:
 800baf4:	b570      	push	{r4, r5, r6, lr}
 800baf6:	4e0f      	ldr	r6, [pc, #60]	@ (800bb34 <sbrk_aligned+0x40>)
 800baf8:	460c      	mov	r4, r1
 800bafa:	4605      	mov	r5, r0
 800bafc:	6831      	ldr	r1, [r6, #0]
 800bafe:	b911      	cbnz	r1, 800bb06 <sbrk_aligned+0x12>
 800bb00:	f001 fe18 	bl	800d734 <_sbrk_r>
 800bb04:	6030      	str	r0, [r6, #0]
 800bb06:	4621      	mov	r1, r4
 800bb08:	4628      	mov	r0, r5
 800bb0a:	f001 fe13 	bl	800d734 <_sbrk_r>
 800bb0e:	1c43      	adds	r3, r0, #1
 800bb10:	d103      	bne.n	800bb1a <sbrk_aligned+0x26>
 800bb12:	f04f 34ff 	mov.w	r4, #4294967295
 800bb16:	4620      	mov	r0, r4
 800bb18:	bd70      	pop	{r4, r5, r6, pc}
 800bb1a:	1cc4      	adds	r4, r0, #3
 800bb1c:	f024 0403 	bic.w	r4, r4, #3
 800bb20:	42a0      	cmp	r0, r4
 800bb22:	d0f8      	beq.n	800bb16 <sbrk_aligned+0x22>
 800bb24:	1a21      	subs	r1, r4, r0
 800bb26:	4628      	mov	r0, r5
 800bb28:	f001 fe04 	bl	800d734 <_sbrk_r>
 800bb2c:	3001      	adds	r0, #1
 800bb2e:	d1f2      	bne.n	800bb16 <sbrk_aligned+0x22>
 800bb30:	e7ef      	b.n	800bb12 <sbrk_aligned+0x1e>
 800bb32:	bf00      	nop
 800bb34:	2003b55c 	.word	0x2003b55c

0800bb38 <_malloc_r>:
 800bb38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb3c:	1ccd      	adds	r5, r1, #3
 800bb3e:	4606      	mov	r6, r0
 800bb40:	f025 0503 	bic.w	r5, r5, #3
 800bb44:	3508      	adds	r5, #8
 800bb46:	2d0c      	cmp	r5, #12
 800bb48:	bf38      	it	cc
 800bb4a:	250c      	movcc	r5, #12
 800bb4c:	2d00      	cmp	r5, #0
 800bb4e:	db01      	blt.n	800bb54 <_malloc_r+0x1c>
 800bb50:	42a9      	cmp	r1, r5
 800bb52:	d904      	bls.n	800bb5e <_malloc_r+0x26>
 800bb54:	230c      	movs	r3, #12
 800bb56:	6033      	str	r3, [r6, #0]
 800bb58:	2000      	movs	r0, #0
 800bb5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc34 <_malloc_r+0xfc>
 800bb62:	f000 f869 	bl	800bc38 <__malloc_lock>
 800bb66:	f8d8 3000 	ldr.w	r3, [r8]
 800bb6a:	461c      	mov	r4, r3
 800bb6c:	bb44      	cbnz	r4, 800bbc0 <_malloc_r+0x88>
 800bb6e:	4629      	mov	r1, r5
 800bb70:	4630      	mov	r0, r6
 800bb72:	f7ff ffbf 	bl	800baf4 <sbrk_aligned>
 800bb76:	1c43      	adds	r3, r0, #1
 800bb78:	4604      	mov	r4, r0
 800bb7a:	d158      	bne.n	800bc2e <_malloc_r+0xf6>
 800bb7c:	f8d8 4000 	ldr.w	r4, [r8]
 800bb80:	4627      	mov	r7, r4
 800bb82:	2f00      	cmp	r7, #0
 800bb84:	d143      	bne.n	800bc0e <_malloc_r+0xd6>
 800bb86:	2c00      	cmp	r4, #0
 800bb88:	d04b      	beq.n	800bc22 <_malloc_r+0xea>
 800bb8a:	6823      	ldr	r3, [r4, #0]
 800bb8c:	4639      	mov	r1, r7
 800bb8e:	4630      	mov	r0, r6
 800bb90:	eb04 0903 	add.w	r9, r4, r3
 800bb94:	f001 fdce 	bl	800d734 <_sbrk_r>
 800bb98:	4581      	cmp	r9, r0
 800bb9a:	d142      	bne.n	800bc22 <_malloc_r+0xea>
 800bb9c:	6821      	ldr	r1, [r4, #0]
 800bb9e:	4630      	mov	r0, r6
 800bba0:	1a6d      	subs	r5, r5, r1
 800bba2:	4629      	mov	r1, r5
 800bba4:	f7ff ffa6 	bl	800baf4 <sbrk_aligned>
 800bba8:	3001      	adds	r0, #1
 800bbaa:	d03a      	beq.n	800bc22 <_malloc_r+0xea>
 800bbac:	6823      	ldr	r3, [r4, #0]
 800bbae:	442b      	add	r3, r5
 800bbb0:	6023      	str	r3, [r4, #0]
 800bbb2:	f8d8 3000 	ldr.w	r3, [r8]
 800bbb6:	685a      	ldr	r2, [r3, #4]
 800bbb8:	bb62      	cbnz	r2, 800bc14 <_malloc_r+0xdc>
 800bbba:	f8c8 7000 	str.w	r7, [r8]
 800bbbe:	e00f      	b.n	800bbe0 <_malloc_r+0xa8>
 800bbc0:	6822      	ldr	r2, [r4, #0]
 800bbc2:	1b52      	subs	r2, r2, r5
 800bbc4:	d420      	bmi.n	800bc08 <_malloc_r+0xd0>
 800bbc6:	2a0b      	cmp	r2, #11
 800bbc8:	d917      	bls.n	800bbfa <_malloc_r+0xc2>
 800bbca:	1961      	adds	r1, r4, r5
 800bbcc:	42a3      	cmp	r3, r4
 800bbce:	6025      	str	r5, [r4, #0]
 800bbd0:	bf18      	it	ne
 800bbd2:	6059      	strne	r1, [r3, #4]
 800bbd4:	6863      	ldr	r3, [r4, #4]
 800bbd6:	bf08      	it	eq
 800bbd8:	f8c8 1000 	streq.w	r1, [r8]
 800bbdc:	5162      	str	r2, [r4, r5]
 800bbde:	604b      	str	r3, [r1, #4]
 800bbe0:	4630      	mov	r0, r6
 800bbe2:	f000 f82f 	bl	800bc44 <__malloc_unlock>
 800bbe6:	f104 000b 	add.w	r0, r4, #11
 800bbea:	1d23      	adds	r3, r4, #4
 800bbec:	f020 0007 	bic.w	r0, r0, #7
 800bbf0:	1ac2      	subs	r2, r0, r3
 800bbf2:	bf1c      	itt	ne
 800bbf4:	1a1b      	subne	r3, r3, r0
 800bbf6:	50a3      	strne	r3, [r4, r2]
 800bbf8:	e7af      	b.n	800bb5a <_malloc_r+0x22>
 800bbfa:	6862      	ldr	r2, [r4, #4]
 800bbfc:	42a3      	cmp	r3, r4
 800bbfe:	bf0c      	ite	eq
 800bc00:	f8c8 2000 	streq.w	r2, [r8]
 800bc04:	605a      	strne	r2, [r3, #4]
 800bc06:	e7eb      	b.n	800bbe0 <_malloc_r+0xa8>
 800bc08:	4623      	mov	r3, r4
 800bc0a:	6864      	ldr	r4, [r4, #4]
 800bc0c:	e7ae      	b.n	800bb6c <_malloc_r+0x34>
 800bc0e:	463c      	mov	r4, r7
 800bc10:	687f      	ldr	r7, [r7, #4]
 800bc12:	e7b6      	b.n	800bb82 <_malloc_r+0x4a>
 800bc14:	461a      	mov	r2, r3
 800bc16:	685b      	ldr	r3, [r3, #4]
 800bc18:	42a3      	cmp	r3, r4
 800bc1a:	d1fb      	bne.n	800bc14 <_malloc_r+0xdc>
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	6053      	str	r3, [r2, #4]
 800bc20:	e7de      	b.n	800bbe0 <_malloc_r+0xa8>
 800bc22:	230c      	movs	r3, #12
 800bc24:	4630      	mov	r0, r6
 800bc26:	6033      	str	r3, [r6, #0]
 800bc28:	f000 f80c 	bl	800bc44 <__malloc_unlock>
 800bc2c:	e794      	b.n	800bb58 <_malloc_r+0x20>
 800bc2e:	6005      	str	r5, [r0, #0]
 800bc30:	e7d6      	b.n	800bbe0 <_malloc_r+0xa8>
 800bc32:	bf00      	nop
 800bc34:	2003b560 	.word	0x2003b560

0800bc38 <__malloc_lock>:
 800bc38:	4801      	ldr	r0, [pc, #4]	@ (800bc40 <__malloc_lock+0x8>)
 800bc3a:	f7ff b8a0 	b.w	800ad7e <__retarget_lock_acquire_recursive>
 800bc3e:	bf00      	nop
 800bc40:	2003b558 	.word	0x2003b558

0800bc44 <__malloc_unlock>:
 800bc44:	4801      	ldr	r0, [pc, #4]	@ (800bc4c <__malloc_unlock+0x8>)
 800bc46:	f7ff b89b 	b.w	800ad80 <__retarget_lock_release_recursive>
 800bc4a:	bf00      	nop
 800bc4c:	2003b558 	.word	0x2003b558

0800bc50 <_Balloc>:
 800bc50:	b570      	push	{r4, r5, r6, lr}
 800bc52:	69c6      	ldr	r6, [r0, #28]
 800bc54:	4604      	mov	r4, r0
 800bc56:	460d      	mov	r5, r1
 800bc58:	b976      	cbnz	r6, 800bc78 <_Balloc+0x28>
 800bc5a:	2010      	movs	r0, #16
 800bc5c:	f7ff ff42 	bl	800bae4 <malloc>
 800bc60:	4602      	mov	r2, r0
 800bc62:	61e0      	str	r0, [r4, #28]
 800bc64:	b920      	cbnz	r0, 800bc70 <_Balloc+0x20>
 800bc66:	4b18      	ldr	r3, [pc, #96]	@ (800bcc8 <_Balloc+0x78>)
 800bc68:	216b      	movs	r1, #107	@ 0x6b
 800bc6a:	4818      	ldr	r0, [pc, #96]	@ (800bccc <_Balloc+0x7c>)
 800bc6c:	f001 fd88 	bl	800d780 <__assert_func>
 800bc70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc74:	6006      	str	r6, [r0, #0]
 800bc76:	60c6      	str	r6, [r0, #12]
 800bc78:	69e6      	ldr	r6, [r4, #28]
 800bc7a:	68f3      	ldr	r3, [r6, #12]
 800bc7c:	b183      	cbz	r3, 800bca0 <_Balloc+0x50>
 800bc7e:	69e3      	ldr	r3, [r4, #28]
 800bc80:	68db      	ldr	r3, [r3, #12]
 800bc82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc86:	b9b8      	cbnz	r0, 800bcb8 <_Balloc+0x68>
 800bc88:	2101      	movs	r1, #1
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	fa01 f605 	lsl.w	r6, r1, r5
 800bc90:	1d72      	adds	r2, r6, #5
 800bc92:	0092      	lsls	r2, r2, #2
 800bc94:	f001 fd92 	bl	800d7bc <_calloc_r>
 800bc98:	b160      	cbz	r0, 800bcb4 <_Balloc+0x64>
 800bc9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bc9e:	e00e      	b.n	800bcbe <_Balloc+0x6e>
 800bca0:	2221      	movs	r2, #33	@ 0x21
 800bca2:	2104      	movs	r1, #4
 800bca4:	4620      	mov	r0, r4
 800bca6:	f001 fd89 	bl	800d7bc <_calloc_r>
 800bcaa:	69e3      	ldr	r3, [r4, #28]
 800bcac:	60f0      	str	r0, [r6, #12]
 800bcae:	68db      	ldr	r3, [r3, #12]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d1e4      	bne.n	800bc7e <_Balloc+0x2e>
 800bcb4:	2000      	movs	r0, #0
 800bcb6:	bd70      	pop	{r4, r5, r6, pc}
 800bcb8:	6802      	ldr	r2, [r0, #0]
 800bcba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bcc4:	e7f7      	b.n	800bcb6 <_Balloc+0x66>
 800bcc6:	bf00      	nop
 800bcc8:	0800e55a 	.word	0x0800e55a
 800bccc:	0800e5da 	.word	0x0800e5da

0800bcd0 <_Bfree>:
 800bcd0:	b570      	push	{r4, r5, r6, lr}
 800bcd2:	69c6      	ldr	r6, [r0, #28]
 800bcd4:	4605      	mov	r5, r0
 800bcd6:	460c      	mov	r4, r1
 800bcd8:	b976      	cbnz	r6, 800bcf8 <_Bfree+0x28>
 800bcda:	2010      	movs	r0, #16
 800bcdc:	f7ff ff02 	bl	800bae4 <malloc>
 800bce0:	4602      	mov	r2, r0
 800bce2:	61e8      	str	r0, [r5, #28]
 800bce4:	b920      	cbnz	r0, 800bcf0 <_Bfree+0x20>
 800bce6:	4b09      	ldr	r3, [pc, #36]	@ (800bd0c <_Bfree+0x3c>)
 800bce8:	218f      	movs	r1, #143	@ 0x8f
 800bcea:	4809      	ldr	r0, [pc, #36]	@ (800bd10 <_Bfree+0x40>)
 800bcec:	f001 fd48 	bl	800d780 <__assert_func>
 800bcf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bcf4:	6006      	str	r6, [r0, #0]
 800bcf6:	60c6      	str	r6, [r0, #12]
 800bcf8:	b13c      	cbz	r4, 800bd0a <_Bfree+0x3a>
 800bcfa:	69eb      	ldr	r3, [r5, #28]
 800bcfc:	6862      	ldr	r2, [r4, #4]
 800bcfe:	68db      	ldr	r3, [r3, #12]
 800bd00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd04:	6021      	str	r1, [r4, #0]
 800bd06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd0a:	bd70      	pop	{r4, r5, r6, pc}
 800bd0c:	0800e55a 	.word	0x0800e55a
 800bd10:	0800e5da 	.word	0x0800e5da

0800bd14 <__multadd>:
 800bd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd18:	f101 0c14 	add.w	ip, r1, #20
 800bd1c:	4607      	mov	r7, r0
 800bd1e:	460c      	mov	r4, r1
 800bd20:	461e      	mov	r6, r3
 800bd22:	690d      	ldr	r5, [r1, #16]
 800bd24:	2000      	movs	r0, #0
 800bd26:	f8dc 3000 	ldr.w	r3, [ip]
 800bd2a:	3001      	adds	r0, #1
 800bd2c:	b299      	uxth	r1, r3
 800bd2e:	4285      	cmp	r5, r0
 800bd30:	fb02 6101 	mla	r1, r2, r1, r6
 800bd34:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd38:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800bd3c:	b289      	uxth	r1, r1
 800bd3e:	fb02 3306 	mla	r3, r2, r6, r3
 800bd42:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd4a:	f84c 1b04 	str.w	r1, [ip], #4
 800bd4e:	dcea      	bgt.n	800bd26 <__multadd+0x12>
 800bd50:	b30e      	cbz	r6, 800bd96 <__multadd+0x82>
 800bd52:	68a3      	ldr	r3, [r4, #8]
 800bd54:	42ab      	cmp	r3, r5
 800bd56:	dc19      	bgt.n	800bd8c <__multadd+0x78>
 800bd58:	6861      	ldr	r1, [r4, #4]
 800bd5a:	4638      	mov	r0, r7
 800bd5c:	3101      	adds	r1, #1
 800bd5e:	f7ff ff77 	bl	800bc50 <_Balloc>
 800bd62:	4680      	mov	r8, r0
 800bd64:	b928      	cbnz	r0, 800bd72 <__multadd+0x5e>
 800bd66:	4602      	mov	r2, r0
 800bd68:	4b0c      	ldr	r3, [pc, #48]	@ (800bd9c <__multadd+0x88>)
 800bd6a:	21ba      	movs	r1, #186	@ 0xba
 800bd6c:	480c      	ldr	r0, [pc, #48]	@ (800bda0 <__multadd+0x8c>)
 800bd6e:	f001 fd07 	bl	800d780 <__assert_func>
 800bd72:	6922      	ldr	r2, [r4, #16]
 800bd74:	f104 010c 	add.w	r1, r4, #12
 800bd78:	300c      	adds	r0, #12
 800bd7a:	3202      	adds	r2, #2
 800bd7c:	0092      	lsls	r2, r2, #2
 800bd7e:	f001 fce9 	bl	800d754 <memcpy>
 800bd82:	4621      	mov	r1, r4
 800bd84:	4644      	mov	r4, r8
 800bd86:	4638      	mov	r0, r7
 800bd88:	f7ff ffa2 	bl	800bcd0 <_Bfree>
 800bd8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd90:	3501      	adds	r5, #1
 800bd92:	615e      	str	r6, [r3, #20]
 800bd94:	6125      	str	r5, [r4, #16]
 800bd96:	4620      	mov	r0, r4
 800bd98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd9c:	0800e5c9 	.word	0x0800e5c9
 800bda0:	0800e5da 	.word	0x0800e5da

0800bda4 <__s2b>:
 800bda4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bda8:	4615      	mov	r5, r2
 800bdaa:	461f      	mov	r7, r3
 800bdac:	2209      	movs	r2, #9
 800bdae:	3308      	adds	r3, #8
 800bdb0:	460c      	mov	r4, r1
 800bdb2:	4606      	mov	r6, r0
 800bdb4:	2100      	movs	r1, #0
 800bdb6:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdba:	2201      	movs	r2, #1
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	db09      	blt.n	800bdd4 <__s2b+0x30>
 800bdc0:	4630      	mov	r0, r6
 800bdc2:	f7ff ff45 	bl	800bc50 <_Balloc>
 800bdc6:	b940      	cbnz	r0, 800bdda <__s2b+0x36>
 800bdc8:	4602      	mov	r2, r0
 800bdca:	4b19      	ldr	r3, [pc, #100]	@ (800be30 <__s2b+0x8c>)
 800bdcc:	21d3      	movs	r1, #211	@ 0xd3
 800bdce:	4819      	ldr	r0, [pc, #100]	@ (800be34 <__s2b+0x90>)
 800bdd0:	f001 fcd6 	bl	800d780 <__assert_func>
 800bdd4:	0052      	lsls	r2, r2, #1
 800bdd6:	3101      	adds	r1, #1
 800bdd8:	e7f0      	b.n	800bdbc <__s2b+0x18>
 800bdda:	9b08      	ldr	r3, [sp, #32]
 800bddc:	2d09      	cmp	r5, #9
 800bdde:	6143      	str	r3, [r0, #20]
 800bde0:	f04f 0301 	mov.w	r3, #1
 800bde4:	6103      	str	r3, [r0, #16]
 800bde6:	dd16      	ble.n	800be16 <__s2b+0x72>
 800bde8:	f104 0909 	add.w	r9, r4, #9
 800bdec:	442c      	add	r4, r5
 800bdee:	46c8      	mov	r8, r9
 800bdf0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bdf4:	4601      	mov	r1, r0
 800bdf6:	220a      	movs	r2, #10
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	3b30      	subs	r3, #48	@ 0x30
 800bdfc:	f7ff ff8a 	bl	800bd14 <__multadd>
 800be00:	45a0      	cmp	r8, r4
 800be02:	d1f5      	bne.n	800bdf0 <__s2b+0x4c>
 800be04:	f1a5 0408 	sub.w	r4, r5, #8
 800be08:	444c      	add	r4, r9
 800be0a:	1b2d      	subs	r5, r5, r4
 800be0c:	1963      	adds	r3, r4, r5
 800be0e:	42bb      	cmp	r3, r7
 800be10:	db04      	blt.n	800be1c <__s2b+0x78>
 800be12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be16:	340a      	adds	r4, #10
 800be18:	2509      	movs	r5, #9
 800be1a:	e7f6      	b.n	800be0a <__s2b+0x66>
 800be1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800be20:	4601      	mov	r1, r0
 800be22:	220a      	movs	r2, #10
 800be24:	4630      	mov	r0, r6
 800be26:	3b30      	subs	r3, #48	@ 0x30
 800be28:	f7ff ff74 	bl	800bd14 <__multadd>
 800be2c:	e7ee      	b.n	800be0c <__s2b+0x68>
 800be2e:	bf00      	nop
 800be30:	0800e5c9 	.word	0x0800e5c9
 800be34:	0800e5da 	.word	0x0800e5da

0800be38 <__hi0bits>:
 800be38:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800be3c:	4603      	mov	r3, r0
 800be3e:	bf36      	itet	cc
 800be40:	0403      	lslcc	r3, r0, #16
 800be42:	2000      	movcs	r0, #0
 800be44:	2010      	movcc	r0, #16
 800be46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be4a:	bf3c      	itt	cc
 800be4c:	021b      	lslcc	r3, r3, #8
 800be4e:	3008      	addcc	r0, #8
 800be50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be54:	bf3c      	itt	cc
 800be56:	011b      	lslcc	r3, r3, #4
 800be58:	3004      	addcc	r0, #4
 800be5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be5e:	bf3c      	itt	cc
 800be60:	009b      	lslcc	r3, r3, #2
 800be62:	3002      	addcc	r0, #2
 800be64:	2b00      	cmp	r3, #0
 800be66:	db05      	blt.n	800be74 <__hi0bits+0x3c>
 800be68:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800be6c:	f100 0001 	add.w	r0, r0, #1
 800be70:	bf08      	it	eq
 800be72:	2020      	moveq	r0, #32
 800be74:	4770      	bx	lr

0800be76 <__lo0bits>:
 800be76:	6803      	ldr	r3, [r0, #0]
 800be78:	4602      	mov	r2, r0
 800be7a:	f013 0007 	ands.w	r0, r3, #7
 800be7e:	d00b      	beq.n	800be98 <__lo0bits+0x22>
 800be80:	07d9      	lsls	r1, r3, #31
 800be82:	d421      	bmi.n	800bec8 <__lo0bits+0x52>
 800be84:	0798      	lsls	r0, r3, #30
 800be86:	bf47      	ittee	mi
 800be88:	085b      	lsrmi	r3, r3, #1
 800be8a:	2001      	movmi	r0, #1
 800be8c:	089b      	lsrpl	r3, r3, #2
 800be8e:	2002      	movpl	r0, #2
 800be90:	bf4c      	ite	mi
 800be92:	6013      	strmi	r3, [r2, #0]
 800be94:	6013      	strpl	r3, [r2, #0]
 800be96:	4770      	bx	lr
 800be98:	b299      	uxth	r1, r3
 800be9a:	b909      	cbnz	r1, 800bea0 <__lo0bits+0x2a>
 800be9c:	0c1b      	lsrs	r3, r3, #16
 800be9e:	2010      	movs	r0, #16
 800bea0:	b2d9      	uxtb	r1, r3
 800bea2:	b909      	cbnz	r1, 800bea8 <__lo0bits+0x32>
 800bea4:	3008      	adds	r0, #8
 800bea6:	0a1b      	lsrs	r3, r3, #8
 800bea8:	0719      	lsls	r1, r3, #28
 800beaa:	bf04      	itt	eq
 800beac:	091b      	lsreq	r3, r3, #4
 800beae:	3004      	addeq	r0, #4
 800beb0:	0799      	lsls	r1, r3, #30
 800beb2:	bf04      	itt	eq
 800beb4:	089b      	lsreq	r3, r3, #2
 800beb6:	3002      	addeq	r0, #2
 800beb8:	07d9      	lsls	r1, r3, #31
 800beba:	d403      	bmi.n	800bec4 <__lo0bits+0x4e>
 800bebc:	085b      	lsrs	r3, r3, #1
 800bebe:	f100 0001 	add.w	r0, r0, #1
 800bec2:	d003      	beq.n	800becc <__lo0bits+0x56>
 800bec4:	6013      	str	r3, [r2, #0]
 800bec6:	4770      	bx	lr
 800bec8:	2000      	movs	r0, #0
 800beca:	4770      	bx	lr
 800becc:	2020      	movs	r0, #32
 800bece:	4770      	bx	lr

0800bed0 <__i2b>:
 800bed0:	b510      	push	{r4, lr}
 800bed2:	460c      	mov	r4, r1
 800bed4:	2101      	movs	r1, #1
 800bed6:	f7ff febb 	bl	800bc50 <_Balloc>
 800beda:	4602      	mov	r2, r0
 800bedc:	b928      	cbnz	r0, 800beea <__i2b+0x1a>
 800bede:	4b05      	ldr	r3, [pc, #20]	@ (800bef4 <__i2b+0x24>)
 800bee0:	f240 1145 	movw	r1, #325	@ 0x145
 800bee4:	4804      	ldr	r0, [pc, #16]	@ (800bef8 <__i2b+0x28>)
 800bee6:	f001 fc4b 	bl	800d780 <__assert_func>
 800beea:	2301      	movs	r3, #1
 800beec:	6144      	str	r4, [r0, #20]
 800beee:	6103      	str	r3, [r0, #16]
 800bef0:	bd10      	pop	{r4, pc}
 800bef2:	bf00      	nop
 800bef4:	0800e5c9 	.word	0x0800e5c9
 800bef8:	0800e5da 	.word	0x0800e5da

0800befc <__multiply>:
 800befc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf00:	4614      	mov	r4, r2
 800bf02:	690a      	ldr	r2, [r1, #16]
 800bf04:	460f      	mov	r7, r1
 800bf06:	b085      	sub	sp, #20
 800bf08:	6923      	ldr	r3, [r4, #16]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	bfa2      	ittt	ge
 800bf0e:	4623      	movge	r3, r4
 800bf10:	460c      	movge	r4, r1
 800bf12:	461f      	movge	r7, r3
 800bf14:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bf18:	68a3      	ldr	r3, [r4, #8]
 800bf1a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bf1e:	6861      	ldr	r1, [r4, #4]
 800bf20:	eb0a 0609 	add.w	r6, sl, r9
 800bf24:	42b3      	cmp	r3, r6
 800bf26:	bfb8      	it	lt
 800bf28:	3101      	addlt	r1, #1
 800bf2a:	f7ff fe91 	bl	800bc50 <_Balloc>
 800bf2e:	b930      	cbnz	r0, 800bf3e <__multiply+0x42>
 800bf30:	4602      	mov	r2, r0
 800bf32:	4b45      	ldr	r3, [pc, #276]	@ (800c048 <__multiply+0x14c>)
 800bf34:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bf38:	4844      	ldr	r0, [pc, #272]	@ (800c04c <__multiply+0x150>)
 800bf3a:	f001 fc21 	bl	800d780 <__assert_func>
 800bf3e:	f100 0514 	add.w	r5, r0, #20
 800bf42:	2200      	movs	r2, #0
 800bf44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bf48:	462b      	mov	r3, r5
 800bf4a:	4543      	cmp	r3, r8
 800bf4c:	d321      	bcc.n	800bf92 <__multiply+0x96>
 800bf4e:	f107 0114 	add.w	r1, r7, #20
 800bf52:	f104 0214 	add.w	r2, r4, #20
 800bf56:	f104 0715 	add.w	r7, r4, #21
 800bf5a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bf5e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bf62:	9302      	str	r3, [sp, #8]
 800bf64:	1b13      	subs	r3, r2, r4
 800bf66:	3b15      	subs	r3, #21
 800bf68:	f023 0303 	bic.w	r3, r3, #3
 800bf6c:	3304      	adds	r3, #4
 800bf6e:	42ba      	cmp	r2, r7
 800bf70:	bf38      	it	cc
 800bf72:	2304      	movcc	r3, #4
 800bf74:	9301      	str	r3, [sp, #4]
 800bf76:	9b02      	ldr	r3, [sp, #8]
 800bf78:	9103      	str	r1, [sp, #12]
 800bf7a:	428b      	cmp	r3, r1
 800bf7c:	d80c      	bhi.n	800bf98 <__multiply+0x9c>
 800bf7e:	2e00      	cmp	r6, #0
 800bf80:	dd03      	ble.n	800bf8a <__multiply+0x8e>
 800bf82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d05b      	beq.n	800c042 <__multiply+0x146>
 800bf8a:	6106      	str	r6, [r0, #16]
 800bf8c:	b005      	add	sp, #20
 800bf8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf92:	f843 2b04 	str.w	r2, [r3], #4
 800bf96:	e7d8      	b.n	800bf4a <__multiply+0x4e>
 800bf98:	f8b1 a000 	ldrh.w	sl, [r1]
 800bf9c:	f1ba 0f00 	cmp.w	sl, #0
 800bfa0:	d024      	beq.n	800bfec <__multiply+0xf0>
 800bfa2:	f104 0e14 	add.w	lr, r4, #20
 800bfa6:	46a9      	mov	r9, r5
 800bfa8:	f04f 0c00 	mov.w	ip, #0
 800bfac:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bfb0:	f8d9 3000 	ldr.w	r3, [r9]
 800bfb4:	fa1f fb87 	uxth.w	fp, r7
 800bfb8:	4572      	cmp	r2, lr
 800bfba:	b29b      	uxth	r3, r3
 800bfbc:	fb0a 330b 	mla	r3, sl, fp, r3
 800bfc0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bfc4:	f8d9 7000 	ldr.w	r7, [r9]
 800bfc8:	4463      	add	r3, ip
 800bfca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bfce:	fb0a c70b 	mla	r7, sl, fp, ip
 800bfd2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bfdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bfe0:	f849 3b04 	str.w	r3, [r9], #4
 800bfe4:	d8e2      	bhi.n	800bfac <__multiply+0xb0>
 800bfe6:	9b01      	ldr	r3, [sp, #4]
 800bfe8:	f845 c003 	str.w	ip, [r5, r3]
 800bfec:	9b03      	ldr	r3, [sp, #12]
 800bfee:	3104      	adds	r1, #4
 800bff0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bff4:	f1b9 0f00 	cmp.w	r9, #0
 800bff8:	d021      	beq.n	800c03e <__multiply+0x142>
 800bffa:	682b      	ldr	r3, [r5, #0]
 800bffc:	f104 0c14 	add.w	ip, r4, #20
 800c000:	46ae      	mov	lr, r5
 800c002:	f04f 0a00 	mov.w	sl, #0
 800c006:	f8bc b000 	ldrh.w	fp, [ip]
 800c00a:	b29b      	uxth	r3, r3
 800c00c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c010:	fb09 770b 	mla	r7, r9, fp, r7
 800c014:	4457      	add	r7, sl
 800c016:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c01a:	f84e 3b04 	str.w	r3, [lr], #4
 800c01e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c022:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c026:	f8be 3000 	ldrh.w	r3, [lr]
 800c02a:	4562      	cmp	r2, ip
 800c02c:	fb09 330a 	mla	r3, r9, sl, r3
 800c030:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c034:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c038:	d8e5      	bhi.n	800c006 <__multiply+0x10a>
 800c03a:	9f01      	ldr	r7, [sp, #4]
 800c03c:	51eb      	str	r3, [r5, r7]
 800c03e:	3504      	adds	r5, #4
 800c040:	e799      	b.n	800bf76 <__multiply+0x7a>
 800c042:	3e01      	subs	r6, #1
 800c044:	e79b      	b.n	800bf7e <__multiply+0x82>
 800c046:	bf00      	nop
 800c048:	0800e5c9 	.word	0x0800e5c9
 800c04c:	0800e5da 	.word	0x0800e5da

0800c050 <__pow5mult>:
 800c050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c054:	4615      	mov	r5, r2
 800c056:	f012 0203 	ands.w	r2, r2, #3
 800c05a:	4607      	mov	r7, r0
 800c05c:	460e      	mov	r6, r1
 800c05e:	d007      	beq.n	800c070 <__pow5mult+0x20>
 800c060:	3a01      	subs	r2, #1
 800c062:	4c25      	ldr	r4, [pc, #148]	@ (800c0f8 <__pow5mult+0xa8>)
 800c064:	2300      	movs	r3, #0
 800c066:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c06a:	f7ff fe53 	bl	800bd14 <__multadd>
 800c06e:	4606      	mov	r6, r0
 800c070:	10ad      	asrs	r5, r5, #2
 800c072:	d03d      	beq.n	800c0f0 <__pow5mult+0xa0>
 800c074:	69fc      	ldr	r4, [r7, #28]
 800c076:	b97c      	cbnz	r4, 800c098 <__pow5mult+0x48>
 800c078:	2010      	movs	r0, #16
 800c07a:	f7ff fd33 	bl	800bae4 <malloc>
 800c07e:	4602      	mov	r2, r0
 800c080:	61f8      	str	r0, [r7, #28]
 800c082:	b928      	cbnz	r0, 800c090 <__pow5mult+0x40>
 800c084:	4b1d      	ldr	r3, [pc, #116]	@ (800c0fc <__pow5mult+0xac>)
 800c086:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c08a:	481d      	ldr	r0, [pc, #116]	@ (800c100 <__pow5mult+0xb0>)
 800c08c:	f001 fb78 	bl	800d780 <__assert_func>
 800c090:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c094:	6004      	str	r4, [r0, #0]
 800c096:	60c4      	str	r4, [r0, #12]
 800c098:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c09c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c0a0:	b94c      	cbnz	r4, 800c0b6 <__pow5mult+0x66>
 800c0a2:	f240 2171 	movw	r1, #625	@ 0x271
 800c0a6:	4638      	mov	r0, r7
 800c0a8:	f7ff ff12 	bl	800bed0 <__i2b>
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0b4:	6003      	str	r3, [r0, #0]
 800c0b6:	f04f 0900 	mov.w	r9, #0
 800c0ba:	07eb      	lsls	r3, r5, #31
 800c0bc:	d50a      	bpl.n	800c0d4 <__pow5mult+0x84>
 800c0be:	4631      	mov	r1, r6
 800c0c0:	4622      	mov	r2, r4
 800c0c2:	4638      	mov	r0, r7
 800c0c4:	f7ff ff1a 	bl	800befc <__multiply>
 800c0c8:	4680      	mov	r8, r0
 800c0ca:	4631      	mov	r1, r6
 800c0cc:	4638      	mov	r0, r7
 800c0ce:	4646      	mov	r6, r8
 800c0d0:	f7ff fdfe 	bl	800bcd0 <_Bfree>
 800c0d4:	106d      	asrs	r5, r5, #1
 800c0d6:	d00b      	beq.n	800c0f0 <__pow5mult+0xa0>
 800c0d8:	6820      	ldr	r0, [r4, #0]
 800c0da:	b938      	cbnz	r0, 800c0ec <__pow5mult+0x9c>
 800c0dc:	4622      	mov	r2, r4
 800c0de:	4621      	mov	r1, r4
 800c0e0:	4638      	mov	r0, r7
 800c0e2:	f7ff ff0b 	bl	800befc <__multiply>
 800c0e6:	6020      	str	r0, [r4, #0]
 800c0e8:	f8c0 9000 	str.w	r9, [r0]
 800c0ec:	4604      	mov	r4, r0
 800c0ee:	e7e4      	b.n	800c0ba <__pow5mult+0x6a>
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0f6:	bf00      	nop
 800c0f8:	0800e634 	.word	0x0800e634
 800c0fc:	0800e55a 	.word	0x0800e55a
 800c100:	0800e5da 	.word	0x0800e5da

0800c104 <__lshift>:
 800c104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c108:	460c      	mov	r4, r1
 800c10a:	4607      	mov	r7, r0
 800c10c:	4691      	mov	r9, r2
 800c10e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c112:	6923      	ldr	r3, [r4, #16]
 800c114:	6849      	ldr	r1, [r1, #4]
 800c116:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c11a:	68a3      	ldr	r3, [r4, #8]
 800c11c:	f108 0601 	add.w	r6, r8, #1
 800c120:	42b3      	cmp	r3, r6
 800c122:	db0b      	blt.n	800c13c <__lshift+0x38>
 800c124:	4638      	mov	r0, r7
 800c126:	f7ff fd93 	bl	800bc50 <_Balloc>
 800c12a:	4605      	mov	r5, r0
 800c12c:	b948      	cbnz	r0, 800c142 <__lshift+0x3e>
 800c12e:	4602      	mov	r2, r0
 800c130:	4b28      	ldr	r3, [pc, #160]	@ (800c1d4 <__lshift+0xd0>)
 800c132:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c136:	4828      	ldr	r0, [pc, #160]	@ (800c1d8 <__lshift+0xd4>)
 800c138:	f001 fb22 	bl	800d780 <__assert_func>
 800c13c:	3101      	adds	r1, #1
 800c13e:	005b      	lsls	r3, r3, #1
 800c140:	e7ee      	b.n	800c120 <__lshift+0x1c>
 800c142:	2300      	movs	r3, #0
 800c144:	f100 0114 	add.w	r1, r0, #20
 800c148:	f100 0210 	add.w	r2, r0, #16
 800c14c:	4618      	mov	r0, r3
 800c14e:	4553      	cmp	r3, sl
 800c150:	db33      	blt.n	800c1ba <__lshift+0xb6>
 800c152:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c156:	f104 0314 	add.w	r3, r4, #20
 800c15a:	6920      	ldr	r0, [r4, #16]
 800c15c:	f019 091f 	ands.w	r9, r9, #31
 800c160:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c164:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c168:	d02b      	beq.n	800c1c2 <__lshift+0xbe>
 800c16a:	f1c9 0e20 	rsb	lr, r9, #32
 800c16e:	468a      	mov	sl, r1
 800c170:	2200      	movs	r2, #0
 800c172:	6818      	ldr	r0, [r3, #0]
 800c174:	fa00 f009 	lsl.w	r0, r0, r9
 800c178:	4310      	orrs	r0, r2
 800c17a:	f84a 0b04 	str.w	r0, [sl], #4
 800c17e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c182:	459c      	cmp	ip, r3
 800c184:	fa22 f20e 	lsr.w	r2, r2, lr
 800c188:	d8f3      	bhi.n	800c172 <__lshift+0x6e>
 800c18a:	ebac 0304 	sub.w	r3, ip, r4
 800c18e:	f104 0015 	add.w	r0, r4, #21
 800c192:	3b15      	subs	r3, #21
 800c194:	f023 0303 	bic.w	r3, r3, #3
 800c198:	3304      	adds	r3, #4
 800c19a:	4584      	cmp	ip, r0
 800c19c:	bf38      	it	cc
 800c19e:	2304      	movcc	r3, #4
 800c1a0:	50ca      	str	r2, [r1, r3]
 800c1a2:	b10a      	cbz	r2, 800c1a8 <__lshift+0xa4>
 800c1a4:	f108 0602 	add.w	r6, r8, #2
 800c1a8:	3e01      	subs	r6, #1
 800c1aa:	4638      	mov	r0, r7
 800c1ac:	4621      	mov	r1, r4
 800c1ae:	612e      	str	r6, [r5, #16]
 800c1b0:	f7ff fd8e 	bl	800bcd0 <_Bfree>
 800c1b4:	4628      	mov	r0, r5
 800c1b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1c0:	e7c5      	b.n	800c14e <__lshift+0x4a>
 800c1c2:	3904      	subs	r1, #4
 800c1c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1c8:	459c      	cmp	ip, r3
 800c1ca:	f841 2f04 	str.w	r2, [r1, #4]!
 800c1ce:	d8f9      	bhi.n	800c1c4 <__lshift+0xc0>
 800c1d0:	e7ea      	b.n	800c1a8 <__lshift+0xa4>
 800c1d2:	bf00      	nop
 800c1d4:	0800e5c9 	.word	0x0800e5c9
 800c1d8:	0800e5da 	.word	0x0800e5da

0800c1dc <__mcmp>:
 800c1dc:	4603      	mov	r3, r0
 800c1de:	690a      	ldr	r2, [r1, #16]
 800c1e0:	6900      	ldr	r0, [r0, #16]
 800c1e2:	1a80      	subs	r0, r0, r2
 800c1e4:	b530      	push	{r4, r5, lr}
 800c1e6:	d10e      	bne.n	800c206 <__mcmp+0x2a>
 800c1e8:	3314      	adds	r3, #20
 800c1ea:	3114      	adds	r1, #20
 800c1ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c1f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c1f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c1f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c1fc:	4295      	cmp	r5, r2
 800c1fe:	d003      	beq.n	800c208 <__mcmp+0x2c>
 800c200:	d205      	bcs.n	800c20e <__mcmp+0x32>
 800c202:	f04f 30ff 	mov.w	r0, #4294967295
 800c206:	bd30      	pop	{r4, r5, pc}
 800c208:	42a3      	cmp	r3, r4
 800c20a:	d3f3      	bcc.n	800c1f4 <__mcmp+0x18>
 800c20c:	e7fb      	b.n	800c206 <__mcmp+0x2a>
 800c20e:	2001      	movs	r0, #1
 800c210:	e7f9      	b.n	800c206 <__mcmp+0x2a>
	...

0800c214 <__mdiff>:
 800c214:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c218:	4689      	mov	r9, r1
 800c21a:	4606      	mov	r6, r0
 800c21c:	4611      	mov	r1, r2
 800c21e:	4614      	mov	r4, r2
 800c220:	4648      	mov	r0, r9
 800c222:	f7ff ffdb 	bl	800c1dc <__mcmp>
 800c226:	1e05      	subs	r5, r0, #0
 800c228:	d112      	bne.n	800c250 <__mdiff+0x3c>
 800c22a:	4629      	mov	r1, r5
 800c22c:	4630      	mov	r0, r6
 800c22e:	f7ff fd0f 	bl	800bc50 <_Balloc>
 800c232:	4602      	mov	r2, r0
 800c234:	b928      	cbnz	r0, 800c242 <__mdiff+0x2e>
 800c236:	4b41      	ldr	r3, [pc, #260]	@ (800c33c <__mdiff+0x128>)
 800c238:	f240 2137 	movw	r1, #567	@ 0x237
 800c23c:	4840      	ldr	r0, [pc, #256]	@ (800c340 <__mdiff+0x12c>)
 800c23e:	f001 fa9f 	bl	800d780 <__assert_func>
 800c242:	2301      	movs	r3, #1
 800c244:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c248:	4610      	mov	r0, r2
 800c24a:	b003      	add	sp, #12
 800c24c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c250:	bfbc      	itt	lt
 800c252:	464b      	movlt	r3, r9
 800c254:	46a1      	movlt	r9, r4
 800c256:	4630      	mov	r0, r6
 800c258:	bfb8      	it	lt
 800c25a:	2501      	movlt	r5, #1
 800c25c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c260:	bfb4      	ite	lt
 800c262:	461c      	movlt	r4, r3
 800c264:	2500      	movge	r5, #0
 800c266:	f7ff fcf3 	bl	800bc50 <_Balloc>
 800c26a:	4602      	mov	r2, r0
 800c26c:	b918      	cbnz	r0, 800c276 <__mdiff+0x62>
 800c26e:	4b33      	ldr	r3, [pc, #204]	@ (800c33c <__mdiff+0x128>)
 800c270:	f240 2145 	movw	r1, #581	@ 0x245
 800c274:	e7e2      	b.n	800c23c <__mdiff+0x28>
 800c276:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c27a:	f104 0e14 	add.w	lr, r4, #20
 800c27e:	6926      	ldr	r6, [r4, #16]
 800c280:	f100 0b14 	add.w	fp, r0, #20
 800c284:	60c5      	str	r5, [r0, #12]
 800c286:	f109 0514 	add.w	r5, r9, #20
 800c28a:	f109 0310 	add.w	r3, r9, #16
 800c28e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c292:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c296:	46d9      	mov	r9, fp
 800c298:	f04f 0c00 	mov.w	ip, #0
 800c29c:	9301      	str	r3, [sp, #4]
 800c29e:	9b01      	ldr	r3, [sp, #4]
 800c2a0:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c2a4:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c2a8:	4576      	cmp	r6, lr
 800c2aa:	9301      	str	r3, [sp, #4]
 800c2ac:	fa1f f38a 	uxth.w	r3, sl
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	b283      	uxth	r3, r0
 800c2b4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800c2b8:	eba1 0303 	sub.w	r3, r1, r3
 800c2bc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c2c0:	4463      	add	r3, ip
 800c2c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c2c6:	b29b      	uxth	r3, r3
 800c2c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c2cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c2d0:	f849 3b04 	str.w	r3, [r9], #4
 800c2d4:	d8e3      	bhi.n	800c29e <__mdiff+0x8a>
 800c2d6:	1b33      	subs	r3, r6, r4
 800c2d8:	3415      	adds	r4, #21
 800c2da:	3b15      	subs	r3, #21
 800c2dc:	f023 0303 	bic.w	r3, r3, #3
 800c2e0:	3304      	adds	r3, #4
 800c2e2:	42a6      	cmp	r6, r4
 800c2e4:	bf38      	it	cc
 800c2e6:	2304      	movcc	r3, #4
 800c2e8:	441d      	add	r5, r3
 800c2ea:	445b      	add	r3, fp
 800c2ec:	462c      	mov	r4, r5
 800c2ee:	461e      	mov	r6, r3
 800c2f0:	4544      	cmp	r4, r8
 800c2f2:	d30e      	bcc.n	800c312 <__mdiff+0xfe>
 800c2f4:	f108 0103 	add.w	r1, r8, #3
 800c2f8:	1b49      	subs	r1, r1, r5
 800c2fa:	3d03      	subs	r5, #3
 800c2fc:	f021 0103 	bic.w	r1, r1, #3
 800c300:	45a8      	cmp	r8, r5
 800c302:	bf38      	it	cc
 800c304:	2100      	movcc	r1, #0
 800c306:	440b      	add	r3, r1
 800c308:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c30c:	b199      	cbz	r1, 800c336 <__mdiff+0x122>
 800c30e:	6117      	str	r7, [r2, #16]
 800c310:	e79a      	b.n	800c248 <__mdiff+0x34>
 800c312:	f854 1b04 	ldr.w	r1, [r4], #4
 800c316:	46e6      	mov	lr, ip
 800c318:	fa1f fc81 	uxth.w	ip, r1
 800c31c:	0c08      	lsrs	r0, r1, #16
 800c31e:	4471      	add	r1, lr
 800c320:	44f4      	add	ip, lr
 800c322:	b289      	uxth	r1, r1
 800c324:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c328:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c32c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c330:	f846 1b04 	str.w	r1, [r6], #4
 800c334:	e7dc      	b.n	800c2f0 <__mdiff+0xdc>
 800c336:	3f01      	subs	r7, #1
 800c338:	e7e6      	b.n	800c308 <__mdiff+0xf4>
 800c33a:	bf00      	nop
 800c33c:	0800e5c9 	.word	0x0800e5c9
 800c340:	0800e5da 	.word	0x0800e5da

0800c344 <__ulp>:
 800c344:	b082      	sub	sp, #8
 800c346:	4b11      	ldr	r3, [pc, #68]	@ (800c38c <__ulp+0x48>)
 800c348:	ed8d 0b00 	vstr	d0, [sp]
 800c34c:	9a01      	ldr	r2, [sp, #4]
 800c34e:	4013      	ands	r3, r2
 800c350:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c354:	2b00      	cmp	r3, #0
 800c356:	dc08      	bgt.n	800c36a <__ulp+0x26>
 800c358:	425b      	negs	r3, r3
 800c35a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c35e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c362:	da04      	bge.n	800c36e <__ulp+0x2a>
 800c364:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c368:	4113      	asrs	r3, r2
 800c36a:	2200      	movs	r2, #0
 800c36c:	e008      	b.n	800c380 <__ulp+0x3c>
 800c36e:	f1a2 0314 	sub.w	r3, r2, #20
 800c372:	2b1e      	cmp	r3, #30
 800c374:	bfd6      	itet	le
 800c376:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c37a:	2201      	movgt	r2, #1
 800c37c:	40da      	lsrle	r2, r3
 800c37e:	2300      	movs	r3, #0
 800c380:	4619      	mov	r1, r3
 800c382:	4610      	mov	r0, r2
 800c384:	ec41 0b10 	vmov	d0, r0, r1
 800c388:	b002      	add	sp, #8
 800c38a:	4770      	bx	lr
 800c38c:	7ff00000 	.word	0x7ff00000

0800c390 <__b2d>:
 800c390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c394:	6906      	ldr	r6, [r0, #16]
 800c396:	f100 0814 	add.w	r8, r0, #20
 800c39a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c39e:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c3a2:	1f37      	subs	r7, r6, #4
 800c3a4:	4610      	mov	r0, r2
 800c3a6:	f7ff fd47 	bl	800be38 <__hi0bits>
 800c3aa:	f1c0 0320 	rsb	r3, r0, #32
 800c3ae:	280a      	cmp	r0, #10
 800c3b0:	600b      	str	r3, [r1, #0]
 800c3b2:	491d      	ldr	r1, [pc, #116]	@ (800c428 <__b2d+0x98>)
 800c3b4:	dc16      	bgt.n	800c3e4 <__b2d+0x54>
 800c3b6:	f1c0 0c0b 	rsb	ip, r0, #11
 800c3ba:	45b8      	cmp	r8, r7
 800c3bc:	f100 0015 	add.w	r0, r0, #21
 800c3c0:	fa22 f30c 	lsr.w	r3, r2, ip
 800c3c4:	fa02 f000 	lsl.w	r0, r2, r0
 800c3c8:	ea43 0501 	orr.w	r5, r3, r1
 800c3cc:	bf34      	ite	cc
 800c3ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3d2:	2300      	movcs	r3, #0
 800c3d4:	fa23 f30c 	lsr.w	r3, r3, ip
 800c3d8:	4303      	orrs	r3, r0
 800c3da:	461c      	mov	r4, r3
 800c3dc:	ec45 4b10 	vmov	d0, r4, r5
 800c3e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3e4:	45b8      	cmp	r8, r7
 800c3e6:	bf3a      	itte	cc
 800c3e8:	f1a6 0708 	subcc.w	r7, r6, #8
 800c3ec:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3f0:	2300      	movcs	r3, #0
 800c3f2:	380b      	subs	r0, #11
 800c3f4:	d014      	beq.n	800c420 <__b2d+0x90>
 800c3f6:	f1c0 0120 	rsb	r1, r0, #32
 800c3fa:	4082      	lsls	r2, r0
 800c3fc:	4547      	cmp	r7, r8
 800c3fe:	fa23 f401 	lsr.w	r4, r3, r1
 800c402:	fa03 f300 	lsl.w	r3, r3, r0
 800c406:	ea42 0204 	orr.w	r2, r2, r4
 800c40a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c40e:	bf8c      	ite	hi
 800c410:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c414:	2200      	movls	r2, #0
 800c416:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c41a:	40ca      	lsrs	r2, r1
 800c41c:	4313      	orrs	r3, r2
 800c41e:	e7dc      	b.n	800c3da <__b2d+0x4a>
 800c420:	ea42 0501 	orr.w	r5, r2, r1
 800c424:	e7d9      	b.n	800c3da <__b2d+0x4a>
 800c426:	bf00      	nop
 800c428:	3ff00000 	.word	0x3ff00000

0800c42c <__d2b>:
 800c42c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c430:	460f      	mov	r7, r1
 800c432:	2101      	movs	r1, #1
 800c434:	4616      	mov	r6, r2
 800c436:	ec59 8b10 	vmov	r8, r9, d0
 800c43a:	f7ff fc09 	bl	800bc50 <_Balloc>
 800c43e:	4604      	mov	r4, r0
 800c440:	b930      	cbnz	r0, 800c450 <__d2b+0x24>
 800c442:	4602      	mov	r2, r0
 800c444:	4b23      	ldr	r3, [pc, #140]	@ (800c4d4 <__d2b+0xa8>)
 800c446:	f240 310f 	movw	r1, #783	@ 0x30f
 800c44a:	4823      	ldr	r0, [pc, #140]	@ (800c4d8 <__d2b+0xac>)
 800c44c:	f001 f998 	bl	800d780 <__assert_func>
 800c450:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c454:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c458:	b10d      	cbz	r5, 800c45e <__d2b+0x32>
 800c45a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c45e:	9301      	str	r3, [sp, #4]
 800c460:	f1b8 0300 	subs.w	r3, r8, #0
 800c464:	d023      	beq.n	800c4ae <__d2b+0x82>
 800c466:	4668      	mov	r0, sp
 800c468:	9300      	str	r3, [sp, #0]
 800c46a:	f7ff fd04 	bl	800be76 <__lo0bits>
 800c46e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c472:	b1d0      	cbz	r0, 800c4aa <__d2b+0x7e>
 800c474:	f1c0 0320 	rsb	r3, r0, #32
 800c478:	fa02 f303 	lsl.w	r3, r2, r3
 800c47c:	40c2      	lsrs	r2, r0
 800c47e:	430b      	orrs	r3, r1
 800c480:	9201      	str	r2, [sp, #4]
 800c482:	6163      	str	r3, [r4, #20]
 800c484:	9b01      	ldr	r3, [sp, #4]
 800c486:	2b00      	cmp	r3, #0
 800c488:	61a3      	str	r3, [r4, #24]
 800c48a:	bf0c      	ite	eq
 800c48c:	2201      	moveq	r2, #1
 800c48e:	2202      	movne	r2, #2
 800c490:	6122      	str	r2, [r4, #16]
 800c492:	b1a5      	cbz	r5, 800c4be <__d2b+0x92>
 800c494:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c498:	4405      	add	r5, r0
 800c49a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c49e:	603d      	str	r5, [r7, #0]
 800c4a0:	6030      	str	r0, [r6, #0]
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	b003      	add	sp, #12
 800c4a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4aa:	6161      	str	r1, [r4, #20]
 800c4ac:	e7ea      	b.n	800c484 <__d2b+0x58>
 800c4ae:	a801      	add	r0, sp, #4
 800c4b0:	f7ff fce1 	bl	800be76 <__lo0bits>
 800c4b4:	9b01      	ldr	r3, [sp, #4]
 800c4b6:	3020      	adds	r0, #32
 800c4b8:	2201      	movs	r2, #1
 800c4ba:	6163      	str	r3, [r4, #20]
 800c4bc:	e7e8      	b.n	800c490 <__d2b+0x64>
 800c4be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c4c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4c6:	6038      	str	r0, [r7, #0]
 800c4c8:	6918      	ldr	r0, [r3, #16]
 800c4ca:	f7ff fcb5 	bl	800be38 <__hi0bits>
 800c4ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4d2:	e7e5      	b.n	800c4a0 <__d2b+0x74>
 800c4d4:	0800e5c9 	.word	0x0800e5c9
 800c4d8:	0800e5da 	.word	0x0800e5da

0800c4dc <__ratio>:
 800c4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4e0:	b085      	sub	sp, #20
 800c4e2:	e9cd 1000 	strd	r1, r0, [sp]
 800c4e6:	a902      	add	r1, sp, #8
 800c4e8:	f7ff ff52 	bl	800c390 <__b2d>
 800c4ec:	a903      	add	r1, sp, #12
 800c4ee:	9800      	ldr	r0, [sp, #0]
 800c4f0:	ec55 4b10 	vmov	r4, r5, d0
 800c4f4:	f7ff ff4c 	bl	800c390 <__b2d>
 800c4f8:	9b01      	ldr	r3, [sp, #4]
 800c4fa:	462f      	mov	r7, r5
 800c4fc:	4620      	mov	r0, r4
 800c4fe:	6919      	ldr	r1, [r3, #16]
 800c500:	9b00      	ldr	r3, [sp, #0]
 800c502:	691b      	ldr	r3, [r3, #16]
 800c504:	1ac9      	subs	r1, r1, r3
 800c506:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c50a:	ec5b ab10 	vmov	sl, fp, d0
 800c50e:	1a9b      	subs	r3, r3, r2
 800c510:	46d9      	mov	r9, fp
 800c512:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c516:	2b00      	cmp	r3, #0
 800c518:	bfcd      	iteet	gt
 800c51a:	462a      	movgt	r2, r5
 800c51c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c520:	465a      	movle	r2, fp
 800c522:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c526:	bfd8      	it	le
 800c528:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c52c:	4652      	mov	r2, sl
 800c52e:	4639      	mov	r1, r7
 800c530:	464b      	mov	r3, r9
 800c532:	f7f4 f99f 	bl	8000874 <__aeabi_ddiv>
 800c536:	ec41 0b10 	vmov	d0, r0, r1
 800c53a:	b005      	add	sp, #20
 800c53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c540 <__copybits>:
 800c540:	3901      	subs	r1, #1
 800c542:	f102 0314 	add.w	r3, r2, #20
 800c546:	1149      	asrs	r1, r1, #5
 800c548:	b570      	push	{r4, r5, r6, lr}
 800c54a:	3101      	adds	r1, #1
 800c54c:	6914      	ldr	r4, [r2, #16]
 800c54e:	1f05      	subs	r5, r0, #4
 800c550:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c554:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c558:	42a3      	cmp	r3, r4
 800c55a:	d30c      	bcc.n	800c576 <__copybits+0x36>
 800c55c:	1aa3      	subs	r3, r4, r2
 800c55e:	3211      	adds	r2, #17
 800c560:	3b11      	subs	r3, #17
 800c562:	f023 0303 	bic.w	r3, r3, #3
 800c566:	42a2      	cmp	r2, r4
 800c568:	bf88      	it	hi
 800c56a:	2300      	movhi	r3, #0
 800c56c:	4418      	add	r0, r3
 800c56e:	2300      	movs	r3, #0
 800c570:	4288      	cmp	r0, r1
 800c572:	d305      	bcc.n	800c580 <__copybits+0x40>
 800c574:	bd70      	pop	{r4, r5, r6, pc}
 800c576:	f853 6b04 	ldr.w	r6, [r3], #4
 800c57a:	f845 6f04 	str.w	r6, [r5, #4]!
 800c57e:	e7eb      	b.n	800c558 <__copybits+0x18>
 800c580:	f840 3b04 	str.w	r3, [r0], #4
 800c584:	e7f4      	b.n	800c570 <__copybits+0x30>

0800c586 <__any_on>:
 800c586:	f100 0214 	add.w	r2, r0, #20
 800c58a:	114b      	asrs	r3, r1, #5
 800c58c:	6900      	ldr	r0, [r0, #16]
 800c58e:	4298      	cmp	r0, r3
 800c590:	b510      	push	{r4, lr}
 800c592:	db11      	blt.n	800c5b8 <__any_on+0x32>
 800c594:	dd0a      	ble.n	800c5ac <__any_on+0x26>
 800c596:	f011 011f 	ands.w	r1, r1, #31
 800c59a:	d007      	beq.n	800c5ac <__any_on+0x26>
 800c59c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c5a0:	fa24 f001 	lsr.w	r0, r4, r1
 800c5a4:	fa00 f101 	lsl.w	r1, r0, r1
 800c5a8:	428c      	cmp	r4, r1
 800c5aa:	d10b      	bne.n	800c5c4 <__any_on+0x3e>
 800c5ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d803      	bhi.n	800c5bc <__any_on+0x36>
 800c5b4:	2000      	movs	r0, #0
 800c5b6:	bd10      	pop	{r4, pc}
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	e7f7      	b.n	800c5ac <__any_on+0x26>
 800c5bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5c0:	2900      	cmp	r1, #0
 800c5c2:	d0f5      	beq.n	800c5b0 <__any_on+0x2a>
 800c5c4:	2001      	movs	r0, #1
 800c5c6:	e7f6      	b.n	800c5b6 <__any_on+0x30>

0800c5c8 <sulp>:
 800c5c8:	b570      	push	{r4, r5, r6, lr}
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	460d      	mov	r5, r1
 800c5ce:	4616      	mov	r6, r2
 800c5d0:	ec45 4b10 	vmov	d0, r4, r5
 800c5d4:	f7ff feb6 	bl	800c344 <__ulp>
 800c5d8:	ec51 0b10 	vmov	r0, r1, d0
 800c5dc:	b17e      	cbz	r6, 800c5fe <sulp+0x36>
 800c5de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c5e2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	dd09      	ble.n	800c5fe <sulp+0x36>
 800c5ea:	051b      	lsls	r3, r3, #20
 800c5ec:	2400      	movs	r4, #0
 800c5ee:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c5f2:	4622      	mov	r2, r4
 800c5f4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c5f8:	462b      	mov	r3, r5
 800c5fa:	f7f4 f811 	bl	8000620 <__aeabi_dmul>
 800c5fe:	ec41 0b10 	vmov	d0, r0, r1
 800c602:	bd70      	pop	{r4, r5, r6, pc}
 800c604:	0000      	movs	r0, r0
	...

0800c608 <_strtod_l>:
 800c608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c60c:	b09f      	sub	sp, #124	@ 0x7c
 800c60e:	460c      	mov	r4, r1
 800c610:	f04f 0a00 	mov.w	sl, #0
 800c614:	f04f 0b00 	mov.w	fp, #0
 800c618:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c61a:	2200      	movs	r2, #0
 800c61c:	9005      	str	r0, [sp, #20]
 800c61e:	921a      	str	r2, [sp, #104]	@ 0x68
 800c620:	460a      	mov	r2, r1
 800c622:	9219      	str	r2, [sp, #100]	@ 0x64
 800c624:	7811      	ldrb	r1, [r2, #0]
 800c626:	292b      	cmp	r1, #43	@ 0x2b
 800c628:	d04a      	beq.n	800c6c0 <_strtod_l+0xb8>
 800c62a:	d838      	bhi.n	800c69e <_strtod_l+0x96>
 800c62c:	290d      	cmp	r1, #13
 800c62e:	d832      	bhi.n	800c696 <_strtod_l+0x8e>
 800c630:	2908      	cmp	r1, #8
 800c632:	d832      	bhi.n	800c69a <_strtod_l+0x92>
 800c634:	2900      	cmp	r1, #0
 800c636:	d03b      	beq.n	800c6b0 <_strtod_l+0xa8>
 800c638:	2200      	movs	r2, #0
 800c63a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c63c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c63e:	782a      	ldrb	r2, [r5, #0]
 800c640:	2a30      	cmp	r2, #48	@ 0x30
 800c642:	f040 80b3 	bne.w	800c7ac <_strtod_l+0x1a4>
 800c646:	786a      	ldrb	r2, [r5, #1]
 800c648:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c64c:	2a58      	cmp	r2, #88	@ 0x58
 800c64e:	d16e      	bne.n	800c72e <_strtod_l+0x126>
 800c650:	9302      	str	r3, [sp, #8]
 800c652:	a919      	add	r1, sp, #100	@ 0x64
 800c654:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c656:	4a90      	ldr	r2, [pc, #576]	@ (800c898 <_strtod_l+0x290>)
 800c658:	9301      	str	r3, [sp, #4]
 800c65a:	ab1a      	add	r3, sp, #104	@ 0x68
 800c65c:	9805      	ldr	r0, [sp, #20]
 800c65e:	9300      	str	r3, [sp, #0]
 800c660:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c662:	f001 f925 	bl	800d8b0 <__gethex>
 800c666:	f010 060f 	ands.w	r6, r0, #15
 800c66a:	4604      	mov	r4, r0
 800c66c:	d005      	beq.n	800c67a <_strtod_l+0x72>
 800c66e:	2e06      	cmp	r6, #6
 800c670:	d128      	bne.n	800c6c4 <_strtod_l+0xbc>
 800c672:	3501      	adds	r5, #1
 800c674:	2300      	movs	r3, #0
 800c676:	9519      	str	r5, [sp, #100]	@ 0x64
 800c678:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c67a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	f040 858e 	bne.w	800d19e <_strtod_l+0xb96>
 800c682:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c684:	b1cb      	cbz	r3, 800c6ba <_strtod_l+0xb2>
 800c686:	4652      	mov	r2, sl
 800c688:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c68c:	ec43 2b10 	vmov	d0, r2, r3
 800c690:	b01f      	add	sp, #124	@ 0x7c
 800c692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c696:	2920      	cmp	r1, #32
 800c698:	d1ce      	bne.n	800c638 <_strtod_l+0x30>
 800c69a:	3201      	adds	r2, #1
 800c69c:	e7c1      	b.n	800c622 <_strtod_l+0x1a>
 800c69e:	292d      	cmp	r1, #45	@ 0x2d
 800c6a0:	d1ca      	bne.n	800c638 <_strtod_l+0x30>
 800c6a2:	2101      	movs	r1, #1
 800c6a4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c6a6:	1c51      	adds	r1, r2, #1
 800c6a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c6aa:	7852      	ldrb	r2, [r2, #1]
 800c6ac:	2a00      	cmp	r2, #0
 800c6ae:	d1c5      	bne.n	800c63c <_strtod_l+0x34>
 800c6b0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c6b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	f040 8570 	bne.w	800d19a <_strtod_l+0xb92>
 800c6ba:	4652      	mov	r2, sl
 800c6bc:	465b      	mov	r3, fp
 800c6be:	e7e5      	b.n	800c68c <_strtod_l+0x84>
 800c6c0:	2100      	movs	r1, #0
 800c6c2:	e7ef      	b.n	800c6a4 <_strtod_l+0x9c>
 800c6c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c6c6:	b13a      	cbz	r2, 800c6d8 <_strtod_l+0xd0>
 800c6c8:	2135      	movs	r1, #53	@ 0x35
 800c6ca:	a81c      	add	r0, sp, #112	@ 0x70
 800c6cc:	f7ff ff38 	bl	800c540 <__copybits>
 800c6d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c6d2:	9805      	ldr	r0, [sp, #20]
 800c6d4:	f7ff fafc 	bl	800bcd0 <_Bfree>
 800c6d8:	3e01      	subs	r6, #1
 800c6da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c6dc:	2e04      	cmp	r6, #4
 800c6de:	d806      	bhi.n	800c6ee <_strtod_l+0xe6>
 800c6e0:	e8df f006 	tbb	[pc, r6]
 800c6e4:	201d0314 	.word	0x201d0314
 800c6e8:	14          	.byte	0x14
 800c6e9:	00          	.byte	0x00
 800c6ea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c6ee:	05e1      	lsls	r1, r4, #23
 800c6f0:	bf48      	it	mi
 800c6f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c6f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c6fa:	0d1b      	lsrs	r3, r3, #20
 800c6fc:	051b      	lsls	r3, r3, #20
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d1bb      	bne.n	800c67a <_strtod_l+0x72>
 800c702:	f7fe fb11 	bl	800ad28 <__errno>
 800c706:	2322      	movs	r3, #34	@ 0x22
 800c708:	6003      	str	r3, [r0, #0]
 800c70a:	e7b6      	b.n	800c67a <_strtod_l+0x72>
 800c70c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c710:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c714:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c718:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c71c:	e7e7      	b.n	800c6ee <_strtod_l+0xe6>
 800c71e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c8a0 <_strtod_l+0x298>
 800c722:	e7e4      	b.n	800c6ee <_strtod_l+0xe6>
 800c724:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c728:	f04f 3aff 	mov.w	sl, #4294967295
 800c72c:	e7df      	b.n	800c6ee <_strtod_l+0xe6>
 800c72e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c730:	1c5a      	adds	r2, r3, #1
 800c732:	9219      	str	r2, [sp, #100]	@ 0x64
 800c734:	785b      	ldrb	r3, [r3, #1]
 800c736:	2b30      	cmp	r3, #48	@ 0x30
 800c738:	d0f9      	beq.n	800c72e <_strtod_l+0x126>
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d09d      	beq.n	800c67a <_strtod_l+0x72>
 800c73e:	2301      	movs	r3, #1
 800c740:	9309      	str	r3, [sp, #36]	@ 0x24
 800c742:	220a      	movs	r2, #10
 800c744:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c746:	930c      	str	r3, [sp, #48]	@ 0x30
 800c748:	2300      	movs	r3, #0
 800c74a:	461f      	mov	r7, r3
 800c74c:	9308      	str	r3, [sp, #32]
 800c74e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c750:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c752:	7805      	ldrb	r5, [r0, #0]
 800c754:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c758:	b2d9      	uxtb	r1, r3
 800c75a:	2909      	cmp	r1, #9
 800c75c:	d928      	bls.n	800c7b0 <_strtod_l+0x1a8>
 800c75e:	2201      	movs	r2, #1
 800c760:	494e      	ldr	r1, [pc, #312]	@ (800c89c <_strtod_l+0x294>)
 800c762:	f000 ffd5 	bl	800d710 <strncmp>
 800c766:	2800      	cmp	r0, #0
 800c768:	d033      	beq.n	800c7d2 <_strtod_l+0x1ca>
 800c76a:	2000      	movs	r0, #0
 800c76c:	462a      	mov	r2, r5
 800c76e:	463d      	mov	r5, r7
 800c770:	4681      	mov	r9, r0
 800c772:	4603      	mov	r3, r0
 800c774:	2a65      	cmp	r2, #101	@ 0x65
 800c776:	d001      	beq.n	800c77c <_strtod_l+0x174>
 800c778:	2a45      	cmp	r2, #69	@ 0x45
 800c77a:	d114      	bne.n	800c7a6 <_strtod_l+0x19e>
 800c77c:	b91d      	cbnz	r5, 800c786 <_strtod_l+0x17e>
 800c77e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c780:	4302      	orrs	r2, r0
 800c782:	d095      	beq.n	800c6b0 <_strtod_l+0xa8>
 800c784:	2500      	movs	r5, #0
 800c786:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c788:	1c62      	adds	r2, r4, #1
 800c78a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c78c:	7862      	ldrb	r2, [r4, #1]
 800c78e:	2a2b      	cmp	r2, #43	@ 0x2b
 800c790:	d078      	beq.n	800c884 <_strtod_l+0x27c>
 800c792:	2a2d      	cmp	r2, #45	@ 0x2d
 800c794:	d07c      	beq.n	800c890 <_strtod_l+0x288>
 800c796:	f04f 0c00 	mov.w	ip, #0
 800c79a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c79e:	2909      	cmp	r1, #9
 800c7a0:	f240 8084 	bls.w	800c8ac <_strtod_l+0x2a4>
 800c7a4:	9419      	str	r4, [sp, #100]	@ 0x64
 800c7a6:	f04f 0800 	mov.w	r8, #0
 800c7aa:	e0a4      	b.n	800c8f6 <_strtod_l+0x2ee>
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	e7c7      	b.n	800c740 <_strtod_l+0x138>
 800c7b0:	2f08      	cmp	r7, #8
 800c7b2:	f100 0001 	add.w	r0, r0, #1
 800c7b6:	f107 0701 	add.w	r7, r7, #1
 800c7ba:	bfd5      	itete	le
 800c7bc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c7be:	9908      	ldrgt	r1, [sp, #32]
 800c7c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800c7c4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c7c8:	bfd4      	ite	le
 800c7ca:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c7cc:	9308      	strgt	r3, [sp, #32]
 800c7ce:	9019      	str	r0, [sp, #100]	@ 0x64
 800c7d0:	e7be      	b.n	800c750 <_strtod_l+0x148>
 800c7d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7d4:	1c5a      	adds	r2, r3, #1
 800c7d6:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7d8:	785a      	ldrb	r2, [r3, #1]
 800c7da:	b37f      	cbz	r7, 800c83c <_strtod_l+0x234>
 800c7dc:	4681      	mov	r9, r0
 800c7de:	463d      	mov	r5, r7
 800c7e0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c7e4:	2b09      	cmp	r3, #9
 800c7e6:	d912      	bls.n	800c80e <_strtod_l+0x206>
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	e7c3      	b.n	800c774 <_strtod_l+0x16c>
 800c7ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7ee:	3001      	adds	r0, #1
 800c7f0:	1c5a      	adds	r2, r3, #1
 800c7f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7f4:	785a      	ldrb	r2, [r3, #1]
 800c7f6:	2a30      	cmp	r2, #48	@ 0x30
 800c7f8:	d0f8      	beq.n	800c7ec <_strtod_l+0x1e4>
 800c7fa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c7fe:	2b08      	cmp	r3, #8
 800c800:	f200 84d2 	bhi.w	800d1a8 <_strtod_l+0xba0>
 800c804:	4681      	mov	r9, r0
 800c806:	2000      	movs	r0, #0
 800c808:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c80a:	4605      	mov	r5, r0
 800c80c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c80e:	3a30      	subs	r2, #48	@ 0x30
 800c810:	f100 0301 	add.w	r3, r0, #1
 800c814:	d02a      	beq.n	800c86c <_strtod_l+0x264>
 800c816:	4499      	add	r9, r3
 800c818:	eb00 0c05 	add.w	ip, r0, r5
 800c81c:	462b      	mov	r3, r5
 800c81e:	210a      	movs	r1, #10
 800c820:	4563      	cmp	r3, ip
 800c822:	d10d      	bne.n	800c840 <_strtod_l+0x238>
 800c824:	1c69      	adds	r1, r5, #1
 800c826:	4401      	add	r1, r0
 800c828:	4428      	add	r0, r5
 800c82a:	2808      	cmp	r0, #8
 800c82c:	dc16      	bgt.n	800c85c <_strtod_l+0x254>
 800c82e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c830:	230a      	movs	r3, #10
 800c832:	fb03 2300 	mla	r3, r3, r0, r2
 800c836:	930a      	str	r3, [sp, #40]	@ 0x28
 800c838:	2300      	movs	r3, #0
 800c83a:	e018      	b.n	800c86e <_strtod_l+0x266>
 800c83c:	4638      	mov	r0, r7
 800c83e:	e7da      	b.n	800c7f6 <_strtod_l+0x1ee>
 800c840:	2b08      	cmp	r3, #8
 800c842:	f103 0301 	add.w	r3, r3, #1
 800c846:	dc03      	bgt.n	800c850 <_strtod_l+0x248>
 800c848:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c84a:	434e      	muls	r6, r1
 800c84c:	960a      	str	r6, [sp, #40]	@ 0x28
 800c84e:	e7e7      	b.n	800c820 <_strtod_l+0x218>
 800c850:	2b10      	cmp	r3, #16
 800c852:	bfde      	ittt	le
 800c854:	9e08      	ldrle	r6, [sp, #32]
 800c856:	434e      	mulle	r6, r1
 800c858:	9608      	strle	r6, [sp, #32]
 800c85a:	e7e1      	b.n	800c820 <_strtod_l+0x218>
 800c85c:	280f      	cmp	r0, #15
 800c85e:	dceb      	bgt.n	800c838 <_strtod_l+0x230>
 800c860:	9808      	ldr	r0, [sp, #32]
 800c862:	230a      	movs	r3, #10
 800c864:	fb03 2300 	mla	r3, r3, r0, r2
 800c868:	9308      	str	r3, [sp, #32]
 800c86a:	e7e5      	b.n	800c838 <_strtod_l+0x230>
 800c86c:	4629      	mov	r1, r5
 800c86e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c870:	460d      	mov	r5, r1
 800c872:	1c50      	adds	r0, r2, #1
 800c874:	9019      	str	r0, [sp, #100]	@ 0x64
 800c876:	4618      	mov	r0, r3
 800c878:	7852      	ldrb	r2, [r2, #1]
 800c87a:	e7b1      	b.n	800c7e0 <_strtod_l+0x1d8>
 800c87c:	f04f 0900 	mov.w	r9, #0
 800c880:	2301      	movs	r3, #1
 800c882:	e77c      	b.n	800c77e <_strtod_l+0x176>
 800c884:	f04f 0c00 	mov.w	ip, #0
 800c888:	1ca2      	adds	r2, r4, #2
 800c88a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c88c:	78a2      	ldrb	r2, [r4, #2]
 800c88e:	e784      	b.n	800c79a <_strtod_l+0x192>
 800c890:	f04f 0c01 	mov.w	ip, #1
 800c894:	e7f8      	b.n	800c888 <_strtod_l+0x280>
 800c896:	bf00      	nop
 800c898:	0800e748 	.word	0x0800e748
 800c89c:	0800e730 	.word	0x0800e730
 800c8a0:	7ff00000 	.word	0x7ff00000
 800c8a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8a6:	1c51      	adds	r1, r2, #1
 800c8a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c8aa:	7852      	ldrb	r2, [r2, #1]
 800c8ac:	2a30      	cmp	r2, #48	@ 0x30
 800c8ae:	d0f9      	beq.n	800c8a4 <_strtod_l+0x29c>
 800c8b0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c8b4:	2908      	cmp	r1, #8
 800c8b6:	f63f af76 	bhi.w	800c7a6 <_strtod_l+0x19e>
 800c8ba:	3a30      	subs	r2, #48	@ 0x30
 800c8bc:	f04f 080a 	mov.w	r8, #10
 800c8c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c8c2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8c4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c8c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8c8:	1c56      	adds	r6, r2, #1
 800c8ca:	9619      	str	r6, [sp, #100]	@ 0x64
 800c8cc:	7852      	ldrb	r2, [r2, #1]
 800c8ce:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c8d2:	f1be 0f09 	cmp.w	lr, #9
 800c8d6:	d939      	bls.n	800c94c <_strtod_l+0x344>
 800c8d8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c8da:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c8de:	1a76      	subs	r6, r6, r1
 800c8e0:	2e08      	cmp	r6, #8
 800c8e2:	dc03      	bgt.n	800c8ec <_strtod_l+0x2e4>
 800c8e4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c8e6:	4588      	cmp	r8, r1
 800c8e8:	bfa8      	it	ge
 800c8ea:	4688      	movge	r8, r1
 800c8ec:	f1bc 0f00 	cmp.w	ip, #0
 800c8f0:	d001      	beq.n	800c8f6 <_strtod_l+0x2ee>
 800c8f2:	f1c8 0800 	rsb	r8, r8, #0
 800c8f6:	2d00      	cmp	r5, #0
 800c8f8:	d14e      	bne.n	800c998 <_strtod_l+0x390>
 800c8fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8fc:	4308      	orrs	r0, r1
 800c8fe:	f47f aebc 	bne.w	800c67a <_strtod_l+0x72>
 800c902:	2b00      	cmp	r3, #0
 800c904:	f47f aed4 	bne.w	800c6b0 <_strtod_l+0xa8>
 800c908:	2a69      	cmp	r2, #105	@ 0x69
 800c90a:	d028      	beq.n	800c95e <_strtod_l+0x356>
 800c90c:	dc25      	bgt.n	800c95a <_strtod_l+0x352>
 800c90e:	2a49      	cmp	r2, #73	@ 0x49
 800c910:	d025      	beq.n	800c95e <_strtod_l+0x356>
 800c912:	2a4e      	cmp	r2, #78	@ 0x4e
 800c914:	f47f aecc 	bne.w	800c6b0 <_strtod_l+0xa8>
 800c918:	499b      	ldr	r1, [pc, #620]	@ (800cb88 <_strtod_l+0x580>)
 800c91a:	a819      	add	r0, sp, #100	@ 0x64
 800c91c:	f001 f9e8 	bl	800dcf0 <__match>
 800c920:	2800      	cmp	r0, #0
 800c922:	f43f aec5 	beq.w	800c6b0 <_strtod_l+0xa8>
 800c926:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c928:	781b      	ldrb	r3, [r3, #0]
 800c92a:	2b28      	cmp	r3, #40	@ 0x28
 800c92c:	d12e      	bne.n	800c98c <_strtod_l+0x384>
 800c92e:	aa1c      	add	r2, sp, #112	@ 0x70
 800c930:	4996      	ldr	r1, [pc, #600]	@ (800cb8c <_strtod_l+0x584>)
 800c932:	a819      	add	r0, sp, #100	@ 0x64
 800c934:	f001 f9f0 	bl	800dd18 <__hexnan>
 800c938:	2805      	cmp	r0, #5
 800c93a:	d127      	bne.n	800c98c <_strtod_l+0x384>
 800c93c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c93e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c942:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c946:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c94a:	e696      	b.n	800c67a <_strtod_l+0x72>
 800c94c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c94e:	fb08 2101 	mla	r1, r8, r1, r2
 800c952:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c956:	920e      	str	r2, [sp, #56]	@ 0x38
 800c958:	e7b5      	b.n	800c8c6 <_strtod_l+0x2be>
 800c95a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c95c:	e7da      	b.n	800c914 <_strtod_l+0x30c>
 800c95e:	498c      	ldr	r1, [pc, #560]	@ (800cb90 <_strtod_l+0x588>)
 800c960:	a819      	add	r0, sp, #100	@ 0x64
 800c962:	f001 f9c5 	bl	800dcf0 <__match>
 800c966:	2800      	cmp	r0, #0
 800c968:	f43f aea2 	beq.w	800c6b0 <_strtod_l+0xa8>
 800c96c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c96e:	a819      	add	r0, sp, #100	@ 0x64
 800c970:	4988      	ldr	r1, [pc, #544]	@ (800cb94 <_strtod_l+0x58c>)
 800c972:	3b01      	subs	r3, #1
 800c974:	9319      	str	r3, [sp, #100]	@ 0x64
 800c976:	f001 f9bb 	bl	800dcf0 <__match>
 800c97a:	b910      	cbnz	r0, 800c982 <_strtod_l+0x37a>
 800c97c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c97e:	3301      	adds	r3, #1
 800c980:	9319      	str	r3, [sp, #100]	@ 0x64
 800c982:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800cba4 <_strtod_l+0x59c>
 800c986:	f04f 0a00 	mov.w	sl, #0
 800c98a:	e676      	b.n	800c67a <_strtod_l+0x72>
 800c98c:	4882      	ldr	r0, [pc, #520]	@ (800cb98 <_strtod_l+0x590>)
 800c98e:	f000 feef 	bl	800d770 <nan>
 800c992:	ec5b ab10 	vmov	sl, fp, d0
 800c996:	e670      	b.n	800c67a <_strtod_l+0x72>
 800c998:	eba8 0309 	sub.w	r3, r8, r9
 800c99c:	2f00      	cmp	r7, #0
 800c99e:	bf08      	it	eq
 800c9a0:	462f      	moveq	r7, r5
 800c9a2:	2d10      	cmp	r5, #16
 800c9a4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c9a6:	462c      	mov	r4, r5
 800c9a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9aa:	bfa8      	it	ge
 800c9ac:	2410      	movge	r4, #16
 800c9ae:	f7f3 fdbd 	bl	800052c <__aeabi_ui2d>
 800c9b2:	2d09      	cmp	r5, #9
 800c9b4:	4682      	mov	sl, r0
 800c9b6:	468b      	mov	fp, r1
 800c9b8:	dc13      	bgt.n	800c9e2 <_strtod_l+0x3da>
 800c9ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	f43f ae5c 	beq.w	800c67a <_strtod_l+0x72>
 800c9c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c4:	dd78      	ble.n	800cab8 <_strtod_l+0x4b0>
 800c9c6:	2b16      	cmp	r3, #22
 800c9c8:	dc5f      	bgt.n	800ca8a <_strtod_l+0x482>
 800c9ca:	4974      	ldr	r1, [pc, #464]	@ (800cb9c <_strtod_l+0x594>)
 800c9cc:	4652      	mov	r2, sl
 800c9ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c9d2:	465b      	mov	r3, fp
 800c9d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9d8:	f7f3 fe22 	bl	8000620 <__aeabi_dmul>
 800c9dc:	4682      	mov	sl, r0
 800c9de:	468b      	mov	fp, r1
 800c9e0:	e64b      	b.n	800c67a <_strtod_l+0x72>
 800c9e2:	4b6e      	ldr	r3, [pc, #440]	@ (800cb9c <_strtod_l+0x594>)
 800c9e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c9e8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c9ec:	f7f3 fe18 	bl	8000620 <__aeabi_dmul>
 800c9f0:	4682      	mov	sl, r0
 800c9f2:	468b      	mov	fp, r1
 800c9f4:	9808      	ldr	r0, [sp, #32]
 800c9f6:	f7f3 fd99 	bl	800052c <__aeabi_ui2d>
 800c9fa:	4602      	mov	r2, r0
 800c9fc:	460b      	mov	r3, r1
 800c9fe:	4650      	mov	r0, sl
 800ca00:	4659      	mov	r1, fp
 800ca02:	f7f3 fc57 	bl	80002b4 <__adddf3>
 800ca06:	2d0f      	cmp	r5, #15
 800ca08:	4682      	mov	sl, r0
 800ca0a:	468b      	mov	fp, r1
 800ca0c:	ddd5      	ble.n	800c9ba <_strtod_l+0x3b2>
 800ca0e:	1b2c      	subs	r4, r5, r4
 800ca10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca12:	441c      	add	r4, r3
 800ca14:	2c00      	cmp	r4, #0
 800ca16:	f340 8096 	ble.w	800cb46 <_strtod_l+0x53e>
 800ca1a:	f014 030f 	ands.w	r3, r4, #15
 800ca1e:	d00a      	beq.n	800ca36 <_strtod_l+0x42e>
 800ca20:	495e      	ldr	r1, [pc, #376]	@ (800cb9c <_strtod_l+0x594>)
 800ca22:	4652      	mov	r2, sl
 800ca24:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca28:	465b      	mov	r3, fp
 800ca2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca2e:	f7f3 fdf7 	bl	8000620 <__aeabi_dmul>
 800ca32:	4682      	mov	sl, r0
 800ca34:	468b      	mov	fp, r1
 800ca36:	f034 040f 	bics.w	r4, r4, #15
 800ca3a:	d073      	beq.n	800cb24 <_strtod_l+0x51c>
 800ca3c:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ca40:	dd48      	ble.n	800cad4 <_strtod_l+0x4cc>
 800ca42:	2400      	movs	r4, #0
 800ca44:	46a0      	mov	r8, r4
 800ca46:	46a1      	mov	r9, r4
 800ca48:	940a      	str	r4, [sp, #40]	@ 0x28
 800ca4a:	2322      	movs	r3, #34	@ 0x22
 800ca4c:	9a05      	ldr	r2, [sp, #20]
 800ca4e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cba4 <_strtod_l+0x59c>
 800ca52:	f04f 0a00 	mov.w	sl, #0
 800ca56:	6013      	str	r3, [r2, #0]
 800ca58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	f43f ae0d 	beq.w	800c67a <_strtod_l+0x72>
 800ca60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca62:	9805      	ldr	r0, [sp, #20]
 800ca64:	f7ff f934 	bl	800bcd0 <_Bfree>
 800ca68:	4649      	mov	r1, r9
 800ca6a:	9805      	ldr	r0, [sp, #20]
 800ca6c:	f7ff f930 	bl	800bcd0 <_Bfree>
 800ca70:	4641      	mov	r1, r8
 800ca72:	9805      	ldr	r0, [sp, #20]
 800ca74:	f7ff f92c 	bl	800bcd0 <_Bfree>
 800ca78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ca7a:	9805      	ldr	r0, [sp, #20]
 800ca7c:	f7ff f928 	bl	800bcd0 <_Bfree>
 800ca80:	4621      	mov	r1, r4
 800ca82:	9805      	ldr	r0, [sp, #20]
 800ca84:	f7ff f924 	bl	800bcd0 <_Bfree>
 800ca88:	e5f7      	b.n	800c67a <_strtod_l+0x72>
 800ca8a:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ca8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca90:	4293      	cmp	r3, r2
 800ca92:	dbbc      	blt.n	800ca0e <_strtod_l+0x406>
 800ca94:	f1c5 050f 	rsb	r5, r5, #15
 800ca98:	4c40      	ldr	r4, [pc, #256]	@ (800cb9c <_strtod_l+0x594>)
 800ca9a:	4652      	mov	r2, sl
 800ca9c:	465b      	mov	r3, fp
 800ca9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800caa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800caa6:	f7f3 fdbb 	bl	8000620 <__aeabi_dmul>
 800caaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caac:	1b5d      	subs	r5, r3, r5
 800caae:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cab2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cab6:	e78f      	b.n	800c9d8 <_strtod_l+0x3d0>
 800cab8:	3316      	adds	r3, #22
 800caba:	dba8      	blt.n	800ca0e <_strtod_l+0x406>
 800cabc:	eba9 0808 	sub.w	r8, r9, r8
 800cac0:	4b36      	ldr	r3, [pc, #216]	@ (800cb9c <_strtod_l+0x594>)
 800cac2:	4650      	mov	r0, sl
 800cac4:	4659      	mov	r1, fp
 800cac6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800caca:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cace:	f7f3 fed1 	bl	8000874 <__aeabi_ddiv>
 800cad2:	e783      	b.n	800c9dc <_strtod_l+0x3d4>
 800cad4:	4b32      	ldr	r3, [pc, #200]	@ (800cba0 <_strtod_l+0x598>)
 800cad6:	1124      	asrs	r4, r4, #4
 800cad8:	4650      	mov	r0, sl
 800cada:	4659      	mov	r1, fp
 800cadc:	9308      	str	r3, [sp, #32]
 800cade:	2300      	movs	r3, #0
 800cae0:	461e      	mov	r6, r3
 800cae2:	2c01      	cmp	r4, #1
 800cae4:	dc21      	bgt.n	800cb2a <_strtod_l+0x522>
 800cae6:	b10b      	cbz	r3, 800caec <_strtod_l+0x4e4>
 800cae8:	4682      	mov	sl, r0
 800caea:	468b      	mov	fp, r1
 800caec:	492c      	ldr	r1, [pc, #176]	@ (800cba0 <_strtod_l+0x598>)
 800caee:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800caf2:	4652      	mov	r2, sl
 800caf4:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800caf8:	465b      	mov	r3, fp
 800cafa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cafe:	f7f3 fd8f 	bl	8000620 <__aeabi_dmul>
 800cb02:	4b28      	ldr	r3, [pc, #160]	@ (800cba4 <_strtod_l+0x59c>)
 800cb04:	460a      	mov	r2, r1
 800cb06:	4682      	mov	sl, r0
 800cb08:	400b      	ands	r3, r1
 800cb0a:	4927      	ldr	r1, [pc, #156]	@ (800cba8 <_strtod_l+0x5a0>)
 800cb0c:	428b      	cmp	r3, r1
 800cb0e:	d898      	bhi.n	800ca42 <_strtod_l+0x43a>
 800cb10:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cb14:	428b      	cmp	r3, r1
 800cb16:	bf86      	itte	hi
 800cb18:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800cbac <_strtod_l+0x5a4>
 800cb1c:	f04f 3aff 	movhi.w	sl, #4294967295
 800cb20:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cb24:	2300      	movs	r3, #0
 800cb26:	9308      	str	r3, [sp, #32]
 800cb28:	e07a      	b.n	800cc20 <_strtod_l+0x618>
 800cb2a:	07e2      	lsls	r2, r4, #31
 800cb2c:	d505      	bpl.n	800cb3a <_strtod_l+0x532>
 800cb2e:	9b08      	ldr	r3, [sp, #32]
 800cb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb34:	f7f3 fd74 	bl	8000620 <__aeabi_dmul>
 800cb38:	2301      	movs	r3, #1
 800cb3a:	9a08      	ldr	r2, [sp, #32]
 800cb3c:	3601      	adds	r6, #1
 800cb3e:	1064      	asrs	r4, r4, #1
 800cb40:	3208      	adds	r2, #8
 800cb42:	9208      	str	r2, [sp, #32]
 800cb44:	e7cd      	b.n	800cae2 <_strtod_l+0x4da>
 800cb46:	d0ed      	beq.n	800cb24 <_strtod_l+0x51c>
 800cb48:	4264      	negs	r4, r4
 800cb4a:	f014 020f 	ands.w	r2, r4, #15
 800cb4e:	d00a      	beq.n	800cb66 <_strtod_l+0x55e>
 800cb50:	4b12      	ldr	r3, [pc, #72]	@ (800cb9c <_strtod_l+0x594>)
 800cb52:	4650      	mov	r0, sl
 800cb54:	4659      	mov	r1, fp
 800cb56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5e:	f7f3 fe89 	bl	8000874 <__aeabi_ddiv>
 800cb62:	4682      	mov	sl, r0
 800cb64:	468b      	mov	fp, r1
 800cb66:	1124      	asrs	r4, r4, #4
 800cb68:	d0dc      	beq.n	800cb24 <_strtod_l+0x51c>
 800cb6a:	2c1f      	cmp	r4, #31
 800cb6c:	dd20      	ble.n	800cbb0 <_strtod_l+0x5a8>
 800cb6e:	2400      	movs	r4, #0
 800cb70:	46a0      	mov	r8, r4
 800cb72:	46a1      	mov	r9, r4
 800cb74:	940a      	str	r4, [sp, #40]	@ 0x28
 800cb76:	2322      	movs	r3, #34	@ 0x22
 800cb78:	9a05      	ldr	r2, [sp, #20]
 800cb7a:	f04f 0a00 	mov.w	sl, #0
 800cb7e:	f04f 0b00 	mov.w	fp, #0
 800cb82:	6013      	str	r3, [r2, #0]
 800cb84:	e768      	b.n	800ca58 <_strtod_l+0x450>
 800cb86:	bf00      	nop
 800cb88:	0800e521 	.word	0x0800e521
 800cb8c:	0800e734 	.word	0x0800e734
 800cb90:	0800e519 	.word	0x0800e519
 800cb94:	0800e550 	.word	0x0800e550
 800cb98:	0800e8dd 	.word	0x0800e8dd
 800cb9c:	0800e668 	.word	0x0800e668
 800cba0:	0800e640 	.word	0x0800e640
 800cba4:	7ff00000 	.word	0x7ff00000
 800cba8:	7ca00000 	.word	0x7ca00000
 800cbac:	7fefffff 	.word	0x7fefffff
 800cbb0:	f014 0310 	ands.w	r3, r4, #16
 800cbb4:	4650      	mov	r0, sl
 800cbb6:	4659      	mov	r1, fp
 800cbb8:	4ea9      	ldr	r6, [pc, #676]	@ (800ce60 <_strtod_l+0x858>)
 800cbba:	bf18      	it	ne
 800cbbc:	236a      	movne	r3, #106	@ 0x6a
 800cbbe:	9308      	str	r3, [sp, #32]
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	07e2      	lsls	r2, r4, #31
 800cbc4:	d504      	bpl.n	800cbd0 <_strtod_l+0x5c8>
 800cbc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cbca:	f7f3 fd29 	bl	8000620 <__aeabi_dmul>
 800cbce:	2301      	movs	r3, #1
 800cbd0:	1064      	asrs	r4, r4, #1
 800cbd2:	f106 0608 	add.w	r6, r6, #8
 800cbd6:	d1f4      	bne.n	800cbc2 <_strtod_l+0x5ba>
 800cbd8:	b10b      	cbz	r3, 800cbde <_strtod_l+0x5d6>
 800cbda:	4682      	mov	sl, r0
 800cbdc:	468b      	mov	fp, r1
 800cbde:	9b08      	ldr	r3, [sp, #32]
 800cbe0:	b1b3      	cbz	r3, 800cc10 <_strtod_l+0x608>
 800cbe2:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cbe6:	4659      	mov	r1, fp
 800cbe8:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	dd0f      	ble.n	800cc10 <_strtod_l+0x608>
 800cbf0:	2b1f      	cmp	r3, #31
 800cbf2:	dd55      	ble.n	800cca0 <_strtod_l+0x698>
 800cbf4:	2b34      	cmp	r3, #52	@ 0x34
 800cbf6:	f04f 0a00 	mov.w	sl, #0
 800cbfa:	bfdb      	ittet	le
 800cbfc:	f04f 33ff 	movle.w	r3, #4294967295
 800cc00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cc04:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cc08:	4093      	lslle	r3, r2
 800cc0a:	bfd8      	it	le
 800cc0c:	ea03 0b01 	andle.w	fp, r3, r1
 800cc10:	2200      	movs	r2, #0
 800cc12:	2300      	movs	r3, #0
 800cc14:	4650      	mov	r0, sl
 800cc16:	4659      	mov	r1, fp
 800cc18:	f7f3 ff6a 	bl	8000af0 <__aeabi_dcmpeq>
 800cc1c:	2800      	cmp	r0, #0
 800cc1e:	d1a6      	bne.n	800cb6e <_strtod_l+0x566>
 800cc20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc22:	463a      	mov	r2, r7
 800cc24:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cc26:	9300      	str	r3, [sp, #0]
 800cc28:	462b      	mov	r3, r5
 800cc2a:	9805      	ldr	r0, [sp, #20]
 800cc2c:	f7ff f8ba 	bl	800bda4 <__s2b>
 800cc30:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc32:	2800      	cmp	r0, #0
 800cc34:	f43f af05 	beq.w	800ca42 <_strtod_l+0x43a>
 800cc38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc3a:	eba9 0308 	sub.w	r3, r9, r8
 800cc3e:	2400      	movs	r4, #0
 800cc40:	2a00      	cmp	r2, #0
 800cc42:	46a0      	mov	r8, r4
 800cc44:	bfa8      	it	ge
 800cc46:	2300      	movge	r3, #0
 800cc48:	9312      	str	r3, [sp, #72]	@ 0x48
 800cc4a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cc4e:	9316      	str	r3, [sp, #88]	@ 0x58
 800cc50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc52:	9805      	ldr	r0, [sp, #20]
 800cc54:	6859      	ldr	r1, [r3, #4]
 800cc56:	f7fe fffb 	bl	800bc50 <_Balloc>
 800cc5a:	4681      	mov	r9, r0
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	f43f aef4 	beq.w	800ca4a <_strtod_l+0x442>
 800cc62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc64:	300c      	adds	r0, #12
 800cc66:	691a      	ldr	r2, [r3, #16]
 800cc68:	f103 010c 	add.w	r1, r3, #12
 800cc6c:	3202      	adds	r2, #2
 800cc6e:	0092      	lsls	r2, r2, #2
 800cc70:	f000 fd70 	bl	800d754 <memcpy>
 800cc74:	aa1c      	add	r2, sp, #112	@ 0x70
 800cc76:	a91b      	add	r1, sp, #108	@ 0x6c
 800cc78:	9805      	ldr	r0, [sp, #20]
 800cc7a:	ec4b ab10 	vmov	d0, sl, fp
 800cc7e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cc82:	f7ff fbd3 	bl	800c42c <__d2b>
 800cc86:	901a      	str	r0, [sp, #104]	@ 0x68
 800cc88:	2800      	cmp	r0, #0
 800cc8a:	f43f aede 	beq.w	800ca4a <_strtod_l+0x442>
 800cc8e:	2101      	movs	r1, #1
 800cc90:	9805      	ldr	r0, [sp, #20]
 800cc92:	f7ff f91d 	bl	800bed0 <__i2b>
 800cc96:	4680      	mov	r8, r0
 800cc98:	b948      	cbnz	r0, 800ccae <_strtod_l+0x6a6>
 800cc9a:	f04f 0800 	mov.w	r8, #0
 800cc9e:	e6d4      	b.n	800ca4a <_strtod_l+0x442>
 800cca0:	f04f 32ff 	mov.w	r2, #4294967295
 800cca4:	fa02 f303 	lsl.w	r3, r2, r3
 800cca8:	ea03 0a0a 	and.w	sl, r3, sl
 800ccac:	e7b0      	b.n	800cc10 <_strtod_l+0x608>
 800ccae:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ccb0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ccb2:	2d00      	cmp	r5, #0
 800ccb4:	bfa9      	itett	ge
 800ccb6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ccb8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ccba:	18ef      	addge	r7, r5, r3
 800ccbc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ccbe:	bfb8      	it	lt
 800ccc0:	1b5e      	sublt	r6, r3, r5
 800ccc2:	9b08      	ldr	r3, [sp, #32]
 800ccc4:	bfb8      	it	lt
 800ccc6:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ccc8:	1aed      	subs	r5, r5, r3
 800ccca:	4b66      	ldr	r3, [pc, #408]	@ (800ce64 <_strtod_l+0x85c>)
 800cccc:	4415      	add	r5, r2
 800ccce:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ccd2:	3d01      	subs	r5, #1
 800ccd4:	429d      	cmp	r5, r3
 800ccd6:	da4f      	bge.n	800cd78 <_strtod_l+0x770>
 800ccd8:	1b5b      	subs	r3, r3, r5
 800ccda:	2101      	movs	r1, #1
 800ccdc:	2b1f      	cmp	r3, #31
 800ccde:	eba2 0203 	sub.w	r2, r2, r3
 800cce2:	dc3d      	bgt.n	800cd60 <_strtod_l+0x758>
 800cce4:	fa01 f303 	lsl.w	r3, r1, r3
 800cce8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccea:	2300      	movs	r3, #0
 800ccec:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccee:	18bd      	adds	r5, r7, r2
 800ccf0:	9b08      	ldr	r3, [sp, #32]
 800ccf2:	4416      	add	r6, r2
 800ccf4:	42af      	cmp	r7, r5
 800ccf6:	441e      	add	r6, r3
 800ccf8:	463b      	mov	r3, r7
 800ccfa:	bfa8      	it	ge
 800ccfc:	462b      	movge	r3, r5
 800ccfe:	42b3      	cmp	r3, r6
 800cd00:	bfa8      	it	ge
 800cd02:	4633      	movge	r3, r6
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	bfc2      	ittt	gt
 800cd08:	1aed      	subgt	r5, r5, r3
 800cd0a:	1af6      	subgt	r6, r6, r3
 800cd0c:	1aff      	subgt	r7, r7, r3
 800cd0e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	dd16      	ble.n	800cd42 <_strtod_l+0x73a>
 800cd14:	4641      	mov	r1, r8
 800cd16:	461a      	mov	r2, r3
 800cd18:	9805      	ldr	r0, [sp, #20]
 800cd1a:	f7ff f999 	bl	800c050 <__pow5mult>
 800cd1e:	4680      	mov	r8, r0
 800cd20:	2800      	cmp	r0, #0
 800cd22:	d0ba      	beq.n	800cc9a <_strtod_l+0x692>
 800cd24:	4601      	mov	r1, r0
 800cd26:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cd28:	9805      	ldr	r0, [sp, #20]
 800cd2a:	f7ff f8e7 	bl	800befc <__multiply>
 800cd2e:	900e      	str	r0, [sp, #56]	@ 0x38
 800cd30:	2800      	cmp	r0, #0
 800cd32:	f43f ae8a 	beq.w	800ca4a <_strtod_l+0x442>
 800cd36:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd38:	9805      	ldr	r0, [sp, #20]
 800cd3a:	f7fe ffc9 	bl	800bcd0 <_Bfree>
 800cd3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd40:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd42:	2d00      	cmp	r5, #0
 800cd44:	dc1d      	bgt.n	800cd82 <_strtod_l+0x77a>
 800cd46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	dd23      	ble.n	800cd94 <_strtod_l+0x78c>
 800cd4c:	4649      	mov	r1, r9
 800cd4e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cd50:	9805      	ldr	r0, [sp, #20]
 800cd52:	f7ff f97d 	bl	800c050 <__pow5mult>
 800cd56:	4681      	mov	r9, r0
 800cd58:	b9e0      	cbnz	r0, 800cd94 <_strtod_l+0x78c>
 800cd5a:	f04f 0900 	mov.w	r9, #0
 800cd5e:	e674      	b.n	800ca4a <_strtod_l+0x442>
 800cd60:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cd64:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cd66:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cd6a:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cd6e:	35e2      	adds	r5, #226	@ 0xe2
 800cd70:	fa01 f305 	lsl.w	r3, r1, r5
 800cd74:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd76:	e7ba      	b.n	800ccee <_strtod_l+0x6e6>
 800cd78:	2300      	movs	r3, #0
 800cd7a:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd7c:	2301      	movs	r3, #1
 800cd7e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cd80:	e7b5      	b.n	800ccee <_strtod_l+0x6e6>
 800cd82:	462a      	mov	r2, r5
 800cd84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd86:	9805      	ldr	r0, [sp, #20]
 800cd88:	f7ff f9bc 	bl	800c104 <__lshift>
 800cd8c:	901a      	str	r0, [sp, #104]	@ 0x68
 800cd8e:	2800      	cmp	r0, #0
 800cd90:	d1d9      	bne.n	800cd46 <_strtod_l+0x73e>
 800cd92:	e65a      	b.n	800ca4a <_strtod_l+0x442>
 800cd94:	2e00      	cmp	r6, #0
 800cd96:	dd07      	ble.n	800cda8 <_strtod_l+0x7a0>
 800cd98:	4649      	mov	r1, r9
 800cd9a:	4632      	mov	r2, r6
 800cd9c:	9805      	ldr	r0, [sp, #20]
 800cd9e:	f7ff f9b1 	bl	800c104 <__lshift>
 800cda2:	4681      	mov	r9, r0
 800cda4:	2800      	cmp	r0, #0
 800cda6:	d0d8      	beq.n	800cd5a <_strtod_l+0x752>
 800cda8:	2f00      	cmp	r7, #0
 800cdaa:	dd08      	ble.n	800cdbe <_strtod_l+0x7b6>
 800cdac:	4641      	mov	r1, r8
 800cdae:	463a      	mov	r2, r7
 800cdb0:	9805      	ldr	r0, [sp, #20]
 800cdb2:	f7ff f9a7 	bl	800c104 <__lshift>
 800cdb6:	4680      	mov	r8, r0
 800cdb8:	2800      	cmp	r0, #0
 800cdba:	f43f ae46 	beq.w	800ca4a <_strtod_l+0x442>
 800cdbe:	464a      	mov	r2, r9
 800cdc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cdc2:	9805      	ldr	r0, [sp, #20]
 800cdc4:	f7ff fa26 	bl	800c214 <__mdiff>
 800cdc8:	4604      	mov	r4, r0
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	f43f ae3d 	beq.w	800ca4a <_strtod_l+0x442>
 800cdd0:	68c3      	ldr	r3, [r0, #12]
 800cdd2:	4641      	mov	r1, r8
 800cdd4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	60c3      	str	r3, [r0, #12]
 800cdda:	f7ff f9ff 	bl	800c1dc <__mcmp>
 800cdde:	2800      	cmp	r0, #0
 800cde0:	da46      	bge.n	800ce70 <_strtod_l+0x868>
 800cde2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cde4:	ea53 030a 	orrs.w	r3, r3, sl
 800cde8:	d16c      	bne.n	800cec4 <_strtod_l+0x8bc>
 800cdea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d168      	bne.n	800cec4 <_strtod_l+0x8bc>
 800cdf2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cdf6:	0d1b      	lsrs	r3, r3, #20
 800cdf8:	051b      	lsls	r3, r3, #20
 800cdfa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cdfe:	d961      	bls.n	800cec4 <_strtod_l+0x8bc>
 800ce00:	6963      	ldr	r3, [r4, #20]
 800ce02:	b913      	cbnz	r3, 800ce0a <_strtod_l+0x802>
 800ce04:	6923      	ldr	r3, [r4, #16]
 800ce06:	2b01      	cmp	r3, #1
 800ce08:	dd5c      	ble.n	800cec4 <_strtod_l+0x8bc>
 800ce0a:	4621      	mov	r1, r4
 800ce0c:	2201      	movs	r2, #1
 800ce0e:	9805      	ldr	r0, [sp, #20]
 800ce10:	f7ff f978 	bl	800c104 <__lshift>
 800ce14:	4641      	mov	r1, r8
 800ce16:	4604      	mov	r4, r0
 800ce18:	f7ff f9e0 	bl	800c1dc <__mcmp>
 800ce1c:	2800      	cmp	r0, #0
 800ce1e:	dd51      	ble.n	800cec4 <_strtod_l+0x8bc>
 800ce20:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce24:	9a08      	ldr	r2, [sp, #32]
 800ce26:	0d1b      	lsrs	r3, r3, #20
 800ce28:	051b      	lsls	r3, r3, #20
 800ce2a:	2a00      	cmp	r2, #0
 800ce2c:	d06b      	beq.n	800cf06 <_strtod_l+0x8fe>
 800ce2e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ce32:	d868      	bhi.n	800cf06 <_strtod_l+0x8fe>
 800ce34:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ce38:	f67f ae9d 	bls.w	800cb76 <_strtod_l+0x56e>
 800ce3c:	4b0a      	ldr	r3, [pc, #40]	@ (800ce68 <_strtod_l+0x860>)
 800ce3e:	4650      	mov	r0, sl
 800ce40:	4659      	mov	r1, fp
 800ce42:	2200      	movs	r2, #0
 800ce44:	f7f3 fbec 	bl	8000620 <__aeabi_dmul>
 800ce48:	4b08      	ldr	r3, [pc, #32]	@ (800ce6c <_strtod_l+0x864>)
 800ce4a:	4682      	mov	sl, r0
 800ce4c:	468b      	mov	fp, r1
 800ce4e:	400b      	ands	r3, r1
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	f47f ae05 	bne.w	800ca60 <_strtod_l+0x458>
 800ce56:	2322      	movs	r3, #34	@ 0x22
 800ce58:	9a05      	ldr	r2, [sp, #20]
 800ce5a:	6013      	str	r3, [r2, #0]
 800ce5c:	e600      	b.n	800ca60 <_strtod_l+0x458>
 800ce5e:	bf00      	nop
 800ce60:	0800e760 	.word	0x0800e760
 800ce64:	fffffc02 	.word	0xfffffc02
 800ce68:	39500000 	.word	0x39500000
 800ce6c:	7ff00000 	.word	0x7ff00000
 800ce70:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ce74:	d165      	bne.n	800cf42 <_strtod_l+0x93a>
 800ce76:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ce78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce7c:	b35a      	cbz	r2, 800ced6 <_strtod_l+0x8ce>
 800ce7e:	4a9e      	ldr	r2, [pc, #632]	@ (800d0f8 <_strtod_l+0xaf0>)
 800ce80:	4293      	cmp	r3, r2
 800ce82:	d12b      	bne.n	800cedc <_strtod_l+0x8d4>
 800ce84:	9b08      	ldr	r3, [sp, #32]
 800ce86:	4651      	mov	r1, sl
 800ce88:	b303      	cbz	r3, 800cecc <_strtod_l+0x8c4>
 800ce8a:	465a      	mov	r2, fp
 800ce8c:	4b9b      	ldr	r3, [pc, #620]	@ (800d0fc <_strtod_l+0xaf4>)
 800ce8e:	4013      	ands	r3, r2
 800ce90:	f04f 32ff 	mov.w	r2, #4294967295
 800ce94:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ce98:	d81b      	bhi.n	800ced2 <_strtod_l+0x8ca>
 800ce9a:	0d1b      	lsrs	r3, r3, #20
 800ce9c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cea0:	fa02 f303 	lsl.w	r3, r2, r3
 800cea4:	4299      	cmp	r1, r3
 800cea6:	d119      	bne.n	800cedc <_strtod_l+0x8d4>
 800cea8:	4b95      	ldr	r3, [pc, #596]	@ (800d100 <_strtod_l+0xaf8>)
 800ceaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d102      	bne.n	800ceb6 <_strtod_l+0x8ae>
 800ceb0:	3101      	adds	r1, #1
 800ceb2:	f43f adca 	beq.w	800ca4a <_strtod_l+0x442>
 800ceb6:	4b91      	ldr	r3, [pc, #580]	@ (800d0fc <_strtod_l+0xaf4>)
 800ceb8:	f04f 0a00 	mov.w	sl, #0
 800cebc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cebe:	401a      	ands	r2, r3
 800cec0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cec4:	9b08      	ldr	r3, [sp, #32]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d1b8      	bne.n	800ce3c <_strtod_l+0x834>
 800ceca:	e5c9      	b.n	800ca60 <_strtod_l+0x458>
 800cecc:	f04f 33ff 	mov.w	r3, #4294967295
 800ced0:	e7e8      	b.n	800cea4 <_strtod_l+0x89c>
 800ced2:	4613      	mov	r3, r2
 800ced4:	e7e6      	b.n	800cea4 <_strtod_l+0x89c>
 800ced6:	ea53 030a 	orrs.w	r3, r3, sl
 800ceda:	d0a1      	beq.n	800ce20 <_strtod_l+0x818>
 800cedc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cede:	b1db      	cbz	r3, 800cf18 <_strtod_l+0x910>
 800cee0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cee2:	4213      	tst	r3, r2
 800cee4:	d0ee      	beq.n	800cec4 <_strtod_l+0x8bc>
 800cee6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cee8:	4650      	mov	r0, sl
 800ceea:	9a08      	ldr	r2, [sp, #32]
 800ceec:	4659      	mov	r1, fp
 800ceee:	b1bb      	cbz	r3, 800cf20 <_strtod_l+0x918>
 800cef0:	f7ff fb6a 	bl	800c5c8 <sulp>
 800cef4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cef8:	ec53 2b10 	vmov	r2, r3, d0
 800cefc:	f7f3 f9da 	bl	80002b4 <__adddf3>
 800cf00:	4682      	mov	sl, r0
 800cf02:	468b      	mov	fp, r1
 800cf04:	e7de      	b.n	800cec4 <_strtod_l+0x8bc>
 800cf06:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cf0a:	f04f 3aff 	mov.w	sl, #4294967295
 800cf0e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cf12:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cf16:	e7d5      	b.n	800cec4 <_strtod_l+0x8bc>
 800cf18:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf1a:	ea13 0f0a 	tst.w	r3, sl
 800cf1e:	e7e1      	b.n	800cee4 <_strtod_l+0x8dc>
 800cf20:	f7ff fb52 	bl	800c5c8 <sulp>
 800cf24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf28:	ec53 2b10 	vmov	r2, r3, d0
 800cf2c:	f7f3 f9c0 	bl	80002b0 <__aeabi_dsub>
 800cf30:	2200      	movs	r2, #0
 800cf32:	2300      	movs	r3, #0
 800cf34:	4682      	mov	sl, r0
 800cf36:	468b      	mov	fp, r1
 800cf38:	f7f3 fdda 	bl	8000af0 <__aeabi_dcmpeq>
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	d0c1      	beq.n	800cec4 <_strtod_l+0x8bc>
 800cf40:	e619      	b.n	800cb76 <_strtod_l+0x56e>
 800cf42:	4641      	mov	r1, r8
 800cf44:	4620      	mov	r0, r4
 800cf46:	f7ff fac9 	bl	800c4dc <__ratio>
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cf50:	ec57 6b10 	vmov	r6, r7, d0
 800cf54:	4630      	mov	r0, r6
 800cf56:	4639      	mov	r1, r7
 800cf58:	f7f3 fdde 	bl	8000b18 <__aeabi_dcmple>
 800cf5c:	2800      	cmp	r0, #0
 800cf5e:	d06f      	beq.n	800d040 <_strtod_l+0xa38>
 800cf60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d17a      	bne.n	800d05c <_strtod_l+0xa54>
 800cf66:	f1ba 0f00 	cmp.w	sl, #0
 800cf6a:	d158      	bne.n	800d01e <_strtod_l+0xa16>
 800cf6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d15a      	bne.n	800d02c <_strtod_l+0xa24>
 800cf76:	2200      	movs	r2, #0
 800cf78:	4b62      	ldr	r3, [pc, #392]	@ (800d104 <_strtod_l+0xafc>)
 800cf7a:	4630      	mov	r0, r6
 800cf7c:	4639      	mov	r1, r7
 800cf7e:	f7f3 fdc1 	bl	8000b04 <__aeabi_dcmplt>
 800cf82:	2800      	cmp	r0, #0
 800cf84:	d159      	bne.n	800d03a <_strtod_l+0xa32>
 800cf86:	4630      	mov	r0, r6
 800cf88:	4639      	mov	r1, r7
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	4b5e      	ldr	r3, [pc, #376]	@ (800d108 <_strtod_l+0xb00>)
 800cf8e:	f7f3 fb47 	bl	8000620 <__aeabi_dmul>
 800cf92:	4606      	mov	r6, r0
 800cf94:	460f      	mov	r7, r1
 800cf96:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cf9a:	9606      	str	r6, [sp, #24]
 800cf9c:	9307      	str	r3, [sp, #28]
 800cf9e:	4d57      	ldr	r5, [pc, #348]	@ (800d0fc <_strtod_l+0xaf4>)
 800cfa0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cfa4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cfa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfaa:	401d      	ands	r5, r3
 800cfac:	4b57      	ldr	r3, [pc, #348]	@ (800d10c <_strtod_l+0xb04>)
 800cfae:	429d      	cmp	r5, r3
 800cfb0:	f040 80b0 	bne.w	800d114 <_strtod_l+0xb0c>
 800cfb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfb6:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cfba:	ec4b ab10 	vmov	d0, sl, fp
 800cfbe:	f7ff f9c1 	bl	800c344 <__ulp>
 800cfc2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cfc6:	ec51 0b10 	vmov	r0, r1, d0
 800cfca:	f7f3 fb29 	bl	8000620 <__aeabi_dmul>
 800cfce:	4652      	mov	r2, sl
 800cfd0:	465b      	mov	r3, fp
 800cfd2:	f7f3 f96f 	bl	80002b4 <__adddf3>
 800cfd6:	460b      	mov	r3, r1
 800cfd8:	4948      	ldr	r1, [pc, #288]	@ (800d0fc <_strtod_l+0xaf4>)
 800cfda:	4682      	mov	sl, r0
 800cfdc:	4a4c      	ldr	r2, [pc, #304]	@ (800d110 <_strtod_l+0xb08>)
 800cfde:	4019      	ands	r1, r3
 800cfe0:	4291      	cmp	r1, r2
 800cfe2:	d942      	bls.n	800d06a <_strtod_l+0xa62>
 800cfe4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cfe6:	4b46      	ldr	r3, [pc, #280]	@ (800d100 <_strtod_l+0xaf8>)
 800cfe8:	429a      	cmp	r2, r3
 800cfea:	d103      	bne.n	800cff4 <_strtod_l+0x9ec>
 800cfec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cfee:	3301      	adds	r3, #1
 800cff0:	f43f ad2b 	beq.w	800ca4a <_strtod_l+0x442>
 800cff4:	f8df b108 	ldr.w	fp, [pc, #264]	@ 800d100 <_strtod_l+0xaf8>
 800cff8:	f04f 3aff 	mov.w	sl, #4294967295
 800cffc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cffe:	9805      	ldr	r0, [sp, #20]
 800d000:	f7fe fe66 	bl	800bcd0 <_Bfree>
 800d004:	4649      	mov	r1, r9
 800d006:	9805      	ldr	r0, [sp, #20]
 800d008:	f7fe fe62 	bl	800bcd0 <_Bfree>
 800d00c:	4641      	mov	r1, r8
 800d00e:	9805      	ldr	r0, [sp, #20]
 800d010:	f7fe fe5e 	bl	800bcd0 <_Bfree>
 800d014:	4621      	mov	r1, r4
 800d016:	9805      	ldr	r0, [sp, #20]
 800d018:	f7fe fe5a 	bl	800bcd0 <_Bfree>
 800d01c:	e618      	b.n	800cc50 <_strtod_l+0x648>
 800d01e:	f1ba 0f01 	cmp.w	sl, #1
 800d022:	d103      	bne.n	800d02c <_strtod_l+0xa24>
 800d024:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d026:	2b00      	cmp	r3, #0
 800d028:	f43f ada5 	beq.w	800cb76 <_strtod_l+0x56e>
 800d02c:	2600      	movs	r6, #0
 800d02e:	4f35      	ldr	r7, [pc, #212]	@ (800d104 <_strtod_l+0xafc>)
 800d030:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 800d0d8 <_strtod_l+0xad0>
 800d034:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d038:	e7b1      	b.n	800cf9e <_strtod_l+0x996>
 800d03a:	2600      	movs	r6, #0
 800d03c:	4f32      	ldr	r7, [pc, #200]	@ (800d108 <_strtod_l+0xb00>)
 800d03e:	e7aa      	b.n	800cf96 <_strtod_l+0x98e>
 800d040:	4b31      	ldr	r3, [pc, #196]	@ (800d108 <_strtod_l+0xb00>)
 800d042:	4630      	mov	r0, r6
 800d044:	4639      	mov	r1, r7
 800d046:	2200      	movs	r2, #0
 800d048:	f7f3 faea 	bl	8000620 <__aeabi_dmul>
 800d04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d04e:	4606      	mov	r6, r0
 800d050:	460f      	mov	r7, r1
 800d052:	2b00      	cmp	r3, #0
 800d054:	d09f      	beq.n	800cf96 <_strtod_l+0x98e>
 800d056:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d05a:	e7a0      	b.n	800cf9e <_strtod_l+0x996>
 800d05c:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800d0e0 <_strtod_l+0xad8>
 800d060:	ec57 6b17 	vmov	r6, r7, d7
 800d064:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d068:	e799      	b.n	800cf9e <_strtod_l+0x996>
 800d06a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d06e:	9b08      	ldr	r3, [sp, #32]
 800d070:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d074:	2b00      	cmp	r3, #0
 800d076:	d1c1      	bne.n	800cffc <_strtod_l+0x9f4>
 800d078:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d07c:	0d1b      	lsrs	r3, r3, #20
 800d07e:	051b      	lsls	r3, r3, #20
 800d080:	429d      	cmp	r5, r3
 800d082:	d1bb      	bne.n	800cffc <_strtod_l+0x9f4>
 800d084:	4630      	mov	r0, r6
 800d086:	4639      	mov	r1, r7
 800d088:	f7f3 fe2a 	bl	8000ce0 <__aeabi_d2lz>
 800d08c:	f7f3 fa9a 	bl	80005c4 <__aeabi_l2d>
 800d090:	4602      	mov	r2, r0
 800d092:	460b      	mov	r3, r1
 800d094:	4630      	mov	r0, r6
 800d096:	4639      	mov	r1, r7
 800d098:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d09c:	f7f3 f908 	bl	80002b0 <__aeabi_dsub>
 800d0a0:	460b      	mov	r3, r1
 800d0a2:	4602      	mov	r2, r0
 800d0a4:	ea46 060a 	orr.w	r6, r6, sl
 800d0a8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d0ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0ae:	431e      	orrs	r6, r3
 800d0b0:	d06d      	beq.n	800d18e <_strtod_l+0xb86>
 800d0b2:	a30d      	add	r3, pc, #52	@ (adr r3, 800d0e8 <_strtod_l+0xae0>)
 800d0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b8:	f7f3 fd24 	bl	8000b04 <__aeabi_dcmplt>
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	f47f accf 	bne.w	800ca60 <_strtod_l+0x458>
 800d0c2:	a30b      	add	r3, pc, #44	@ (adr r3, 800d0f0 <_strtod_l+0xae8>)
 800d0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d0cc:	f7f3 fd38 	bl	8000b40 <__aeabi_dcmpgt>
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	d093      	beq.n	800cffc <_strtod_l+0x9f4>
 800d0d4:	e4c4      	b.n	800ca60 <_strtod_l+0x458>
 800d0d6:	bf00      	nop
 800d0d8:	00000000 	.word	0x00000000
 800d0dc:	bff00000 	.word	0xbff00000
 800d0e0:	00000000 	.word	0x00000000
 800d0e4:	3ff00000 	.word	0x3ff00000
 800d0e8:	94a03595 	.word	0x94a03595
 800d0ec:	3fdfffff 	.word	0x3fdfffff
 800d0f0:	35afe535 	.word	0x35afe535
 800d0f4:	3fe00000 	.word	0x3fe00000
 800d0f8:	000fffff 	.word	0x000fffff
 800d0fc:	7ff00000 	.word	0x7ff00000
 800d100:	7fefffff 	.word	0x7fefffff
 800d104:	3ff00000 	.word	0x3ff00000
 800d108:	3fe00000 	.word	0x3fe00000
 800d10c:	7fe00000 	.word	0x7fe00000
 800d110:	7c9fffff 	.word	0x7c9fffff
 800d114:	9b08      	ldr	r3, [sp, #32]
 800d116:	b323      	cbz	r3, 800d162 <_strtod_l+0xb5a>
 800d118:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d11c:	d821      	bhi.n	800d162 <_strtod_l+0xb5a>
 800d11e:	4630      	mov	r0, r6
 800d120:	4639      	mov	r1, r7
 800d122:	a327      	add	r3, pc, #156	@ (adr r3, 800d1c0 <_strtod_l+0xbb8>)
 800d124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d128:	f7f3 fcf6 	bl	8000b18 <__aeabi_dcmple>
 800d12c:	b1a0      	cbz	r0, 800d158 <_strtod_l+0xb50>
 800d12e:	4639      	mov	r1, r7
 800d130:	4630      	mov	r0, r6
 800d132:	f7f3 fd4d 	bl	8000bd0 <__aeabi_d2uiz>
 800d136:	2801      	cmp	r0, #1
 800d138:	bf38      	it	cc
 800d13a:	2001      	movcc	r0, #1
 800d13c:	f7f3 f9f6 	bl	800052c <__aeabi_ui2d>
 800d140:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d142:	4606      	mov	r6, r0
 800d144:	460f      	mov	r7, r1
 800d146:	b9fb      	cbnz	r3, 800d188 <_strtod_l+0xb80>
 800d148:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d14c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d14e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d150:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d154:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d158:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d15a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d15e:	1b5b      	subs	r3, r3, r5
 800d160:	9311      	str	r3, [sp, #68]	@ 0x44
 800d162:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d166:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d16a:	f7ff f8eb 	bl	800c344 <__ulp>
 800d16e:	4650      	mov	r0, sl
 800d170:	4659      	mov	r1, fp
 800d172:	ec53 2b10 	vmov	r2, r3, d0
 800d176:	f7f3 fa53 	bl	8000620 <__aeabi_dmul>
 800d17a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d17e:	f7f3 f899 	bl	80002b4 <__adddf3>
 800d182:	4682      	mov	sl, r0
 800d184:	468b      	mov	fp, r1
 800d186:	e772      	b.n	800d06e <_strtod_l+0xa66>
 800d188:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d18c:	e7e0      	b.n	800d150 <_strtod_l+0xb48>
 800d18e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d1c8 <_strtod_l+0xbc0>)
 800d190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d194:	f7f3 fcb6 	bl	8000b04 <__aeabi_dcmplt>
 800d198:	e79a      	b.n	800d0d0 <_strtod_l+0xac8>
 800d19a:	2300      	movs	r3, #0
 800d19c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d19e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d1a0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d1a2:	6013      	str	r3, [r2, #0]
 800d1a4:	f7ff ba6d 	b.w	800c682 <_strtod_l+0x7a>
 800d1a8:	2a65      	cmp	r2, #101	@ 0x65
 800d1aa:	f43f ab67 	beq.w	800c87c <_strtod_l+0x274>
 800d1ae:	2a45      	cmp	r2, #69	@ 0x45
 800d1b0:	f43f ab64 	beq.w	800c87c <_strtod_l+0x274>
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	f7ff bba0 	b.w	800c8fa <_strtod_l+0x2f2>
 800d1ba:	bf00      	nop
 800d1bc:	f3af 8000 	nop.w
 800d1c0:	ffc00000 	.word	0xffc00000
 800d1c4:	41dfffff 	.word	0x41dfffff
 800d1c8:	94a03595 	.word	0x94a03595
 800d1cc:	3fcfffff 	.word	0x3fcfffff

0800d1d0 <_strtod_r>:
 800d1d0:	4b01      	ldr	r3, [pc, #4]	@ (800d1d8 <_strtod_r+0x8>)
 800d1d2:	f7ff ba19 	b.w	800c608 <_strtod_l>
 800d1d6:	bf00      	nop
 800d1d8:	20000234 	.word	0x20000234

0800d1dc <_strtol_l.constprop.0>:
 800d1dc:	2b24      	cmp	r3, #36	@ 0x24
 800d1de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1e2:	4686      	mov	lr, r0
 800d1e4:	4690      	mov	r8, r2
 800d1e6:	d801      	bhi.n	800d1ec <_strtol_l.constprop.0+0x10>
 800d1e8:	2b01      	cmp	r3, #1
 800d1ea:	d106      	bne.n	800d1fa <_strtol_l.constprop.0+0x1e>
 800d1ec:	f7fd fd9c 	bl	800ad28 <__errno>
 800d1f0:	2316      	movs	r3, #22
 800d1f2:	6003      	str	r3, [r0, #0]
 800d1f4:	2000      	movs	r0, #0
 800d1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1fa:	460d      	mov	r5, r1
 800d1fc:	4833      	ldr	r0, [pc, #204]	@ (800d2cc <_strtol_l.constprop.0+0xf0>)
 800d1fe:	462a      	mov	r2, r5
 800d200:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d204:	5d06      	ldrb	r6, [r0, r4]
 800d206:	f016 0608 	ands.w	r6, r6, #8
 800d20a:	d1f8      	bne.n	800d1fe <_strtol_l.constprop.0+0x22>
 800d20c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d20e:	d12d      	bne.n	800d26c <_strtol_l.constprop.0+0x90>
 800d210:	782c      	ldrb	r4, [r5, #0]
 800d212:	2601      	movs	r6, #1
 800d214:	1c95      	adds	r5, r2, #2
 800d216:	f033 0210 	bics.w	r2, r3, #16
 800d21a:	d109      	bne.n	800d230 <_strtol_l.constprop.0+0x54>
 800d21c:	2c30      	cmp	r4, #48	@ 0x30
 800d21e:	d12a      	bne.n	800d276 <_strtol_l.constprop.0+0x9a>
 800d220:	782a      	ldrb	r2, [r5, #0]
 800d222:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d226:	2a58      	cmp	r2, #88	@ 0x58
 800d228:	d125      	bne.n	800d276 <_strtol_l.constprop.0+0x9a>
 800d22a:	786c      	ldrb	r4, [r5, #1]
 800d22c:	2310      	movs	r3, #16
 800d22e:	3502      	adds	r5, #2
 800d230:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d234:	2200      	movs	r2, #0
 800d236:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d23a:	4610      	mov	r0, r2
 800d23c:	fbbc f9f3 	udiv	r9, ip, r3
 800d240:	fb03 ca19 	mls	sl, r3, r9, ip
 800d244:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d248:	2f09      	cmp	r7, #9
 800d24a:	d81b      	bhi.n	800d284 <_strtol_l.constprop.0+0xa8>
 800d24c:	463c      	mov	r4, r7
 800d24e:	42a3      	cmp	r3, r4
 800d250:	dd27      	ble.n	800d2a2 <_strtol_l.constprop.0+0xc6>
 800d252:	1c57      	adds	r7, r2, #1
 800d254:	d007      	beq.n	800d266 <_strtol_l.constprop.0+0x8a>
 800d256:	4581      	cmp	r9, r0
 800d258:	d320      	bcc.n	800d29c <_strtol_l.constprop.0+0xc0>
 800d25a:	d101      	bne.n	800d260 <_strtol_l.constprop.0+0x84>
 800d25c:	45a2      	cmp	sl, r4
 800d25e:	db1d      	blt.n	800d29c <_strtol_l.constprop.0+0xc0>
 800d260:	fb00 4003 	mla	r0, r0, r3, r4
 800d264:	2201      	movs	r2, #1
 800d266:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d26a:	e7eb      	b.n	800d244 <_strtol_l.constprop.0+0x68>
 800d26c:	2c2b      	cmp	r4, #43	@ 0x2b
 800d26e:	bf04      	itt	eq
 800d270:	782c      	ldrbeq	r4, [r5, #0]
 800d272:	1c95      	addeq	r5, r2, #2
 800d274:	e7cf      	b.n	800d216 <_strtol_l.constprop.0+0x3a>
 800d276:	2b00      	cmp	r3, #0
 800d278:	d1da      	bne.n	800d230 <_strtol_l.constprop.0+0x54>
 800d27a:	2c30      	cmp	r4, #48	@ 0x30
 800d27c:	bf0c      	ite	eq
 800d27e:	2308      	moveq	r3, #8
 800d280:	230a      	movne	r3, #10
 800d282:	e7d5      	b.n	800d230 <_strtol_l.constprop.0+0x54>
 800d284:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d288:	2f19      	cmp	r7, #25
 800d28a:	d801      	bhi.n	800d290 <_strtol_l.constprop.0+0xb4>
 800d28c:	3c37      	subs	r4, #55	@ 0x37
 800d28e:	e7de      	b.n	800d24e <_strtol_l.constprop.0+0x72>
 800d290:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d294:	2f19      	cmp	r7, #25
 800d296:	d804      	bhi.n	800d2a2 <_strtol_l.constprop.0+0xc6>
 800d298:	3c57      	subs	r4, #87	@ 0x57
 800d29a:	e7d8      	b.n	800d24e <_strtol_l.constprop.0+0x72>
 800d29c:	f04f 32ff 	mov.w	r2, #4294967295
 800d2a0:	e7e1      	b.n	800d266 <_strtol_l.constprop.0+0x8a>
 800d2a2:	1c53      	adds	r3, r2, #1
 800d2a4:	d108      	bne.n	800d2b8 <_strtol_l.constprop.0+0xdc>
 800d2a6:	2322      	movs	r3, #34	@ 0x22
 800d2a8:	4660      	mov	r0, ip
 800d2aa:	f8ce 3000 	str.w	r3, [lr]
 800d2ae:	f1b8 0f00 	cmp.w	r8, #0
 800d2b2:	d0a0      	beq.n	800d1f6 <_strtol_l.constprop.0+0x1a>
 800d2b4:	1e69      	subs	r1, r5, #1
 800d2b6:	e006      	b.n	800d2c6 <_strtol_l.constprop.0+0xea>
 800d2b8:	b106      	cbz	r6, 800d2bc <_strtol_l.constprop.0+0xe0>
 800d2ba:	4240      	negs	r0, r0
 800d2bc:	f1b8 0f00 	cmp.w	r8, #0
 800d2c0:	d099      	beq.n	800d1f6 <_strtol_l.constprop.0+0x1a>
 800d2c2:	2a00      	cmp	r2, #0
 800d2c4:	d1f6      	bne.n	800d2b4 <_strtol_l.constprop.0+0xd8>
 800d2c6:	f8c8 1000 	str.w	r1, [r8]
 800d2ca:	e794      	b.n	800d1f6 <_strtol_l.constprop.0+0x1a>
 800d2cc:	0800e789 	.word	0x0800e789

0800d2d0 <_strtol_r>:
 800d2d0:	f7ff bf84 	b.w	800d1dc <_strtol_l.constprop.0>

0800d2d4 <__ssputs_r>:
 800d2d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2d8:	461f      	mov	r7, r3
 800d2da:	688e      	ldr	r6, [r1, #8]
 800d2dc:	4682      	mov	sl, r0
 800d2de:	460c      	mov	r4, r1
 800d2e0:	42be      	cmp	r6, r7
 800d2e2:	4690      	mov	r8, r2
 800d2e4:	680b      	ldr	r3, [r1, #0]
 800d2e6:	d82d      	bhi.n	800d344 <__ssputs_r+0x70>
 800d2e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d2ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d2f0:	d026      	beq.n	800d340 <__ssputs_r+0x6c>
 800d2f2:	6965      	ldr	r5, [r4, #20]
 800d2f4:	6909      	ldr	r1, [r1, #16]
 800d2f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d2fa:	eba3 0901 	sub.w	r9, r3, r1
 800d2fe:	1c7b      	adds	r3, r7, #1
 800d300:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d304:	444b      	add	r3, r9
 800d306:	106d      	asrs	r5, r5, #1
 800d308:	429d      	cmp	r5, r3
 800d30a:	bf38      	it	cc
 800d30c:	461d      	movcc	r5, r3
 800d30e:	0553      	lsls	r3, r2, #21
 800d310:	d527      	bpl.n	800d362 <__ssputs_r+0x8e>
 800d312:	4629      	mov	r1, r5
 800d314:	f7fe fc10 	bl	800bb38 <_malloc_r>
 800d318:	4606      	mov	r6, r0
 800d31a:	b360      	cbz	r0, 800d376 <__ssputs_r+0xa2>
 800d31c:	464a      	mov	r2, r9
 800d31e:	6921      	ldr	r1, [r4, #16]
 800d320:	f000 fa18 	bl	800d754 <memcpy>
 800d324:	89a3      	ldrh	r3, [r4, #12]
 800d326:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d32a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d32e:	81a3      	strh	r3, [r4, #12]
 800d330:	6126      	str	r6, [r4, #16]
 800d332:	444e      	add	r6, r9
 800d334:	6165      	str	r5, [r4, #20]
 800d336:	eba5 0509 	sub.w	r5, r5, r9
 800d33a:	6026      	str	r6, [r4, #0]
 800d33c:	463e      	mov	r6, r7
 800d33e:	60a5      	str	r5, [r4, #8]
 800d340:	42be      	cmp	r6, r7
 800d342:	d900      	bls.n	800d346 <__ssputs_r+0x72>
 800d344:	463e      	mov	r6, r7
 800d346:	4632      	mov	r2, r6
 800d348:	4641      	mov	r1, r8
 800d34a:	6820      	ldr	r0, [r4, #0]
 800d34c:	f000 f9c6 	bl	800d6dc <memmove>
 800d350:	68a3      	ldr	r3, [r4, #8]
 800d352:	2000      	movs	r0, #0
 800d354:	1b9b      	subs	r3, r3, r6
 800d356:	60a3      	str	r3, [r4, #8]
 800d358:	6823      	ldr	r3, [r4, #0]
 800d35a:	4433      	add	r3, r6
 800d35c:	6023      	str	r3, [r4, #0]
 800d35e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d362:	462a      	mov	r2, r5
 800d364:	f000 fd85 	bl	800de72 <_realloc_r>
 800d368:	4606      	mov	r6, r0
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d1e0      	bne.n	800d330 <__ssputs_r+0x5c>
 800d36e:	6921      	ldr	r1, [r4, #16]
 800d370:	4650      	mov	r0, sl
 800d372:	f7fe fb6d 	bl	800ba50 <_free_r>
 800d376:	230c      	movs	r3, #12
 800d378:	f04f 30ff 	mov.w	r0, #4294967295
 800d37c:	f8ca 3000 	str.w	r3, [sl]
 800d380:	89a3      	ldrh	r3, [r4, #12]
 800d382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d386:	81a3      	strh	r3, [r4, #12]
 800d388:	e7e9      	b.n	800d35e <__ssputs_r+0x8a>
	...

0800d38c <_svfiprintf_r>:
 800d38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d390:	4698      	mov	r8, r3
 800d392:	898b      	ldrh	r3, [r1, #12]
 800d394:	b09d      	sub	sp, #116	@ 0x74
 800d396:	4607      	mov	r7, r0
 800d398:	061b      	lsls	r3, r3, #24
 800d39a:	460d      	mov	r5, r1
 800d39c:	4614      	mov	r4, r2
 800d39e:	d510      	bpl.n	800d3c2 <_svfiprintf_r+0x36>
 800d3a0:	690b      	ldr	r3, [r1, #16]
 800d3a2:	b973      	cbnz	r3, 800d3c2 <_svfiprintf_r+0x36>
 800d3a4:	2140      	movs	r1, #64	@ 0x40
 800d3a6:	f7fe fbc7 	bl	800bb38 <_malloc_r>
 800d3aa:	6028      	str	r0, [r5, #0]
 800d3ac:	6128      	str	r0, [r5, #16]
 800d3ae:	b930      	cbnz	r0, 800d3be <_svfiprintf_r+0x32>
 800d3b0:	230c      	movs	r3, #12
 800d3b2:	603b      	str	r3, [r7, #0]
 800d3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b8:	b01d      	add	sp, #116	@ 0x74
 800d3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3be:	2340      	movs	r3, #64	@ 0x40
 800d3c0:	616b      	str	r3, [r5, #20]
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3c8:	f04f 0901 	mov.w	r9, #1
 800d3cc:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800d570 <_svfiprintf_r+0x1e4>
 800d3d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3d2:	2320      	movs	r3, #32
 800d3d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d3d8:	2330      	movs	r3, #48	@ 0x30
 800d3da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d3de:	4623      	mov	r3, r4
 800d3e0:	469a      	mov	sl, r3
 800d3e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3e6:	b10a      	cbz	r2, 800d3ec <_svfiprintf_r+0x60>
 800d3e8:	2a25      	cmp	r2, #37	@ 0x25
 800d3ea:	d1f9      	bne.n	800d3e0 <_svfiprintf_r+0x54>
 800d3ec:	ebba 0b04 	subs.w	fp, sl, r4
 800d3f0:	d00b      	beq.n	800d40a <_svfiprintf_r+0x7e>
 800d3f2:	465b      	mov	r3, fp
 800d3f4:	4622      	mov	r2, r4
 800d3f6:	4629      	mov	r1, r5
 800d3f8:	4638      	mov	r0, r7
 800d3fa:	f7ff ff6b 	bl	800d2d4 <__ssputs_r>
 800d3fe:	3001      	adds	r0, #1
 800d400:	f000 80a7 	beq.w	800d552 <_svfiprintf_r+0x1c6>
 800d404:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d406:	445a      	add	r2, fp
 800d408:	9209      	str	r2, [sp, #36]	@ 0x24
 800d40a:	f89a 3000 	ldrb.w	r3, [sl]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	f000 809f 	beq.w	800d552 <_svfiprintf_r+0x1c6>
 800d414:	2300      	movs	r3, #0
 800d416:	f04f 32ff 	mov.w	r2, #4294967295
 800d41a:	f10a 0a01 	add.w	sl, sl, #1
 800d41e:	9304      	str	r3, [sp, #16]
 800d420:	9307      	str	r3, [sp, #28]
 800d422:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d426:	931a      	str	r3, [sp, #104]	@ 0x68
 800d428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d42c:	4654      	mov	r4, sl
 800d42e:	2205      	movs	r2, #5
 800d430:	484f      	ldr	r0, [pc, #316]	@ (800d570 <_svfiprintf_r+0x1e4>)
 800d432:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d436:	f7fd fca4 	bl	800ad82 <memchr>
 800d43a:	9a04      	ldr	r2, [sp, #16]
 800d43c:	b9d8      	cbnz	r0, 800d476 <_svfiprintf_r+0xea>
 800d43e:	06d0      	lsls	r0, r2, #27
 800d440:	bf44      	itt	mi
 800d442:	2320      	movmi	r3, #32
 800d444:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d448:	0711      	lsls	r1, r2, #28
 800d44a:	bf44      	itt	mi
 800d44c:	232b      	movmi	r3, #43	@ 0x2b
 800d44e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d452:	f89a 3000 	ldrb.w	r3, [sl]
 800d456:	2b2a      	cmp	r3, #42	@ 0x2a
 800d458:	d015      	beq.n	800d486 <_svfiprintf_r+0xfa>
 800d45a:	9a07      	ldr	r2, [sp, #28]
 800d45c:	4654      	mov	r4, sl
 800d45e:	2000      	movs	r0, #0
 800d460:	f04f 0c0a 	mov.w	ip, #10
 800d464:	4621      	mov	r1, r4
 800d466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d46a:	3b30      	subs	r3, #48	@ 0x30
 800d46c:	2b09      	cmp	r3, #9
 800d46e:	d94b      	bls.n	800d508 <_svfiprintf_r+0x17c>
 800d470:	b1b0      	cbz	r0, 800d4a0 <_svfiprintf_r+0x114>
 800d472:	9207      	str	r2, [sp, #28]
 800d474:	e014      	b.n	800d4a0 <_svfiprintf_r+0x114>
 800d476:	eba0 0308 	sub.w	r3, r0, r8
 800d47a:	46a2      	mov	sl, r4
 800d47c:	fa09 f303 	lsl.w	r3, r9, r3
 800d480:	4313      	orrs	r3, r2
 800d482:	9304      	str	r3, [sp, #16]
 800d484:	e7d2      	b.n	800d42c <_svfiprintf_r+0xa0>
 800d486:	9b03      	ldr	r3, [sp, #12]
 800d488:	1d19      	adds	r1, r3, #4
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	9103      	str	r1, [sp, #12]
 800d490:	bfbb      	ittet	lt
 800d492:	425b      	neglt	r3, r3
 800d494:	f042 0202 	orrlt.w	r2, r2, #2
 800d498:	9307      	strge	r3, [sp, #28]
 800d49a:	9307      	strlt	r3, [sp, #28]
 800d49c:	bfb8      	it	lt
 800d49e:	9204      	strlt	r2, [sp, #16]
 800d4a0:	7823      	ldrb	r3, [r4, #0]
 800d4a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4a4:	d10a      	bne.n	800d4bc <_svfiprintf_r+0x130>
 800d4a6:	7863      	ldrb	r3, [r4, #1]
 800d4a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4aa:	d132      	bne.n	800d512 <_svfiprintf_r+0x186>
 800d4ac:	9b03      	ldr	r3, [sp, #12]
 800d4ae:	3402      	adds	r4, #2
 800d4b0:	1d1a      	adds	r2, r3, #4
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d4b8:	9203      	str	r2, [sp, #12]
 800d4ba:	9305      	str	r3, [sp, #20]
 800d4bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d580 <_svfiprintf_r+0x1f4>
 800d4c0:	2203      	movs	r2, #3
 800d4c2:	7821      	ldrb	r1, [r4, #0]
 800d4c4:	4650      	mov	r0, sl
 800d4c6:	f7fd fc5c 	bl	800ad82 <memchr>
 800d4ca:	b138      	cbz	r0, 800d4dc <_svfiprintf_r+0x150>
 800d4cc:	eba0 000a 	sub.w	r0, r0, sl
 800d4d0:	2240      	movs	r2, #64	@ 0x40
 800d4d2:	9b04      	ldr	r3, [sp, #16]
 800d4d4:	3401      	adds	r4, #1
 800d4d6:	4082      	lsls	r2, r0
 800d4d8:	4313      	orrs	r3, r2
 800d4da:	9304      	str	r3, [sp, #16]
 800d4dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4e0:	2206      	movs	r2, #6
 800d4e2:	4824      	ldr	r0, [pc, #144]	@ (800d574 <_svfiprintf_r+0x1e8>)
 800d4e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4e8:	f7fd fc4b 	bl	800ad82 <memchr>
 800d4ec:	2800      	cmp	r0, #0
 800d4ee:	d036      	beq.n	800d55e <_svfiprintf_r+0x1d2>
 800d4f0:	4b21      	ldr	r3, [pc, #132]	@ (800d578 <_svfiprintf_r+0x1ec>)
 800d4f2:	bb1b      	cbnz	r3, 800d53c <_svfiprintf_r+0x1b0>
 800d4f4:	9b03      	ldr	r3, [sp, #12]
 800d4f6:	3307      	adds	r3, #7
 800d4f8:	f023 0307 	bic.w	r3, r3, #7
 800d4fc:	3308      	adds	r3, #8
 800d4fe:	9303      	str	r3, [sp, #12]
 800d500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d502:	4433      	add	r3, r6
 800d504:	9309      	str	r3, [sp, #36]	@ 0x24
 800d506:	e76a      	b.n	800d3de <_svfiprintf_r+0x52>
 800d508:	fb0c 3202 	mla	r2, ip, r2, r3
 800d50c:	460c      	mov	r4, r1
 800d50e:	2001      	movs	r0, #1
 800d510:	e7a8      	b.n	800d464 <_svfiprintf_r+0xd8>
 800d512:	2300      	movs	r3, #0
 800d514:	3401      	adds	r4, #1
 800d516:	f04f 0c0a 	mov.w	ip, #10
 800d51a:	4619      	mov	r1, r3
 800d51c:	9305      	str	r3, [sp, #20]
 800d51e:	4620      	mov	r0, r4
 800d520:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d524:	3a30      	subs	r2, #48	@ 0x30
 800d526:	2a09      	cmp	r2, #9
 800d528:	d903      	bls.n	800d532 <_svfiprintf_r+0x1a6>
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d0c6      	beq.n	800d4bc <_svfiprintf_r+0x130>
 800d52e:	9105      	str	r1, [sp, #20]
 800d530:	e7c4      	b.n	800d4bc <_svfiprintf_r+0x130>
 800d532:	fb0c 2101 	mla	r1, ip, r1, r2
 800d536:	4604      	mov	r4, r0
 800d538:	2301      	movs	r3, #1
 800d53a:	e7f0      	b.n	800d51e <_svfiprintf_r+0x192>
 800d53c:	ab03      	add	r3, sp, #12
 800d53e:	462a      	mov	r2, r5
 800d540:	a904      	add	r1, sp, #16
 800d542:	4638      	mov	r0, r7
 800d544:	9300      	str	r3, [sp, #0]
 800d546:	4b0d      	ldr	r3, [pc, #52]	@ (800d57c <_svfiprintf_r+0x1f0>)
 800d548:	f7fc fca8 	bl	8009e9c <_printf_float>
 800d54c:	1c42      	adds	r2, r0, #1
 800d54e:	4606      	mov	r6, r0
 800d550:	d1d6      	bne.n	800d500 <_svfiprintf_r+0x174>
 800d552:	89ab      	ldrh	r3, [r5, #12]
 800d554:	065b      	lsls	r3, r3, #25
 800d556:	f53f af2d 	bmi.w	800d3b4 <_svfiprintf_r+0x28>
 800d55a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d55c:	e72c      	b.n	800d3b8 <_svfiprintf_r+0x2c>
 800d55e:	ab03      	add	r3, sp, #12
 800d560:	462a      	mov	r2, r5
 800d562:	a904      	add	r1, sp, #16
 800d564:	4638      	mov	r0, r7
 800d566:	9300      	str	r3, [sp, #0]
 800d568:	4b04      	ldr	r3, [pc, #16]	@ (800d57c <_svfiprintf_r+0x1f0>)
 800d56a:	f7fc ff33 	bl	800a3d4 <_printf_i>
 800d56e:	e7ed      	b.n	800d54c <_svfiprintf_r+0x1c0>
 800d570:	0800e889 	.word	0x0800e889
 800d574:	0800e893 	.word	0x0800e893
 800d578:	08009e9d 	.word	0x08009e9d
 800d57c:	0800d2d5 	.word	0x0800d2d5
 800d580:	0800e88f 	.word	0x0800e88f

0800d584 <__sflush_r>:
 800d584:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d58c:	0716      	lsls	r6, r2, #28
 800d58e:	4605      	mov	r5, r0
 800d590:	460c      	mov	r4, r1
 800d592:	d454      	bmi.n	800d63e <__sflush_r+0xba>
 800d594:	684b      	ldr	r3, [r1, #4]
 800d596:	2b00      	cmp	r3, #0
 800d598:	dc02      	bgt.n	800d5a0 <__sflush_r+0x1c>
 800d59a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	dd48      	ble.n	800d632 <__sflush_r+0xae>
 800d5a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d5a2:	2e00      	cmp	r6, #0
 800d5a4:	d045      	beq.n	800d632 <__sflush_r+0xae>
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d5ac:	682f      	ldr	r7, [r5, #0]
 800d5ae:	6a21      	ldr	r1, [r4, #32]
 800d5b0:	602b      	str	r3, [r5, #0]
 800d5b2:	d030      	beq.n	800d616 <__sflush_r+0x92>
 800d5b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d5b6:	89a3      	ldrh	r3, [r4, #12]
 800d5b8:	0759      	lsls	r1, r3, #29
 800d5ba:	d505      	bpl.n	800d5c8 <__sflush_r+0x44>
 800d5bc:	6863      	ldr	r3, [r4, #4]
 800d5be:	1ad2      	subs	r2, r2, r3
 800d5c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d5c2:	b10b      	cbz	r3, 800d5c8 <__sflush_r+0x44>
 800d5c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d5c6:	1ad2      	subs	r2, r2, r3
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d5cc:	6a21      	ldr	r1, [r4, #32]
 800d5ce:	4628      	mov	r0, r5
 800d5d0:	47b0      	blx	r6
 800d5d2:	1c43      	adds	r3, r0, #1
 800d5d4:	89a3      	ldrh	r3, [r4, #12]
 800d5d6:	d106      	bne.n	800d5e6 <__sflush_r+0x62>
 800d5d8:	6829      	ldr	r1, [r5, #0]
 800d5da:	291d      	cmp	r1, #29
 800d5dc:	d82b      	bhi.n	800d636 <__sflush_r+0xb2>
 800d5de:	4a2a      	ldr	r2, [pc, #168]	@ (800d688 <__sflush_r+0x104>)
 800d5e0:	410a      	asrs	r2, r1
 800d5e2:	07d6      	lsls	r6, r2, #31
 800d5e4:	d427      	bmi.n	800d636 <__sflush_r+0xb2>
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	04d9      	lsls	r1, r3, #19
 800d5ea:	6062      	str	r2, [r4, #4]
 800d5ec:	6922      	ldr	r2, [r4, #16]
 800d5ee:	6022      	str	r2, [r4, #0]
 800d5f0:	d504      	bpl.n	800d5fc <__sflush_r+0x78>
 800d5f2:	1c42      	adds	r2, r0, #1
 800d5f4:	d101      	bne.n	800d5fa <__sflush_r+0x76>
 800d5f6:	682b      	ldr	r3, [r5, #0]
 800d5f8:	b903      	cbnz	r3, 800d5fc <__sflush_r+0x78>
 800d5fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800d5fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d5fe:	602f      	str	r7, [r5, #0]
 800d600:	b1b9      	cbz	r1, 800d632 <__sflush_r+0xae>
 800d602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d606:	4299      	cmp	r1, r3
 800d608:	d002      	beq.n	800d610 <__sflush_r+0x8c>
 800d60a:	4628      	mov	r0, r5
 800d60c:	f7fe fa20 	bl	800ba50 <_free_r>
 800d610:	2300      	movs	r3, #0
 800d612:	6363      	str	r3, [r4, #52]	@ 0x34
 800d614:	e00d      	b.n	800d632 <__sflush_r+0xae>
 800d616:	2301      	movs	r3, #1
 800d618:	4628      	mov	r0, r5
 800d61a:	47b0      	blx	r6
 800d61c:	4602      	mov	r2, r0
 800d61e:	1c50      	adds	r0, r2, #1
 800d620:	d1c9      	bne.n	800d5b6 <__sflush_r+0x32>
 800d622:	682b      	ldr	r3, [r5, #0]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d0c6      	beq.n	800d5b6 <__sflush_r+0x32>
 800d628:	2b1d      	cmp	r3, #29
 800d62a:	d001      	beq.n	800d630 <__sflush_r+0xac>
 800d62c:	2b16      	cmp	r3, #22
 800d62e:	d11d      	bne.n	800d66c <__sflush_r+0xe8>
 800d630:	602f      	str	r7, [r5, #0]
 800d632:	2000      	movs	r0, #0
 800d634:	e021      	b.n	800d67a <__sflush_r+0xf6>
 800d636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d63a:	b21b      	sxth	r3, r3
 800d63c:	e01a      	b.n	800d674 <__sflush_r+0xf0>
 800d63e:	690f      	ldr	r7, [r1, #16]
 800d640:	2f00      	cmp	r7, #0
 800d642:	d0f6      	beq.n	800d632 <__sflush_r+0xae>
 800d644:	0793      	lsls	r3, r2, #30
 800d646:	680e      	ldr	r6, [r1, #0]
 800d648:	600f      	str	r7, [r1, #0]
 800d64a:	bf0c      	ite	eq
 800d64c:	694b      	ldreq	r3, [r1, #20]
 800d64e:	2300      	movne	r3, #0
 800d650:	eba6 0807 	sub.w	r8, r6, r7
 800d654:	608b      	str	r3, [r1, #8]
 800d656:	f1b8 0f00 	cmp.w	r8, #0
 800d65a:	ddea      	ble.n	800d632 <__sflush_r+0xae>
 800d65c:	4643      	mov	r3, r8
 800d65e:	463a      	mov	r2, r7
 800d660:	6a21      	ldr	r1, [r4, #32]
 800d662:	4628      	mov	r0, r5
 800d664:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d666:	47b0      	blx	r6
 800d668:	2800      	cmp	r0, #0
 800d66a:	dc08      	bgt.n	800d67e <__sflush_r+0xfa>
 800d66c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d674:	f04f 30ff 	mov.w	r0, #4294967295
 800d678:	81a3      	strh	r3, [r4, #12]
 800d67a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d67e:	4407      	add	r7, r0
 800d680:	eba8 0800 	sub.w	r8, r8, r0
 800d684:	e7e7      	b.n	800d656 <__sflush_r+0xd2>
 800d686:	bf00      	nop
 800d688:	dfbffffe 	.word	0xdfbffffe

0800d68c <_fflush_r>:
 800d68c:	b538      	push	{r3, r4, r5, lr}
 800d68e:	690b      	ldr	r3, [r1, #16]
 800d690:	4605      	mov	r5, r0
 800d692:	460c      	mov	r4, r1
 800d694:	b913      	cbnz	r3, 800d69c <_fflush_r+0x10>
 800d696:	2500      	movs	r5, #0
 800d698:	4628      	mov	r0, r5
 800d69a:	bd38      	pop	{r3, r4, r5, pc}
 800d69c:	b118      	cbz	r0, 800d6a6 <_fflush_r+0x1a>
 800d69e:	6a03      	ldr	r3, [r0, #32]
 800d6a0:	b90b      	cbnz	r3, 800d6a6 <_fflush_r+0x1a>
 800d6a2:	f7fd fa55 	bl	800ab50 <__sinit>
 800d6a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d0f3      	beq.n	800d696 <_fflush_r+0xa>
 800d6ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d6b0:	07d0      	lsls	r0, r2, #31
 800d6b2:	d404      	bmi.n	800d6be <_fflush_r+0x32>
 800d6b4:	0599      	lsls	r1, r3, #22
 800d6b6:	d402      	bmi.n	800d6be <_fflush_r+0x32>
 800d6b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6ba:	f7fd fb60 	bl	800ad7e <__retarget_lock_acquire_recursive>
 800d6be:	4628      	mov	r0, r5
 800d6c0:	4621      	mov	r1, r4
 800d6c2:	f7ff ff5f 	bl	800d584 <__sflush_r>
 800d6c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d6c8:	4605      	mov	r5, r0
 800d6ca:	07da      	lsls	r2, r3, #31
 800d6cc:	d4e4      	bmi.n	800d698 <_fflush_r+0xc>
 800d6ce:	89a3      	ldrh	r3, [r4, #12]
 800d6d0:	059b      	lsls	r3, r3, #22
 800d6d2:	d4e1      	bmi.n	800d698 <_fflush_r+0xc>
 800d6d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6d6:	f7fd fb53 	bl	800ad80 <__retarget_lock_release_recursive>
 800d6da:	e7dd      	b.n	800d698 <_fflush_r+0xc>

0800d6dc <memmove>:
 800d6dc:	4288      	cmp	r0, r1
 800d6de:	b510      	push	{r4, lr}
 800d6e0:	eb01 0402 	add.w	r4, r1, r2
 800d6e4:	d902      	bls.n	800d6ec <memmove+0x10>
 800d6e6:	4284      	cmp	r4, r0
 800d6e8:	4623      	mov	r3, r4
 800d6ea:	d807      	bhi.n	800d6fc <memmove+0x20>
 800d6ec:	1e43      	subs	r3, r0, #1
 800d6ee:	42a1      	cmp	r1, r4
 800d6f0:	d008      	beq.n	800d704 <memmove+0x28>
 800d6f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d6f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d6fa:	e7f8      	b.n	800d6ee <memmove+0x12>
 800d6fc:	4402      	add	r2, r0
 800d6fe:	4601      	mov	r1, r0
 800d700:	428a      	cmp	r2, r1
 800d702:	d100      	bne.n	800d706 <memmove+0x2a>
 800d704:	bd10      	pop	{r4, pc}
 800d706:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d70a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d70e:	e7f7      	b.n	800d700 <memmove+0x24>

0800d710 <strncmp>:
 800d710:	b510      	push	{r4, lr}
 800d712:	b16a      	cbz	r2, 800d730 <strncmp+0x20>
 800d714:	3901      	subs	r1, #1
 800d716:	1884      	adds	r4, r0, r2
 800d718:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d71c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d720:	429a      	cmp	r2, r3
 800d722:	d103      	bne.n	800d72c <strncmp+0x1c>
 800d724:	42a0      	cmp	r0, r4
 800d726:	d001      	beq.n	800d72c <strncmp+0x1c>
 800d728:	2a00      	cmp	r2, #0
 800d72a:	d1f5      	bne.n	800d718 <strncmp+0x8>
 800d72c:	1ad0      	subs	r0, r2, r3
 800d72e:	bd10      	pop	{r4, pc}
 800d730:	4610      	mov	r0, r2
 800d732:	e7fc      	b.n	800d72e <strncmp+0x1e>

0800d734 <_sbrk_r>:
 800d734:	b538      	push	{r3, r4, r5, lr}
 800d736:	2300      	movs	r3, #0
 800d738:	4d05      	ldr	r5, [pc, #20]	@ (800d750 <_sbrk_r+0x1c>)
 800d73a:	4604      	mov	r4, r0
 800d73c:	4608      	mov	r0, r1
 800d73e:	602b      	str	r3, [r5, #0]
 800d740:	f7f4 ff0e 	bl	8002560 <_sbrk>
 800d744:	1c43      	adds	r3, r0, #1
 800d746:	d102      	bne.n	800d74e <_sbrk_r+0x1a>
 800d748:	682b      	ldr	r3, [r5, #0]
 800d74a:	b103      	cbz	r3, 800d74e <_sbrk_r+0x1a>
 800d74c:	6023      	str	r3, [r4, #0]
 800d74e:	bd38      	pop	{r3, r4, r5, pc}
 800d750:	2003b554 	.word	0x2003b554

0800d754 <memcpy>:
 800d754:	440a      	add	r2, r1
 800d756:	1e43      	subs	r3, r0, #1
 800d758:	4291      	cmp	r1, r2
 800d75a:	d100      	bne.n	800d75e <memcpy+0xa>
 800d75c:	4770      	bx	lr
 800d75e:	b510      	push	{r4, lr}
 800d760:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d764:	4291      	cmp	r1, r2
 800d766:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d76a:	d1f9      	bne.n	800d760 <memcpy+0xc>
 800d76c:	bd10      	pop	{r4, pc}
	...

0800d770 <nan>:
 800d770:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d778 <nan+0x8>
 800d774:	4770      	bx	lr
 800d776:	bf00      	nop
 800d778:	00000000 	.word	0x00000000
 800d77c:	7ff80000 	.word	0x7ff80000

0800d780 <__assert_func>:
 800d780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d782:	4614      	mov	r4, r2
 800d784:	461a      	mov	r2, r3
 800d786:	4b09      	ldr	r3, [pc, #36]	@ (800d7ac <__assert_func+0x2c>)
 800d788:	4605      	mov	r5, r0
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	68d8      	ldr	r0, [r3, #12]
 800d78e:	b954      	cbnz	r4, 800d7a6 <__assert_func+0x26>
 800d790:	4b07      	ldr	r3, [pc, #28]	@ (800d7b0 <__assert_func+0x30>)
 800d792:	461c      	mov	r4, r3
 800d794:	9100      	str	r1, [sp, #0]
 800d796:	4907      	ldr	r1, [pc, #28]	@ (800d7b4 <__assert_func+0x34>)
 800d798:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d79c:	462b      	mov	r3, r5
 800d79e:	f000 fba3 	bl	800dee8 <fiprintf>
 800d7a2:	f000 fbb3 	bl	800df0c <abort>
 800d7a6:	4b04      	ldr	r3, [pc, #16]	@ (800d7b8 <__assert_func+0x38>)
 800d7a8:	e7f4      	b.n	800d794 <__assert_func+0x14>
 800d7aa:	bf00      	nop
 800d7ac:	200001e4 	.word	0x200001e4
 800d7b0:	0800e8dd 	.word	0x0800e8dd
 800d7b4:	0800e8af 	.word	0x0800e8af
 800d7b8:	0800e8a2 	.word	0x0800e8a2

0800d7bc <_calloc_r>:
 800d7bc:	b570      	push	{r4, r5, r6, lr}
 800d7be:	fba1 5402 	umull	r5, r4, r1, r2
 800d7c2:	b93c      	cbnz	r4, 800d7d4 <_calloc_r+0x18>
 800d7c4:	4629      	mov	r1, r5
 800d7c6:	f7fe f9b7 	bl	800bb38 <_malloc_r>
 800d7ca:	4606      	mov	r6, r0
 800d7cc:	b928      	cbnz	r0, 800d7da <_calloc_r+0x1e>
 800d7ce:	2600      	movs	r6, #0
 800d7d0:	4630      	mov	r0, r6
 800d7d2:	bd70      	pop	{r4, r5, r6, pc}
 800d7d4:	220c      	movs	r2, #12
 800d7d6:	6002      	str	r2, [r0, #0]
 800d7d8:	e7f9      	b.n	800d7ce <_calloc_r+0x12>
 800d7da:	462a      	mov	r2, r5
 800d7dc:	4621      	mov	r1, r4
 800d7de:	f7fd fa50 	bl	800ac82 <memset>
 800d7e2:	e7f5      	b.n	800d7d0 <_calloc_r+0x14>

0800d7e4 <rshift>:
 800d7e4:	6903      	ldr	r3, [r0, #16]
 800d7e6:	114a      	asrs	r2, r1, #5
 800d7e8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d7ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d7f0:	f100 0414 	add.w	r4, r0, #20
 800d7f4:	dd45      	ble.n	800d882 <rshift+0x9e>
 800d7f6:	f011 011f 	ands.w	r1, r1, #31
 800d7fa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d7fe:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d802:	d10c      	bne.n	800d81e <rshift+0x3a>
 800d804:	f100 0710 	add.w	r7, r0, #16
 800d808:	4629      	mov	r1, r5
 800d80a:	42b1      	cmp	r1, r6
 800d80c:	d334      	bcc.n	800d878 <rshift+0x94>
 800d80e:	1a9b      	subs	r3, r3, r2
 800d810:	1eea      	subs	r2, r5, #3
 800d812:	009b      	lsls	r3, r3, #2
 800d814:	4296      	cmp	r6, r2
 800d816:	bf38      	it	cc
 800d818:	2300      	movcc	r3, #0
 800d81a:	4423      	add	r3, r4
 800d81c:	e015      	b.n	800d84a <rshift+0x66>
 800d81e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d822:	f1c1 0820 	rsb	r8, r1, #32
 800d826:	f105 0e04 	add.w	lr, r5, #4
 800d82a:	46a1      	mov	r9, r4
 800d82c:	40cf      	lsrs	r7, r1
 800d82e:	4576      	cmp	r6, lr
 800d830:	46f4      	mov	ip, lr
 800d832:	d815      	bhi.n	800d860 <rshift+0x7c>
 800d834:	1a9a      	subs	r2, r3, r2
 800d836:	3501      	adds	r5, #1
 800d838:	0092      	lsls	r2, r2, #2
 800d83a:	3a04      	subs	r2, #4
 800d83c:	42ae      	cmp	r6, r5
 800d83e:	bf38      	it	cc
 800d840:	2200      	movcc	r2, #0
 800d842:	18a3      	adds	r3, r4, r2
 800d844:	50a7      	str	r7, [r4, r2]
 800d846:	b107      	cbz	r7, 800d84a <rshift+0x66>
 800d848:	3304      	adds	r3, #4
 800d84a:	1b1a      	subs	r2, r3, r4
 800d84c:	42a3      	cmp	r3, r4
 800d84e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d852:	bf08      	it	eq
 800d854:	2300      	moveq	r3, #0
 800d856:	6102      	str	r2, [r0, #16]
 800d858:	bf08      	it	eq
 800d85a:	6143      	streq	r3, [r0, #20]
 800d85c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d860:	f8dc c000 	ldr.w	ip, [ip]
 800d864:	fa0c fc08 	lsl.w	ip, ip, r8
 800d868:	ea4c 0707 	orr.w	r7, ip, r7
 800d86c:	f849 7b04 	str.w	r7, [r9], #4
 800d870:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d874:	40cf      	lsrs	r7, r1
 800d876:	e7da      	b.n	800d82e <rshift+0x4a>
 800d878:	f851 cb04 	ldr.w	ip, [r1], #4
 800d87c:	f847 cf04 	str.w	ip, [r7, #4]!
 800d880:	e7c3      	b.n	800d80a <rshift+0x26>
 800d882:	4623      	mov	r3, r4
 800d884:	e7e1      	b.n	800d84a <rshift+0x66>

0800d886 <__hexdig_fun>:
 800d886:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d88a:	2b09      	cmp	r3, #9
 800d88c:	d802      	bhi.n	800d894 <__hexdig_fun+0xe>
 800d88e:	3820      	subs	r0, #32
 800d890:	b2c0      	uxtb	r0, r0
 800d892:	4770      	bx	lr
 800d894:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d898:	2b05      	cmp	r3, #5
 800d89a:	d801      	bhi.n	800d8a0 <__hexdig_fun+0x1a>
 800d89c:	3847      	subs	r0, #71	@ 0x47
 800d89e:	e7f7      	b.n	800d890 <__hexdig_fun+0xa>
 800d8a0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d8a4:	2b05      	cmp	r3, #5
 800d8a6:	d801      	bhi.n	800d8ac <__hexdig_fun+0x26>
 800d8a8:	3827      	subs	r0, #39	@ 0x27
 800d8aa:	e7f1      	b.n	800d890 <__hexdig_fun+0xa>
 800d8ac:	2000      	movs	r0, #0
 800d8ae:	4770      	bx	lr

0800d8b0 <__gethex>:
 800d8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b4:	b085      	sub	sp, #20
 800d8b6:	468a      	mov	sl, r1
 800d8b8:	4690      	mov	r8, r2
 800d8ba:	9302      	str	r3, [sp, #8]
 800d8bc:	680b      	ldr	r3, [r1, #0]
 800d8be:	9001      	str	r0, [sp, #4]
 800d8c0:	1c9c      	adds	r4, r3, #2
 800d8c2:	46a1      	mov	r9, r4
 800d8c4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d8c8:	2830      	cmp	r0, #48	@ 0x30
 800d8ca:	d0fa      	beq.n	800d8c2 <__gethex+0x12>
 800d8cc:	eba9 0303 	sub.w	r3, r9, r3
 800d8d0:	f1a3 0b02 	sub.w	fp, r3, #2
 800d8d4:	f7ff ffd7 	bl	800d886 <__hexdig_fun>
 800d8d8:	4605      	mov	r5, r0
 800d8da:	2800      	cmp	r0, #0
 800d8dc:	d166      	bne.n	800d9ac <__gethex+0xfc>
 800d8de:	2201      	movs	r2, #1
 800d8e0:	499e      	ldr	r1, [pc, #632]	@ (800db5c <__gethex+0x2ac>)
 800d8e2:	4648      	mov	r0, r9
 800d8e4:	f7ff ff14 	bl	800d710 <strncmp>
 800d8e8:	4607      	mov	r7, r0
 800d8ea:	2800      	cmp	r0, #0
 800d8ec:	d165      	bne.n	800d9ba <__gethex+0x10a>
 800d8ee:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d8f2:	4626      	mov	r6, r4
 800d8f4:	f7ff ffc7 	bl	800d886 <__hexdig_fun>
 800d8f8:	2800      	cmp	r0, #0
 800d8fa:	d060      	beq.n	800d9be <__gethex+0x10e>
 800d8fc:	4623      	mov	r3, r4
 800d8fe:	7818      	ldrb	r0, [r3, #0]
 800d900:	4699      	mov	r9, r3
 800d902:	3301      	adds	r3, #1
 800d904:	2830      	cmp	r0, #48	@ 0x30
 800d906:	d0fa      	beq.n	800d8fe <__gethex+0x4e>
 800d908:	f7ff ffbd 	bl	800d886 <__hexdig_fun>
 800d90c:	fab0 f580 	clz	r5, r0
 800d910:	f04f 0b01 	mov.w	fp, #1
 800d914:	096d      	lsrs	r5, r5, #5
 800d916:	464a      	mov	r2, r9
 800d918:	4616      	mov	r6, r2
 800d91a:	3201      	adds	r2, #1
 800d91c:	7830      	ldrb	r0, [r6, #0]
 800d91e:	f7ff ffb2 	bl	800d886 <__hexdig_fun>
 800d922:	2800      	cmp	r0, #0
 800d924:	d1f8      	bne.n	800d918 <__gethex+0x68>
 800d926:	2201      	movs	r2, #1
 800d928:	498c      	ldr	r1, [pc, #560]	@ (800db5c <__gethex+0x2ac>)
 800d92a:	4630      	mov	r0, r6
 800d92c:	f7ff fef0 	bl	800d710 <strncmp>
 800d930:	2800      	cmp	r0, #0
 800d932:	d13e      	bne.n	800d9b2 <__gethex+0x102>
 800d934:	b944      	cbnz	r4, 800d948 <__gethex+0x98>
 800d936:	1c74      	adds	r4, r6, #1
 800d938:	4622      	mov	r2, r4
 800d93a:	4616      	mov	r6, r2
 800d93c:	3201      	adds	r2, #1
 800d93e:	7830      	ldrb	r0, [r6, #0]
 800d940:	f7ff ffa1 	bl	800d886 <__hexdig_fun>
 800d944:	2800      	cmp	r0, #0
 800d946:	d1f8      	bne.n	800d93a <__gethex+0x8a>
 800d948:	1ba4      	subs	r4, r4, r6
 800d94a:	00a7      	lsls	r7, r4, #2
 800d94c:	7833      	ldrb	r3, [r6, #0]
 800d94e:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d952:	2b50      	cmp	r3, #80	@ 0x50
 800d954:	d13d      	bne.n	800d9d2 <__gethex+0x122>
 800d956:	7873      	ldrb	r3, [r6, #1]
 800d958:	2b2b      	cmp	r3, #43	@ 0x2b
 800d95a:	d032      	beq.n	800d9c2 <__gethex+0x112>
 800d95c:	2b2d      	cmp	r3, #45	@ 0x2d
 800d95e:	d033      	beq.n	800d9c8 <__gethex+0x118>
 800d960:	1c71      	adds	r1, r6, #1
 800d962:	2400      	movs	r4, #0
 800d964:	7808      	ldrb	r0, [r1, #0]
 800d966:	f7ff ff8e 	bl	800d886 <__hexdig_fun>
 800d96a:	1e43      	subs	r3, r0, #1
 800d96c:	b2db      	uxtb	r3, r3
 800d96e:	2b18      	cmp	r3, #24
 800d970:	d82f      	bhi.n	800d9d2 <__gethex+0x122>
 800d972:	f1a0 0210 	sub.w	r2, r0, #16
 800d976:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d97a:	f7ff ff84 	bl	800d886 <__hexdig_fun>
 800d97e:	f100 3cff 	add.w	ip, r0, #4294967295
 800d982:	230a      	movs	r3, #10
 800d984:	fa5f fc8c 	uxtb.w	ip, ip
 800d988:	f1bc 0f18 	cmp.w	ip, #24
 800d98c:	d91e      	bls.n	800d9cc <__gethex+0x11c>
 800d98e:	b104      	cbz	r4, 800d992 <__gethex+0xe2>
 800d990:	4252      	negs	r2, r2
 800d992:	4417      	add	r7, r2
 800d994:	f8ca 1000 	str.w	r1, [sl]
 800d998:	b1ed      	cbz	r5, 800d9d6 <__gethex+0x126>
 800d99a:	f1bb 0f00 	cmp.w	fp, #0
 800d99e:	bf0c      	ite	eq
 800d9a0:	2506      	moveq	r5, #6
 800d9a2:	2500      	movne	r5, #0
 800d9a4:	4628      	mov	r0, r5
 800d9a6:	b005      	add	sp, #20
 800d9a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ac:	2500      	movs	r5, #0
 800d9ae:	462c      	mov	r4, r5
 800d9b0:	e7b1      	b.n	800d916 <__gethex+0x66>
 800d9b2:	2c00      	cmp	r4, #0
 800d9b4:	d1c8      	bne.n	800d948 <__gethex+0x98>
 800d9b6:	4627      	mov	r7, r4
 800d9b8:	e7c8      	b.n	800d94c <__gethex+0x9c>
 800d9ba:	464e      	mov	r6, r9
 800d9bc:	462f      	mov	r7, r5
 800d9be:	2501      	movs	r5, #1
 800d9c0:	e7c4      	b.n	800d94c <__gethex+0x9c>
 800d9c2:	2400      	movs	r4, #0
 800d9c4:	1cb1      	adds	r1, r6, #2
 800d9c6:	e7cd      	b.n	800d964 <__gethex+0xb4>
 800d9c8:	2401      	movs	r4, #1
 800d9ca:	e7fb      	b.n	800d9c4 <__gethex+0x114>
 800d9cc:	fb03 0002 	mla	r0, r3, r2, r0
 800d9d0:	e7cf      	b.n	800d972 <__gethex+0xc2>
 800d9d2:	4631      	mov	r1, r6
 800d9d4:	e7de      	b.n	800d994 <__gethex+0xe4>
 800d9d6:	eba6 0309 	sub.w	r3, r6, r9
 800d9da:	4629      	mov	r1, r5
 800d9dc:	3b01      	subs	r3, #1
 800d9de:	2b07      	cmp	r3, #7
 800d9e0:	dc0a      	bgt.n	800d9f8 <__gethex+0x148>
 800d9e2:	9801      	ldr	r0, [sp, #4]
 800d9e4:	f7fe f934 	bl	800bc50 <_Balloc>
 800d9e8:	4604      	mov	r4, r0
 800d9ea:	b940      	cbnz	r0, 800d9fe <__gethex+0x14e>
 800d9ec:	4b5c      	ldr	r3, [pc, #368]	@ (800db60 <__gethex+0x2b0>)
 800d9ee:	4602      	mov	r2, r0
 800d9f0:	21e4      	movs	r1, #228	@ 0xe4
 800d9f2:	485c      	ldr	r0, [pc, #368]	@ (800db64 <__gethex+0x2b4>)
 800d9f4:	f7ff fec4 	bl	800d780 <__assert_func>
 800d9f8:	3101      	adds	r1, #1
 800d9fa:	105b      	asrs	r3, r3, #1
 800d9fc:	e7ef      	b.n	800d9de <__gethex+0x12e>
 800d9fe:	f100 0a14 	add.w	sl, r0, #20
 800da02:	2300      	movs	r3, #0
 800da04:	4655      	mov	r5, sl
 800da06:	469b      	mov	fp, r3
 800da08:	45b1      	cmp	r9, r6
 800da0a:	d337      	bcc.n	800da7c <__gethex+0x1cc>
 800da0c:	f845 bb04 	str.w	fp, [r5], #4
 800da10:	eba5 050a 	sub.w	r5, r5, sl
 800da14:	4658      	mov	r0, fp
 800da16:	10ad      	asrs	r5, r5, #2
 800da18:	6125      	str	r5, [r4, #16]
 800da1a:	016d      	lsls	r5, r5, #5
 800da1c:	f7fe fa0c 	bl	800be38 <__hi0bits>
 800da20:	f8d8 6000 	ldr.w	r6, [r8]
 800da24:	1a2d      	subs	r5, r5, r0
 800da26:	42b5      	cmp	r5, r6
 800da28:	dd54      	ble.n	800dad4 <__gethex+0x224>
 800da2a:	1bad      	subs	r5, r5, r6
 800da2c:	4620      	mov	r0, r4
 800da2e:	4629      	mov	r1, r5
 800da30:	f7fe fda9 	bl	800c586 <__any_on>
 800da34:	4681      	mov	r9, r0
 800da36:	b178      	cbz	r0, 800da58 <__gethex+0x1a8>
 800da38:	1e6b      	subs	r3, r5, #1
 800da3a:	f04f 0901 	mov.w	r9, #1
 800da3e:	1159      	asrs	r1, r3, #5
 800da40:	f003 021f 	and.w	r2, r3, #31
 800da44:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800da48:	fa09 f202 	lsl.w	r2, r9, r2
 800da4c:	420a      	tst	r2, r1
 800da4e:	d003      	beq.n	800da58 <__gethex+0x1a8>
 800da50:	454b      	cmp	r3, r9
 800da52:	dc36      	bgt.n	800dac2 <__gethex+0x212>
 800da54:	f04f 0902 	mov.w	r9, #2
 800da58:	442f      	add	r7, r5
 800da5a:	4629      	mov	r1, r5
 800da5c:	4620      	mov	r0, r4
 800da5e:	f7ff fec1 	bl	800d7e4 <rshift>
 800da62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da66:	42bb      	cmp	r3, r7
 800da68:	da42      	bge.n	800daf0 <__gethex+0x240>
 800da6a:	4621      	mov	r1, r4
 800da6c:	9801      	ldr	r0, [sp, #4]
 800da6e:	f7fe f92f 	bl	800bcd0 <_Bfree>
 800da72:	2300      	movs	r3, #0
 800da74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da76:	25a3      	movs	r5, #163	@ 0xa3
 800da78:	6013      	str	r3, [r2, #0]
 800da7a:	e793      	b.n	800d9a4 <__gethex+0xf4>
 800da7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800da80:	2a2e      	cmp	r2, #46	@ 0x2e
 800da82:	d012      	beq.n	800daaa <__gethex+0x1fa>
 800da84:	2b20      	cmp	r3, #32
 800da86:	d104      	bne.n	800da92 <__gethex+0x1e2>
 800da88:	f845 bb04 	str.w	fp, [r5], #4
 800da8c:	f04f 0b00 	mov.w	fp, #0
 800da90:	465b      	mov	r3, fp
 800da92:	7830      	ldrb	r0, [r6, #0]
 800da94:	9303      	str	r3, [sp, #12]
 800da96:	f7ff fef6 	bl	800d886 <__hexdig_fun>
 800da9a:	9b03      	ldr	r3, [sp, #12]
 800da9c:	f000 000f 	and.w	r0, r0, #15
 800daa0:	4098      	lsls	r0, r3
 800daa2:	3304      	adds	r3, #4
 800daa4:	ea4b 0b00 	orr.w	fp, fp, r0
 800daa8:	e7ae      	b.n	800da08 <__gethex+0x158>
 800daaa:	45b1      	cmp	r9, r6
 800daac:	d8ea      	bhi.n	800da84 <__gethex+0x1d4>
 800daae:	2201      	movs	r2, #1
 800dab0:	492a      	ldr	r1, [pc, #168]	@ (800db5c <__gethex+0x2ac>)
 800dab2:	4630      	mov	r0, r6
 800dab4:	9303      	str	r3, [sp, #12]
 800dab6:	f7ff fe2b 	bl	800d710 <strncmp>
 800daba:	9b03      	ldr	r3, [sp, #12]
 800dabc:	2800      	cmp	r0, #0
 800dabe:	d1e1      	bne.n	800da84 <__gethex+0x1d4>
 800dac0:	e7a2      	b.n	800da08 <__gethex+0x158>
 800dac2:	1ea9      	subs	r1, r5, #2
 800dac4:	4620      	mov	r0, r4
 800dac6:	f7fe fd5e 	bl	800c586 <__any_on>
 800daca:	2800      	cmp	r0, #0
 800dacc:	d0c2      	beq.n	800da54 <__gethex+0x1a4>
 800dace:	f04f 0903 	mov.w	r9, #3
 800dad2:	e7c1      	b.n	800da58 <__gethex+0x1a8>
 800dad4:	da09      	bge.n	800daea <__gethex+0x23a>
 800dad6:	1b75      	subs	r5, r6, r5
 800dad8:	4621      	mov	r1, r4
 800dada:	9801      	ldr	r0, [sp, #4]
 800dadc:	462a      	mov	r2, r5
 800dade:	1b7f      	subs	r7, r7, r5
 800dae0:	f7fe fb10 	bl	800c104 <__lshift>
 800dae4:	4604      	mov	r4, r0
 800dae6:	f100 0a14 	add.w	sl, r0, #20
 800daea:	f04f 0900 	mov.w	r9, #0
 800daee:	e7b8      	b.n	800da62 <__gethex+0x1b2>
 800daf0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800daf4:	42bd      	cmp	r5, r7
 800daf6:	dd6f      	ble.n	800dbd8 <__gethex+0x328>
 800daf8:	1bed      	subs	r5, r5, r7
 800dafa:	42ae      	cmp	r6, r5
 800dafc:	dc34      	bgt.n	800db68 <__gethex+0x2b8>
 800dafe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db02:	2b02      	cmp	r3, #2
 800db04:	d022      	beq.n	800db4c <__gethex+0x29c>
 800db06:	2b03      	cmp	r3, #3
 800db08:	d024      	beq.n	800db54 <__gethex+0x2a4>
 800db0a:	2b01      	cmp	r3, #1
 800db0c:	d115      	bne.n	800db3a <__gethex+0x28a>
 800db0e:	42ae      	cmp	r6, r5
 800db10:	d113      	bne.n	800db3a <__gethex+0x28a>
 800db12:	2e01      	cmp	r6, #1
 800db14:	d10b      	bne.n	800db2e <__gethex+0x27e>
 800db16:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800db1a:	2562      	movs	r5, #98	@ 0x62
 800db1c:	9a02      	ldr	r2, [sp, #8]
 800db1e:	6013      	str	r3, [r2, #0]
 800db20:	2301      	movs	r3, #1
 800db22:	6123      	str	r3, [r4, #16]
 800db24:	f8ca 3000 	str.w	r3, [sl]
 800db28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800db2a:	601c      	str	r4, [r3, #0]
 800db2c:	e73a      	b.n	800d9a4 <__gethex+0xf4>
 800db2e:	1e71      	subs	r1, r6, #1
 800db30:	4620      	mov	r0, r4
 800db32:	f7fe fd28 	bl	800c586 <__any_on>
 800db36:	2800      	cmp	r0, #0
 800db38:	d1ed      	bne.n	800db16 <__gethex+0x266>
 800db3a:	4621      	mov	r1, r4
 800db3c:	9801      	ldr	r0, [sp, #4]
 800db3e:	f7fe f8c7 	bl	800bcd0 <_Bfree>
 800db42:	2300      	movs	r3, #0
 800db44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db46:	2550      	movs	r5, #80	@ 0x50
 800db48:	6013      	str	r3, [r2, #0]
 800db4a:	e72b      	b.n	800d9a4 <__gethex+0xf4>
 800db4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d1f3      	bne.n	800db3a <__gethex+0x28a>
 800db52:	e7e0      	b.n	800db16 <__gethex+0x266>
 800db54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db56:	2b00      	cmp	r3, #0
 800db58:	d1dd      	bne.n	800db16 <__gethex+0x266>
 800db5a:	e7ee      	b.n	800db3a <__gethex+0x28a>
 800db5c:	0800e730 	.word	0x0800e730
 800db60:	0800e5c9 	.word	0x0800e5c9
 800db64:	0800e8de 	.word	0x0800e8de
 800db68:	1e6f      	subs	r7, r5, #1
 800db6a:	f1b9 0f00 	cmp.w	r9, #0
 800db6e:	d130      	bne.n	800dbd2 <__gethex+0x322>
 800db70:	b127      	cbz	r7, 800db7c <__gethex+0x2cc>
 800db72:	4639      	mov	r1, r7
 800db74:	4620      	mov	r0, r4
 800db76:	f7fe fd06 	bl	800c586 <__any_on>
 800db7a:	4681      	mov	r9, r0
 800db7c:	117a      	asrs	r2, r7, #5
 800db7e:	2301      	movs	r3, #1
 800db80:	f007 071f 	and.w	r7, r7, #31
 800db84:	4629      	mov	r1, r5
 800db86:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800db8a:	4620      	mov	r0, r4
 800db8c:	40bb      	lsls	r3, r7
 800db8e:	1b76      	subs	r6, r6, r5
 800db90:	2502      	movs	r5, #2
 800db92:	4213      	tst	r3, r2
 800db94:	bf18      	it	ne
 800db96:	f049 0902 	orrne.w	r9, r9, #2
 800db9a:	f7ff fe23 	bl	800d7e4 <rshift>
 800db9e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dba2:	f1b9 0f00 	cmp.w	r9, #0
 800dba6:	d047      	beq.n	800dc38 <__gethex+0x388>
 800dba8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dbac:	2b02      	cmp	r3, #2
 800dbae:	d015      	beq.n	800dbdc <__gethex+0x32c>
 800dbb0:	2b03      	cmp	r3, #3
 800dbb2:	d017      	beq.n	800dbe4 <__gethex+0x334>
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	d109      	bne.n	800dbcc <__gethex+0x31c>
 800dbb8:	f019 0f02 	tst.w	r9, #2
 800dbbc:	d006      	beq.n	800dbcc <__gethex+0x31c>
 800dbbe:	f8da 3000 	ldr.w	r3, [sl]
 800dbc2:	ea49 0903 	orr.w	r9, r9, r3
 800dbc6:	f019 0f01 	tst.w	r9, #1
 800dbca:	d10e      	bne.n	800dbea <__gethex+0x33a>
 800dbcc:	f045 0510 	orr.w	r5, r5, #16
 800dbd0:	e032      	b.n	800dc38 <__gethex+0x388>
 800dbd2:	f04f 0901 	mov.w	r9, #1
 800dbd6:	e7d1      	b.n	800db7c <__gethex+0x2cc>
 800dbd8:	2501      	movs	r5, #1
 800dbda:	e7e2      	b.n	800dba2 <__gethex+0x2f2>
 800dbdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbde:	f1c3 0301 	rsb	r3, r3, #1
 800dbe2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dbe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d0f0      	beq.n	800dbcc <__gethex+0x31c>
 800dbea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dbee:	f104 0314 	add.w	r3, r4, #20
 800dbf2:	f04f 0c00 	mov.w	ip, #0
 800dbf6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dbfa:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dbfe:	4618      	mov	r0, r3
 800dc00:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc04:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dc08:	d01b      	beq.n	800dc42 <__gethex+0x392>
 800dc0a:	3201      	adds	r2, #1
 800dc0c:	6002      	str	r2, [r0, #0]
 800dc0e:	2d02      	cmp	r5, #2
 800dc10:	f104 0314 	add.w	r3, r4, #20
 800dc14:	d13c      	bne.n	800dc90 <__gethex+0x3e0>
 800dc16:	f8d8 2000 	ldr.w	r2, [r8]
 800dc1a:	3a01      	subs	r2, #1
 800dc1c:	42b2      	cmp	r2, r6
 800dc1e:	d109      	bne.n	800dc34 <__gethex+0x384>
 800dc20:	1171      	asrs	r1, r6, #5
 800dc22:	2201      	movs	r2, #1
 800dc24:	f006 061f 	and.w	r6, r6, #31
 800dc28:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc2c:	fa02 f606 	lsl.w	r6, r2, r6
 800dc30:	421e      	tst	r6, r3
 800dc32:	d13a      	bne.n	800dcaa <__gethex+0x3fa>
 800dc34:	f045 0520 	orr.w	r5, r5, #32
 800dc38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc3a:	601c      	str	r4, [r3, #0]
 800dc3c:	9b02      	ldr	r3, [sp, #8]
 800dc3e:	601f      	str	r7, [r3, #0]
 800dc40:	e6b0      	b.n	800d9a4 <__gethex+0xf4>
 800dc42:	4299      	cmp	r1, r3
 800dc44:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc48:	d8d9      	bhi.n	800dbfe <__gethex+0x34e>
 800dc4a:	68a3      	ldr	r3, [r4, #8]
 800dc4c:	459b      	cmp	fp, r3
 800dc4e:	db17      	blt.n	800dc80 <__gethex+0x3d0>
 800dc50:	6861      	ldr	r1, [r4, #4]
 800dc52:	9801      	ldr	r0, [sp, #4]
 800dc54:	3101      	adds	r1, #1
 800dc56:	f7fd fffb 	bl	800bc50 <_Balloc>
 800dc5a:	4681      	mov	r9, r0
 800dc5c:	b918      	cbnz	r0, 800dc66 <__gethex+0x3b6>
 800dc5e:	4b1a      	ldr	r3, [pc, #104]	@ (800dcc8 <__gethex+0x418>)
 800dc60:	4602      	mov	r2, r0
 800dc62:	2184      	movs	r1, #132	@ 0x84
 800dc64:	e6c5      	b.n	800d9f2 <__gethex+0x142>
 800dc66:	6922      	ldr	r2, [r4, #16]
 800dc68:	f104 010c 	add.w	r1, r4, #12
 800dc6c:	300c      	adds	r0, #12
 800dc6e:	3202      	adds	r2, #2
 800dc70:	0092      	lsls	r2, r2, #2
 800dc72:	f7ff fd6f 	bl	800d754 <memcpy>
 800dc76:	4621      	mov	r1, r4
 800dc78:	464c      	mov	r4, r9
 800dc7a:	9801      	ldr	r0, [sp, #4]
 800dc7c:	f7fe f828 	bl	800bcd0 <_Bfree>
 800dc80:	6923      	ldr	r3, [r4, #16]
 800dc82:	1c5a      	adds	r2, r3, #1
 800dc84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc88:	6122      	str	r2, [r4, #16]
 800dc8a:	2201      	movs	r2, #1
 800dc8c:	615a      	str	r2, [r3, #20]
 800dc8e:	e7be      	b.n	800dc0e <__gethex+0x35e>
 800dc90:	6922      	ldr	r2, [r4, #16]
 800dc92:	455a      	cmp	r2, fp
 800dc94:	dd0b      	ble.n	800dcae <__gethex+0x3fe>
 800dc96:	2101      	movs	r1, #1
 800dc98:	4620      	mov	r0, r4
 800dc9a:	f7ff fda3 	bl	800d7e4 <rshift>
 800dc9e:	3701      	adds	r7, #1
 800dca0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dca4:	42bb      	cmp	r3, r7
 800dca6:	f6ff aee0 	blt.w	800da6a <__gethex+0x1ba>
 800dcaa:	2501      	movs	r5, #1
 800dcac:	e7c2      	b.n	800dc34 <__gethex+0x384>
 800dcae:	f016 061f 	ands.w	r6, r6, #31
 800dcb2:	d0fa      	beq.n	800dcaa <__gethex+0x3fa>
 800dcb4:	4453      	add	r3, sl
 800dcb6:	f1c6 0620 	rsb	r6, r6, #32
 800dcba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dcbe:	f7fe f8bb 	bl	800be38 <__hi0bits>
 800dcc2:	42b0      	cmp	r0, r6
 800dcc4:	dbe7      	blt.n	800dc96 <__gethex+0x3e6>
 800dcc6:	e7f0      	b.n	800dcaa <__gethex+0x3fa>
 800dcc8:	0800e5c9 	.word	0x0800e5c9

0800dccc <L_shift>:
 800dccc:	f1c2 0208 	rsb	r2, r2, #8
 800dcd0:	0092      	lsls	r2, r2, #2
 800dcd2:	b570      	push	{r4, r5, r6, lr}
 800dcd4:	f1c2 0620 	rsb	r6, r2, #32
 800dcd8:	6843      	ldr	r3, [r0, #4]
 800dcda:	6804      	ldr	r4, [r0, #0]
 800dcdc:	fa03 f506 	lsl.w	r5, r3, r6
 800dce0:	40d3      	lsrs	r3, r2
 800dce2:	432c      	orrs	r4, r5
 800dce4:	6004      	str	r4, [r0, #0]
 800dce6:	f840 3f04 	str.w	r3, [r0, #4]!
 800dcea:	4288      	cmp	r0, r1
 800dcec:	d3f4      	bcc.n	800dcd8 <L_shift+0xc>
 800dcee:	bd70      	pop	{r4, r5, r6, pc}

0800dcf0 <__match>:
 800dcf0:	6803      	ldr	r3, [r0, #0]
 800dcf2:	3301      	adds	r3, #1
 800dcf4:	b530      	push	{r4, r5, lr}
 800dcf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcfa:	b914      	cbnz	r4, 800dd02 <__match+0x12>
 800dcfc:	6003      	str	r3, [r0, #0]
 800dcfe:	2001      	movs	r0, #1
 800dd00:	bd30      	pop	{r4, r5, pc}
 800dd02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dd0a:	2d19      	cmp	r5, #25
 800dd0c:	bf98      	it	ls
 800dd0e:	3220      	addls	r2, #32
 800dd10:	42a2      	cmp	r2, r4
 800dd12:	d0f0      	beq.n	800dcf6 <__match+0x6>
 800dd14:	2000      	movs	r0, #0
 800dd16:	e7f3      	b.n	800dd00 <__match+0x10>

0800dd18 <__hexnan>:
 800dd18:	680b      	ldr	r3, [r1, #0]
 800dd1a:	6801      	ldr	r1, [r0, #0]
 800dd1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd20:	115e      	asrs	r6, r3, #5
 800dd22:	f013 031f 	ands.w	r3, r3, #31
 800dd26:	f04f 0500 	mov.w	r5, #0
 800dd2a:	b087      	sub	sp, #28
 800dd2c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dd30:	4682      	mov	sl, r0
 800dd32:	4690      	mov	r8, r2
 800dd34:	46ab      	mov	fp, r5
 800dd36:	bf18      	it	ne
 800dd38:	3604      	addne	r6, #4
 800dd3a:	9301      	str	r3, [sp, #4]
 800dd3c:	9502      	str	r5, [sp, #8]
 800dd3e:	1f37      	subs	r7, r6, #4
 800dd40:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd44:	46b9      	mov	r9, r7
 800dd46:	463c      	mov	r4, r7
 800dd48:	1c4b      	adds	r3, r1, #1
 800dd4a:	784a      	ldrb	r2, [r1, #1]
 800dd4c:	9303      	str	r3, [sp, #12]
 800dd4e:	b342      	cbz	r2, 800dda2 <__hexnan+0x8a>
 800dd50:	4610      	mov	r0, r2
 800dd52:	9105      	str	r1, [sp, #20]
 800dd54:	9204      	str	r2, [sp, #16]
 800dd56:	f7ff fd96 	bl	800d886 <__hexdig_fun>
 800dd5a:	2800      	cmp	r0, #0
 800dd5c:	d151      	bne.n	800de02 <__hexnan+0xea>
 800dd5e:	9a04      	ldr	r2, [sp, #16]
 800dd60:	9905      	ldr	r1, [sp, #20]
 800dd62:	2a20      	cmp	r2, #32
 800dd64:	d818      	bhi.n	800dd98 <__hexnan+0x80>
 800dd66:	9b02      	ldr	r3, [sp, #8]
 800dd68:	459b      	cmp	fp, r3
 800dd6a:	dd13      	ble.n	800dd94 <__hexnan+0x7c>
 800dd6c:	454c      	cmp	r4, r9
 800dd6e:	d206      	bcs.n	800dd7e <__hexnan+0x66>
 800dd70:	2d07      	cmp	r5, #7
 800dd72:	dc04      	bgt.n	800dd7e <__hexnan+0x66>
 800dd74:	462a      	mov	r2, r5
 800dd76:	4649      	mov	r1, r9
 800dd78:	4620      	mov	r0, r4
 800dd7a:	f7ff ffa7 	bl	800dccc <L_shift>
 800dd7e:	4544      	cmp	r4, r8
 800dd80:	d951      	bls.n	800de26 <__hexnan+0x10e>
 800dd82:	2300      	movs	r3, #0
 800dd84:	f1a4 0904 	sub.w	r9, r4, #4
 800dd88:	f8cd b008 	str.w	fp, [sp, #8]
 800dd8c:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd90:	461d      	mov	r5, r3
 800dd92:	464c      	mov	r4, r9
 800dd94:	9903      	ldr	r1, [sp, #12]
 800dd96:	e7d7      	b.n	800dd48 <__hexnan+0x30>
 800dd98:	2a29      	cmp	r2, #41	@ 0x29
 800dd9a:	d156      	bne.n	800de4a <__hexnan+0x132>
 800dd9c:	3102      	adds	r1, #2
 800dd9e:	f8ca 1000 	str.w	r1, [sl]
 800dda2:	f1bb 0f00 	cmp.w	fp, #0
 800dda6:	d050      	beq.n	800de4a <__hexnan+0x132>
 800dda8:	454c      	cmp	r4, r9
 800ddaa:	d206      	bcs.n	800ddba <__hexnan+0xa2>
 800ddac:	2d07      	cmp	r5, #7
 800ddae:	dc04      	bgt.n	800ddba <__hexnan+0xa2>
 800ddb0:	462a      	mov	r2, r5
 800ddb2:	4649      	mov	r1, r9
 800ddb4:	4620      	mov	r0, r4
 800ddb6:	f7ff ff89 	bl	800dccc <L_shift>
 800ddba:	4544      	cmp	r4, r8
 800ddbc:	d935      	bls.n	800de2a <__hexnan+0x112>
 800ddbe:	f1a8 0204 	sub.w	r2, r8, #4
 800ddc2:	4623      	mov	r3, r4
 800ddc4:	f853 1b04 	ldr.w	r1, [r3], #4
 800ddc8:	429f      	cmp	r7, r3
 800ddca:	f842 1f04 	str.w	r1, [r2, #4]!
 800ddce:	d2f9      	bcs.n	800ddc4 <__hexnan+0xac>
 800ddd0:	1b3b      	subs	r3, r7, r4
 800ddd2:	3e03      	subs	r6, #3
 800ddd4:	3401      	adds	r4, #1
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	f023 0303 	bic.w	r3, r3, #3
 800dddc:	3304      	adds	r3, #4
 800ddde:	42b4      	cmp	r4, r6
 800dde0:	bf88      	it	hi
 800dde2:	2304      	movhi	r3, #4
 800dde4:	4443      	add	r3, r8
 800dde6:	f843 2b04 	str.w	r2, [r3], #4
 800ddea:	429f      	cmp	r7, r3
 800ddec:	d2fb      	bcs.n	800dde6 <__hexnan+0xce>
 800ddee:	683b      	ldr	r3, [r7, #0]
 800ddf0:	b91b      	cbnz	r3, 800ddfa <__hexnan+0xe2>
 800ddf2:	4547      	cmp	r7, r8
 800ddf4:	d127      	bne.n	800de46 <__hexnan+0x12e>
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	603b      	str	r3, [r7, #0]
 800ddfa:	2005      	movs	r0, #5
 800ddfc:	b007      	add	sp, #28
 800ddfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de02:	3501      	adds	r5, #1
 800de04:	f10b 0b01 	add.w	fp, fp, #1
 800de08:	2d08      	cmp	r5, #8
 800de0a:	dd05      	ble.n	800de18 <__hexnan+0x100>
 800de0c:	4544      	cmp	r4, r8
 800de0e:	d9c1      	bls.n	800dd94 <__hexnan+0x7c>
 800de10:	2300      	movs	r3, #0
 800de12:	3c04      	subs	r4, #4
 800de14:	2501      	movs	r5, #1
 800de16:	6023      	str	r3, [r4, #0]
 800de18:	6822      	ldr	r2, [r4, #0]
 800de1a:	f000 000f 	and.w	r0, r0, #15
 800de1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800de22:	6020      	str	r0, [r4, #0]
 800de24:	e7b6      	b.n	800dd94 <__hexnan+0x7c>
 800de26:	2508      	movs	r5, #8
 800de28:	e7b4      	b.n	800dd94 <__hexnan+0x7c>
 800de2a:	9b01      	ldr	r3, [sp, #4]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d0de      	beq.n	800ddee <__hexnan+0xd6>
 800de30:	f1c3 0320 	rsb	r3, r3, #32
 800de34:	f04f 32ff 	mov.w	r2, #4294967295
 800de38:	40da      	lsrs	r2, r3
 800de3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800de3e:	4013      	ands	r3, r2
 800de40:	f846 3c04 	str.w	r3, [r6, #-4]
 800de44:	e7d3      	b.n	800ddee <__hexnan+0xd6>
 800de46:	3f04      	subs	r7, #4
 800de48:	e7d1      	b.n	800ddee <__hexnan+0xd6>
 800de4a:	2004      	movs	r0, #4
 800de4c:	e7d6      	b.n	800ddfc <__hexnan+0xe4>

0800de4e <__ascii_mbtowc>:
 800de4e:	b082      	sub	sp, #8
 800de50:	b901      	cbnz	r1, 800de54 <__ascii_mbtowc+0x6>
 800de52:	a901      	add	r1, sp, #4
 800de54:	b142      	cbz	r2, 800de68 <__ascii_mbtowc+0x1a>
 800de56:	b14b      	cbz	r3, 800de6c <__ascii_mbtowc+0x1e>
 800de58:	7813      	ldrb	r3, [r2, #0]
 800de5a:	600b      	str	r3, [r1, #0]
 800de5c:	7812      	ldrb	r2, [r2, #0]
 800de5e:	1e10      	subs	r0, r2, #0
 800de60:	bf18      	it	ne
 800de62:	2001      	movne	r0, #1
 800de64:	b002      	add	sp, #8
 800de66:	4770      	bx	lr
 800de68:	4610      	mov	r0, r2
 800de6a:	e7fb      	b.n	800de64 <__ascii_mbtowc+0x16>
 800de6c:	f06f 0001 	mvn.w	r0, #1
 800de70:	e7f8      	b.n	800de64 <__ascii_mbtowc+0x16>

0800de72 <_realloc_r>:
 800de72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de76:	4680      	mov	r8, r0
 800de78:	4615      	mov	r5, r2
 800de7a:	460c      	mov	r4, r1
 800de7c:	b921      	cbnz	r1, 800de88 <_realloc_r+0x16>
 800de7e:	4611      	mov	r1, r2
 800de80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de84:	f7fd be58 	b.w	800bb38 <_malloc_r>
 800de88:	b92a      	cbnz	r2, 800de96 <_realloc_r+0x24>
 800de8a:	f7fd fde1 	bl	800ba50 <_free_r>
 800de8e:	2400      	movs	r4, #0
 800de90:	4620      	mov	r0, r4
 800de92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de96:	f000 f840 	bl	800df1a <_malloc_usable_size_r>
 800de9a:	4285      	cmp	r5, r0
 800de9c:	4606      	mov	r6, r0
 800de9e:	d802      	bhi.n	800dea6 <_realloc_r+0x34>
 800dea0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800dea4:	d8f4      	bhi.n	800de90 <_realloc_r+0x1e>
 800dea6:	4629      	mov	r1, r5
 800dea8:	4640      	mov	r0, r8
 800deaa:	f7fd fe45 	bl	800bb38 <_malloc_r>
 800deae:	4607      	mov	r7, r0
 800deb0:	2800      	cmp	r0, #0
 800deb2:	d0ec      	beq.n	800de8e <_realloc_r+0x1c>
 800deb4:	42b5      	cmp	r5, r6
 800deb6:	462a      	mov	r2, r5
 800deb8:	4621      	mov	r1, r4
 800deba:	bf28      	it	cs
 800debc:	4632      	movcs	r2, r6
 800debe:	f7ff fc49 	bl	800d754 <memcpy>
 800dec2:	4621      	mov	r1, r4
 800dec4:	4640      	mov	r0, r8
 800dec6:	463c      	mov	r4, r7
 800dec8:	f7fd fdc2 	bl	800ba50 <_free_r>
 800decc:	e7e0      	b.n	800de90 <_realloc_r+0x1e>

0800dece <__ascii_wctomb>:
 800dece:	4603      	mov	r3, r0
 800ded0:	4608      	mov	r0, r1
 800ded2:	b141      	cbz	r1, 800dee6 <__ascii_wctomb+0x18>
 800ded4:	2aff      	cmp	r2, #255	@ 0xff
 800ded6:	d904      	bls.n	800dee2 <__ascii_wctomb+0x14>
 800ded8:	228a      	movs	r2, #138	@ 0x8a
 800deda:	f04f 30ff 	mov.w	r0, #4294967295
 800dede:	601a      	str	r2, [r3, #0]
 800dee0:	4770      	bx	lr
 800dee2:	2001      	movs	r0, #1
 800dee4:	700a      	strb	r2, [r1, #0]
 800dee6:	4770      	bx	lr

0800dee8 <fiprintf>:
 800dee8:	b40e      	push	{r1, r2, r3}
 800deea:	b503      	push	{r0, r1, lr}
 800deec:	ab03      	add	r3, sp, #12
 800deee:	4601      	mov	r1, r0
 800def0:	4805      	ldr	r0, [pc, #20]	@ (800df08 <fiprintf+0x20>)
 800def2:	f853 2b04 	ldr.w	r2, [r3], #4
 800def6:	6800      	ldr	r0, [r0, #0]
 800def8:	9301      	str	r3, [sp, #4]
 800defa:	f000 f83f 	bl	800df7c <_vfiprintf_r>
 800defe:	b002      	add	sp, #8
 800df00:	f85d eb04 	ldr.w	lr, [sp], #4
 800df04:	b003      	add	sp, #12
 800df06:	4770      	bx	lr
 800df08:	200001e4 	.word	0x200001e4

0800df0c <abort>:
 800df0c:	2006      	movs	r0, #6
 800df0e:	b508      	push	{r3, lr}
 800df10:	f000 fa08 	bl	800e324 <raise>
 800df14:	2001      	movs	r0, #1
 800df16:	f7f4 faab 	bl	8002470 <_exit>

0800df1a <_malloc_usable_size_r>:
 800df1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df1e:	1f18      	subs	r0, r3, #4
 800df20:	2b00      	cmp	r3, #0
 800df22:	bfbc      	itt	lt
 800df24:	580b      	ldrlt	r3, [r1, r0]
 800df26:	18c0      	addlt	r0, r0, r3
 800df28:	4770      	bx	lr

0800df2a <__sfputc_r>:
 800df2a:	6893      	ldr	r3, [r2, #8]
 800df2c:	3b01      	subs	r3, #1
 800df2e:	2b00      	cmp	r3, #0
 800df30:	6093      	str	r3, [r2, #8]
 800df32:	b410      	push	{r4}
 800df34:	da08      	bge.n	800df48 <__sfputc_r+0x1e>
 800df36:	6994      	ldr	r4, [r2, #24]
 800df38:	42a3      	cmp	r3, r4
 800df3a:	db01      	blt.n	800df40 <__sfputc_r+0x16>
 800df3c:	290a      	cmp	r1, #10
 800df3e:	d103      	bne.n	800df48 <__sfputc_r+0x1e>
 800df40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df44:	f000 b932 	b.w	800e1ac <__swbuf_r>
 800df48:	6813      	ldr	r3, [r2, #0]
 800df4a:	1c58      	adds	r0, r3, #1
 800df4c:	6010      	str	r0, [r2, #0]
 800df4e:	4608      	mov	r0, r1
 800df50:	7019      	strb	r1, [r3, #0]
 800df52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df56:	4770      	bx	lr

0800df58 <__sfputs_r>:
 800df58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df5a:	4606      	mov	r6, r0
 800df5c:	460f      	mov	r7, r1
 800df5e:	4614      	mov	r4, r2
 800df60:	18d5      	adds	r5, r2, r3
 800df62:	42ac      	cmp	r4, r5
 800df64:	d101      	bne.n	800df6a <__sfputs_r+0x12>
 800df66:	2000      	movs	r0, #0
 800df68:	e007      	b.n	800df7a <__sfputs_r+0x22>
 800df6a:	463a      	mov	r2, r7
 800df6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df70:	4630      	mov	r0, r6
 800df72:	f7ff ffda 	bl	800df2a <__sfputc_r>
 800df76:	1c43      	adds	r3, r0, #1
 800df78:	d1f3      	bne.n	800df62 <__sfputs_r+0xa>
 800df7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800df7c <_vfiprintf_r>:
 800df7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df80:	460d      	mov	r5, r1
 800df82:	b09d      	sub	sp, #116	@ 0x74
 800df84:	4614      	mov	r4, r2
 800df86:	4698      	mov	r8, r3
 800df88:	4606      	mov	r6, r0
 800df8a:	b118      	cbz	r0, 800df94 <_vfiprintf_r+0x18>
 800df8c:	6a03      	ldr	r3, [r0, #32]
 800df8e:	b90b      	cbnz	r3, 800df94 <_vfiprintf_r+0x18>
 800df90:	f7fc fdde 	bl	800ab50 <__sinit>
 800df94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df96:	07d9      	lsls	r1, r3, #31
 800df98:	d405      	bmi.n	800dfa6 <_vfiprintf_r+0x2a>
 800df9a:	89ab      	ldrh	r3, [r5, #12]
 800df9c:	059a      	lsls	r2, r3, #22
 800df9e:	d402      	bmi.n	800dfa6 <_vfiprintf_r+0x2a>
 800dfa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dfa2:	f7fc feec 	bl	800ad7e <__retarget_lock_acquire_recursive>
 800dfa6:	89ab      	ldrh	r3, [r5, #12]
 800dfa8:	071b      	lsls	r3, r3, #28
 800dfaa:	d501      	bpl.n	800dfb0 <_vfiprintf_r+0x34>
 800dfac:	692b      	ldr	r3, [r5, #16]
 800dfae:	b99b      	cbnz	r3, 800dfd8 <_vfiprintf_r+0x5c>
 800dfb0:	4629      	mov	r1, r5
 800dfb2:	4630      	mov	r0, r6
 800dfb4:	f000 f938 	bl	800e228 <__swsetup_r>
 800dfb8:	b170      	cbz	r0, 800dfd8 <_vfiprintf_r+0x5c>
 800dfba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfbc:	07dc      	lsls	r4, r3, #31
 800dfbe:	d504      	bpl.n	800dfca <_vfiprintf_r+0x4e>
 800dfc0:	f04f 30ff 	mov.w	r0, #4294967295
 800dfc4:	b01d      	add	sp, #116	@ 0x74
 800dfc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfca:	89ab      	ldrh	r3, [r5, #12]
 800dfcc:	0598      	lsls	r0, r3, #22
 800dfce:	d4f7      	bmi.n	800dfc0 <_vfiprintf_r+0x44>
 800dfd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dfd2:	f7fc fed5 	bl	800ad80 <__retarget_lock_release_recursive>
 800dfd6:	e7f3      	b.n	800dfc0 <_vfiprintf_r+0x44>
 800dfd8:	2300      	movs	r3, #0
 800dfda:	f8cd 800c 	str.w	r8, [sp, #12]
 800dfde:	f04f 0901 	mov.w	r9, #1
 800dfe2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800e198 <_vfiprintf_r+0x21c>
 800dfe6:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfe8:	2320      	movs	r3, #32
 800dfea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dfee:	2330      	movs	r3, #48	@ 0x30
 800dff0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dff4:	4623      	mov	r3, r4
 800dff6:	469a      	mov	sl, r3
 800dff8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dffc:	b10a      	cbz	r2, 800e002 <_vfiprintf_r+0x86>
 800dffe:	2a25      	cmp	r2, #37	@ 0x25
 800e000:	d1f9      	bne.n	800dff6 <_vfiprintf_r+0x7a>
 800e002:	ebba 0b04 	subs.w	fp, sl, r4
 800e006:	d00b      	beq.n	800e020 <_vfiprintf_r+0xa4>
 800e008:	465b      	mov	r3, fp
 800e00a:	4622      	mov	r2, r4
 800e00c:	4629      	mov	r1, r5
 800e00e:	4630      	mov	r0, r6
 800e010:	f7ff ffa2 	bl	800df58 <__sfputs_r>
 800e014:	3001      	adds	r0, #1
 800e016:	f000 80a7 	beq.w	800e168 <_vfiprintf_r+0x1ec>
 800e01a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e01c:	445a      	add	r2, fp
 800e01e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e020:	f89a 3000 	ldrb.w	r3, [sl]
 800e024:	2b00      	cmp	r3, #0
 800e026:	f000 809f 	beq.w	800e168 <_vfiprintf_r+0x1ec>
 800e02a:	2300      	movs	r3, #0
 800e02c:	f04f 32ff 	mov.w	r2, #4294967295
 800e030:	f10a 0a01 	add.w	sl, sl, #1
 800e034:	9304      	str	r3, [sp, #16]
 800e036:	9307      	str	r3, [sp, #28]
 800e038:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e03c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e03e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e042:	4654      	mov	r4, sl
 800e044:	2205      	movs	r2, #5
 800e046:	4854      	ldr	r0, [pc, #336]	@ (800e198 <_vfiprintf_r+0x21c>)
 800e048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e04c:	f7fc fe99 	bl	800ad82 <memchr>
 800e050:	9a04      	ldr	r2, [sp, #16]
 800e052:	b9d8      	cbnz	r0, 800e08c <_vfiprintf_r+0x110>
 800e054:	06d1      	lsls	r1, r2, #27
 800e056:	bf44      	itt	mi
 800e058:	2320      	movmi	r3, #32
 800e05a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e05e:	0713      	lsls	r3, r2, #28
 800e060:	bf44      	itt	mi
 800e062:	232b      	movmi	r3, #43	@ 0x2b
 800e064:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e068:	f89a 3000 	ldrb.w	r3, [sl]
 800e06c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e06e:	d015      	beq.n	800e09c <_vfiprintf_r+0x120>
 800e070:	9a07      	ldr	r2, [sp, #28]
 800e072:	4654      	mov	r4, sl
 800e074:	2000      	movs	r0, #0
 800e076:	f04f 0c0a 	mov.w	ip, #10
 800e07a:	4621      	mov	r1, r4
 800e07c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e080:	3b30      	subs	r3, #48	@ 0x30
 800e082:	2b09      	cmp	r3, #9
 800e084:	d94b      	bls.n	800e11e <_vfiprintf_r+0x1a2>
 800e086:	b1b0      	cbz	r0, 800e0b6 <_vfiprintf_r+0x13a>
 800e088:	9207      	str	r2, [sp, #28]
 800e08a:	e014      	b.n	800e0b6 <_vfiprintf_r+0x13a>
 800e08c:	eba0 0308 	sub.w	r3, r0, r8
 800e090:	46a2      	mov	sl, r4
 800e092:	fa09 f303 	lsl.w	r3, r9, r3
 800e096:	4313      	orrs	r3, r2
 800e098:	9304      	str	r3, [sp, #16]
 800e09a:	e7d2      	b.n	800e042 <_vfiprintf_r+0xc6>
 800e09c:	9b03      	ldr	r3, [sp, #12]
 800e09e:	1d19      	adds	r1, r3, #4
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	9103      	str	r1, [sp, #12]
 800e0a6:	bfbb      	ittet	lt
 800e0a8:	425b      	neglt	r3, r3
 800e0aa:	f042 0202 	orrlt.w	r2, r2, #2
 800e0ae:	9307      	strge	r3, [sp, #28]
 800e0b0:	9307      	strlt	r3, [sp, #28]
 800e0b2:	bfb8      	it	lt
 800e0b4:	9204      	strlt	r2, [sp, #16]
 800e0b6:	7823      	ldrb	r3, [r4, #0]
 800e0b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800e0ba:	d10a      	bne.n	800e0d2 <_vfiprintf_r+0x156>
 800e0bc:	7863      	ldrb	r3, [r4, #1]
 800e0be:	2b2a      	cmp	r3, #42	@ 0x2a
 800e0c0:	d132      	bne.n	800e128 <_vfiprintf_r+0x1ac>
 800e0c2:	9b03      	ldr	r3, [sp, #12]
 800e0c4:	3402      	adds	r4, #2
 800e0c6:	1d1a      	adds	r2, r3, #4
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e0ce:	9203      	str	r2, [sp, #12]
 800e0d0:	9305      	str	r3, [sp, #20]
 800e0d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e1a8 <_vfiprintf_r+0x22c>
 800e0d6:	2203      	movs	r2, #3
 800e0d8:	7821      	ldrb	r1, [r4, #0]
 800e0da:	4650      	mov	r0, sl
 800e0dc:	f7fc fe51 	bl	800ad82 <memchr>
 800e0e0:	b138      	cbz	r0, 800e0f2 <_vfiprintf_r+0x176>
 800e0e2:	eba0 000a 	sub.w	r0, r0, sl
 800e0e6:	2240      	movs	r2, #64	@ 0x40
 800e0e8:	9b04      	ldr	r3, [sp, #16]
 800e0ea:	3401      	adds	r4, #1
 800e0ec:	4082      	lsls	r2, r0
 800e0ee:	4313      	orrs	r3, r2
 800e0f0:	9304      	str	r3, [sp, #16]
 800e0f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0f6:	2206      	movs	r2, #6
 800e0f8:	4828      	ldr	r0, [pc, #160]	@ (800e19c <_vfiprintf_r+0x220>)
 800e0fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e0fe:	f7fc fe40 	bl	800ad82 <memchr>
 800e102:	2800      	cmp	r0, #0
 800e104:	d03f      	beq.n	800e186 <_vfiprintf_r+0x20a>
 800e106:	4b26      	ldr	r3, [pc, #152]	@ (800e1a0 <_vfiprintf_r+0x224>)
 800e108:	bb1b      	cbnz	r3, 800e152 <_vfiprintf_r+0x1d6>
 800e10a:	9b03      	ldr	r3, [sp, #12]
 800e10c:	3307      	adds	r3, #7
 800e10e:	f023 0307 	bic.w	r3, r3, #7
 800e112:	3308      	adds	r3, #8
 800e114:	9303      	str	r3, [sp, #12]
 800e116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e118:	443b      	add	r3, r7
 800e11a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e11c:	e76a      	b.n	800dff4 <_vfiprintf_r+0x78>
 800e11e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e122:	460c      	mov	r4, r1
 800e124:	2001      	movs	r0, #1
 800e126:	e7a8      	b.n	800e07a <_vfiprintf_r+0xfe>
 800e128:	2300      	movs	r3, #0
 800e12a:	3401      	adds	r4, #1
 800e12c:	f04f 0c0a 	mov.w	ip, #10
 800e130:	4619      	mov	r1, r3
 800e132:	9305      	str	r3, [sp, #20]
 800e134:	4620      	mov	r0, r4
 800e136:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e13a:	3a30      	subs	r2, #48	@ 0x30
 800e13c:	2a09      	cmp	r2, #9
 800e13e:	d903      	bls.n	800e148 <_vfiprintf_r+0x1cc>
 800e140:	2b00      	cmp	r3, #0
 800e142:	d0c6      	beq.n	800e0d2 <_vfiprintf_r+0x156>
 800e144:	9105      	str	r1, [sp, #20]
 800e146:	e7c4      	b.n	800e0d2 <_vfiprintf_r+0x156>
 800e148:	fb0c 2101 	mla	r1, ip, r1, r2
 800e14c:	4604      	mov	r4, r0
 800e14e:	2301      	movs	r3, #1
 800e150:	e7f0      	b.n	800e134 <_vfiprintf_r+0x1b8>
 800e152:	ab03      	add	r3, sp, #12
 800e154:	462a      	mov	r2, r5
 800e156:	a904      	add	r1, sp, #16
 800e158:	4630      	mov	r0, r6
 800e15a:	9300      	str	r3, [sp, #0]
 800e15c:	4b11      	ldr	r3, [pc, #68]	@ (800e1a4 <_vfiprintf_r+0x228>)
 800e15e:	f7fb fe9d 	bl	8009e9c <_printf_float>
 800e162:	4607      	mov	r7, r0
 800e164:	1c78      	adds	r0, r7, #1
 800e166:	d1d6      	bne.n	800e116 <_vfiprintf_r+0x19a>
 800e168:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e16a:	07d9      	lsls	r1, r3, #31
 800e16c:	d405      	bmi.n	800e17a <_vfiprintf_r+0x1fe>
 800e16e:	89ab      	ldrh	r3, [r5, #12]
 800e170:	059a      	lsls	r2, r3, #22
 800e172:	d402      	bmi.n	800e17a <_vfiprintf_r+0x1fe>
 800e174:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e176:	f7fc fe03 	bl	800ad80 <__retarget_lock_release_recursive>
 800e17a:	89ab      	ldrh	r3, [r5, #12]
 800e17c:	065b      	lsls	r3, r3, #25
 800e17e:	f53f af1f 	bmi.w	800dfc0 <_vfiprintf_r+0x44>
 800e182:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e184:	e71e      	b.n	800dfc4 <_vfiprintf_r+0x48>
 800e186:	ab03      	add	r3, sp, #12
 800e188:	462a      	mov	r2, r5
 800e18a:	a904      	add	r1, sp, #16
 800e18c:	4630      	mov	r0, r6
 800e18e:	9300      	str	r3, [sp, #0]
 800e190:	4b04      	ldr	r3, [pc, #16]	@ (800e1a4 <_vfiprintf_r+0x228>)
 800e192:	f7fc f91f 	bl	800a3d4 <_printf_i>
 800e196:	e7e4      	b.n	800e162 <_vfiprintf_r+0x1e6>
 800e198:	0800e889 	.word	0x0800e889
 800e19c:	0800e893 	.word	0x0800e893
 800e1a0:	08009e9d 	.word	0x08009e9d
 800e1a4:	0800df59 	.word	0x0800df59
 800e1a8:	0800e88f 	.word	0x0800e88f

0800e1ac <__swbuf_r>:
 800e1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ae:	460e      	mov	r6, r1
 800e1b0:	4614      	mov	r4, r2
 800e1b2:	4605      	mov	r5, r0
 800e1b4:	b118      	cbz	r0, 800e1be <__swbuf_r+0x12>
 800e1b6:	6a03      	ldr	r3, [r0, #32]
 800e1b8:	b90b      	cbnz	r3, 800e1be <__swbuf_r+0x12>
 800e1ba:	f7fc fcc9 	bl	800ab50 <__sinit>
 800e1be:	69a3      	ldr	r3, [r4, #24]
 800e1c0:	60a3      	str	r3, [r4, #8]
 800e1c2:	89a3      	ldrh	r3, [r4, #12]
 800e1c4:	071a      	lsls	r2, r3, #28
 800e1c6:	d501      	bpl.n	800e1cc <__swbuf_r+0x20>
 800e1c8:	6923      	ldr	r3, [r4, #16]
 800e1ca:	b943      	cbnz	r3, 800e1de <__swbuf_r+0x32>
 800e1cc:	4621      	mov	r1, r4
 800e1ce:	4628      	mov	r0, r5
 800e1d0:	f000 f82a 	bl	800e228 <__swsetup_r>
 800e1d4:	b118      	cbz	r0, 800e1de <__swbuf_r+0x32>
 800e1d6:	f04f 37ff 	mov.w	r7, #4294967295
 800e1da:	4638      	mov	r0, r7
 800e1dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1de:	6823      	ldr	r3, [r4, #0]
 800e1e0:	b2f6      	uxtb	r6, r6
 800e1e2:	6922      	ldr	r2, [r4, #16]
 800e1e4:	4637      	mov	r7, r6
 800e1e6:	1a98      	subs	r0, r3, r2
 800e1e8:	6963      	ldr	r3, [r4, #20]
 800e1ea:	4283      	cmp	r3, r0
 800e1ec:	dc05      	bgt.n	800e1fa <__swbuf_r+0x4e>
 800e1ee:	4621      	mov	r1, r4
 800e1f0:	4628      	mov	r0, r5
 800e1f2:	f7ff fa4b 	bl	800d68c <_fflush_r>
 800e1f6:	2800      	cmp	r0, #0
 800e1f8:	d1ed      	bne.n	800e1d6 <__swbuf_r+0x2a>
 800e1fa:	68a3      	ldr	r3, [r4, #8]
 800e1fc:	3b01      	subs	r3, #1
 800e1fe:	60a3      	str	r3, [r4, #8]
 800e200:	6823      	ldr	r3, [r4, #0]
 800e202:	1c5a      	adds	r2, r3, #1
 800e204:	6022      	str	r2, [r4, #0]
 800e206:	701e      	strb	r6, [r3, #0]
 800e208:	1c43      	adds	r3, r0, #1
 800e20a:	6962      	ldr	r2, [r4, #20]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	d004      	beq.n	800e21a <__swbuf_r+0x6e>
 800e210:	89a3      	ldrh	r3, [r4, #12]
 800e212:	07db      	lsls	r3, r3, #31
 800e214:	d5e1      	bpl.n	800e1da <__swbuf_r+0x2e>
 800e216:	2e0a      	cmp	r6, #10
 800e218:	d1df      	bne.n	800e1da <__swbuf_r+0x2e>
 800e21a:	4621      	mov	r1, r4
 800e21c:	4628      	mov	r0, r5
 800e21e:	f7ff fa35 	bl	800d68c <_fflush_r>
 800e222:	2800      	cmp	r0, #0
 800e224:	d0d9      	beq.n	800e1da <__swbuf_r+0x2e>
 800e226:	e7d6      	b.n	800e1d6 <__swbuf_r+0x2a>

0800e228 <__swsetup_r>:
 800e228:	b538      	push	{r3, r4, r5, lr}
 800e22a:	4b29      	ldr	r3, [pc, #164]	@ (800e2d0 <__swsetup_r+0xa8>)
 800e22c:	4605      	mov	r5, r0
 800e22e:	460c      	mov	r4, r1
 800e230:	6818      	ldr	r0, [r3, #0]
 800e232:	b118      	cbz	r0, 800e23c <__swsetup_r+0x14>
 800e234:	6a03      	ldr	r3, [r0, #32]
 800e236:	b90b      	cbnz	r3, 800e23c <__swsetup_r+0x14>
 800e238:	f7fc fc8a 	bl	800ab50 <__sinit>
 800e23c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e240:	0719      	lsls	r1, r3, #28
 800e242:	d422      	bmi.n	800e28a <__swsetup_r+0x62>
 800e244:	06da      	lsls	r2, r3, #27
 800e246:	d407      	bmi.n	800e258 <__swsetup_r+0x30>
 800e248:	2209      	movs	r2, #9
 800e24a:	602a      	str	r2, [r5, #0]
 800e24c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e250:	f04f 30ff 	mov.w	r0, #4294967295
 800e254:	81a3      	strh	r3, [r4, #12]
 800e256:	e033      	b.n	800e2c0 <__swsetup_r+0x98>
 800e258:	0758      	lsls	r0, r3, #29
 800e25a:	d512      	bpl.n	800e282 <__swsetup_r+0x5a>
 800e25c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e25e:	b141      	cbz	r1, 800e272 <__swsetup_r+0x4a>
 800e260:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e264:	4299      	cmp	r1, r3
 800e266:	d002      	beq.n	800e26e <__swsetup_r+0x46>
 800e268:	4628      	mov	r0, r5
 800e26a:	f7fd fbf1 	bl	800ba50 <_free_r>
 800e26e:	2300      	movs	r3, #0
 800e270:	6363      	str	r3, [r4, #52]	@ 0x34
 800e272:	89a3      	ldrh	r3, [r4, #12]
 800e274:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e278:	81a3      	strh	r3, [r4, #12]
 800e27a:	2300      	movs	r3, #0
 800e27c:	6063      	str	r3, [r4, #4]
 800e27e:	6923      	ldr	r3, [r4, #16]
 800e280:	6023      	str	r3, [r4, #0]
 800e282:	89a3      	ldrh	r3, [r4, #12]
 800e284:	f043 0308 	orr.w	r3, r3, #8
 800e288:	81a3      	strh	r3, [r4, #12]
 800e28a:	6923      	ldr	r3, [r4, #16]
 800e28c:	b94b      	cbnz	r3, 800e2a2 <__swsetup_r+0x7a>
 800e28e:	89a3      	ldrh	r3, [r4, #12]
 800e290:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e294:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e298:	d003      	beq.n	800e2a2 <__swsetup_r+0x7a>
 800e29a:	4621      	mov	r1, r4
 800e29c:	4628      	mov	r0, r5
 800e29e:	f000 f882 	bl	800e3a6 <__smakebuf_r>
 800e2a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2a6:	f013 0201 	ands.w	r2, r3, #1
 800e2aa:	d00a      	beq.n	800e2c2 <__swsetup_r+0x9a>
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	60a2      	str	r2, [r4, #8]
 800e2b0:	6962      	ldr	r2, [r4, #20]
 800e2b2:	4252      	negs	r2, r2
 800e2b4:	61a2      	str	r2, [r4, #24]
 800e2b6:	6922      	ldr	r2, [r4, #16]
 800e2b8:	b942      	cbnz	r2, 800e2cc <__swsetup_r+0xa4>
 800e2ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e2be:	d1c5      	bne.n	800e24c <__swsetup_r+0x24>
 800e2c0:	bd38      	pop	{r3, r4, r5, pc}
 800e2c2:	0799      	lsls	r1, r3, #30
 800e2c4:	bf58      	it	pl
 800e2c6:	6962      	ldrpl	r2, [r4, #20]
 800e2c8:	60a2      	str	r2, [r4, #8]
 800e2ca:	e7f4      	b.n	800e2b6 <__swsetup_r+0x8e>
 800e2cc:	2000      	movs	r0, #0
 800e2ce:	e7f7      	b.n	800e2c0 <__swsetup_r+0x98>
 800e2d0:	200001e4 	.word	0x200001e4

0800e2d4 <_raise_r>:
 800e2d4:	291f      	cmp	r1, #31
 800e2d6:	b538      	push	{r3, r4, r5, lr}
 800e2d8:	4605      	mov	r5, r0
 800e2da:	460c      	mov	r4, r1
 800e2dc:	d904      	bls.n	800e2e8 <_raise_r+0x14>
 800e2de:	2316      	movs	r3, #22
 800e2e0:	6003      	str	r3, [r0, #0]
 800e2e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e2e6:	bd38      	pop	{r3, r4, r5, pc}
 800e2e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e2ea:	b112      	cbz	r2, 800e2f2 <_raise_r+0x1e>
 800e2ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e2f0:	b94b      	cbnz	r3, 800e306 <_raise_r+0x32>
 800e2f2:	4628      	mov	r0, r5
 800e2f4:	f000 f830 	bl	800e358 <_getpid_r>
 800e2f8:	4622      	mov	r2, r4
 800e2fa:	4601      	mov	r1, r0
 800e2fc:	4628      	mov	r0, r5
 800e2fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e302:	f000 b817 	b.w	800e334 <_kill_r>
 800e306:	2b01      	cmp	r3, #1
 800e308:	d00a      	beq.n	800e320 <_raise_r+0x4c>
 800e30a:	1c59      	adds	r1, r3, #1
 800e30c:	d103      	bne.n	800e316 <_raise_r+0x42>
 800e30e:	2316      	movs	r3, #22
 800e310:	6003      	str	r3, [r0, #0]
 800e312:	2001      	movs	r0, #1
 800e314:	e7e7      	b.n	800e2e6 <_raise_r+0x12>
 800e316:	2100      	movs	r1, #0
 800e318:	4620      	mov	r0, r4
 800e31a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e31e:	4798      	blx	r3
 800e320:	2000      	movs	r0, #0
 800e322:	e7e0      	b.n	800e2e6 <_raise_r+0x12>

0800e324 <raise>:
 800e324:	4b02      	ldr	r3, [pc, #8]	@ (800e330 <raise+0xc>)
 800e326:	4601      	mov	r1, r0
 800e328:	6818      	ldr	r0, [r3, #0]
 800e32a:	f7ff bfd3 	b.w	800e2d4 <_raise_r>
 800e32e:	bf00      	nop
 800e330:	200001e4 	.word	0x200001e4

0800e334 <_kill_r>:
 800e334:	b538      	push	{r3, r4, r5, lr}
 800e336:	2300      	movs	r3, #0
 800e338:	4d06      	ldr	r5, [pc, #24]	@ (800e354 <_kill_r+0x20>)
 800e33a:	4604      	mov	r4, r0
 800e33c:	4608      	mov	r0, r1
 800e33e:	4611      	mov	r1, r2
 800e340:	602b      	str	r3, [r5, #0]
 800e342:	f7f4 f885 	bl	8002450 <_kill>
 800e346:	1c43      	adds	r3, r0, #1
 800e348:	d102      	bne.n	800e350 <_kill_r+0x1c>
 800e34a:	682b      	ldr	r3, [r5, #0]
 800e34c:	b103      	cbz	r3, 800e350 <_kill_r+0x1c>
 800e34e:	6023      	str	r3, [r4, #0]
 800e350:	bd38      	pop	{r3, r4, r5, pc}
 800e352:	bf00      	nop
 800e354:	2003b554 	.word	0x2003b554

0800e358 <_getpid_r>:
 800e358:	f7f4 b872 	b.w	8002440 <_getpid>

0800e35c <__swhatbuf_r>:
 800e35c:	b570      	push	{r4, r5, r6, lr}
 800e35e:	460c      	mov	r4, r1
 800e360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e364:	b096      	sub	sp, #88	@ 0x58
 800e366:	4615      	mov	r5, r2
 800e368:	2900      	cmp	r1, #0
 800e36a:	461e      	mov	r6, r3
 800e36c:	da0c      	bge.n	800e388 <__swhatbuf_r+0x2c>
 800e36e:	89a3      	ldrh	r3, [r4, #12]
 800e370:	2100      	movs	r1, #0
 800e372:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e376:	bf14      	ite	ne
 800e378:	2340      	movne	r3, #64	@ 0x40
 800e37a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e37e:	2000      	movs	r0, #0
 800e380:	6031      	str	r1, [r6, #0]
 800e382:	602b      	str	r3, [r5, #0]
 800e384:	b016      	add	sp, #88	@ 0x58
 800e386:	bd70      	pop	{r4, r5, r6, pc}
 800e388:	466a      	mov	r2, sp
 800e38a:	f000 f849 	bl	800e420 <_fstat_r>
 800e38e:	2800      	cmp	r0, #0
 800e390:	dbed      	blt.n	800e36e <__swhatbuf_r+0x12>
 800e392:	9901      	ldr	r1, [sp, #4]
 800e394:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e398:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e39c:	4259      	negs	r1, r3
 800e39e:	4159      	adcs	r1, r3
 800e3a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e3a4:	e7eb      	b.n	800e37e <__swhatbuf_r+0x22>

0800e3a6 <__smakebuf_r>:
 800e3a6:	898b      	ldrh	r3, [r1, #12]
 800e3a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e3aa:	079d      	lsls	r5, r3, #30
 800e3ac:	4606      	mov	r6, r0
 800e3ae:	460c      	mov	r4, r1
 800e3b0:	d507      	bpl.n	800e3c2 <__smakebuf_r+0x1c>
 800e3b2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e3b6:	6023      	str	r3, [r4, #0]
 800e3b8:	6123      	str	r3, [r4, #16]
 800e3ba:	2301      	movs	r3, #1
 800e3bc:	6163      	str	r3, [r4, #20]
 800e3be:	b003      	add	sp, #12
 800e3c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e3c2:	ab01      	add	r3, sp, #4
 800e3c4:	466a      	mov	r2, sp
 800e3c6:	f7ff ffc9 	bl	800e35c <__swhatbuf_r>
 800e3ca:	9f00      	ldr	r7, [sp, #0]
 800e3cc:	4605      	mov	r5, r0
 800e3ce:	4630      	mov	r0, r6
 800e3d0:	4639      	mov	r1, r7
 800e3d2:	f7fd fbb1 	bl	800bb38 <_malloc_r>
 800e3d6:	b948      	cbnz	r0, 800e3ec <__smakebuf_r+0x46>
 800e3d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3dc:	059a      	lsls	r2, r3, #22
 800e3de:	d4ee      	bmi.n	800e3be <__smakebuf_r+0x18>
 800e3e0:	f023 0303 	bic.w	r3, r3, #3
 800e3e4:	f043 0302 	orr.w	r3, r3, #2
 800e3e8:	81a3      	strh	r3, [r4, #12]
 800e3ea:	e7e2      	b.n	800e3b2 <__smakebuf_r+0xc>
 800e3ec:	89a3      	ldrh	r3, [r4, #12]
 800e3ee:	6020      	str	r0, [r4, #0]
 800e3f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3f4:	81a3      	strh	r3, [r4, #12]
 800e3f6:	9b01      	ldr	r3, [sp, #4]
 800e3f8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e3fc:	b15b      	cbz	r3, 800e416 <__smakebuf_r+0x70>
 800e3fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e402:	4630      	mov	r0, r6
 800e404:	f000 f81e 	bl	800e444 <_isatty_r>
 800e408:	b128      	cbz	r0, 800e416 <__smakebuf_r+0x70>
 800e40a:	89a3      	ldrh	r3, [r4, #12]
 800e40c:	f023 0303 	bic.w	r3, r3, #3
 800e410:	f043 0301 	orr.w	r3, r3, #1
 800e414:	81a3      	strh	r3, [r4, #12]
 800e416:	89a3      	ldrh	r3, [r4, #12]
 800e418:	431d      	orrs	r5, r3
 800e41a:	81a5      	strh	r5, [r4, #12]
 800e41c:	e7cf      	b.n	800e3be <__smakebuf_r+0x18>
	...

0800e420 <_fstat_r>:
 800e420:	b538      	push	{r3, r4, r5, lr}
 800e422:	2300      	movs	r3, #0
 800e424:	4d06      	ldr	r5, [pc, #24]	@ (800e440 <_fstat_r+0x20>)
 800e426:	4604      	mov	r4, r0
 800e428:	4608      	mov	r0, r1
 800e42a:	4611      	mov	r1, r2
 800e42c:	602b      	str	r3, [r5, #0]
 800e42e:	f7f4 f86f 	bl	8002510 <_fstat>
 800e432:	1c43      	adds	r3, r0, #1
 800e434:	d102      	bne.n	800e43c <_fstat_r+0x1c>
 800e436:	682b      	ldr	r3, [r5, #0]
 800e438:	b103      	cbz	r3, 800e43c <_fstat_r+0x1c>
 800e43a:	6023      	str	r3, [r4, #0]
 800e43c:	bd38      	pop	{r3, r4, r5, pc}
 800e43e:	bf00      	nop
 800e440:	2003b554 	.word	0x2003b554

0800e444 <_isatty_r>:
 800e444:	b538      	push	{r3, r4, r5, lr}
 800e446:	2300      	movs	r3, #0
 800e448:	4d05      	ldr	r5, [pc, #20]	@ (800e460 <_isatty_r+0x1c>)
 800e44a:	4604      	mov	r4, r0
 800e44c:	4608      	mov	r0, r1
 800e44e:	602b      	str	r3, [r5, #0]
 800e450:	f7f4 f86e 	bl	8002530 <_isatty>
 800e454:	1c43      	adds	r3, r0, #1
 800e456:	d102      	bne.n	800e45e <_isatty_r+0x1a>
 800e458:	682b      	ldr	r3, [r5, #0]
 800e45a:	b103      	cbz	r3, 800e45e <_isatty_r+0x1a>
 800e45c:	6023      	str	r3, [r4, #0]
 800e45e:	bd38      	pop	{r3, r4, r5, pc}
 800e460:	2003b554 	.word	0x2003b554

0800e464 <_init>:
 800e464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e466:	bf00      	nop
 800e468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e46a:	bc08      	pop	{r3}
 800e46c:	469e      	mov	lr, r3
 800e46e:	4770      	bx	lr

0800e470 <_fini>:
 800e470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e472:	bf00      	nop
 800e474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e476:	bc08      	pop	{r3}
 800e478:	469e      	mov	lr, r3
 800e47a:	4770      	bx	lr
