$date
	Sun Oct 23 01:38:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#738990
b1011 &
b1011 %
1$
b1011 !
1"
#738991
0"
#738994
b100010 &
b100010 %
#738998
b10001 &
b10001 %
#739002
b110100 &
b110100 %
#739006
b11010 &
b11010 %
#739010
b1101 &
b1101 %
#739014
b101000 &
b101000 %
#739018
b10100 &
b10100 %
#739022
b1010 &
b1010 %
#739026
b101 &
b101 %
#739030
b10000 &
b10000 %
#739034
b1000 &
b1000 %
#739038
b100 &
b100 %
#739042
b10 &
b10 %
#739046
b1 &
1#
b1 %
#739050
b0 &
b0 %
0#
0$
#1763068
b110 !
1"
#1763070
b110 &
b110 %
1$
#1763071
0"
#1763074
b11 &
b11 %
#1763078
b1010 &
b1010 %
#1763082
b101 &
b101 %
#1763086
b10000 &
b10000 %
#1763090
b1000 &
b1000 %
#1763094
b100 &
b100 %
#1763098
b10 &
b10 %
#1763102
b1 &
1#
b1 %
#1763106
b0 &
b0 %
0#
0$
#2718747
b1100 !
1"
#2718750
b1100 &
b1100 %
1$
#2718751
0"
#2718754
b110 &
b110 %
#2718758
b11 &
b11 %
#2718762
b1010 &
b1010 %
#2718766
b101 &
b101 %
#2718770
b10000 &
b10000 %
#2718774
b1000 &
b1000 %
#2718778
b100 &
b100 %
#2718782
b10 &
b10 %
#2718786
b1 &
b1 %
1#
#2718790
b0 &
0#
b0 %
0$
#4500012
