v 20130925 2
C 49300 67500 1 0 0 flipflop.sym
{
T 49700 68200 5 10 1 1 0 0 1
source=flipflop.sch
T 50400 68000 5 10 1 1 0 0 1
refdes=S
}
C 48100 67600 1 0 0 2n7002.sym
{
T 48400 67900 5 10 1 1 0 0 1
refdes=M4
T 48200 68400 5 10 0 1 0 0 1
value=2N7002P
T 48600 68200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 49600 68200 5 10 0 1 0 0 1
device=NMOS
}
C 48700 67900 1 0 0 in-1.sym
{
T 48700 68200 5 10 0 0 0 0 1
device=INPUT
T 48800 68100 5 10 1 1 0 0 1
refdes=C
}
C 48700 67700 1 0 0 in-1.sym
{
T 48700 68000 5 10 0 0 0 0 1
device=INPUT
T 48800 67600 5 10 1 1 0 0 1
refdes=C#
}
C 50200 66600 1 90 0 in-1.sym
{
T 49900 66600 5 10 0 0 90 0 1
device=INPUT
T 50300 66800 5 10 1 1 90 0 1
refdes=GND
}
C 50000 69600 1 270 0 in-1.sym
{
T 50300 69600 5 10 0 0 270 0 1
device=INPUT
T 50200 69400 5 10 1 1 270 0 1
refdes=Vdd
}
C 46200 68500 1 0 0 in-1.sym
{
T 46200 68800 5 10 0 0 0 0 1
device=INPUT
T 46600 68700 5 10 1 1 0 0 1
refdes=J
}
C 51100 68500 1 0 0 out-1.sym
{
T 51100 68800 5 10 0 0 0 0 1
device=OUTPUT
T 51200 68700 5 10 1 1 0 0 1
refdes=Q
}
C 51100 68300 1 0 0 out-1.sym
{
T 51100 68600 5 10 0 0 0 0 1
device=OUTPUT
T 51200 68200 5 10 1 1 0 0 1
refdes=Q#
}
N 47200 67500 50100 67500 4
N 48500 67700 48500 67500 4
N 48500 68100 48500 68400 4
C 46800 67600 1 0 0 2n7002.sym
{
T 47100 67900 5 10 1 1 0 0 1
refdes=M2
T 46900 68400 5 10 0 1 0 0 1
value=2N7002P
T 47300 68200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 48300 68200 5 10 0 1 0 0 1
device=NMOS
}
C 46800 68300 1 0 0 2n7002.sym
{
T 47100 68600 5 10 1 1 0 0 1
refdes=M1
T 46900 69100 5 10 0 1 0 0 1
value=2N7002P
T 47300 68900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 48300 68900 5 10 0 1 0 0 1
device=NMOS
}
N 47200 67700 47200 67500 4
N 47200 68100 47200 68400 4
C 48100 68300 1 0 0 2n7002.sym
{
T 48400 68600 5 10 1 1 0 0 1
refdes=M3
T 48200 69100 5 10 0 1 0 0 1
value=2N7002P
T 48600 68900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 49600 68900 5 10 0 1 0 0 1
device=NMOS
}
N 48500 68800 48700 68800 4
N 48700 68800 48700 68400 4
N 48700 68400 49300 68400 4
N 47200 68800 47200 69000 4
N 47200 69000 48800 69000 4
N 48800 69000 48800 68600 4
N 48800 68600 49300 68600 4
C 47500 68500 1 0 0 in-1.sym
{
T 47500 68800 5 10 0 0 0 0 1
device=INPUT
T 47900 68700 5 10 1 1 0 0 1
refdes=K
}
N 51000 68600 51000 67400 4
N 51000 67400 48100 67400 4
N 48100 67400 48100 67900 4
N 51100 68400 50900 68400 4
N 51100 68600 50900 68600 4
N 50900 68400 50900 67300 4
N 50900 67300 46800 67300 4
N 46800 67300 46800 67900 4
N 50100 67200 50100 67500 4
