// Seed: 1270192177
module module_0 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output wire id_12,
    output uwire id_13,
    input uwire id_14,
    output wor id_15,
    input wand id_16,
    input supply0 id_17,
    input tri1 id_18,
    input supply1 id_19
);
  uwire id_21;
  tri0  id_22 = id_16;
  assign id_21 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri1 id_2
);
  wire id_4;
  module_0(
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
