

================================================================
== Vivado HLS Report for 'foo_b'
================================================================
* Date:           Sun Nov  7 14:13:01 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4b_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 9.216 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49164|    49164| 0.492 ms | 0.492 ms |  49164|  49164|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    16386|    16386|         4|          1|          1|  16384|    yes   |
        |- Loop2   |    16386|    16386|         4|          1|          1|  16384|    yes   |
        |- Loop3   |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 3
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 9 10 11 12 }
  Pipeline-2 : II = 1, D = 2, States = { 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%scale_addr = getelementptr [3 x i32]* %scale, i64 0, i64 0" [./source/lab4_z4.c:4]   --->   Operation 17 'getelementptr' 'scale_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%temp1 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:6]   --->   Operation 18 'alloca' 'temp1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%temp2 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:6]   --->   Operation 19 'alloca' 'temp2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%temp3 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:6]   --->   Operation 20 'alloca' 'temp3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_addr_1 = getelementptr [3 x i32]* %scale, i64 0, i64 1" [./source/lab4_z4.c:9]   --->   Operation 21 'getelementptr' 'scale_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%scale_load = load i32* %scale_addr, align 4" [./source/lab4_z4.c:8]   --->   Operation 22 'load' 'scale_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 23 [2/2] (2.15ns)   --->   "%scale_load_1 = load i32* %scale_addr_1, align 4" [./source/lab4_z4.c:9]   --->   Operation 23 'load' 'scale_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %data_in) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %scale) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %data_out) nounwind, !map !19"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @foo_b_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.15ns)   --->   "%scale_load = load i32* %scale_addr, align 4" [./source/lab4_z4.c:8]   --->   Operation 28 'load' 'scale_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 29 [1/2] (2.15ns)   --->   "%scale_load_1 = load i32* %scale_addr_1, align 4" [./source/lab4_z4.c:9]   --->   Operation 29 'load' 'scale_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 30 [1/1] (1.66ns)   --->   "br label %1" [./source/lab4_z4.c:7]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i15 [ 0, %0 ], [ %i, %Loop1 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.26ns)   --->   "%icmp_ln7 = icmp eq i15 %i_0, -16384" [./source/lab4_z4.c:7]   --->   Operation 32 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.14ns)   --->   "%i = add i15 %i_0, 1" [./source/lab4_z4.c:7]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader1.preheader, label %Loop1" [./source/lab4_z4.c:7]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %i_0 to i64" [./source/lab4_z4.c:8]   --->   Operation 36 'zext' 'zext_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [16384 x i32]* %data_in, i64 0, i64 %zext_ln8" [./source/lab4_z4.c:8]   --->   Operation 37 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [./source/lab4_z4.c:8]   --->   Operation 38 'load' 'data_in_load' <Predicate = (!icmp_ln7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [./source/lab4_z4.c:8]   --->   Operation 39 'load' 'data_in_load' <Predicate = (!icmp_ln7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 40 [1/1] (8.47ns)   --->   "%mul_ln8 = mul nsw i32 %data_in_load, %scale_load" [./source/lab4_z4.c:8]   --->   Operation 40 'mul' 'mul_ln8' <Predicate = (!icmp_ln7)> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (8.47ns)   --->   "%mul_ln9 = mul nsw i32 %data_in_load, %scale_load_1" [./source/lab4_z4.c:9]   --->   Operation 41 'mul' 'mul_ln9' <Predicate = (!icmp_ln7)> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [./source/lab4_z4.c:7]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [./source/lab4_z4.c:7]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./source/lab4_z4.c:8]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%temp1_addr = getelementptr inbounds [16384 x i32]* %temp1, i64 0, i64 %zext_ln8" [./source/lab4_z4.c:8]   --->   Operation 45 'getelementptr' 'temp1_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (3.25ns)   --->   "store i32 %mul_ln8, i32* %temp1_addr, align 4" [./source/lab4_z4.c:8]   --->   Operation 46 'store' <Predicate = (!icmp_ln7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%temp2_addr = getelementptr inbounds [16384 x i32]* %temp2, i64 0, i64 %zext_ln8" [./source/lab4_z4.c:9]   --->   Operation 47 'getelementptr' 'temp2_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (3.25ns)   --->   "store i32 %mul_ln9, i32* %temp2_addr, align 4" [./source/lab4_z4.c:9]   --->   Operation 48 'store' <Predicate = (!icmp_ln7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp) nounwind" [./source/lab4_z4.c:10]   --->   Operation 49 'specregionend' 'empty_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [./source/lab4_z4.c:7]   --->   Operation 50 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.15>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%scale_addr_2 = getelementptr [3 x i32]* %scale, i64 0, i64 2" [./source/lab4_z4.c:12]   --->   Operation 51 'getelementptr' 'scale_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [2/2] (2.15ns)   --->   "%scale_load_2 = load i32* %scale_addr_2, align 4" [./source/lab4_z4.c:12]   --->   Operation 52 'load' 'scale_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 8 <SV = 4> <Delay = 2.15>
ST_8 : Operation 53 [1/2] (2.15ns)   --->   "%scale_load_2 = load i32* %scale_addr_2, align 4" [./source/lab4_z4.c:12]   --->   Operation 53 'load' 'scale_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 54 [1/1] (1.66ns)   --->   "br label %.preheader1" [./source/lab4_z4.c:11]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.66>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%j_0 = phi i15 [ %j, %Loop2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 55 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (2.26ns)   --->   "%icmp_ln11 = icmp eq i15 %j_0, -16384" [./source/lab4_z4.c:11]   --->   Operation 56 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 57 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (2.14ns)   --->   "%j = add i15 %j_0, 1" [./source/lab4_z4.c:11]   --->   Operation 58 'add' 'j' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.preheader.preheader, label %Loop2" [./source/lab4_z4.c:11]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i15 %j_0 to i64" [./source/lab4_z4.c:12]   --->   Operation 60 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%temp1_addr_1 = getelementptr inbounds [16384 x i32]* %temp1, i64 0, i64 %zext_ln12" [./source/lab4_z4.c:12]   --->   Operation 61 'getelementptr' 'temp1_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 62 [2/2] (3.25ns)   --->   "%temp1_load = load i32* %temp1_addr_1, align 4" [./source/lab4_z4.c:12]   --->   Operation 62 'load' 'temp1_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 63 [1/2] (3.25ns)   --->   "%temp1_load = load i32* %temp1_addr_1, align 4" [./source/lab4_z4.c:12]   --->   Operation 63 'load' 'temp1_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 11 <SV = 7> <Delay = 8.47>
ST_11 : Operation 64 [1/1] (8.47ns)   --->   "%mul_ln12 = mul nsw i32 %temp1_load, %scale_load_2" [./source/lab4_z4.c:12]   --->   Operation 64 'mul' 'mul_ln12' <Predicate = (!icmp_ln11)> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 3.25>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [./source/lab4_z4.c:11]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [./source/lab4_z4.c:11]   --->   Operation 66 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./source/lab4_z4.c:12]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%temp3_addr = getelementptr inbounds [16384 x i32]* %temp3, i64 0, i64 %zext_ln12" [./source/lab4_z4.c:12]   --->   Operation 68 'getelementptr' 'temp3_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (3.25ns)   --->   "store i32 %mul_ln12, i32* %temp3_addr, align 4" [./source/lab4_z4.c:12]   --->   Operation 69 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_1) nounwind" [./source/lab4_z4.c:13]   --->   Operation 70 'specregionend' 'empty_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader1" [./source/lab4_z4.c:11]   --->   Operation 71 'br' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.66>
ST_13 : Operation 72 [1/1] (1.66ns)   --->   "br label %.preheader" [./source/lab4_z4.c:14]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.66>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%k_0 = phi i15 [ %k, %Loop3 ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (2.26ns)   --->   "%icmp_ln14 = icmp eq i15 %k_0, -16384" [./source/lab4_z4.c:14]   --->   Operation 74 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (2.14ns)   --->   "%k = add i15 %k_0, 1" [./source/lab4_z4.c:14]   --->   Operation 76 'add' 'k' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %2, label %Loop3" [./source/lab4_z4.c:14]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i15 %k_0 to i64" [./source/lab4_z4.c:15]   --->   Operation 78 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%temp2_addr_1 = getelementptr inbounds [16384 x i32]* %temp2, i64 0, i64 %zext_ln15" [./source/lab4_z4.c:15]   --->   Operation 79 'getelementptr' 'temp2_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 80 [2/2] (3.25ns)   --->   "%temp2_load = load i32* %temp2_addr_1, align 4" [./source/lab4_z4.c:15]   --->   Operation 80 'load' 'temp2_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%temp3_addr_1 = getelementptr inbounds [16384 x i32]* %temp3, i64 0, i64 %zext_ln15" [./source/lab4_z4.c:15]   --->   Operation 81 'getelementptr' 'temp3_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 82 [2/2] (3.25ns)   --->   "%temp3_load = load i32* %temp3_addr_1, align 4" [./source/lab4_z4.c:15]   --->   Operation 82 'load' 'temp3_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 15 <SV = 8> <Delay = 9.21>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [./source/lab4_z4.c:14]   --->   Operation 83 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3) nounwind" [./source/lab4_z4.c:14]   --->   Operation 84 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./source/lab4_z4.c:15]   --->   Operation 85 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 86 [1/2] (3.25ns)   --->   "%temp2_load = load i32* %temp2_addr_1, align 4" [./source/lab4_z4.c:15]   --->   Operation 86 'load' 'temp2_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_15 : Operation 87 [1/2] (3.25ns)   --->   "%temp3_load = load i32* %temp3_addr_1, align 4" [./source/lab4_z4.c:15]   --->   Operation 87 'load' 'temp3_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_15 : Operation 88 [1/1] (2.70ns)   --->   "%add_ln15 = add nsw i32 %temp2_load, %temp3_load" [./source/lab4_z4.c:15]   --->   Operation 88 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [16384 x i32]* %data_out, i64 0, i64 %zext_ln15" [./source/lab4_z4.c:15]   --->   Operation 89 'getelementptr' 'data_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %add_ln15, i32* %data_out_addr, align 4" [./source/lab4_z4.c:15]   --->   Operation 90 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_2) nounwind" [./source/lab4_z4.c:16]   --->   Operation 91 'specregionend' 'empty_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [./source/lab4_z4.c:14]   --->   Operation 92 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [./source/lab4_z4.c:17]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
scale_addr        (getelementptr    ) [ 00100000000000000]
temp1             (alloca           ) [ 00111111111110000]
temp2             (alloca           ) [ 00111111111111110]
temp3             (alloca           ) [ 00111111111111110]
scale_addr_1      (getelementptr    ) [ 00100000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000]
scale_load        (load             ) [ 00011110000000000]
scale_load_1      (load             ) [ 00011110000000000]
br_ln7            (br               ) [ 00111110000000000]
i_0               (phi              ) [ 00010000000000000]
icmp_ln7          (icmp             ) [ 00011110000000000]
empty             (speclooptripcount) [ 00000000000000000]
i                 (add              ) [ 00111110000000000]
br_ln7            (br               ) [ 00000000000000000]
zext_ln8          (zext             ) [ 00011110000000000]
data_in_addr      (getelementptr    ) [ 00011000000000000]
data_in_load      (load             ) [ 00010100000000000]
mul_ln8           (mul              ) [ 00010010000000000]
mul_ln9           (mul              ) [ 00010010000000000]
specloopname_ln7  (specloopname     ) [ 00000000000000000]
tmp               (specregionbegin  ) [ 00000000000000000]
specpipeline_ln8  (specpipeline     ) [ 00000000000000000]
temp1_addr        (getelementptr    ) [ 00000000000000000]
store_ln8         (store            ) [ 00000000000000000]
temp2_addr        (getelementptr    ) [ 00000000000000000]
store_ln9         (store            ) [ 00000000000000000]
empty_3           (specregionend    ) [ 00000000000000000]
br_ln7            (br               ) [ 00111110000000000]
scale_addr_2      (getelementptr    ) [ 00000000100000000]
scale_load_2      (load             ) [ 00000000011110000]
br_ln11           (br               ) [ 00000000111110000]
j_0               (phi              ) [ 00000000010000000]
icmp_ln11         (icmp             ) [ 00000000011110000]
empty_4           (speclooptripcount) [ 00000000000000000]
j                 (add              ) [ 00000000111110000]
br_ln11           (br               ) [ 00000000000000000]
zext_ln12         (zext             ) [ 00000000011110000]
temp1_addr_1      (getelementptr    ) [ 00000000011000000]
temp1_load        (load             ) [ 00000000010100000]
mul_ln12          (mul              ) [ 00000000010010000]
specloopname_ln11 (specloopname     ) [ 00000000000000000]
tmp_1             (specregionbegin  ) [ 00000000000000000]
specpipeline_ln12 (specpipeline     ) [ 00000000000000000]
temp3_addr        (getelementptr    ) [ 00000000000000000]
store_ln12        (store            ) [ 00000000000000000]
empty_5           (specregionend    ) [ 00000000000000000]
br_ln11           (br               ) [ 00000000111110000]
br_ln14           (br               ) [ 00000000000001110]
k_0               (phi              ) [ 00000000000000100]
icmp_ln14         (icmp             ) [ 00000000000000110]
empty_6           (speclooptripcount) [ 00000000000000000]
k                 (add              ) [ 00000000000001110]
br_ln14           (br               ) [ 00000000000000000]
zext_ln15         (zext             ) [ 00000000000000110]
temp2_addr_1      (getelementptr    ) [ 00000000000000110]
temp3_addr_1      (getelementptr    ) [ 00000000000000110]
specloopname_ln14 (specloopname     ) [ 00000000000000000]
tmp_2             (specregionbegin  ) [ 00000000000000000]
specpipeline_ln15 (specpipeline     ) [ 00000000000000000]
temp2_load        (load             ) [ 00000000000000000]
temp3_load        (load             ) [ 00000000000000000]
add_ln15          (add              ) [ 00000000000000000]
data_out_addr     (getelementptr    ) [ 00000000000000000]
store_ln15        (store            ) [ 00000000000000000]
empty_7           (specregionend    ) [ 00000000000000000]
br_ln14           (br               ) [ 00000000000001110]
ret_ln17          (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_b_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="temp1_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="temp2_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="temp3_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="scale_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="scale_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale_addr_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="3"/>
<pin id="87" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scale_load/1 scale_load_1/1 scale_load_2/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="data_in_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="15" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="temp1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="15" slack="3"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln8/6 temp1_load/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="temp2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="15" slack="3"/>
<pin id="118" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_addr/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9/6 temp2_load/14 "/>
</bind>
</comp>

<comp id="126" class="1004" name="scale_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale_addr_2/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="temp1_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="15" slack="0"/>
<pin id="139" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr_1/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="temp3_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="15" slack="3"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp3_addr/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/12 temp3_load/14 "/>
</bind>
</comp>

<comp id="154" class="1004" name="temp2_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="15" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_addr_1/14 "/>
</bind>
</comp>

<comp id="161" class="1004" name="temp3_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="15" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp3_addr_1/14 "/>
</bind>
</comp>

<comp id="168" class="1004" name="data_out_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="15" slack="1"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln15_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/15 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="1"/>
<pin id="183" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="15" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="j_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="1"/>
<pin id="194" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/9 "/>
</bind>
</comp>

<comp id="203" class="1005" name="k_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="1"/>
<pin id="205" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/14 "/>
</bind>
</comp>

<comp id="214" class="1005" name="reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="3"/>
<pin id="216" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="scale_load scale_load_2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="0"/>
<pin id="220" dir="0" index="1" bw="15" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mul_ln8_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="3"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mul_ln9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="3"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln11_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="15" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="j_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="15" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln12_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mul_ln12_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="3"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln14_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="0" index="1" bw="15" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/14 "/>
</bind>
</comp>

<comp id="272" class="1004" name="k_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln15_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="15" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln15_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/15 "/>
</bind>
</comp>

<comp id="291" class="1005" name="scale_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="1"/>
<pin id="293" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="scale_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="scale_addr_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="1"/>
<pin id="298" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="scale_addr_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="scale_load_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="3"/>
<pin id="303" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="scale_load_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln7_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="0"/>
<pin id="312" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="315" class="1005" name="zext_ln8_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="3"/>
<pin id="317" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="321" class="1005" name="data_in_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="14" slack="1"/>
<pin id="323" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="data_in_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_load "/>
</bind>
</comp>

<comp id="332" class="1005" name="mul_ln8_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8 "/>
</bind>
</comp>

<comp id="337" class="1005" name="mul_ln9_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9 "/>
</bind>
</comp>

<comp id="342" class="1005" name="scale_addr_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="1"/>
<pin id="344" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="scale_addr_2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln11_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="356" class="1005" name="zext_ln12_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="3"/>
<pin id="358" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="361" class="1005" name="temp1_addr_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="1"/>
<pin id="363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp1_addr_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="temp1_load_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_load "/>
</bind>
</comp>

<comp id="371" class="1005" name="mul_ln12_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12 "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln14_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="380" class="1005" name="k_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="15" slack="0"/>
<pin id="382" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln15_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="390" class="1005" name="temp2_addr_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="1"/>
<pin id="392" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp2_addr_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="temp3_addr_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="1"/>
<pin id="397" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp3_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="62" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="70" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="78" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="185" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="185" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="185" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="239"><net_src comp="214" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="248"><net_src comp="196" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="196" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="196" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="265"><net_src comp="214" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="207" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="207" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="207" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="288"><net_src comp="120" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="148" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="294"><net_src comp="62" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="299"><net_src comp="70" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="304"><net_src comp="78" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="309"><net_src comp="218" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="224" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="318"><net_src comp="230" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="324"><net_src comp="89" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="329"><net_src comp="96" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="335"><net_src comp="235" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="340"><net_src comp="240" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="345"><net_src comp="126" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="350"><net_src comp="244" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="250" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="359"><net_src comp="256" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="364"><net_src comp="135" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="369"><net_src comp="108" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="374"><net_src comp="261" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="379"><net_src comp="266" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="272" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="388"><net_src comp="278" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="393"><net_src comp="154" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="398"><net_src comp="161" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {15 }
 - Input state : 
	Port: foo_b : data_in | {3 4 }
	Port: foo_b : scale | {1 2 7 8 }
  - Chain level:
	State 1
		scale_load : 1
		scale_load_1 : 1
	State 2
	State 3
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
		zext_ln8 : 1
		data_in_addr : 2
		data_in_load : 3
	State 4
	State 5
	State 6
		store_ln8 : 1
		store_ln9 : 1
		empty_3 : 1
	State 7
		scale_load_2 : 1
	State 8
	State 9
		icmp_ln11 : 1
		j : 1
		br_ln11 : 2
		zext_ln12 : 1
		temp1_addr_1 : 2
		temp1_load : 3
	State 10
	State 11
	State 12
		store_ln12 : 1
		empty_5 : 1
	State 13
	State 14
		icmp_ln14 : 1
		k : 1
		br_ln14 : 2
		zext_ln15 : 1
		temp2_addr_1 : 2
		temp2_load : 3
		temp3_addr_1 : 2
		temp3_load : 3
	State 15
		add_ln15 : 1
		store_ln15 : 2
		empty_7 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |     i_fu_224     |    0    |    0    |    22   |
|    add   |     j_fu_250     |    0    |    0    |    22   |
|          |     k_fu_272     |    0    |    0    |    22   |
|          |  add_ln15_fu_284 |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|          |  mul_ln8_fu_235  |    3    |    0    |    21   |
|    mul   |  mul_ln9_fu_240  |    3    |    0    |    21   |
|          |  mul_ln12_fu_261 |    3    |    0    |    21   |
|----------|------------------|---------|---------|---------|
|          |  icmp_ln7_fu_218 |    0    |    0    |    13   |
|   icmp   | icmp_ln11_fu_244 |    0    |    0    |    13   |
|          | icmp_ln14_fu_266 |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|          |  zext_ln8_fu_230 |    0    |    0    |    0    |
|   zext   | zext_ln12_fu_256 |    0    |    0    |    0    |
|          | zext_ln15_fu_278 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    9    |    0    |   207   |
|----------|------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|temp1|   32   |    0   |    0   |    0   |
|temp2|   32   |    0   |    0   |    0   |
|temp3|   32   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   96   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|data_in_addr_reg_321|   14   |
|data_in_load_reg_326|   32   |
|     i_0_reg_181    |   15   |
|      i_reg_310     |   15   |
|  icmp_ln11_reg_347 |    1   |
|  icmp_ln14_reg_376 |    1   |
|  icmp_ln7_reg_306  |    1   |
|     j_0_reg_192    |   15   |
|      j_reg_351     |   15   |
|     k_0_reg_203    |   15   |
|      k_reg_380     |   15   |
|  mul_ln12_reg_371  |   32   |
|   mul_ln8_reg_332  |   32   |
|   mul_ln9_reg_337  |   32   |
|       reg_214      |   32   |
|scale_addr_1_reg_296|    2   |
|scale_addr_2_reg_342|    2   |
| scale_addr_reg_291 |    2   |
|scale_load_1_reg_301|   32   |
|temp1_addr_1_reg_361|   14   |
| temp1_load_reg_366 |   32   |
|temp2_addr_1_reg_390|   14   |
|temp3_addr_1_reg_395|   14   |
|  zext_ln12_reg_356 |   64   |
|  zext_ln15_reg_385 |   64   |
|  zext_ln8_reg_315  |   64   |
+--------------------+--------+
|        Total       |   571  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78 |  p0  |   4  |   2  |    8   ||    21   |
|  grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_108 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_120 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_148 |  p0  |   3  |  14  |   42   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  || 10.2077 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |    0   |   207  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   84   |    -   |
|  Register |    -   |    -   |    -   |   571  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |    9   |   10   |   571  |   291  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
