#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep  7 14:57:21 2018
# Process ID: 3828
# Current directory: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1344 C:\Users\Adrian\Desktop\FPGA_GigabitTx-master\gigabit_tx.xpr
# Log file: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/vivado.log
# Journal file: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.xpr
INFO: [Project 1-313] Project file moved from 'C:/repos/FPGA_GigabitTx' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/tb_gigabit_test_behav.wcfg', nor could it be found using path 'C:/repos/FPGA_GigabitTx/tb_gigabit_test_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.ip_user_files', nor could it be found using path 'C:/repos/FPGA_GigabitTx/gigabit_tx.ip_user_files'.
INFO: [Project 1-230] Project 'gigabit_tx.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 15:03:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 15:03:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723974B
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.242 ; gain = 0.887
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 15:18:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 15:18:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723974B
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.273 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file mkdir C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.srcs/sources_1/new
close [ open C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.srcs/sources_1/new/top_test.v w ]
add_files C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.srcs/sources_1/new/top_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 15:30:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 15:30:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 15:31:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 15:31:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 15:33:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 15:33:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2442.746 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2442.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2535.762 ; gain = 1018.762
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.133 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 15:48:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 15:48:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.133 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:00:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:00:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:02:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:02:53 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.133 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:13:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:13:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:15:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:15:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:21:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:21:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.133 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
add_files -norecurse {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/SR_mod.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/SB_MC_mod.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/Wh_key.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/aes_block_top.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/AES_top.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/xor_mod.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:34:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:34:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:36:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:36:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  7 16:37:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/synth_1/runme.log
[Fri Sep  7 16:37:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.684 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
close_project
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Sep  7 16:59:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Sep  7 16:59:08 2018...
open_project {E:/Users/Adrian/Desktop/Nowy AES/AES_test/test.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Adrian/Desktop/Nowy AES/AES_test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Adrian/Desktop/Nowy AES/AES_test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Adrian/Desktop/Nowy AES/AES_test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 044ff9b45494495180395b077cdda383 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/Adrian/Desktop/Nowy AES/AES_test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.684 ; gain = 0.000
update_compile_order -fileset sources_1
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
DATA_OUT = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/compact_AES.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/compact_AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/compact_AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/compact_AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c96ea610dc674884b02efb45a35ec696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/compact_AES.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
DATA_OUT = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 17:18:52 2018...
