// Seed: 3065805305
module module_0 (
    output supply0 id_0
    , id_4,
    output supply1 id_1,
    input  supply0 id_2
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd90,
    parameter id_5  = 32'd84
) (
    output supply1 id_0,
    input supply0 id_1
    , id_24,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 _id_5#(
        .id_25(1),
        .id_26(1),
        .id_27(-1'b0),
        .id_28(1)
    ),
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    input tri id_11[id_13 : id_5],
    input tri id_12,
    input tri1 _id_13,
    output supply0 id_14,
    input tri1 id_15,
    input supply0 id_16,
    inout wor id_17,
    output wor id_18,
    output supply0 id_19[-1 : 1],
    input wor id_20#(
        .id_29(-1'b0),
        .id_30(1),
        .id_31(-1)
    ),
    input wor id_21,
    input wire id_22
);
  assign id_18 = -1;
  module_0 modCall_1 (
      id_0,
      id_18,
      id_4
  );
  logic id_32;
  ;
  logic id_33;
  wire  id_34;
  ;
  and primCall (
      id_19,
      id_21,
      id_25,
      id_22,
      id_2,
      id_10,
      id_20,
      id_17,
      id_15,
      id_3,
      id_24,
      id_7,
      id_30,
      id_26,
      id_8,
      id_11,
      id_1,
      id_16,
      id_6
  );
endmodule
