/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:1330:7: warning: Added loop label VITIS_LOOP_1207_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1207_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:1330:7: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:2304:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:2304:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:2318:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:2318:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:2332:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:2332:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:3949:7: warning: Added loop label VITIS_LOOP_1247_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1247_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:3949:7: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50048:2: warning: Added loop label VITIS_LOOP_13_1:   [xilinx-label-all-loops]
 for (int i=0;i<5120;i++)
 ^~~
 VITIS_LOOP_13_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50048:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50087:2: warning: Added loop label VITIS_LOOP_74_1:   [xilinx-label-all-loops]
 for (ap_uint<13> i=0;i<5120;i++)
 ^~~
 VITIS_LOOP_74_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50087:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50110:2: warning: Added loop label VITIS_LOOP_97_1:   [xilinx-label-all-loops]
 for (ap_uint<5> i=31;i>=1;i--)
 ^~~
 VITIS_LOOP_97_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50110:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50115:2: warning: Added loop label VITIS_LOOP_102_2:   [xilinx-label-all-loops]
 for (ap_uint<5> i=31;i>=1;i--)
 ^~~
 VITIS_LOOP_102_2: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50115:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50241:2: warning: Added loop label VITIS_LOOP_228_1:   [xilinx-label-all-loops]
 for(ap_uint<13> i=0;i<5120;i++)
 ^~~
 VITIS_LOOP_228_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50241:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50269:2: warning: Added loop label VITIS_LOOP_256_1:   [xilinx-label-all-loops]
 for (ap_uint<13> i=0;i<5120;i++)
 ^~~
 VITIS_LOOP_256_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/channel.pp.0.cpp:50269:2: note: FIX-IT applied suggested code changes
