{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1549307527483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549307527490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549307527490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX1000 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"MAX1000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549307527585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549307527645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549307527646 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 41 6 0 0 " "Implementing clock multiplication of 41, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1549307527723 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1549307527723 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549307527823 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1549307527935 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549307527938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549307527938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549307527938 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1549307527938 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549307527941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1549307527941 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1549307527942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1549307527942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1549307527942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1549307527942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549307527943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549307527957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1549307528472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549307528472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549307528474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1549307528481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549307528481 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1549307528482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549307528516 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549307528516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549307528873 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549307528874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549307528874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549307528876 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549307528878 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549307528879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549307528905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Embedded multiplier block " "Packed 12 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549307528905 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier output " "Packed 24 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549307528905 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549307528905 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK " "Node \"ADC_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS " "Node \"ADC_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_U4_SDO " "Node \"ADC_U4_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U4_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_U8_SDO " "Node \"ADC_U8_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U8_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_U9_SDO " "Node \"ADC_U9_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U9_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS0 " "Node \"BDBUS0\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS1 " "Node \"BDBUS1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS2 " "Node \"BDBUS2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS3 " "Node \"BDBUS3\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS4 " "Node \"BDBUS4\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS5 " "Node \"BDBUS5\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D6 " "Node \"D6\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK " "Node \"DAC_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CS " "Node \"DAC_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_LDAC " "Node \"DAC_LDAC\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_LDAC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_SDO " "Node \"DAC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J4_P1 " "Node \"J4_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J4_P2 " "Node \"J4_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J4_P3 " "Node \"J4_P3\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J4_P4 " "Node \"J4_P4\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J4_P5 " "Node \"J4_P5\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J6_P3 " "Node \"J6_P3\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J6_P3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J6_P4 " "Node \"J6_P4\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J6_P4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J6_P5 " "Node \"J6_P5\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J6_P5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J6_P6 " "Node \"J6_P6\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J6_P6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J6_P7 " "Node \"J6_P7\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J6_P7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J6_P8 " "Node \"J6_P8\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J6_P8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED3 " "Node \"LED3\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED4 " "Node \"LED4\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED5 " "Node \"LED5\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED6 " "Node \"LED6\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED7 " "Node \"LED7\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED8 " "Node \"LED8\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_CLK " "Node \"SPI_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_CS " "Node \"SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_MISO " "Node \"SPI_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_MOSI " "Node \"SPI_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_BTN " "Node \"USER_BTN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549307528936 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1549307528936 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549307528937 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1549307528940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549307529725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549307529815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549307529835 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549307531145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549307531145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549307531558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y10 X24_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y10 to location X24_Y19" {  } { { "loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y10 to location X24_Y19"} { { 12 { 0 ""} 12 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549307532243 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549307532243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1549307532650 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1549307532650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549307532651 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549307532840 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549307532847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549307533171 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549307533172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549307533543 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549307533966 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549307534070 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK_12MHz 3.3 V Schmitt Trigger H6 " "Pin SYS_CLK_12MHz uses I/O standard 3.3 V Schmitt Trigger at H6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SYS_CLK_12MHz } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SYS_CLK_12MHz" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 192 -352 -176 208 "SYS_CLK_12MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1549307534074 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1549307534074 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1549307534075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.fit.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549307534530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1537 " "Peak virtual memory: 1537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549307534900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  4 20:12:14 2019 " "Processing ended: Mon Feb  4 20:12:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549307534900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549307534900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549307534900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549307534900 ""}
