#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563e957091e0 .scope module, "SD_SPI_TB" "SD_SPI_TB" 2 6;
 .timescale -9 -10;
v0x563e95753ad0_0 .var *"_s0", 0 0; Local signal
v0x563e95753bb0_0 .var "clk", 0 0;
v0x563e95753ca0_0 .var "reset", 0 0;
S_0x563e95709360 .scope begin, "TEST_CASE" "TEST_CASE" 2 28, 2 28 0, S_0x563e957091e0;
 .timescale -9 -10;
S_0x563e957415c0 .scope module, "uut" "frequencyDivider" 2 11, 3 2 0, S_0x563e957091e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "inputCLK"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "outputCLK"
P_0x563e9571a700 .param/l "bitsNumber" 0 3 2, +C4<00000000000000000000000000000010>;
P_0x563e9571a740 .param/l "divider" 0 3 2, +C4<00000000000000000000000000000010>;
v0x563e957418b0_0 .var "count", 1 0;
v0x563e95753800_0 .net "inputCLK", 0 0, v0x563e95753bb0_0;  1 drivers
v0x563e957538c0_0 .var "outputCLK", 0 0;
v0x563e95753990_0 .net "reset", 0 0, v0x563e95753ca0_0;  1 drivers
E_0x563e957098f0 .event posedge, v0x563e95753990_0, v0x563e95753800_0;
    .scope S_0x563e957415c0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563e957418b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e957538c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x563e957415c0;
T_1 ;
    %wait E_0x563e957098f0;
    %load/vec4 v0x563e95753990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e957418b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e957538c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563e957418b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x563e957418b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x563e957418b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e957538c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x563e957418b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e957418b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e957538c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x563e957418b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x563e957418b0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563e957091e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e95753bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e95753ca0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e95753ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e95753ca0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x563e957091e0;
T_3 ;
    %load/vec4 v0x563e95753bb0_0;
    %inv;
    %store/vec4 v0x563e95753ad0_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x563e95753ad0_0;
    %store/vec4 v0x563e95753bb0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563e957091e0;
T_4 ;
    %fork t_1, S_0x563e95709360;
    %jmp t_0;
    .scope S_0x563e95709360;
t_1 ;
    %vpi_call 2 29 "$dumpfile", "verilogTestBench.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x563e957415c0 {0 0 0};
    %delay 800000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .scope S_0x563e957091e0;
t_0 %join;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Hardware/common/frequencyDivider_TB.v";
    "./Hardware/common/frequencyDivider.v";
