Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec 16 17:10:59 2025
| Host         : FSO-A running 64-bit major release  (build 9200)
| Command      : report_utilization -file fec_gth_loopback_top_utilization_synth.rpt -pb fec_gth_loopback_top_utilization_synth.pb
| Design       : fec_gth_loopback_top
| Device       : xczu15eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               | 4810 |     0 |          0 |    341280 |  1.41 |
|   LUT as Logic          | 4810 |     0 |          0 |    341280 |  1.41 |
|   LUT as Memory         |    0 |     0 |          0 |    184320 |  0.00 |
| CLB Registers           | 8364 |     0 |          0 |    682560 |  1.23 |
|   Register as Flip Flop | 8364 |     0 |          0 |    682560 |  1.23 |
|   Register as Latch     |    0 |     0 |          0 |    682560 |  0.00 |
| CARRY8                  |   89 |     0 |          0 |     42660 |  0.21 |
| F7 Muxes                |  961 |     0 |          0 |    170640 |  0.56 |
| F8 Muxes                |  360 |     0 |          0 |     85320 |  0.42 |
| F9 Muxes                |    0 |     0 |          0 |     42660 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 118   |          Yes |           - |          Set |
| 6352  |          Yes |           - |        Reset |
| 30    |          Yes |         Set |            - |
| 1864  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  528 |     0 |          0 |       744 | 70.97 |
|   RAMB36/FIFO*    |  528 |     0 |          0 |       744 | 70.97 |
|     RAMB36E2 only |  528 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1488 |  0.00 |
| URAM              |    0 |     0 |          0 |       112 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      3528 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    3 |     0 |          0 |       328 |  0.91 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       116 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    2 |     0 |          0 |       168 |  1.19 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+-------------+------+---------------------+
|   Ref Name  | Used | Functional Category |
+-------------+------+---------------------+
| FDCE        | 6352 |            Register |
| LUT6        | 3300 |                 CLB |
| FDRE        | 1864 |            Register |
| LUT4        | 1026 |                 CLB |
| MUXF7       |  961 |                 CLB |
| RAMB36E2    |  528 |            BLOCKRAM |
| LUT5        |  435 |                 CLB |
| LUT2        |  434 |                 CLB |
| MUXF8       |  360 |                 CLB |
| LUT3        |  282 |                 CLB |
| FDPE        |  118 |            Register |
| CARRY8      |   89 |                 CLB |
| LUT1        |   75 |                 CLB |
| FDSE        |   30 |            Register |
| OBUF        |    2 |                 I/O |
| BUFG_GT     |    2 |               Clock |
| INBUF       |    1 |                 I/O |
| IBUFDS_GTE4 |    1 |                 I/O |
| IBUFCTRL    |    1 |              Others |
+-------------+------+---------------------+


9. Black Boxes
--------------

+-----------------------+------+
|        Ref Name       | Used |
+-----------------------+------+
| rs_decoder_0          |    2 |
| async_fifo_32w_32r    |    2 |
| vio_frame_cfg         |    1 |
| vio_2                 |    1 |
| rs_encoder_0          |    1 |
| gtwizard_ultrascale_0 |    1 |
| fifo_0                |    1 |
| div_gen_0             |    1 |
| dec_fifo_8w_8r        |    1 |
| clk_wiz_sys           |    1 |
+-----------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


