Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 10 11:15:34 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.091        0.000                      0                 1076        0.116        0.000                      0                 1076        4.250        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 4.750}        9.500           105.263         
virtual_clock  {0.000 4.750}        9.500           105.263         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.824        0.000                      0                  549        0.170        0.000                      0                  549        4.250        0.000                       0                   501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  7.288        0.000                      0                    1        0.116        0.000                      0                    1  
clk            virtual_clock        0.091        0.000                      0                   30        2.914        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.439        0.000                      0                  496        0.361        0.000                      0                  496  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[3][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.920ns (51.754%)  route 2.722ns (48.246%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 13.707 - 9.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.631     4.637    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.419     5.056 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          1.208     6.264    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X6Y10          LUT2 (Prop_lut2_I0_O)        0.296     6.560 r  fir_filter_i4/r_mult_reg[3]0__17_i_6/O
                         net (fo=1, routed)           0.000     6.560    fir_filter_i4/r_mult_reg[3]0__17_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  fir_filter_i4/r_mult_reg[3]0__17/CO[3]
                         net (fo=1, routed)           0.000     7.073    fir_filter_i4/r_mult_reg[3]0__17_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  fir_filter_i4/r_mult_reg[3]0__18/CO[3]
                         net (fo=1, routed)           0.000     7.190    fir_filter_i4/r_mult_reg[3]0__18_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  fir_filter_i4/r_mult_reg[3]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.307    fir_filter_i4/r_mult_reg[3]0__19_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.622 r  fir_filter_i4/r_mult_reg[3]0__20/O[3]
                         net (fo=3, routed)           1.514     9.136    fir_filter_i4/r_mult_reg[3]0__20_n_4
    SLICE_X10Y16         LUT4 (Prop_lut4_I0_O)        0.307     9.443 r  fir_filter_i4/r_mult_reg[3]0__33_i_7/O
                         net (fo=1, routed)           0.000     9.443    fir_filter_i4/r_mult_reg[3]0__33_i_7_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.956 r  fir_filter_i4/r_mult_reg[3]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.956    fir_filter_i4/r_mult_reg[3]0__33_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.279 r  fir_filter_i4/r_mult_reg[3]0__34/O[1]
                         net (fo=1, routed)           0.000    10.279    fir_filter_i4/r_mult_reg[3]0__34_n_6
    SLICE_X10Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.443    13.707    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[3][21]/C
                         clock pessimism              0.322    14.029    
                         clock uncertainty           -0.035    13.994    
    SLICE_X10Y17         FDCE (Setup_fdce_C_D)        0.109    14.103    fir_filter_i4/r_mult_reg[3][21]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[3][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 2.816ns (50.848%)  route 2.722ns (49.152%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 13.707 - 9.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.631     4.637    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.419     5.056 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          1.208     6.264    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X6Y10          LUT2 (Prop_lut2_I0_O)        0.296     6.560 r  fir_filter_i4/r_mult_reg[3]0__17_i_6/O
                         net (fo=1, routed)           0.000     6.560    fir_filter_i4/r_mult_reg[3]0__17_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  fir_filter_i4/r_mult_reg[3]0__17/CO[3]
                         net (fo=1, routed)           0.000     7.073    fir_filter_i4/r_mult_reg[3]0__17_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  fir_filter_i4/r_mult_reg[3]0__18/CO[3]
                         net (fo=1, routed)           0.000     7.190    fir_filter_i4/r_mult_reg[3]0__18_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  fir_filter_i4/r_mult_reg[3]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.307    fir_filter_i4/r_mult_reg[3]0__19_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.622 r  fir_filter_i4/r_mult_reg[3]0__20/O[3]
                         net (fo=3, routed)           1.514     9.136    fir_filter_i4/r_mult_reg[3]0__20_n_4
    SLICE_X10Y16         LUT4 (Prop_lut4_I0_O)        0.307     9.443 r  fir_filter_i4/r_mult_reg[3]0__33_i_7/O
                         net (fo=1, routed)           0.000     9.443    fir_filter_i4/r_mult_reg[3]0__33_i_7_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.956 r  fir_filter_i4/r_mult_reg[3]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.956    fir_filter_i4/r_mult_reg[3]0__33_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.175 r  fir_filter_i4/r_mult_reg[3]0__34/O[0]
                         net (fo=1, routed)           0.000    10.175    fir_filter_i4/r_mult_reg[3]0__34_n_7
    SLICE_X10Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.443    13.707    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[3][20]/C
                         clock pessimism              0.322    14.029    
                         clock uncertainty           -0.035    13.994    
    SLICE_X10Y17         FDCE (Setup_fdce_C_D)        0.109    14.103    fir_filter_i4/r_mult_reg[3][20]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.419ns (43.536%)  route 3.137ns (56.464%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 13.709 - 9.500 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/r_coeff_reg[7][3]/Q
                         net (fo=70, routed)          1.975     7.002    fir_filter_i4/r_coeff_reg[0][3]
    SLICE_X7Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.126 r  fir_filter_i4/r_mult_reg[0]0__25_i_4/O
                         net (fo=1, routed)           0.000     7.126    fir_filter_i4/r_mult_reg[0]0__25_i_4_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.550 r  fir_filter_i4/r_mult_reg[0]0__25/O[1]
                         net (fo=1, routed)           1.162     8.712    fir_filter_i4/r_mult_reg[0]0__25_n_6
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303     9.015 r  fir_filter_i4/r_mult_reg[0]0__31_i_3/O
                         net (fo=1, routed)           0.000     9.015    fir_filter_i4/r_mult_reg[0]0__31_i_3_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.565 r  fir_filter_i4/r_mult_reg[0]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.565    fir_filter_i4/r_mult_reg[0]0__31_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  fir_filter_i4/r_mult_reg[0]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.679    fir_filter_i4/r_mult_reg[0]0__32_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  fir_filter_i4/r_mult_reg[0]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.793    fir_filter_i4/r_mult_reg[0]0__33_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.127 r  fir_filter_i4/r_mult_reg[0]0__34/O[1]
                         net (fo=1, routed)           0.000    10.127    fir_filter_i4/r_mult_reg[0]0__34_n_6
    SLICE_X9Y14          FDCE                                         r  fir_filter_i4/r_mult_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.445    13.709    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  fir_filter_i4/r_mult_reg[0][21]/C
                         clock pessimism              0.322    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)        0.062    14.058    fir_filter_i4/r_mult_reg[0][21]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[6][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 2.542ns (45.822%)  route 3.006ns (54.178%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 13.782 - 9.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  fir_filter_i4/r_coeff_reg[7][3]_rep__1/Q
                         net (fo=70, routed)          2.031     7.130    fir_filter_i4/r_coeff_reg[7][3]_rep__1_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     7.254 r  fir_filter_i4/r_mult_reg[6]0__24_i_4/O
                         net (fo=1, routed)           0.000     7.254    fir_filter_i4/r_mult_reg[6]0__24_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.860 r  fir_filter_i4/r_mult_reg[6]0__24/O[3]
                         net (fo=1, routed)           0.974     8.835    fir_filter_i4/r_mult_reg[6]0__24_n_4
    SLICE_X2Y3           LUT2 (Prop_lut2_I1_O)        0.306     9.141 r  fir_filter_i4/r_mult_reg[6]0__30_i_1/O
                         net (fo=1, routed)           0.000     9.141    fir_filter_i4/r_mult_reg[6]0__30_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.517 r  fir_filter_i4/r_mult_reg[6]0__30/CO[3]
                         net (fo=1, routed)           0.000     9.517    fir_filter_i4/r_mult_reg[6]0__30_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  fir_filter_i4/r_mult_reg[6]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.634    fir_filter_i4/r_mult_reg[6]0__31_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.751 r  fir_filter_i4/r_mult_reg[6]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.751    fir_filter_i4/r_mult_reg[6]0__32_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.868 r  fir_filter_i4/r_mult_reg[6]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.868    fir_filter_i4/r_mult_reg[6]0__33_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.191 r  fir_filter_i4/r_mult_reg[6]0__34/O[1]
                         net (fo=1, routed)           0.000    10.191    fir_filter_i4/r_mult_reg[6]0__34_n_6
    SLICE_X2Y7           FDCE                                         r  fir_filter_i4/r_mult_reg[6][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.518    13.782    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  fir_filter_i4/r_mult_reg[6][21]/C
                         clock pessimism              0.336    14.118    
                         clock uncertainty           -0.035    14.083    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.109    14.192    fir_filter_i4/r_mult_reg[6][21]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 2.308ns (42.385%)  route 3.137ns (57.615%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 13.709 - 9.500 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/r_coeff_reg[7][3]/Q
                         net (fo=70, routed)          1.975     7.002    fir_filter_i4/r_coeff_reg[0][3]
    SLICE_X7Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.126 r  fir_filter_i4/r_mult_reg[0]0__25_i_4/O
                         net (fo=1, routed)           0.000     7.126    fir_filter_i4/r_mult_reg[0]0__25_i_4_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.550 r  fir_filter_i4/r_mult_reg[0]0__25/O[1]
                         net (fo=1, routed)           1.162     8.712    fir_filter_i4/r_mult_reg[0]0__25_n_6
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303     9.015 r  fir_filter_i4/r_mult_reg[0]0__31_i_3/O
                         net (fo=1, routed)           0.000     9.015    fir_filter_i4/r_mult_reg[0]0__31_i_3_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.565 r  fir_filter_i4/r_mult_reg[0]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.565    fir_filter_i4/r_mult_reg[0]0__31_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  fir_filter_i4/r_mult_reg[0]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.679    fir_filter_i4/r_mult_reg[0]0__32_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  fir_filter_i4/r_mult_reg[0]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.793    fir_filter_i4/r_mult_reg[0]0__33_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.016 r  fir_filter_i4/r_mult_reg[0]0__34/O[0]
                         net (fo=1, routed)           0.000    10.016    fir_filter_i4/r_mult_reg[0]0__34_n_7
    SLICE_X9Y14          FDCE                                         r  fir_filter_i4/r_mult_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.445    13.709    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  fir_filter_i4/r_mult_reg[0][20]/C
                         clock pessimism              0.322    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)        0.062    14.058    fir_filter_i4/r_mult_reg[0][20]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.305ns (42.354%)  route 3.137ns (57.646%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 13.709 - 9.500 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/r_coeff_reg[7][3]/Q
                         net (fo=70, routed)          1.975     7.002    fir_filter_i4/r_coeff_reg[0][3]
    SLICE_X7Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.126 r  fir_filter_i4/r_mult_reg[0]0__25_i_4/O
                         net (fo=1, routed)           0.000     7.126    fir_filter_i4/r_mult_reg[0]0__25_i_4_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.550 r  fir_filter_i4/r_mult_reg[0]0__25/O[1]
                         net (fo=1, routed)           1.162     8.712    fir_filter_i4/r_mult_reg[0]0__25_n_6
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303     9.015 r  fir_filter_i4/r_mult_reg[0]0__31_i_3/O
                         net (fo=1, routed)           0.000     9.015    fir_filter_i4/r_mult_reg[0]0__31_i_3_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.565 r  fir_filter_i4/r_mult_reg[0]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.565    fir_filter_i4/r_mult_reg[0]0__31_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  fir_filter_i4/r_mult_reg[0]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.679    fir_filter_i4/r_mult_reg[0]0__32_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  fir_filter_i4/r_mult_reg[0]0__33/O[1]
                         net (fo=1, routed)           0.000    10.013    fir_filter_i4/r_mult_reg[0]0__33_n_6
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.445    13.709    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[0][17]/C
                         clock pessimism              0.322    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.062    14.058    fir_filter_i4/r_mult_reg[0][17]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[3][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 2.692ns (49.722%)  route 2.722ns (50.278%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 13.708 - 9.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.631     4.637    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.419     5.056 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          1.208     6.264    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X6Y10          LUT2 (Prop_lut2_I0_O)        0.296     6.560 r  fir_filter_i4/r_mult_reg[3]0__17_i_6/O
                         net (fo=1, routed)           0.000     6.560    fir_filter_i4/r_mult_reg[3]0__17_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  fir_filter_i4/r_mult_reg[3]0__17/CO[3]
                         net (fo=1, routed)           0.000     7.073    fir_filter_i4/r_mult_reg[3]0__17_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  fir_filter_i4/r_mult_reg[3]0__18/CO[3]
                         net (fo=1, routed)           0.000     7.190    fir_filter_i4/r_mult_reg[3]0__18_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  fir_filter_i4/r_mult_reg[3]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.307    fir_filter_i4/r_mult_reg[3]0__19_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.622 r  fir_filter_i4/r_mult_reg[3]0__20/O[3]
                         net (fo=3, routed)           1.514     9.136    fir_filter_i4/r_mult_reg[3]0__20_n_4
    SLICE_X10Y16         LUT4 (Prop_lut4_I0_O)        0.307     9.443 r  fir_filter_i4/r_mult_reg[3]0__33_i_7/O
                         net (fo=1, routed)           0.000     9.443    fir_filter_i4/r_mult_reg[3]0__33_i_7_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.051 r  fir_filter_i4/r_mult_reg[3]0__33/O[3]
                         net (fo=1, routed)           0.000    10.051    fir_filter_i4/r_mult_reg[3]0__33_n_4
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/r_mult_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.444    13.708    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/r_mult_reg[3][19]/C
                         clock pessimism              0.322    14.030    
                         clock uncertainty           -0.035    13.995    
    SLICE_X10Y16         FDCE (Setup_fdce_C_D)        0.109    14.104    fir_filter_i4/r_mult_reg[3][19]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 2.284ns (42.130%)  route 3.137ns (57.870%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 13.709 - 9.500 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/r_coeff_reg[7][3]/Q
                         net (fo=70, routed)          1.975     7.002    fir_filter_i4/r_coeff_reg[0][3]
    SLICE_X7Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.126 r  fir_filter_i4/r_mult_reg[0]0__25_i_4/O
                         net (fo=1, routed)           0.000     7.126    fir_filter_i4/r_mult_reg[0]0__25_i_4_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.550 r  fir_filter_i4/r_mult_reg[0]0__25/O[1]
                         net (fo=1, routed)           1.162     8.712    fir_filter_i4/r_mult_reg[0]0__25_n_6
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303     9.015 r  fir_filter_i4/r_mult_reg[0]0__31_i_3/O
                         net (fo=1, routed)           0.000     9.015    fir_filter_i4/r_mult_reg[0]0__31_i_3_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.565 r  fir_filter_i4/r_mult_reg[0]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.565    fir_filter_i4/r_mult_reg[0]0__31_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  fir_filter_i4/r_mult_reg[0]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.679    fir_filter_i4/r_mult_reg[0]0__32_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.992 r  fir_filter_i4/r_mult_reg[0]0__33/O[3]
                         net (fo=1, routed)           0.000     9.992    fir_filter_i4/r_mult_reg[0]0__33_n_4
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.445    13.709    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[0][19]/C
                         clock pessimism              0.322    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.062    14.058    fir_filter_i4/r_mult_reg[0][19]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[4][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 2.740ns (51.070%)  route 2.625ns (48.930%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 13.714 - 9.500 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     4.641    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.097 r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/Q
                         net (fo=84, routed)          1.541     6.638    fir_filter_i4/r_coeff_reg[7][3]_rep__0_n_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I1_O)        0.124     6.762 r  fir_filter_i4/r_mult_reg[4]0__19_i_7/O
                         net (fo=1, routed)           0.000     6.762    fir_filter_i4/r_mult_reg[4]0__19_i_7_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.312 r  fir_filter_i4/r_mult_reg[4]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.312    fir_filter_i4/r_mult_reg[4]0__19_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.646 r  fir_filter_i4/r_mult_reg[4]0__20/O[1]
                         net (fo=2, routed)           1.084     8.730    fir_filter_i4/r_mult_reg[4]0__20_n_6
    SLICE_X10Y5          LUT2 (Prop_lut2_I1_O)        0.303     9.033 r  fir_filter_i4/r_mult_reg[4]0__32_i_4/O
                         net (fo=1, routed)           0.000     9.033    fir_filter_i4/r_mult_reg[4]0__32_i_4_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.566 r  fir_filter_i4/r_mult_reg[4]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.566    fir_filter_i4/r_mult_reg[4]0__32_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.683 r  fir_filter_i4/r_mult_reg[4]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.683    fir_filter_i4/r_mult_reg[4]0__33_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.006 r  fir_filter_i4/r_mult_reg[4]0__34/O[1]
                         net (fo=1, routed)           0.000    10.006    fir_filter_i4/r_mult_reg[4]0__34_n_6
    SLICE_X10Y7          FDCE                                         r  fir_filter_i4/r_mult_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.450    13.714    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  fir_filter_i4/r_mult_reg[4][21]/C
                         clock pessimism              0.322    14.036    
                         clock uncertainty           -0.035    14.001    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.109    14.110    fir_filter_i4/r_mult_reg[4][21]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[6][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 2.438ns (44.787%)  route 3.006ns (55.213%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 13.782 - 9.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  fir_filter_i4/r_coeff_reg[7][3]_rep__1/Q
                         net (fo=70, routed)          2.031     7.130    fir_filter_i4/r_coeff_reg[7][3]_rep__1_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     7.254 r  fir_filter_i4/r_mult_reg[6]0__24_i_4/O
                         net (fo=1, routed)           0.000     7.254    fir_filter_i4/r_mult_reg[6]0__24_i_4_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.860 r  fir_filter_i4/r_mult_reg[6]0__24/O[3]
                         net (fo=1, routed)           0.974     8.835    fir_filter_i4/r_mult_reg[6]0__24_n_4
    SLICE_X2Y3           LUT2 (Prop_lut2_I1_O)        0.306     9.141 r  fir_filter_i4/r_mult_reg[6]0__30_i_1/O
                         net (fo=1, routed)           0.000     9.141    fir_filter_i4/r_mult_reg[6]0__30_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.517 r  fir_filter_i4/r_mult_reg[6]0__30/CO[3]
                         net (fo=1, routed)           0.000     9.517    fir_filter_i4/r_mult_reg[6]0__30_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  fir_filter_i4/r_mult_reg[6]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.634    fir_filter_i4/r_mult_reg[6]0__31_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.751 r  fir_filter_i4/r_mult_reg[6]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.751    fir_filter_i4/r_mult_reg[6]0__32_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.868 r  fir_filter_i4/r_mult_reg[6]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.868    fir_filter_i4/r_mult_reg[6]0__33_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.087 r  fir_filter_i4/r_mult_reg[6]0__34/O[0]
                         net (fo=1, routed)           0.000    10.087    fir_filter_i4/r_mult_reg[6]0__34_n_7
    SLICE_X2Y7           FDCE                                         r  fir_filter_i4/r_mult_reg[6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.518    13.782    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  fir_filter_i4/r_mult_reg[6][20]/C
                         clock pessimism              0.336    14.118    
                         clock uncertainty           -0.035    14.083    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.109    14.192    fir_filter_i4/r_mult_reg[6][20]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  4.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fir_filter_i4/r_add_st2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  fir_filter_i4/r_add_st2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/r_add_st2_reg[16]/Q
                         net (fo=1, routed)           0.116     1.676    fir_filter_i4/p_0_in[7]
    SLICE_X0Y11          FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.070     1.506    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fir_filter_i4/r_add_st2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.090%)  route 0.115ns (44.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  fir_filter_i4/r_add_st2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/r_add_st2_reg[19]/Q
                         net (fo=1, routed)           0.115     1.675    fir_filter_i4/p_0_in[10]
    SLICE_X0Y13          FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.861     1.934    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism             -0.501     1.433    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.072     1.505    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fir_filter_i4/r_add_st2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.591     1.418    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  fir_filter_i4/r_add_st2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  fir_filter_i4/r_add_st2_reg[20]/Q
                         net (fo=1, routed)           0.116     1.675    fir_filter_i4/p_0_in[11]
    SLICE_X1Y15          FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.860     1.933    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism             -0.501     1.432    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.070     1.502    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fir_filter_i4/r_add_st2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.593     1.420    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  fir_filter_i4/r_add_st2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  fir_filter_i4/r_add_st2_reg[13]/Q
                         net (fo=1, routed)           0.116     1.677    fir_filter_i4/p_0_in[4]
    SLICE_X0Y9           FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.066     1.503    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.488%)  route 0.268ns (65.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.593     1.420    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.561 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.268     1.829    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.480     1.470    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.653    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.561     1.388    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/o_sine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.529 r  dds_sine_i3/o_sine_reg[3]/Q
                         net (fo=1, routed)           0.110     1.639    fir_filter_i4/D[3]
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.829     1.902    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[0][3]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.072     1.460    fir_filter_i4/p_data_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[9]/Q
                         net (fo=1, routed)           0.110     1.665    fir_filter_i4/D[9]
    SLICE_X7Y17          FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.856     1.929    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
                         clock pessimism             -0.515     1.414    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.072     1.486    fir_filter_i4/p_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[3][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.526%)  route 0.127ns (47.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.590     1.417    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  fir_filter_i4/p_data_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  fir_filter_i4/p_data_reg[3][12]/Q
                         net (fo=5, routed)           0.127     1.685    fir_filter_i4/p_data_reg[3][12]
    SLICE_X5Y10          FDCE                                         r  fir_filter_i4/p_data_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.862     1.935    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  fir_filter_i4/p_data_reg[4][12]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.072     1.506    fir_filter_i4/p_data_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fir_filter_i4/r_add_st2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  fir_filter_i4/r_add_st2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/r_add_st2_reg[17]/Q
                         net (fo=1, routed)           0.122     1.682    fir_filter_i4/p_0_in[8]
    SLICE_X0Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.862     1.935    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism             -0.503     1.432    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.070     1.502    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[3][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[4][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.590     1.417    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  fir_filter_i4/p_data_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  fir_filter_i4/p_data_reg[3][10]/Q
                         net (fo=5, routed)           0.127     1.685    fir_filter_i4/p_data_reg[3][10]
    SLICE_X5Y10          FDCE                                         r  fir_filter_i4/p_data_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.862     1.935    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  fir_filter_i4/p_data_reg[4][10]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.070     1.504    fir_filter_i4/p_data_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.750 }
Period(ns):         9.500
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB18_X0Y2    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.500       7.345      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500      SLICE_X6Y9     fir_filter_i4/p_data_reg[3][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500      SLICE_X5Y12    fir_filter_i4/p_data_reg[3][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500      SLICE_X4Y12    fir_filter_i4/p_data_reg[3][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500      SLICE_X5Y12    fir_filter_i4/p_data_reg[3][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500      SLICE_X4Y13    fir_filter_i4/p_data_reg[3][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X4Y15    fir_filter_i4/r_add_st0_reg[1][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X4Y15    fir_filter_i4/r_add_st0_reg[1][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X4Y15    fir_filter_i4/r_add_st0_reg[1][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y31    dds_sine_i3/o_sine_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X0Y32    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X5Y15    dds_sine_i3/o_sine_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y2     fir_filter_i4/r_mult_reg[6][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y2     fir_filter_i4/r_mult_reg[6][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y20    dds_sine_i3/o_sine_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y4     fir_filter_i4/r_mult_reg[6][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y4     fir_filter_i4/r_mult_reg[7][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X0Y24    dds_sine_i3/o_sine_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y4     fir_filter_i4/r_mult_reg[6][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y5     fir_filter_i4/r_mult_reg[6][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y5     fir_filter_i4/r_mult_reg[6][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y5     fir_filter_i4/r_mult_reg[6][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y5     fir_filter_i4/r_mult_reg[6][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X2Y6     fir_filter_i4/r_mult_reg[6][16]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.055ns (16.228%)  route 5.446ns (83.772%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 13.784 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           5.446     6.376    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.500    dds_sine_i3/start_phase[31]
    SLICE_X0Y0           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.520    13.784    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    13.784    
                         clock uncertainty           -0.025    13.759    
    SLICE_X0Y0           FDCE (Setup_fdce_C_D)        0.029    13.788    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  7.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.903ns (17.867%)  route 4.152ns (82.133%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           4.152     4.955    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.100     5.055 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     5.055    dds_sine_i3/start_phase[31]
    SLICE_X0Y0           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.639     4.645    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     4.645    
                         clock uncertainty            0.025     4.670    
    SLICE_X0Y0           FDCE (Hold_fdce_C_D)         0.269     4.939    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.939    
                         arrival time                           5.055    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 3.070ns (64.742%)  route 1.672ns (35.258%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.636     4.642    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.098 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           1.672     6.770    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.384 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.384    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 3.054ns (64.706%)  route 1.666ns (35.294%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.638     4.644    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           1.666     6.765    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.363 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.363    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 3.056ns (64.726%)  route 1.666ns (35.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.633     4.639    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           1.666     6.760    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.361 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.361    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 3.045ns (64.670%)  route 1.664ns (35.330%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.633     4.639    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/o_data_reg[9]/Q
                         net (fo=1, routed)           1.664     6.759    sine_out_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         2.589     9.348 r  sine_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.348    sine_out[9]
    U18                                                               r  sine_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 3.063ns (66.647%)  route 1.533ns (33.353%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.638     4.644    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           1.533     6.633    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.241 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.241    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 3.063ns (66.641%)  route 1.533ns (33.359%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.638     4.644    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           1.533     6.633    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.240 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.240    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 3.086ns (66.860%)  route 1.530ns (33.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.618     4.624    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.080 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.530     6.609    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.239 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.239    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 3.068ns (66.728%)  route 1.530ns (33.272%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.636     4.642    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.098 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           1.530     6.627    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.239 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.239    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 3.080ns (66.765%)  route 1.533ns (33.235%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.620     4.626    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.533     6.615    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.239 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.239    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 3.065ns (66.659%)  route 1.533ns (33.341%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           1.533     6.629    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.238 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.238    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.914ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.244ns (81.297%)  route 0.286ns (18.703%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.836    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.939 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.939    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.915ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.248ns (81.538%)  route 0.283ns (18.462%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.833    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.940 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.940    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.252ns (81.584%)  route 0.283ns (18.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.835    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.946 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.946    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.347%)  route 0.286ns (18.653%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.841    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.948 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.948    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 1.247ns (81.332%)  route 0.286ns (18.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.589     1.416    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.843    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     2.948 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.948    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.254ns (81.618%)  route 0.283ns (18.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.950 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 1.254ns (81.608%)  route 0.283ns (18.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.838    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.951 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.951    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.400%)  route 0.286ns (18.600%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.951 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.951    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.931ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.257ns (81.650%)  route 0.283ns (18.350%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.589     1.416    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  fir_filter_i4/o_data_reg[13]/Q
                         net (fo=1, routed)           0.283     1.839    sine_out_OBUF[13]
    W19                  OBUF (Prop_obuf_I_O)         1.116     2.956 r  sine_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.956    sine_out[13]
    W19                                                               r  sine_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 1.260ns (81.685%)  route 0.283ns (18.315%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.587     1.414    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           0.283     1.837    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.956 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.956    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  2.931    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.898ns  (logic 1.058ns (9.711%)  route 9.840ns (90.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 13.777 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         6.761    10.898    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X0Y34          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.513    13.777    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    13.337    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.337    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.755ns  (logic 1.058ns (9.840%)  route 9.697ns (90.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 13.775 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         6.618    10.755    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X0Y32          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.511    13.775    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000    13.775    
                         clock uncertainty           -0.035    13.740    
    SLICE_X0Y32          FDCE (Recov_fdce_C_CLR)     -0.405    13.335    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.335    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.755ns  (logic 1.058ns (9.840%)  route 9.697ns (90.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 13.776 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         6.618    10.755    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X1Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.512    13.776    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X1Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.336    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 1.058ns (9.972%)  route 9.554ns (90.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 13.773 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         6.475    10.612    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X1Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.509    13.773    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                         clock pessimism              0.000    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    13.333    dds_sine_i3/o_sine_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.468ns  (logic 1.058ns (10.109%)  route 9.410ns (89.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 13.772 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         6.331    10.468    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X0Y30          FDCE                                         f  dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.508    13.772    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                         clock pessimism              0.000    13.772    
                         clock uncertainty           -0.035    13.737    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.405    13.332    dds_sine_i3/o_sine_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 1.058ns (10.269%)  route 9.247ns (89.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 13.772 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         6.169    10.306    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X1Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.508    13.772    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                         clock pessimism              0.000    13.772    
                         clock uncertainty           -0.035    13.737    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    13.332    dds_sine_i3/o_sine_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.016ns  (logic 1.058ns (10.565%)  route 8.958ns (89.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 13.769 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.880    10.016    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X1Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.505    13.769    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                         clock pessimism              0.000    13.769    
                         clock uncertainty           -0.035    13.734    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405    13.329    dds_sine_i3/o_sine_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.872ns  (logic 1.058ns (10.719%)  route 8.814ns (89.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 13.768 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.736     9.872    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X0Y26          FDCE                                         f  dds_sine_i3/o_sine_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.504    13.768    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                         clock pessimism              0.000    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    13.328    dds_sine_i3/o_sine_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.328    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 1.058ns (10.888%)  route 8.662ns (89.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 13.766 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.583     9.720    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X1Y25          FDCE                                         f  dds_sine_i3/o_sine_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.502    13.766    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                         clock pessimism              0.000    13.766    
                         clock uncertainty           -0.035    13.731    
    SLICE_X1Y25          FDCE (Recov_fdce_C_CLR)     -0.405    13.326    dds_sine_i3/o_sine_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 1.058ns (11.084%)  route 8.489ns (88.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 13.766 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.078     4.013    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     4.137 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.411     9.548    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X0Y24          FDCE                                         f  dds_sine_i3/o_sine_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.502    13.766    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                         clock pessimism              0.000    13.766    
                         clock uncertainty           -0.035    13.731    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    13.326    dds_sine_i3/o_sine_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  3.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.208ns (9.193%)  route 2.059ns (90.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.830     2.267    fir_filter_i4/rstb
    SLICE_X6Y2           FDCE                                         f  fir_filter_i4/r_mult_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  fir_filter_i4/r_mult_reg[5][4]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.906    fir_filter_i4/r_mult_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.208ns (9.193%)  route 2.059ns (90.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.830     2.267    fir_filter_i4/rstb
    SLICE_X6Y2           FDCE                                         f  fir_filter_i4/r_mult_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  fir_filter_i4/r_mult_reg[5][5]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.906    fir_filter_i4/r_mult_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.208ns (9.193%)  route 2.059ns (90.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.830     2.267    fir_filter_i4/rstb
    SLICE_X6Y2           FDCE                                         f  fir_filter_i4/r_mult_reg[5][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  fir_filter_i4/r_mult_reg[5][6]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.906    fir_filter_i4/r_mult_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.208ns (9.193%)  route 2.059ns (90.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.830     2.267    fir_filter_i4/rstb
    SLICE_X6Y2           FDCE                                         f  fir_filter_i4/r_mult_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  fir_filter_i4/r_mult_reg[5][7]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.906    fir_filter_i4/r_mult_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[5][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.208ns (9.193%)  route 2.059ns (90.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.830     2.267    fir_filter_i4/rstb
    SLICE_X7Y2           FDCE                                         f  fir_filter_i4/p_data_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y2           FDCE                                         r  fir_filter_i4/p_data_reg[5][1]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X7Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.881    fir_filter_i4/p_data_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.208ns (8.953%)  route 2.119ns (91.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.891     2.328    fir_filter_i4/rstb
    SLICE_X6Y3           FDCE                                         f  fir_filter_i4/r_mult_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  fir_filter_i4/r_mult_reg[5][10]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     1.905    fir_filter_i4/r_mult_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.208ns (8.953%)  route 2.119ns (91.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.891     2.328    fir_filter_i4/rstb
    SLICE_X6Y3           FDCE                                         f  fir_filter_i4/r_mult_reg[5][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  fir_filter_i4/r_mult_reg[5][11]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     1.905    fir_filter_i4/r_mult_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.208ns (8.953%)  route 2.119ns (91.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.891     2.328    fir_filter_i4/rstb
    SLICE_X6Y3           FDCE                                         f  fir_filter_i4/r_mult_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  fir_filter_i4/r_mult_reg[5][8]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     1.905    fir_filter_i4/r_mult_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[5][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.208ns (8.953%)  route 2.119ns (91.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.891     2.328    fir_filter_i4/rstb
    SLICE_X6Y3           FDCE                                         f  fir_filter_i4/r_mult_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  fir_filter_i4/r_mult_reg[5][9]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     1.905    fir_filter_i4/r_mult_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[5][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.208ns (8.953%)  route 2.119ns (91.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.392    fir_filter_i4/rstb_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.437 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         0.891     2.328    fir_filter_i4/rstb
    SLICE_X7Y3           FDCE                                         f  fir_filter_i4/p_data_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X7Y3           FDCE (Remov_fdce_C_CLR)     -0.092     1.880    fir_filter_i4/p_data_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.447    





