// Seed: 1571255735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  module_2();
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri1 id_2
);
  id_4 :
  assert property (@(posedge id_4) 1)
  else $display(id_4);
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 ();
  tri id_1, id_2, id_3;
  wor id_4, id_5;
  specify
    (id_6 => id_7) = 0;
    (id_8 => id_9) = 1;
    (id_10 => id_11) = 1;
    (id_12 => id_13) = (1  : 1'd0 : 1);
    (id_14 => id_15) = ("" == id_12 << (1'b0) | 1  : id_12++: 1, 1 == id_5);
    (id_16 => id_17) = (id_16  : 1  : id_4, 1'b0 : id_1 == id_11  : id_9);
    (posedge id_18 => (id_19 +: id_13)) = (id_16  : (id_1): 1'b0 == id_8, !id_13 - 1);
  endspecify
endmodule
