                                        
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 15, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source setup.tcl
set begintime [clock seconds]
1481236341
open_mw_lib ./work
{work}
open_mw_cel ${modname}_cts
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Information: Opened "cortex_soc_cts.CEL;1" from "/afs/unity.ncsu.edu/users/a/aravill/ece720/gitrepo/proj3/pr/work" library. (MWUI-068)
{cortex_soc_cts}
check_routeability

Cell cortex_soc_cts.err existed already. Replace it ...
0
#set_delay_calculation -arnoldi
set_net_routing_layer_constraints 	-max_layer_mode hard -max_layer_name M5 -min_layer_name M1 {*/*/*} #DONK
Error: extra positional option '#DONK' (CMD-012)
set_si_options -route_xtalk_prevention true	 -delta_delay true 	 -min_delta_delay true 	 -static_noise true	 -max_transition_mode normal_slew 	 -timing_window true 
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p95v125c.db'
Loading db file '/ncsu/synopsys2015/icc/libraries/syn/gtech.db'
Information: linking reference library : /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'cortex_soc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               cortex_soc_cts.CEL, etc
  saed32lvt_ss0p95v125c (library) /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p95v125c.db
  dw_foundation.sldb (library) /ncsu/synopsys2015/icc/libraries/syn/dw_foundation.sldb

Information: Existing back annotation will be deleted.   (UID-1006)
1
set_route_options -groute_timing_driven true 	-groute_incremental true 	-track_assign_timing_driven true 	-same_net_notch check_and_fix 
1
route_opt -effort high 	-stage global 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : global
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
ROPT_ERROR: SI flow can't run with global route stage
1
save_mw_cel
Information: Saved design named cortex_soc_cts. (UIG-5)
1
#route_opt -effort high #	-stage track #	-xtalk_reduction #	-incremental 
#save_mw_cel
#1 = 3 iterations-DONK
route_opt -effort high 	-stage detail 	-xtalk_reduction 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : detail
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Total 18041 nets in the design, 17599 nets have timing window. (TIM-180)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 17:32:24 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            75.0000
  Critical Path Length:        9.1223
  Critical Path Slack:        -4.2184
  Critical Path Clk Period:    5.0000
  Total Negative Slack:    -6183.6328
  No. of Violating Paths:   2014.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2157
  Leaf Cell Count:              15507
  Buf/Inv Cell Count:            4875
  Buf Cell Count:                 977
  Inv Cell Count:                3898
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     13301
  Sequential Cell Count:         2206
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      32677.3274
  Noncombinational Area:   15697.9669
  Buf/Inv Area:            10476.5782
  Total Buffer Area:        3036.0043
  Total Inverter Area:      7440.5739
  Macro/Black Box Area:        0.0000
  Net Area:                12649.5470
  -----------------------------------
  Cell Area:               48375.2943
  Design Area:             61024.8413


  Design Rules
  -----------------------------------
  Total Number of Nets:         16896
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:              0.0000
  -----------------------------------------
  Overall Compile Time:              0.0000
  Overall Compile Wall Clock Time:   0.0000

  --------------------------------------------------------------------

  Design  WNS: 4.2184  TNS: 6183.6328  Number of Violating Paths: 2014  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 4.2184 TNS: 6183.6328  Number of Violating Path: 2014
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec  8 17:32:24 2016

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec  8 17:32:24 2016
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec  8 17:32:25 2016
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 17:32:25 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            75.0000
  Critical Path Length:        9.1223
  Critical Path Slack:        -4.2184
  Critical Path Clk Period:    5.0000
  Total Negative Slack:    -6183.6328
  No. of Violating Paths:   2014.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2157
  Leaf Cell Count:              15507
  Buf/Inv Cell Count:            4875
  Buf Cell Count:                 977
  Inv Cell Count:                3898
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     13301
  Sequential Cell Count:         2206
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      32677.3274
  Noncombinational Area:   15697.9669
  Buf/Inv Area:            10476.5782
  Total Buffer Area:        3036.0043
  Total Inverter Area:      7440.5739
  Macro/Black Box Area:        0.0000
  Net Area:                12649.5470
  -----------------------------------
  Cell Area:               48375.2943
  Design Area:             61024.8413


  Design Rules
  -----------------------------------
  Total Number of Nets:         16896
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:              0.0000
  -----------------------------------------
  Overall Compile Time:              0.0000
  Overall Compile Wall Clock Time:   0.0000

  --------------------------------------------------------------------

  Design  WNS: 4.2184  TNS: 6183.6328  Number of Violating Paths: 2014  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 4.2184 TNS: 6183.6328  Number of Violating Path: 2014
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec  8 17:32:25 2016
Error: The ratio of placed cell number to total cell number is less than 0.00 (PSYN-1054)
ROPT:    Main Optimization Done             Thu Dec  8 17:32:25 2016
GART: Updated design time.
GART: Transferring timing data to the router....
Error id=191186


The tool has just encountered a fatal error:

If you encountered this fatal error when using the most recent
Synopsys release, submit this stack trace and a test case that
reproduces the problem to the Synopsys Support Center by using
Enter A Call at http://solvnet.synopsys.com/EnterACall.

* For information about the latest software releases, go to the Synopsys
  SolvNet Release Library at http://solvnet.synopsys.com/ReleaseLibrary.

* For information about required Operating System patches, go to
  http://www.synopsys.com/support


Fatal: Internal system error, cannot recover.

Release = 'K-2015.06-SP1'  Architecture = 'linux64'  Program = 'icc_shell'
Exec = '/ncsu/synopsys2015/icc/amd64/syn/bin/galaxy_icc_exec'

'6257906 243912948 243915098 244029737 243834104 4619184 56206089 61805164 125351992 125342290 125327181 47854901 47859594 46266107 41709970 41760322 41760418 214728110 214861896 247749633 247766830 247773945 247775290 247775899 247802647 247766830 248064691 248326744 247766830 247768392 247776167 248324233 247766830 248064691 248089674 247775461 247800218 247766830 248064691 248326744 247766830 247768392 248187674 247766830 248064691 248326744 247766830 247768392 247776167 248324233 247766830 248064691 248089674 247775461 247800218 247766830 248064691 248326744 247766830 247768392 248187674 247766830 248064691 248326744 247766830 247768392 247776167 248324233 247766830 248064691 248089674 247775461 247800218 247766830 248064691 248326744 247766830 247768392 248187674 247766830 248064691 248089674 247775461 214864068 46311169 41709970 41760418 214728110 214861896 247749633 247766830 247773945 214980274 214770674 214797833 214861896 247749633 247766830 248064691'

Stack trace for crashing thread
-------------------------------
SNPSee_72fe6ee5e6adf88ac107a01d196ffb8ed40842348ffb0f8b+38
SNPSee_f1ee00d2049be34bc9fa2aabd0709c661b77ea09a2cd7785+310
SNPSee_b0111077a1564ec2f03c23d0bb102089295fca3df69878e1+308
SNPSee_b0111077a1564ec2f03c23d0bb10208996f73d5da3bdb873ca1599303c3fe6ce+26
SNPSee_984d05116d5adeee0148d0ab050fb14e+9
SNPSee_3a06f7d476a4fab9b333afd18a48bf443459b177cf37e568+168
SNPSee_073eb0832d08145b7a6338fb3afbfadb75dabf7f5bb7679b1120a81ab94fed18+0
SNPSee_073eb0832d08145b7a6338fb3afbfadbe3469f5d4bf8c745+105
SNPSee_937843050e266135675107c5ed72af1c0c5866cb095454d5d1a58e0a5cead1c7+44
SNPSee_8f109c824705813b907a03a7c5368605+792
SNPSee_8f109c824705813b9855d407f828aaea+2178
SNPSee_8f109c824705813b19284ede77077404+797
SNPSee_03908de0c9dadef9cbe6ebc60795db0014c7c3bc9b16d4adb922e1d168696ac7+2101
SNPSee_03908de0c9dadef968bc235aeebbfc0154a13e4ad7906205630db710197588ea+4522
SNPSee_728ddd9c10c364ae9df22a4f6b1a94acd1b5221f763554f25679262e4a97b2de+459
SNPSee_800cfa09c4312a2a658022cd459e34616900e8f99890a5ed+866
SNPSee_800cfa09c4312a2a95fbbca712bd032d0378e0d195e91b02cceb4b271b8a50820712d3be8b6854e3+34
SNPSee_800cfa09c4312a2adebe3ef5c6783a7b34e3e52b5d90452416af64885da35ff4118f54dd62351eea+82
SNPSee_7ea007f17721baa8c52712154029f5e48c5b42d17487296853bec6f509fb5cd7fb8e3aecaf9a59df5ceaf3227abcdf276664c5bfd5ca6b006d34e6f6d0022bb5aa6a0546020548c042f868058edbb564+62
SNPSee_18ae1188a5a6482452f3b67abbc891010269f13ce0e30d67+2408
TclInvokeStringCommand+129
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_a00aeeb47fd325df3eff4946e57739a1+1977
SNPSee_8aaad5c586c7296aafc380368752bb09+26
SNPSee_9e143e465d25155a86dea5c9bdff9d81+555
SNPSee_8aaad5c586c7296a76141ba75542ab19+151
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_40b9f0e6bb67fd1456fd7b69f2572e3780e7b13b36ed26ae+1288
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_8aaad5c586c7296a150680bf47e22e18+56
SNPSee_9e143e465d25155a86dea5c9bdff9d81+823
SNPSee_3f599af938bf27ac6aa279ff2b4d552dd903144713627695+265
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_d68d69c763782f693fa33f836db8de65+138
SNPSee_9e143e465d25155a86dea5c9bdff9d81+117
SNPSee_6f0d4f319671d74f50d6c0c04b07b387+90
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_40b9f0e6bb67fd1456fd7b69f2572e3780e7b13b36ed26ae+1288
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_8aaad5c586c7296a150680bf47e22e18+56
SNPSee_210f394b64f552a09d6ed704e47bd242+266
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_40b9f0e6bb67fd1456fd7b69f2572e3780e7b13b36ed26ae+1288
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_8aaad5c586c7296a150680bf47e22e18+56
SNPSee_9e143e465d25155a86dea5c9bdff9d81+823
SNPSee_3f599af938bf27ac6aa279ff2b4d552dd903144713627695+265
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_d68d69c763782f693fa33f836db8de65+138
SNPSee_9e143e465d25155a86dea5c9bdff9d81+117
SNPSee_6f0d4f319671d74f50d6c0c04b07b387+90
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_40b9f0e6bb67fd1456fd7b69f2572e3780e7b13b36ed26ae+1288
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_8aaad5c586c7296a150680bf47e22e18+56
SNPSee_210f394b64f552a09d6ed704e47bd242+266
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_40b9f0e6bb67fd1456fd7b69f2572e3780e7b13b36ed26ae+1288
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_8aaad5c586c7296a150680bf47e22e18+56
SNPSee_9e143e465d25155a86dea5c9bdff9d81+823
SNPSee_3f599af938bf27ac6aa279ff2b4d552dd903144713627695+265
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_d68d69c763782f693fa33f836db8de65+138
SNPSee_9e143e465d25155a86dea5c9bdff9d81+117
SNPSee_6f0d4f319671d74f50d6c0c04b07b387+90
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_40b9f0e6bb67fd1456fd7b69f2572e3780e7b13b36ed26ae+1288
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_8aaad5c586c7296a150680bf47e22e18+56
SNPSee_210f394b64f552a09d6ed704e47bd242+266
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_d68d69c763782f693fa33f836db8de65+138
SNPSee_9e143e465d25155a86dea5c9bdff9d81+117
SNPSee_1c61c950c93d6db4+356
SNPSee_e25fd38c34c38cf8f720bb489c802e30+6529
SNPSee_800cfa09c4312a2a658022cd459e34616900e8f99890a5ed+866
SNPSee_800cfa09c4312a2adebe3ef5c6783a7b34e3e52b5d90452416af64885da35ff4118f54dd62351eea+82
SNPSee_7ea007f17721baa8c52712154029f5e48c5b42d17487296853bec6f509fb5cd7fb8e3aecaf9a59df5ceaf3227abcdf276664c5bfd5ca6b006d34e6f6d0022bb5aa6a0546020548c042f868058edbb564+62
SNPSee_18ae1188a5a6482452f3b67abbc891010269f13ce0e30d67+2408
TclInvokeStringCommand+129
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_a00aeeb47fd325df3eff4946e57739a1+1977
SNPSee_5b9e0c983f97901fa4e0af164abe7efeb24c5f4c6136879c869b2b88ca4e2632196f4df311f74be6+34
SNPSee_59511b0144537c36c6614840eb25b067+930
SNPSee_dfcfd18c870f576645dec230cc55940481eea9a4962927b3b2419a5f9f3803d6e6d6151e8a6657b75c63db485ae230e97b8a0dd27c2cdfedd6e7ab8b3504080f+1593
SNPSee_18ae1188a5a6482452f3b67abbc891010269f13ce0e30d67+2408
TclInvokeStringCommand+129
SNPSee_9e143e465d25155a731c4f2a6bd79fb97e371bb837a78cee+542
SNPSee_aeb35f6d263c217bda60879f9b0139e6e673f57163f49102+15395
SNPSee_d68d69c763782f693fa33f836db8de65+138
SNPSee_9e143e465d25155a86dea5c9bdff9d81+117
SNPSee_eb883b8643ac3618e46fbd7d90d84cd1d9cf41f1ea1de2433ad64196cf3fcc2ce0cf4135a98ecf06+385
SNPSee_c9aef8ff45700e7498f09e7fe7ec58c036cd580d7ddf92c3+167
SNPSee_d188ae5ca31ec51f7cba18dffac171b0221ec425774837558df4ddc3322fc732e06cbd83d58883e1+157
SNPSee_3221a15a6f1a35304e1e2a6725c055e64954ed411c02b8fea588b35e0540b178b78986c80d1d5eb53d84afadfe38b7c2+520
SNPSee_0a063aed25785e369d184f27956c3c965ba1d41a55ee65e1+164
SNPSee_76d6cca1ef29382ca84b036280d53dca+93
SNPSee_a8c67c391924da59bb0a6e836c77e2d8+4459
__libc_start_main+245
SNPSee_d06eed713327be76+41

A detailed stack trace has been captured in /afs/unity.ncsu.edu/users/a/aravill/ece720/gitrepo/proj3/pr/Synopsys_stack_trace_6546.txt.

A snapshot of runtime data has been captured in /afs/unity.ncsu.edu/users/a/aravill/ece720/gitrepo/proj3/pr/crte_6546.txt
