Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jan 03 20:03:04 2018
| Host         : RETouch3-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.875        0.000                      0                 4760        0.027        0.000                      0                 4760        4.500        0.000                       0                  1774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               2.239        0.000                      0                 3108        0.027        0.000                      0                 3108        4.500        0.000                       0                  1774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    1.875        0.000                      0                 1652        0.175        0.000                      0                 1652  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/isQ_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 0.642ns (8.331%)  route 7.064ns (91.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 r  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         7.064    12.719    IIC_NUM_01/U1/o_rst_reg_rep
    SLICE_X43Y80         LUT6 (Prop_lut6_I4_O)        0.124    12.843 r  IIC_NUM_01/U1/isQ_i_2__0/O
                         net (fo=1, routed)           0.000    12.843    IIC_NUM_01/U1/isQ_i_1__0_n_0
    SLICE_X43Y80         FDCE                                         r  IIC_NUM_01/U1/isQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.426    14.830    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X43Y80         FDCE                                         r  IIC_NUM_01/U1/isQ_reg/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y80         FDCE (Setup_fdce_C_D)        0.029    15.082    IIC_NUM_01/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/U1/isQ_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 0.642ns (8.583%)  route 6.838ns (91.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 r  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.838    12.493    IIC_NUM_00/U1/o_rst_reg_rep
    SLICE_X40Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  IIC_NUM_00/U1/isQ_i_2/O
                         net (fo=1, routed)           0.000    12.617    IIC_NUM_00/U1/isQ_i_1_n_0
    SLICE_X40Y69         FDCE                                         r  IIC_NUM_00/U1/isQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.426    14.830    IIC_NUM_00/U1/i_clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  IIC_NUM_00/U1/isQ_reg/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X40Y69         FDCE (Setup_fdce_C_D)        0.029    15.082    IIC_NUM_00/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/isQ_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 0.642ns (9.069%)  route 6.437ns (90.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 r  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.437    12.092    IIC_NUM_04/U1/o_rst_reg_rep
    SLICE_X62Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.216 r  IIC_NUM_04/U1/isQ_i_2__3/O
                         net (fo=1, routed)           0.000    12.216    IIC_NUM_04/U1/isQ_i_1__3_n_0
    SLICE_X62Y84         FDCE                                         r  IIC_NUM_04/U1/isQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.503    14.907    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  IIC_NUM_04/U1/isQ_reg/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X62Y84         FDCE (Setup_fdce_C_D)        0.029    15.159    IIC_NUM_04/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/isQ_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.642ns (9.864%)  route 5.866ns (90.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 r  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         5.866    11.521    IIC_NUM_02/U1/o_rst_reg_rep
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.645 r  IIC_NUM_02/U1/isQ_i_2__1/O
                         net (fo=1, routed)           0.000    11.645    IIC_NUM_02/U1/isQ_i_1__1_n_0
    SLICE_X64Y80         FDCE                                         r  IIC_NUM_02/U1/isQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.498    14.902    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  IIC_NUM_02/U1/isQ_reg/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X64Y80         FDCE (Setup_fdce_C_D)        0.077    15.202    IIC_NUM_02/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 IIC_NUM_22/isCall_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.474ns (25.945%)  route 4.207ns (74.055%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.552     5.136    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  IIC_NUM_22/isCall_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  IIC_NUM_22/isCall_reg[0]/Q
                         net (fo=29, routed)          1.639     7.293    IIC_NUM_22/U1/isCall_reg[0]_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.152     7.445 f  IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4/O
                         net (fo=2, routed)           0.973     8.418    IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I1_O)        0.354     8.772 f  IIC_NUM_22/U1/i[4]_i_10__21/O
                         net (fo=1, routed)           0.445     9.217    IIC_NUM_22/U1/i[4]_i_10__21_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.326     9.543 r  IIC_NUM_22/U1/i[4]_i_7__21/O
                         net (fo=1, routed)           0.639    10.182    IIC_NUM_22/U1/i[4]_i_7__21_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.306 r  IIC_NUM_22/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.511    10.817    IIC_NUM_22/U1/i[4]_i_1__43_n_0
    SLICE_X32Y51         FDCE                                         r  IIC_NUM_22/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.436    14.840    IIC_NUM_22/U1/i_clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  IIC_NUM_22/U1/i_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X32Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.858    IIC_NUM_22/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 IIC_NUM_22/isCall_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.474ns (25.967%)  route 4.203ns (74.033%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.552     5.136    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  IIC_NUM_22/isCall_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  IIC_NUM_22/isCall_reg[0]/Q
                         net (fo=29, routed)          1.639     7.293    IIC_NUM_22/U1/isCall_reg[0]_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.152     7.445 f  IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4/O
                         net (fo=2, routed)           0.973     8.418    IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I1_O)        0.354     8.772 f  IIC_NUM_22/U1/i[4]_i_10__21/O
                         net (fo=1, routed)           0.445     9.217    IIC_NUM_22/U1/i[4]_i_10__21_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.326     9.543 r  IIC_NUM_22/U1/i[4]_i_7__21/O
                         net (fo=1, routed)           0.639    10.182    IIC_NUM_22/U1/i[4]_i_7__21_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.306 r  IIC_NUM_22/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.506    10.813    IIC_NUM_22/U1/i[4]_i_1__43_n_0
    SLICE_X31Y53         FDCE                                         r  IIC_NUM_22/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.435    14.839    IIC_NUM_22/U1/i_clk_IBUF_BUFG
    SLICE_X31Y53         FDCE                                         r  IIC_NUM_22/U1/i_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X31Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.857    IIC_NUM_22/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 IIC_NUM_22/isCall_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.474ns (26.012%)  route 4.193ns (73.988%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.552     5.136    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  IIC_NUM_22/isCall_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  IIC_NUM_22/isCall_reg[0]/Q
                         net (fo=29, routed)          1.639     7.293    IIC_NUM_22/U1/isCall_reg[0]_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.152     7.445 f  IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4/O
                         net (fo=2, routed)           0.973     8.418    IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I1_O)        0.354     8.772 f  IIC_NUM_22/U1/i[4]_i_10__21/O
                         net (fo=1, routed)           0.445     9.217    IIC_NUM_22/U1/i[4]_i_10__21_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.326     9.543 r  IIC_NUM_22/U1/i[4]_i_7__21/O
                         net (fo=1, routed)           0.639    10.182    IIC_NUM_22/U1/i[4]_i_7__21_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.306 r  IIC_NUM_22/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.497    10.803    IIC_NUM_22/U1/i[4]_i_1__43_n_0
    SLICE_X32Y52         FDCE                                         r  IIC_NUM_22/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.436    14.840    IIC_NUM_22/U1/i_clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  IIC_NUM_22/U1/i_reg[3]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X32Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.858    IIC_NUM_22/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.975ns (16.289%)  route 5.010ns (83.711%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     5.661 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         3.193     8.854    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.978 r  nolabel_line311/fifo_in_r[1][0]_i_6/O
                         net (fo=1, routed)           1.817    10.795    nolabel_line311/fifo_in_r[1][0]_i_6_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.919 r  nolabel_line311/fifo_in_r[1][0]_i_2/O
                         net (fo=1, routed)           0.000    10.919    nolabel_line311/fifo_in_r[1][0]_i_2_n_0
    SLICE_X50Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    11.128 r  nolabel_line311/fifo_in_r_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000    11.128    nolabel_line311/fifo_in_r_reg[1][0]_i_1_n_0
    SLICE_X50Y53         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.442    14.846    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][0]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.113    15.196    nolabel_line311/fifo_in_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 IIC_NUM_22/isCall_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.474ns (25.917%)  route 4.213ns (74.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.552     5.136    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  IIC_NUM_22/isCall_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.654 r  IIC_NUM_22/isCall_reg[0]/Q
                         net (fo=29, routed)          1.639     7.293    IIC_NUM_22/U1/isCall_reg[0]_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.152     7.445 f  IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4/O
                         net (fo=2, routed)           0.973     8.418    IIC_NUM_22/U1/D_NOT_OUT1[7]_i_4_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I1_O)        0.354     8.772 f  IIC_NUM_22/U1/i[4]_i_10__21/O
                         net (fo=1, routed)           0.445     9.217    IIC_NUM_22/U1/i[4]_i_10__21_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.326     9.543 r  IIC_NUM_22/U1/i[4]_i_7__21/O
                         net (fo=1, routed)           0.639    10.182    IIC_NUM_22/U1/i[4]_i_7__21_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.306 r  IIC_NUM_22/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.517    10.823    IIC_NUM_22/U1/i[4]_i_1__43_n_0
    SLICE_X34Y50         FDCE                                         r  IIC_NUM_22/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.435    14.839    IIC_NUM_22/U1/i_clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  IIC_NUM_22/U1/i_reg[0]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X34Y50         FDCE (Setup_fdce_C_CE)      -0.169    14.908    IIC_NUM_22/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 IIC_NUM_17/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.060ns (18.901%)  route 4.548ns (81.099%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.570     5.154    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X48Y43         FDCE                                         r  IIC_NUM_17/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  IIC_NUM_17/isCall_reg[1]/Q
                         net (fo=74, routed)          1.705     7.316    IIC_NUM_17/U1/isCall_reg[1]_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.153     7.469 r  IIC_NUM_17/U1/i[4]_i_10__16/O
                         net (fo=3, routed)           1.436     8.904    IIC_NUM_17/U1/i[4]_i_10__16_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.327     9.231 r  IIC_NUM_17/U1/i[4]_i_7__16/O
                         net (fo=1, routed)           0.807    10.038    IIC_NUM_17/U1/i[4]_i_7__16_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.162 r  IIC_NUM_17/U1/i[4]_i_1__33/O
                         net (fo=5, routed)           0.600    10.763    IIC_NUM_17/U1/i[4]_i_1__33_n_0
    SLICE_X48Y41         FDCE                                         r  IIC_NUM_17/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.450    14.855    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X48Y41         FDCE                                         r  IIC_NUM_17/U1/i_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X48Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.888    IIC_NUM_17/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  4.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 IIC_NUM_21/U1/D1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.154%)  route 0.208ns (49.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.564     1.508    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  IIC_NUM_21/U1/D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  IIC_NUM_21/U1/D1_reg[3]/Q
                         net (fo=2, routed)           0.208     1.879    IIC_NUM_21/U1/r_data_wire[3]
    SLICE_X46Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.924 r  IIC_NUM_21/U1/r_data[3]_i_1__20/O
                         net (fo=1, routed)           0.000     1.924    IIC_NUM_21/U1_n_7
    SLICE_X46Y50         FDCE                                         r  IIC_NUM_21/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.833     2.022    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDCE                                         r  IIC_NUM_21/r_data_reg[3]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDCE (Hold_fdce_C_D)         0.121     1.898    IIC_NUM_21/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 IIC_NUM_22/U1/D1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/r_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.161%)  route 0.208ns (49.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.561     1.505    IIC_NUM_22/U1/i_clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  IIC_NUM_22/U1/D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  IIC_NUM_22/U1/D1_reg[2]/Q
                         net (fo=2, routed)           0.208     1.876    IIC_NUM_22/U1/r_data_wire[2]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.921 r  IIC_NUM_22/U1/r_data[2]_i_1__21/O
                         net (fo=1, routed)           0.000     1.921    IIC_NUM_22/U1_n_8
    SLICE_X38Y53         FDCE                                         r  IIC_NUM_22/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.829     2.019    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  IIC_NUM_22/r_data_reg[2]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X38Y53         FDCE (Hold_fdce_C_D)         0.121     1.890    IIC_NUM_22/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 IIC_NUM_22/U1/D1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/r_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.187ns (41.986%)  route 0.258ns (58.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.561     1.505    IIC_NUM_22/U1/i_clk_IBUF_BUFG
    SLICE_X35Y52         FDCE                                         r  IIC_NUM_22/U1/D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  IIC_NUM_22/U1/D1_reg[5]/Q
                         net (fo=2, routed)           0.258     1.904    IIC_NUM_22/U1/r_data_wire[5]
    SLICE_X38Y52         LUT4 (Prop_lut4_I0_O)        0.046     1.950 r  IIC_NUM_22/U1/r_data[5]_i_1__21/O
                         net (fo=1, routed)           0.000     1.950    IIC_NUM_22/U1_n_5
    SLICE_X38Y52         FDCE                                         r  IIC_NUM_22/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.830     2.020    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  IIC_NUM_22/r_data_reg[5]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.131     1.901    IIC_NUM_22/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 IIC_NUM_20/w_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/D_NOT_OUT1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.693%)  route 0.181ns (44.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.559     1.503    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  IIC_NUM_20/w_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.128     1.631 r  IIC_NUM_20/w_data_reg[5]/Q
                         net (fo=2, routed)           0.181     1.811    IIC_NUM_20/U1/w_data_reg[5]_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.099     1.910 r  IIC_NUM_20/U1/D_NOT_OUT1[5]_i_1__19/O
                         net (fo=1, routed)           0.000     1.910    IIC_NUM_20/U1/D_NOT_OUT1[5]_i_1__19_n_0
    SLICE_X33Y35         FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.827     2.017    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[5]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.091     1.857    IIC_NUM_20/U1/D_NOT_OUT1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line311/o_iic_en_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/isDone_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.690%)  route 0.271ns (59.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.564     1.508    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  nolabel_line311/o_iic_en_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.141     1.649 f  nolabel_line311/o_iic_en_reg[13]/Q
                         net (fo=3, routed)           0.271     1.920    IIC_NUM_13/iic_en[0]
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.965 r  IIC_NUM_13/isDone_i_1__26/O
                         net (fo=1, routed)           0.000     1.965    IIC_NUM_13/isDone_i_1__26_n_0
    SLICE_X54Y47         FDCE                                         r  IIC_NUM_13/isDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.838     2.028    IIC_NUM_13/i_clk_IBUF_BUFG
    SLICE_X54Y47         FDCE                                         r  IIC_NUM_13/isDone_reg/C
                         clock pessimism             -0.246     1.782    
    SLICE_X54Y47         FDCE (Hold_fdce_C_D)         0.120     1.902    IIC_NUM_13/isDone_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 IIC_NUM_20/U1/D1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.016%)  route 0.246ns (56.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.558     1.502    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X35Y34         FDCE                                         r  IIC_NUM_20/U1/D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  IIC_NUM_20/U1/D1_reg[3]/Q
                         net (fo=2, routed)           0.246     1.889    IIC_NUM_20/U1/r_data_wire[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.934 r  IIC_NUM_20/U1/r_data[3]_i_1__19/O
                         net (fo=1, routed)           0.000     1.934    IIC_NUM_20/U1_n_7
    SLICE_X37Y36         FDCE                                         r  IIC_NUM_20/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.827     2.017    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  IIC_NUM_20/r_data_reg[3]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.091     1.857    IIC_NUM_20/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 IIC_NUM_21/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.271ns (58.552%)  route 0.192ns (41.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDCE                                         r  IIC_NUM_21/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  IIC_NUM_21/r_data_reg[3]/Q
                         net (fo=2, routed)           0.192     1.863    IIC_NUM_21/oData[3]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  IIC_NUM_21/i[1]_i_2__42/O
                         net (fo=1, routed)           0.000     1.908    IIC_NUM_21/U1/r_data_reg[3]
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.970 r  IIC_NUM_21/U1/i_reg[1]_i_1__20/O
                         net (fo=1, routed)           0.000     1.970    IIC_NUM_21/U1_n_18
    SLICE_X45Y49         FDCE                                         r  IIC_NUM_21/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y49         FDCE                                         r  IIC_NUM_21/i_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.105     1.884    IIC_NUM_21/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line311/usb_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/r_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.020%)  route 0.252ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.558     1.502    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  nolabel_line311/usb_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.148     1.650 r  nolabel_line311/usb_data_reg[0]/Q
                         net (fo=1, routed)           0.252     1.902    USB_Handle/usb_data_reg[7][0]
    SLICE_X34Y62         FDCE                                         r  USB_Handle/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.824     2.014    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  USB_Handle/r_data_reg[0]/C
                         clock pessimism             -0.251     1.764    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.034     1.798    USB_Handle/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 IIC_NUM_05/reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D_NOT_OUT1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.554     1.498    IIC_NUM_05/i_clk_IBUF_BUFG
    SLICE_X47Y69         FDCE                                         r  IIC_NUM_05/reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  IIC_NUM_05/reg_addr_reg[1]/Q
                         net (fo=1, routed)           0.054     1.693    IIC_NUM_05/U1/reg_addr_reg[5][1]
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.738 r  IIC_NUM_05/U1/D_NOT_OUT1[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.738    IIC_NUM_05/U1/D_NOT_OUT1[1]_i_1__4_n_0
    SLICE_X46Y69         FDCE                                         r  IIC_NUM_05/U1/D_NOT_OUT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.822     2.011    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X46Y69         FDCE                                         r  IIC_NUM_05/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X46Y69         FDCE (Hold_fdce_C_D)         0.121     1.632    IIC_NUM_05/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 IIC_NUM_07/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_07/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.562     1.506    IIC_NUM_07/i_clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  IIC_NUM_07/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_07/j_reg[2]/Q
                         net (fo=1, routed)           0.056     1.703    IIC_NUM_07/j_reg_n_0_[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  IIC_NUM_07/i[2]_i_1__14/O
                         net (fo=1, routed)           0.000     1.748    IIC_NUM_07/i[2]_i_1__14_n_0
    SLICE_X56Y63         FDCE                                         r  IIC_NUM_07/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.829     2.019    IIC_NUM_07/i_clk_IBUF_BUFG
    SLICE_X56Y63         FDCE                                         r  IIC_NUM_07/i_reg[2]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDCE (Hold_fdce_C_D)         0.120     1.639    IIC_NUM_07/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y75   IIC_NUM_01/i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y75   IIC_NUM_01/i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y74   IIC_NUM_01/i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y74   IIC_NUM_01/i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y74   IIC_NUM_01/i_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X53Y84   IIC_NUM_03/U1/rSCL_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X61Y54   IIC_NUM_12/U1/rSDA_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y71   IIC_NUM_05/U1/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y71   IIC_NUM_05/U1/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y71   IIC_NUM_05/U1/i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y57   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y57   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X47Y56   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y58   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y58   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57   IIC_NUM_09/U1/C1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y56   IIC_NUM_09/U1/C1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y57   IIC_NUM_09/U1/C1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y56   IIC_NUM_09/U1/C1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y56   IIC_NUM_09/U1/C1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y57   IIC_NUM_09/U1/C1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y56   IIC_NUM_09/U1/C1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y56   IIC_NUM_09/U1/C1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y56   IIC_NUM_09/U1/C1_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y56   IIC_NUM_09/U1/C1_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/o_wr_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.456ns (5.989%)  route 7.158ns (94.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.456     5.596 f  SYS_RST/o_rst_reg/Q
                         net (fo=27, routed)          7.158    12.754    USB_Handle/o_rst
    SLICE_X29Y63         FDPE                                         f  USB_Handle/o_wr_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.432    14.836    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X29Y63         FDPE                                         r  USB_Handle/o_wr_reg/C
                         clock pessimism              0.186    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X29Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    14.628    USB_Handle/o_wr_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/rSCL_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.456ns (6.188%)  route 6.913ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.456     5.596 f  SYS_RST/o_rst_reg/Q
                         net (fo=27, routed)          6.913    12.509    IIC_NUM_01/U1/o_rst
    SLICE_X43Y78         FDPE                                         f  IIC_NUM_01/U1/rSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.425    14.829    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X43Y78         FDPE                                         r  IIC_NUM_01/U1/rSCL_reg/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X43Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    14.693    IIC_NUM_01/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/o_rd_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.456ns (6.277%)  route 6.808ns (93.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.456     5.596 f  SYS_RST/o_rst_reg/Q
                         net (fo=27, routed)          6.808    12.404    USB_Handle/o_rst
    SLICE_X30Y64         FDPE                                         f  USB_Handle/o_rd_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.430    14.834    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X30Y64         FDPE                                         r  USB_Handle/o_rd_reg/C
                         clock pessimism              0.186    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X30Y64         FDPE (Recov_fdpe_C_PRE)     -0.361    14.624    USB_Handle/o_rd_reg
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/isQ_reg/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 0.518ns (7.148%)  route 6.728ns (92.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.728    12.383    IIC_NUM_01/U1/o_rst_reg_rep
    SLICE_X43Y80         FDCE                                         f  IIC_NUM_01/U1/isQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.426    14.830    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X43Y80         FDCE                                         r  IIC_NUM_01/U1/isQ_reg/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.648    IIC_NUM_01/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/D_NOT_OUT1_reg[5]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 0.518ns (7.206%)  route 6.671ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.671    12.326    IIC_NUM_01/U1/o_rst_reg_rep
    SLICE_X46Y77         FDCE                                         f  IIC_NUM_01/U1/D_NOT_OUT1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.424    14.828    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X46Y77         FDCE                                         r  IIC_NUM_01/U1/D_NOT_OUT1_reg[5]/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X46Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.732    IIC_NUM_01/U1/D_NOT_OUT1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/D_NOT_OUT1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.518ns (7.354%)  route 6.526ns (92.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.526    12.181    IIC_NUM_01/U1/o_rst_reg_rep
    SLICE_X44Y76         FDCE                                         f  IIC_NUM_01/U1/D_NOT_OUT1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.423    14.827    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X44Y76         FDCE                                         r  IIC_NUM_01/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X44Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.645    IIC_NUM_01/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/rSDA_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 0.518ns (7.437%)  route 6.447ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.447    12.102    IIC_NUM_01/U1/o_rst_reg_rep
    SLICE_X44Y79         FDPE                                         f  IIC_NUM_01/U1/rSDA_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.427    14.831    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X44Y79         FDPE                                         r  IIC_NUM_01/U1/rSDA_reg/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X44Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.695    IIC_NUM_01/U1/rSDA_reg
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/U1/isQ_reg/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.518ns (7.502%)  route 6.387ns (92.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.387    12.042    IIC_NUM_00/U1/o_rst_reg_rep
    SLICE_X40Y69         FDCE                                         f  IIC_NUM_00/U1/isQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.426    14.830    IIC_NUM_00/U1/i_clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  IIC_NUM_00/U1/isQ_reg/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X40Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.648    IIC_NUM_00/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/sel_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 0.456ns (6.570%)  route 6.485ns (93.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.456     5.596 f  SYS_RST/o_rst_reg/Q
                         net (fo=27, routed)          6.485    12.081    IIC_NUM_00/o_rst
    SLICE_X42Y66         FDPE                                         f  IIC_NUM_00/sel_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.430    14.834    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  IIC_NUM_00/sel_reg/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X42Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    14.696    IIC_NUM_00/sel_reg
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/U1/rSDA_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 0.518ns (7.507%)  route 6.382ns (92.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.553     5.137    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDPE (Prop_fdpe_C_Q)         0.518     5.655 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=127, routed)         6.382    12.037    IIC_NUM_00/U1/o_rst_reg_rep
    SLICE_X41Y69         FDPE                                         f  IIC_NUM_00/U1/rSDA_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.426    14.830    IIC_NUM_00/U1/i_clk_IBUF_BUFG
    SLICE_X41Y69         FDPE                                         r  IIC_NUM_00/U1/rSDA_reg/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.694    IIC_NUM_00/U1/rSDA_reg
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/j_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.692%)  route 0.214ns (60.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         0.214     1.862    IIC_NUM_21/o_rst_reg_rep__10[0]
    SLICE_X45Y48         FDCE                                         f  IIC_NUM_21/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y48         FDCE                                         r  IIC_NUM_21/j_reg[2]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_21/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/j_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.692%)  route 0.214ns (60.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         0.214     1.862    IIC_NUM_21/o_rst_reg_rep__10[0]
    SLICE_X45Y48         FDCE                                         f  IIC_NUM_21/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y48         FDCE                                         r  IIC_NUM_21/j_reg[3]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_21/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/j_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.692%)  route 0.214ns (60.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         0.214     1.862    IIC_NUM_21/o_rst_reg_rep__10[0]
    SLICE_X45Y48         FDCE                                         f  IIC_NUM_21/j_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y48         FDCE                                         r  IIC_NUM_21/j_reg[4]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_21/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/i_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.817%)  route 0.232ns (62.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         0.232     1.880    IIC_NUM_21/AR[0]
    SLICE_X45Y49         FDCE                                         f  IIC_NUM_21/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y49         FDCE                                         r  IIC_NUM_21/i_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X45Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_21/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/j_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.381%)  route 0.236ns (62.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         0.236     1.884    IIC_NUM_21/AR[0]
    SLICE_X44Y49         FDCE                                         f  IIC_NUM_21/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDCE                                         r  IIC_NUM_21/j_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X44Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_21/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/j_reg[1]/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.381%)  route 0.236ns (62.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         0.236     1.884    IIC_NUM_21/AR[0]
    SLICE_X44Y49         FDPE                                         f  IIC_NUM_21/j_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDPE                                         r  IIC_NUM_21/j_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X44Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.684    IIC_NUM_21/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/r_data_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.188%)  route 0.271ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         0.271     1.919    IIC_NUM_21/AR[0]
    SLICE_X46Y49         FDCE                                         f  IIC_NUM_21/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  IIC_NUM_21/r_data_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    IIC_NUM_21/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/r_data_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.188%)  route 0.271ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         0.271     1.919    IIC_NUM_21/AR[0]
    SLICE_X46Y49         FDCE                                         f  IIC_NUM_21/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  IIC_NUM_21/r_data_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    IIC_NUM_21/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/r_data_reg[6]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.188%)  route 0.271ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         0.271     1.919    IIC_NUM_21/AR[0]
    SLICE_X46Y49         FDCE                                         f  IIC_NUM_21/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  IIC_NUM_21/r_data_reg[6]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    IIC_NUM_21/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/r_data_reg[7]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.188%)  route 0.271ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         0.271     1.919    IIC_NUM_21/AR[0]
    SLICE_X46Y49         FDCE                                         f  IIC_NUM_21/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  IIC_NUM_21/r_data_reg[7]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    IIC_NUM_21/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.208    





