
stm-synthesizer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004138  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001050  080042d0  080042d0  000052d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005320  08005320  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005320  08005320  00006320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005328  08005328  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005328  08005328  00006328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800532c  0800532c  0000632c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005330  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d0c  20000060  0800538c  00007060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001d6c  0800538c  00007d6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e9e  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e92  00000000  00000000  0001af2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00009850  00000000  00000000  0001ddbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b18  00000000  00000000  00027610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012f4  00000000  00000000  00028128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017bbf  00000000  00000000  0002941c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001972c  00000000  00000000  00040fdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009662b  00000000  00000000  0005a707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f0d32  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026fc  00000000  00000000  000f0d78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  000f3474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000060 	.word	0x20000060
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080042b8 	.word	0x080042b8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000064 	.word	0x20000064
 80001d4:	080042b8 	.word	0x080042b8

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_uldivmod>:
 8000bb4:	b953      	cbnz	r3, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb6:	b94a      	cbnz	r2, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb8:	2900      	cmp	r1, #0
 8000bba:	bf08      	it	eq
 8000bbc:	2800      	cmpeq	r0, #0
 8000bbe:	bf1c      	itt	ne
 8000bc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc8:	f000 b96a 	b.w	8000ea0 <__aeabi_idiv0>
 8000bcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd4:	f000 f806 	bl	8000be4 <__udivmoddi4>
 8000bd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be0:	b004      	add	sp, #16
 8000be2:	4770      	bx	lr

08000be4 <__udivmoddi4>:
 8000be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be8:	9d08      	ldr	r5, [sp, #32]
 8000bea:	460c      	mov	r4, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d14e      	bne.n	8000c8e <__udivmoddi4+0xaa>
 8000bf0:	4694      	mov	ip, r2
 8000bf2:	458c      	cmp	ip, r1
 8000bf4:	4686      	mov	lr, r0
 8000bf6:	fab2 f282 	clz	r2, r2
 8000bfa:	d962      	bls.n	8000cc2 <__udivmoddi4+0xde>
 8000bfc:	b14a      	cbz	r2, 8000c12 <__udivmoddi4+0x2e>
 8000bfe:	f1c2 0320 	rsb	r3, r2, #32
 8000c02:	4091      	lsls	r1, r2
 8000c04:	fa20 f303 	lsr.w	r3, r0, r3
 8000c08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c0c:	4319      	orrs	r1, r3
 8000c0e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c16:	fa1f f68c 	uxth.w	r6, ip
 8000c1a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c22:	fb07 1114 	mls	r1, r7, r4, r1
 8000c26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2a:	fb04 f106 	mul.w	r1, r4, r6
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	d90a      	bls.n	8000c48 <__udivmoddi4+0x64>
 8000c32:	eb1c 0303 	adds.w	r3, ip, r3
 8000c36:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3a:	f080 8112 	bcs.w	8000e62 <__udivmoddi4+0x27e>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 810f 	bls.w	8000e62 <__udivmoddi4+0x27e>
 8000c44:	3c02      	subs	r4, #2
 8000c46:	4463      	add	r3, ip
 8000c48:	1a59      	subs	r1, r3, r1
 8000c4a:	fa1f f38e 	uxth.w	r3, lr
 8000c4e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c52:	fb07 1110 	mls	r1, r7, r0, r1
 8000c56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5a:	fb00 f606 	mul.w	r6, r0, r6
 8000c5e:	429e      	cmp	r6, r3
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x94>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6a:	f080 80fc 	bcs.w	8000e66 <__udivmoddi4+0x282>
 8000c6e:	429e      	cmp	r6, r3
 8000c70:	f240 80f9 	bls.w	8000e66 <__udivmoddi4+0x282>
 8000c74:	4463      	add	r3, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	1b9b      	subs	r3, r3, r6
 8000c7a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa6>
 8000c82:	40d3      	lsrs	r3, r2
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xba>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb4>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa6>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x150>
 8000ca6:	42a3      	cmp	r3, r4
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xcc>
 8000caa:	4290      	cmp	r0, r2
 8000cac:	f0c0 80f0 	bcc.w	8000e90 <__udivmoddi4+0x2ac>
 8000cb0:	1a86      	subs	r6, r0, r2
 8000cb2:	eb64 0303 	sbc.w	r3, r4, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	2d00      	cmp	r5, #0
 8000cba:	d0e6      	beq.n	8000c8a <__udivmoddi4+0xa6>
 8000cbc:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc0:	e7e3      	b.n	8000c8a <__udivmoddi4+0xa6>
 8000cc2:	2a00      	cmp	r2, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x204>
 8000cc8:	eba1 040c 	sub.w	r4, r1, ip
 8000ccc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd0:	fa1f f78c 	uxth.w	r7, ip
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cda:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cde:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ce6:	fb07 f006 	mul.w	r0, r7, r6
 8000cea:	4298      	cmp	r0, r3
 8000cec:	d908      	bls.n	8000d00 <__udivmoddi4+0x11c>
 8000cee:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0x11a>
 8000cf8:	4298      	cmp	r0, r3
 8000cfa:	f200 80cd 	bhi.w	8000e98 <__udivmoddi4+0x2b4>
 8000cfe:	4626      	mov	r6, r4
 8000d00:	1a1c      	subs	r4, r3, r0
 8000d02:	fa1f f38e 	uxth.w	r3, lr
 8000d06:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0a:	fb08 4410 	mls	r4, r8, r0, r4
 8000d0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d12:	fb00 f707 	mul.w	r7, r0, r7
 8000d16:	429f      	cmp	r7, r3
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x148>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x146>
 8000d24:	429f      	cmp	r7, r3
 8000d26:	f200 80b0 	bhi.w	8000e8a <__udivmoddi4+0x2a6>
 8000d2a:	4620      	mov	r0, r4
 8000d2c:	1bdb      	subs	r3, r3, r7
 8000d2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x9c>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d44:	fa04 f301 	lsl.w	r3, r4, r1
 8000d48:	ea43 030c 	orr.w	r3, r3, ip
 8000d4c:	40f4      	lsrs	r4, r6
 8000d4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d52:	0c38      	lsrs	r0, r7, #16
 8000d54:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d58:	fbb4 fef0 	udiv	lr, r4, r0
 8000d5c:	fa1f fc87 	uxth.w	ip, r7
 8000d60:	fb00 441e 	mls	r4, r0, lr, r4
 8000d64:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d68:	fb0e f90c 	mul.w	r9, lr, ip
 8000d6c:	45a1      	cmp	r9, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x1a6>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7a:	f080 8084 	bcs.w	8000e86 <__udivmoddi4+0x2a2>
 8000d7e:	45a1      	cmp	r9, r4
 8000d80:	f240 8081 	bls.w	8000e86 <__udivmoddi4+0x2a2>
 8000d84:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d88:	443c      	add	r4, r7
 8000d8a:	eba4 0409 	sub.w	r4, r4, r9
 8000d8e:	fa1f f983 	uxth.w	r9, r3
 8000d92:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d96:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1d2>
 8000da6:	193c      	adds	r4, r7, r4
 8000da8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dac:	d267      	bcs.n	8000e7e <__udivmoddi4+0x29a>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d965      	bls.n	8000e7e <__udivmoddi4+0x29a>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dba:	fba0 9302 	umull	r9, r3, r0, r2
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	429c      	cmp	r4, r3
 8000dc4:	46ce      	mov	lr, r9
 8000dc6:	469c      	mov	ip, r3
 8000dc8:	d351      	bcc.n	8000e6e <__udivmoddi4+0x28a>
 8000dca:	d04e      	beq.n	8000e6a <__udivmoddi4+0x286>
 8000dcc:	b155      	cbz	r5, 8000de4 <__udivmoddi4+0x200>
 8000dce:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd2:	eb64 040c 	sbc.w	r4, r4, ip
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	40cb      	lsrs	r3, r1
 8000ddc:	431e      	orrs	r6, r3
 8000dde:	40cc      	lsrs	r4, r1
 8000de0:	e9c5 6400 	strd	r6, r4, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	e750      	b.n	8000c8a <__udivmoddi4+0xa6>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f103 	lsr.w	r1, r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa24 f303 	lsr.w	r3, r4, r3
 8000df8:	4094      	lsls	r4, r2
 8000dfa:	430c      	orrs	r4, r1
 8000dfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e00:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e04:	fa1f f78c 	uxth.w	r7, ip
 8000e08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e0c:	fb08 3110 	mls	r1, r8, r0, r3
 8000e10:	0c23      	lsrs	r3, r4, #16
 8000e12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e16:	fb00 f107 	mul.w	r1, r0, r7
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x24c>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e26:	d22c      	bcs.n	8000e82 <__udivmoddi4+0x29e>
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	d92a      	bls.n	8000e82 <__udivmoddi4+0x29e>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1a5b      	subs	r3, r3, r1
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e38:	fb08 3311 	mls	r3, r8, r1, r3
 8000e3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e40:	fb01 f307 	mul.w	r3, r1, r7
 8000e44:	42a3      	cmp	r3, r4
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x276>
 8000e48:	eb1c 0404 	adds.w	r4, ip, r4
 8000e4c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e50:	d213      	bcs.n	8000e7a <__udivmoddi4+0x296>
 8000e52:	42a3      	cmp	r3, r4
 8000e54:	d911      	bls.n	8000e7a <__udivmoddi4+0x296>
 8000e56:	3902      	subs	r1, #2
 8000e58:	4464      	add	r4, ip
 8000e5a:	1ae4      	subs	r4, r4, r3
 8000e5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e60:	e739      	b.n	8000cd6 <__udivmoddi4+0xf2>
 8000e62:	4604      	mov	r4, r0
 8000e64:	e6f0      	b.n	8000c48 <__udivmoddi4+0x64>
 8000e66:	4608      	mov	r0, r1
 8000e68:	e706      	b.n	8000c78 <__udivmoddi4+0x94>
 8000e6a:	45c8      	cmp	r8, r9
 8000e6c:	d2ae      	bcs.n	8000dcc <__udivmoddi4+0x1e8>
 8000e6e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e72:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e76:	3801      	subs	r0, #1
 8000e78:	e7a8      	b.n	8000dcc <__udivmoddi4+0x1e8>
 8000e7a:	4631      	mov	r1, r6
 8000e7c:	e7ed      	b.n	8000e5a <__udivmoddi4+0x276>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	e799      	b.n	8000db6 <__udivmoddi4+0x1d2>
 8000e82:	4630      	mov	r0, r6
 8000e84:	e7d4      	b.n	8000e30 <__udivmoddi4+0x24c>
 8000e86:	46d6      	mov	lr, sl
 8000e88:	e77f      	b.n	8000d8a <__udivmoddi4+0x1a6>
 8000e8a:	4463      	add	r3, ip
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	e74d      	b.n	8000d2c <__udivmoddi4+0x148>
 8000e90:	4606      	mov	r6, r0
 8000e92:	4623      	mov	r3, r4
 8000e94:	4608      	mov	r0, r1
 8000e96:	e70f      	b.n	8000cb8 <__udivmoddi4+0xd4>
 8000e98:	3e02      	subs	r6, #2
 8000e9a:	4463      	add	r3, ip
 8000e9c:	e730      	b.n	8000d00 <__udivmoddi4+0x11c>
 8000e9e:	bf00      	nop

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <ADSR_Init>:
	adsr.releaseTime=rTime;
	adsr.samplingRate=samplingRate;
	adsr.triggered = 0;
	adsr.released = 0;
	adsr.out = 0;
	return adsr;
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f04f 0c00 	mov.w	ip, #0
 8000eaa:	6001      	str	r1, [r0, #0]
 8000eac:	7102      	strb	r2, [r0, #4]
 8000eae:	ed80 0a02 	vstr	s0, [r0, #8]
 8000eb2:	edc0 0a03 	vstr	s1, [r0, #12]
 8000eb6:	ed80 1a04 	vstr	s2, [r0, #16]
 8000eba:	edc0 1a05 	vstr	s3, [r0, #20]
 8000ebe:	f8c0 c018 	str.w	ip, [r0, #24]
 8000ec2:	8382      	strh	r2, [r0, #28]
}
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <ADSR_Update>:
 *
 *
 */

uint16_t ADSR_Update(ADSR adsr, unsigned int in)
{
 8000ec8:	b084      	sub	sp, #16
 8000eca:	b530      	push	{r4, r5, lr}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	ac06      	add	r4, sp, #24
 8000ed0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t out=0; //amplitudni izlaz
	float b1=0; //pocetna tocka level segmenta
	float b2=0; //krajnja tocka level segmenta

	switch (adsr.state)
 8000ed4:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8000ed8:	eddd 6a0a 	vldr	s13, [sp, #40]	@ 0x28
 8000edc:	f89d 2034 	ldrb.w	r2, [sp, #52]	@ 0x34
 8000ee0:	ed9d 7a08 	vldr	s14, [sp, #32]
 8000ee4:	9001      	str	r0, [sp, #4]
 8000ee6:	2b04      	cmp	r3, #4
 8000ee8:	d821      	bhi.n	8000f2e <ADSR_Update+0x66>
 8000eea:	e8df f003 	tbb	[pc, r3]
 8000eee:	3f1e      	.short	0x3f1e
 8000ef0:	3622      	.short	0x3622
 8000ef2:	03          	.byte	0x03
 8000ef3:	00          	.byte	0x00

		break;

	case releaseState:

		if(adsr.triggered==1)
 8000ef4:	2a01      	cmp	r2, #1
 8000ef6:	d047      	beq.n	8000f88 <ADSR_Update+0xc0>
			b1=0;
			b2=1;
			out=0;
			break;
		}
		if(counter==Nsamples)
 8000ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8000fec <ADSR_Update+0x124>)
 8000efa:	4d3d      	ldr	r5, [pc, #244]	@ (8000ff0 <ADSR_Update+0x128>)
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	682c      	ldr	r4, [r5, #0]
 8000f00:	42a3      	cmp	r3, r4
 8000f02:	d070      	beq.n	8000fe6 <ADSR_Update+0x11e>
		{
			adsr.state=offState;
			counter=0;
			break;
		}
		out =  (in * b1) - round(counter * in * (b1- b2) / Nsamples);
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff facb 	bl	80004a0 <__aeabi_f2d>
 8000f0a:	ec41 0b10 	vmov	d0, r0, r1
 8000f0e:	f002 ffd3 	bl	8003eb8 <round>
 8000f12:	ec51 0b10 	vmov	r0, r1, d0
 8000f16:	f7ff fddd 	bl	8000ad4 <__aeabi_d2uiz>
		counter++;
 8000f1a:	3401      	adds	r4, #1
		out =  (in * b1) - round(counter * in * (b1- b2) / Nsamples);
 8000f1c:	b280      	uxth	r0, r0
		counter++;
 8000f1e:	602c      	str	r4, [r5, #0]

		break;
	}
	return out;
}
 8000f20:	b003      	add	sp, #12
 8000f22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000f26:	b004      	add	sp, #16
 8000f28:	4770      	bx	lr
		if(adsr.triggered==1)
 8000f2a:	2a01      	cmp	r2, #1
 8000f2c:	d02c      	beq.n	8000f88 <ADSR_Update+0xc0>
	uint16_t out=0; //amplitudni izlaz
 8000f2e:	2000      	movs	r0, #0
 8000f30:	e7f6      	b.n	8000f20 <ADSR_Update+0x58>
		if(counter==Nsamples)
 8000f32:	4b2e      	ldr	r3, [pc, #184]	@ (8000fec <ADSR_Update+0x124>)
 8000f34:	4a2e      	ldr	r2, [pc, #184]	@ (8000ff0 <ADSR_Update+0x128>)
 8000f36:	8819      	ldrh	r1, [r3, #0]
 8000f38:	6813      	ldr	r3, [r2, #0]
 8000f3a:	4299      	cmp	r1, r3
 8000f3c:	d034      	beq.n	8000fa8 <ADSR_Update+0xe0>
		counter++;
 8000f3e:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8000ff4 <ADSR_Update+0x12c>
 8000f42:	3301      	adds	r3, #1
		out =  (in * b1) -  (int)(counter * in * (b1- b2) / Nsamples);
 8000f44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		counter++;
 8000f48:	6013      	str	r3, [r2, #0]
		out =  (in * b1) -  (int)(counter * in * (b1- b2) / Nsamples);
 8000f4a:	ee17 3a90 	vmov	r3, s15
 8000f4e:	b298      	uxth	r0, r3
}
 8000f50:	b003      	add	sp, #12
 8000f52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000f56:	b004      	add	sp, #16
 8000f58:	4770      	bx	lr
		if(adsr.released==1)
 8000f5a:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d02a      	beq.n	8000fb8 <ADSR_Update+0xf0>
		counter++;
 8000f62:	4a23      	ldr	r2, [pc, #140]	@ (8000ff0 <ADSR_Update+0x128>)
 8000f64:	6813      	ldr	r3, [r2, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	6013      	str	r3, [r2, #0]
		break;
 8000f6a:	e7e0      	b.n	8000f2e <ADSR_Update+0x66>
		if(counter==Nsamples)
 8000f6c:	491f      	ldr	r1, [pc, #124]	@ (8000fec <ADSR_Update+0x124>)
 8000f6e:	4a20      	ldr	r2, [pc, #128]	@ (8000ff0 <ADSR_Update+0x128>)
 8000f70:	8808      	ldrh	r0, [r1, #0]
 8000f72:	6813      	ldr	r3, [r2, #0]
 8000f74:	4298      	cmp	r0, r3
 8000f76:	d026      	beq.n	8000fc6 <ADSR_Update+0xfe>
		counter++;
 8000f78:	3301      	adds	r3, #1
		out = (int)(counter * in * (b2-b1) / Nsamples);
 8000f7a:	2000      	movs	r0, #0
		counter++;
 8000f7c:	6013      	str	r3, [r2, #0]
}
 8000f7e:	b003      	add	sp, #12
 8000f80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000f84:	b004      	add	sp, #16
 8000f86:	4770      	bx	lr
 8000f88:	ee07 0a90 	vmov	s15, r0
			Nsamples = (adsr.samplingRate * adsr.attackTime)  ;
 8000f8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f90:	ee67 7a87 	vmul.f32	s15, s15, s14
			counter=0;
 8000f94:	4a16      	ldr	r2, [pc, #88]	@ (8000ff0 <ADSR_Update+0x128>)
			Nsamples = (adsr.samplingRate * adsr.attackTime)  ;
 8000f96:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <ADSR_Update+0x124>)
 8000f98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
			counter=0;
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	6011      	str	r1, [r2, #0]
			Nsamples = (adsr.samplingRate * adsr.attackTime)  ;
 8000fa0:	ee17 2a90 	vmov	r2, s15
 8000fa4:	801a      	strh	r2, [r3, #0]
			b2=1;
 8000fa6:	e7c2      	b.n	8000f2e <ADSR_Update+0x66>
		out =  (in * b1) -  (int)(counter * in * (b1- b2) / Nsamples);
 8000fa8:	eddd 7a0e 	vldr	s15, [sp, #56]	@ 0x38
 8000fac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fb6:	e7c5      	b.n	8000f44 <ADSR_Update+0x7c>
 8000fb8:	ee07 0a90 	vmov	s15, r0
			Nsamples = (adsr.samplingRate * adsr.releaseTime) ;
 8000fbc:	ed9d 7a0b 	vldr	s14, [sp, #44]	@ 0x2c
 8000fc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fc4:	e7e4      	b.n	8000f90 <ADSR_Update+0xc8>
			Nsamples = (adsr.samplingRate * adsr.decayTime)  ;
 8000fc6:	eddd 7a01 	vldr	s15, [sp, #4]
 8000fca:	ed9d 7a09 	vldr	s14, [sp, #36]	@ 0x24
 8000fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			counter = 0;
 8000fd2:	2300      	movs	r3, #0
			Nsamples = (adsr.samplingRate * adsr.decayTime)  ;
 8000fd4:	ee67 7a87 	vmul.f32	s15, s15, s14
			counter = 0;
 8000fd8:	6013      	str	r3, [r2, #0]
			Nsamples = (adsr.samplingRate * adsr.decayTime)  ;
 8000fda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fde:	ee17 3a90 	vmov	r3, s15
 8000fe2:	800b      	strh	r3, [r1, #0]
			break;
 8000fe4:	e7a3      	b.n	8000f2e <ADSR_Update+0x66>
			counter=0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	602b      	str	r3, [r5, #0]
			break;
 8000fea:	e7a0      	b.n	8000f2e <ADSR_Update+0x66>
 8000fec:	2000007c 	.word	0x2000007c
 8000ff0:	20000080 	.word	0x20000080
 8000ff4:	00000000 	.word	0x00000000

08000ff8 <Voice_Init>:
#include "ADSR.h"
#include "Voice.h"
#include "math.h"

Voice Voice_Init(ADSR ovojnica, char nota, char notaVelo)
{
 8000ff8:	b084      	sub	sp, #16
 8000ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ffc:	f89d 603c 	ldrb.w	r6, [sp, #60]	@ 0x3c
	Voice voice;
	voice.nota = nota;
	voice.notaVelo = notaVelo;
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 8001000:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001098 <Voice_Init+0xa0>
{
 8001004:	f89d 7040 	ldrb.w	r7, [sp, #64]	@ 0x40
 8001008:	ac07      	add	r4, sp, #28
 800100a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 800100e:	f1a6 0345 	sub.w	r3, r6, #69	@ 0x45
 8001012:	ee07 3a90 	vmov	s15, r3
 8001016:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 800101a:	4605      	mov	r5, r0
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 800101c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001020:	ee17 0a90 	vmov	r0, s15
 8001024:	f7ff fa3c 	bl	80004a0 <__aeabi_f2d>
 8001028:	a319      	add	r3, pc, #100	@ (adr r3, 8001090 <Voice_Init+0x98>)
 800102a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800102e:	f7ff fa8f 	bl	8000550 <__aeabi_dmul>
 8001032:	ec41 0b10 	vmov	d0, r0, r1
 8001036:	f002 feeb 	bl	8003e10 <exp>
 800103a:	4b18      	ldr	r3, [pc, #96]	@ (800109c <Voice_Init+0xa4>)
 800103c:	2200      	movs	r2, #0
 800103e:	ec51 0b10 	vmov	r0, r1, d0
 8001042:	f7ff fa85 	bl	8000550 <__aeabi_dmul>
 8001046:	f7ff fd65 	bl	8000b14 <__aeabi_d2f>
	voice.notaStanje = 1;
	voice.pomakRadnogPolja_f = 2048.0f * voice.frekvencija_f / 44000.0f;
	voice.accFaze_f = 0;
	voice.adsr = ovojnica;
 800104a:	46a4      	mov	ip, r4
	voice.adsr.triggered = 1;
	voice.aktivan = 1;
	return voice;
 800104c:	2300      	movs	r3, #0
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 800104e:	ee07 0a90 	vmov	s15, r0
	return voice;
 8001052:	60a8      	str	r0, [r5, #8]
 8001054:	612b      	str	r3, [r5, #16]
	voice.adsr = ovojnica;
 8001056:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800105a:	f105 0414 	add.w	r4, r5, #20
 800105e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001060:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
	voice.pomakRadnogPolja_f = 2048.0f * voice.frekvencija_f / 44000.0f;
 8001064:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80010a0 <Voice_Init+0xa8>
	return voice;
 8001068:	712e      	strb	r6, [r5, #4]
	voice.pomakRadnogPolja_f = 2048.0f * voice.frekvencija_f / 44000.0f;
 800106a:	ee27 7a87 	vmul.f32	s14, s15, s14
	return voice;
 800106e:	2601      	movs	r6, #1
	voice.adsr = ovojnica;
 8001070:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	return voice;
 8001074:	716f      	strb	r7, [r5, #5]
 8001076:	f885 6030 	strb.w	r6, [r5, #48]	@ 0x30
}
 800107a:	4628      	mov	r0, r5
	return voice;
 800107c:	ed85 7a03 	vstr	s14, [r5, #12]
 8001080:	602e      	str	r6, [r5, #0]
 8001082:	636e      	str	r6, [r5, #52]	@ 0x34
}
 8001084:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001088:	b004      	add	sp, #16
 800108a:	4770      	bx	lr
 800108c:	f3af 8000 	nop.w
 8001090:	fefa39ef 	.word	0xfefa39ef
 8001094:	3fe62e42 	.word	0x3fe62e42
 8001098:	3daaaaa6 	.word	0x3daaaaa6
 800109c:	406b8000 	.word	0x406b8000
 80010a0:	3d3ea672 	.word	0x3d3ea672

080010a4 <HAL_ADC_ConvCpltCallback>:
	/* USER CODE BEGIN 0 */
	//DMA za citanje analognih ulaza - potenciometri
	void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
		uint16_t ad_rez = 0;
		sumAdc = sumAdc + adc1_buf[0];
		numADCconvert++;
 80010a4:	4811      	ldr	r0, [pc, #68]	@ (80010ec <HAL_ADC_ConvCpltCallback+0x48>)
		sumAdc = sumAdc + adc1_buf[0];
 80010a6:	4912      	ldr	r1, [pc, #72]	@ (80010f0 <HAL_ADC_ConvCpltCallback+0x4c>)
 80010a8:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <HAL_ADC_ConvCpltCallback+0x50>)
		numADCconvert++;
 80010aa:	8802      	ldrh	r2, [r0, #0]
		sumAdc = sumAdc + adc1_buf[0];
 80010ac:	881b      	ldrh	r3, [r3, #0]
	void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 80010ae:	b410      	push	{r4}
		numADCconvert++;
 80010b0:	3201      	adds	r2, #1
		sumAdc = sumAdc + adc1_buf[0];
 80010b2:	680c      	ldr	r4, [r1, #0]
		numADCconvert++;
 80010b4:	b292      	uxth	r2, r2
		sumAdc = sumAdc + adc1_buf[0];
 80010b6:	4423      	add	r3, r4
		if (numADCconvert >= 250) {
 80010b8:	2af9      	cmp	r2, #249	@ 0xf9
		sumAdc = sumAdc + adc1_buf[0];
 80010ba:	600b      	str	r3, [r1, #0]
		if (numADCconvert >= 250) {
 80010bc:	d803      	bhi.n	80010c6 <HAL_ADC_ConvCpltCallback+0x22>
			ad_rez = ad_rez >> 2;
			numADCconvert = 0;
			sumAdc = 0;
			ADCGain = ad_rez / 1024.0f;
		}
	}
 80010be:	f85d 4b04 	ldr.w	r4, [sp], #4
		numADCconvert++;
 80010c2:	8002      	strh	r2, [r0, #0]
	}
 80010c4:	4770      	bx	lr
			ad_rez = sumAdc / 250;
 80010c6:	4a0c      	ldr	r2, [pc, #48]	@ (80010f8 <HAL_ADC_ConvCpltCallback+0x54>)
			ADCGain = ad_rez / 1024.0f;
 80010c8:	4c0c      	ldr	r4, [pc, #48]	@ (80010fc <HAL_ADC_ConvCpltCallback+0x58>)
			ad_rez = sumAdc / 250;
 80010ca:	fba2 2303 	umull	r2, r3, r2, r3
			ADCGain = ad_rez / 1024.0f;
 80010ce:	f3c3 138d 	ubfx	r3, r3, #6, #14
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eefa 7acb 	vcvt.f32.s32	s15, s15, #10
			numADCconvert = 0;
 80010da:	2300      	movs	r3, #0
			ADCGain = ad_rez / 1024.0f;
 80010dc:	edc4 7a00 	vstr	s15, [r4]
			numADCconvert = 0;
 80010e0:	8003      	strh	r3, [r0, #0]
	}
 80010e2:	f85d 4b04 	ldr.w	r4, [sp], #4
			sumAdc = 0;
 80010e6:	600b      	str	r3, [r1, #0]
	}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	200009e4 	.word	0x200009e4
 80010f0:	200009ec 	.word	0x200009ec
 80010f4:	200009f4 	.word	0x200009f4
 80010f8:	10624dd3 	.word	0x10624dd3
 80010fc:	200009e0 	.word	0x200009e0

08001100 <HAL_UART_RxCpltCallback>:
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);

	}
	////////////////////////////////////////////////////
	// MIDI IN obrada
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1) {
 8001100:	b5f0      	push	{r4, r5, r6, r7, lr}

		char notaStanje = rxBuff[0];  // ON ili OFF
 8001102:	4b45      	ldr	r3, [pc, #276]	@ (8001218 <HAL_UART_RxCpltCallback+0x118>)
 8001104:	781a      	ldrb	r2, [r3, #0]
		char nota = rxBuff[1];  // koja tipka u MIDI sustavu
 8001106:	785c      	ldrb	r4, [r3, #1]

		char notaVelo = rxBuff[2];   // glasnoca
 8001108:	789e      	ldrb	r6, [r3, #2]

		if (notaStanje == 0x90) // nota ON
 800110a:	2a90      	cmp	r2, #144	@ 0x90
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1) {
 800110c:	b09f      	sub	sp, #124	@ 0x7c
		if (notaStanje == 0x90) // nota ON
 800110e:	d018      	beq.n	8001142 <HAL_UART_RxCpltCallback+0x42>
				}
			}

		}

		if (notaStanje == 0x80)  // nota OFF
 8001110:	2a80      	cmp	r2, #128	@ 0x80
 8001112:	d114      	bne.n	800113e <HAL_UART_RxCpltCallback+0x3e>
				{
			for (int i = 0; i < POLYNUM; ++i) {
				if (stanjeTipki[i] == nota) {
 8001114:	4b41      	ldr	r3, [pc, #260]	@ (800121c <HAL_UART_RxCpltCallback+0x11c>)
 8001116:	781a      	ldrb	r2, [r3, #0]
 8001118:	42a2      	cmp	r2, r4
 800111a:	d05e      	beq.n	80011da <HAL_UART_RxCpltCallback+0xda>
 800111c:	785a      	ldrb	r2, [r3, #1]
 800111e:	42a2      	cmp	r2, r4
 8001120:	d069      	beq.n	80011f6 <HAL_UART_RxCpltCallback+0xf6>
 8001122:	789a      	ldrb	r2, [r3, #2]
 8001124:	42a2      	cmp	r2, r4
 8001126:	d06a      	beq.n	80011fe <HAL_UART_RxCpltCallback+0xfe>
 8001128:	78da      	ldrb	r2, [r3, #3]
 800112a:	42a2      	cmp	r2, r4
 800112c:	d06b      	beq.n	8001206 <HAL_UART_RxCpltCallback+0x106>
 800112e:	791a      	ldrb	r2, [r3, #4]
 8001130:	42a2      	cmp	r2, r4
 8001132:	d06c      	beq.n	800120e <HAL_UART_RxCpltCallback+0x10e>
 8001134:	795b      	ldrb	r3, [r3, #5]
 8001136:	42a3      	cmp	r3, r4
			for (int i = 0; i < POLYNUM; ++i) {
 8001138:	bf08      	it	eq
 800113a:	2305      	moveq	r3, #5
				if (stanjeTipki[i] == nota) {
 800113c:	d04e      	beq.n	80011dc <HAL_UART_RxCpltCallback+0xdc>
					brojAktiviranihTipki--;
					break;
				}
			}
		}
	}
 800113e:	b01f      	add	sp, #124	@ 0x7c
 8001140:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (stanjeTipki[i] == 0) //nailazak prvog praznog mjesta u polju
 8001142:	4b36      	ldr	r3, [pc, #216]	@ (800121c <HAL_UART_RxCpltCallback+0x11c>)
 8001144:	781d      	ldrb	r5, [r3, #0]
 8001146:	b17d      	cbz	r5, 8001168 <HAL_UART_RxCpltCallback+0x68>
 8001148:	785a      	ldrb	r2, [r3, #1]
 800114a:	2a00      	cmp	r2, #0
 800114c:	d055      	beq.n	80011fa <HAL_UART_RxCpltCallback+0xfa>
 800114e:	789a      	ldrb	r2, [r3, #2]
 8001150:	2a00      	cmp	r2, #0
 8001152:	d056      	beq.n	8001202 <HAL_UART_RxCpltCallback+0x102>
 8001154:	78da      	ldrb	r2, [r3, #3]
 8001156:	2a00      	cmp	r2, #0
 8001158:	d057      	beq.n	800120a <HAL_UART_RxCpltCallback+0x10a>
 800115a:	791a      	ldrb	r2, [r3, #4]
 800115c:	2a00      	cmp	r2, #0
 800115e:	d058      	beq.n	8001212 <HAL_UART_RxCpltCallback+0x112>
 8001160:	795a      	ldrb	r2, [r3, #5]
			for (int i = 0; i < POLYNUM; ++i) {
 8001162:	2505      	movs	r5, #5
				if (stanjeTipki[i] == 0) //nailazak prvog praznog mjesta u polju
 8001164:	2a00      	cmp	r2, #0
 8001166:	d1ea      	bne.n	800113e <HAL_UART_RxCpltCallback+0x3e>
					ADSR adsr = ADSR_Init(SAMPLING_FREQ, A_TIME_MS, D_TIME_MS,
 8001168:	eef3 1a04 	vmov.f32	s3, #52	@ 0x41a00000  20.0
 800116c:	af08      	add	r7, sp, #32
 800116e:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8001172:	eef0 0a61 	vmov.f32	s1, s3
 8001176:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800117a:	f64a 31e0 	movw	r1, #44000	@ 0xabe0
 800117e:	4638      	mov	r0, r7
					stanjeTipki[i] = nota;
 8001180:	555c      	strb	r4, [r3, r5]
					ADSR adsr = ADSR_Init(SAMPLING_FREQ, A_TIME_MS, D_TIME_MS,
 8001182:	f7ff fe8f 	bl	8000ea4 <ADSR_Init>
					Voice v = Voice_Init(adsr, nota, notaVelo);
 8001186:	9405      	str	r4, [sp, #20]
 8001188:	9606      	str	r6, [sp, #24]
 800118a:	f10d 0e2c 	add.w	lr, sp, #44	@ 0x2c
 800118e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001192:	46ec      	mov	ip, sp
 8001194:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001198:	f8de 3000 	ldr.w	r3, [lr]
 800119c:	f8cc 3000 	str.w	r3, [ip]
 80011a0:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80011a4:	a810      	add	r0, sp, #64	@ 0x40
 80011a6:	f7ff ff27 	bl	8000ff8 <Voice_Init>
					voices[i] = v;
 80011aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001220 <HAL_UART_RxCpltCallback+0x120>)
 80011ac:	ebc5 02c5 	rsb	r2, r5, r5, lsl #3
 80011b0:	ac10      	add	r4, sp, #64	@ 0x40
 80011b2:	eb03 0cc2 	add.w	ip, r3, r2, lsl #3
 80011b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80011bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80011c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
					brojAktiviranihTipki++;
 80011c8:	4a16      	ldr	r2, [pc, #88]	@ (8001224 <HAL_UART_RxCpltCallback+0x124>)
					voices[i] = v;
 80011ca:	e894 0003 	ldmia.w	r4, {r0, r1}
					brojAktiviranihTipki++;
 80011ce:	7813      	ldrb	r3, [r2, #0]
 80011d0:	3301      	adds	r3, #1
					voices[i] = v;
 80011d2:	e88c 0003 	stmia.w	ip, {r0, r1}
					brojAktiviranihTipki++;
 80011d6:	7013      	strb	r3, [r2, #0]
		if (notaStanje == 0x80)  // nota OFF
 80011d8:	e7b1      	b.n	800113e <HAL_UART_RxCpltCallback+0x3e>
			for (int i = 0; i < POLYNUM; ++i) {
 80011da:	2300      	movs	r3, #0
					brojAktiviranihTipki--;
 80011dc:	4811      	ldr	r0, [pc, #68]	@ (8001224 <HAL_UART_RxCpltCallback+0x124>)
					voices[i].adsr.released = 1;
 80011de:	4910      	ldr	r1, [pc, #64]	@ (8001220 <HAL_UART_RxCpltCallback+0x120>)
					brojAktiviranihTipki--;
 80011e0:	7802      	ldrb	r2, [r0, #0]
					voices[i].adsr.released = 1;
 80011e2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80011e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80011ea:	2401      	movs	r4, #1
					brojAktiviranihTipki--;
 80011ec:	1e53      	subs	r3, r2, #1
					voices[i].adsr.released = 1;
 80011ee:	f881 4031 	strb.w	r4, [r1, #49]	@ 0x31
					brojAktiviranihTipki--;
 80011f2:	7003      	strb	r3, [r0, #0]
	}
 80011f4:	e7a3      	b.n	800113e <HAL_UART_RxCpltCallback+0x3e>
			for (int i = 0; i < POLYNUM; ++i) {
 80011f6:	2301      	movs	r3, #1
 80011f8:	e7f0      	b.n	80011dc <HAL_UART_RxCpltCallback+0xdc>
			for (int i = 0; i < POLYNUM; ++i) {
 80011fa:	2501      	movs	r5, #1
 80011fc:	e7b4      	b.n	8001168 <HAL_UART_RxCpltCallback+0x68>
			for (int i = 0; i < POLYNUM; ++i) {
 80011fe:	2302      	movs	r3, #2
 8001200:	e7ec      	b.n	80011dc <HAL_UART_RxCpltCallback+0xdc>
			for (int i = 0; i < POLYNUM; ++i) {
 8001202:	2502      	movs	r5, #2
 8001204:	e7b0      	b.n	8001168 <HAL_UART_RxCpltCallback+0x68>
			for (int i = 0; i < POLYNUM; ++i) {
 8001206:	2303      	movs	r3, #3
 8001208:	e7e8      	b.n	80011dc <HAL_UART_RxCpltCallback+0xdc>
			for (int i = 0; i < POLYNUM; ++i) {
 800120a:	2503      	movs	r5, #3
 800120c:	e7ac      	b.n	8001168 <HAL_UART_RxCpltCallback+0x68>
			for (int i = 0; i < POLYNUM; ++i) {
 800120e:	2304      	movs	r3, #4
 8001210:	e7e4      	b.n	80011dc <HAL_UART_RxCpltCallback+0xdc>
			for (int i = 0; i < POLYNUM; ++i) {
 8001212:	2504      	movs	r5, #4
 8001214:	e7a8      	b.n	8001168 <HAL_UART_RxCpltCallback+0x68>
 8001216:	bf00      	nop
 8001218:	200009f0 	.word	0x200009f0
 800121c:	20000088 	.word	0x20000088
 8001220:	20000090 	.word	0x20000090
 8001224:	20000084 	.word	0x20000084

08001228 <ArangeSamplesInBuff>:
	////////////////////////////////////////////////////

	void ArangeSamplesInBuff(int dioBuffera) {
 8001228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800122c:	ed2d 8b02 	vpush	{d8}
		uint32_t accFaze_uw;
		uint32_t sumSample_uw = 0; //sadrzi ukupnu vrijednost svih sampla koja se dijeli s brojem aktiviranih tipki

		if (dioBuffera == QUARTER_BUFFER_SIZE)   // prvi  dio
 8001230:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
		{
			indeksRadnogPolja_uw = 0;
 8001234:	f8df 8158 	ldr.w	r8, [pc, #344]	@ 8001390 <ArangeSamplesInBuff+0x168>
	void ArangeSamplesInBuff(int dioBuffera) {
 8001238:	b089      	sub	sp, #36	@ 0x24
 800123a:	4681      	mov	r9, r0
		if (dioBuffera == QUARTER_BUFFER_SIZE)   // prvi  dio
 800123c:	f000 809a 	beq.w	8001374 <ArangeSamplesInBuff+0x14c>
		}
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 8001240:	f8d8 2000 	ldr.w	r2, [r8]
 8001244:	4290      	cmp	r0, r2
 8001246:	d960      	bls.n	800130a <ArangeSamplesInBuff+0xe2>
 8001248:	f8df a148 	ldr.w	sl, [pc, #328]	@ 8001394 <ArangeSamplesInBuff+0x16c>
 800124c:	4c4b      	ldr	r4, [pc, #300]	@ (800137c <ArangeSamplesInBuff+0x154>)
		{  //Ogranicavanje rubnog uvjeta
			{
				for (volatile int i = 0; i < POLYNUM; ++i) {

						while (voices[i].accFaze_f > TABLE_SIZE) {
 800124e:	ed9f 8a4c 	vldr	s16, [pc, #304]	@ 8001380 <ArangeSamplesInBuff+0x158>
								stanjeTipki[i] = 0;

							} else {
								accFaze_uw = round(voices[i].accFaze_f);
								sumSample_uw += ADSR_Update(voices[i].adsr,
										CURRENT_LUT[accFaze_uw]);
 8001252:	4f4c      	ldr	r7, [pc, #304]	@ (8001384 <ArangeSamplesInBuff+0x15c>)
								stanjeTipki[i] = 0;
 8001254:	4e4c      	ldr	r6, [pc, #304]	@ (8001388 <ArangeSamplesInBuff+0x160>)
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 8001256:	2500      	movs	r5, #0
				for (volatile int i = 0; i < POLYNUM; ++i) {
 8001258:	2300      	movs	r3, #0
 800125a:	9307      	str	r3, [sp, #28]
 800125c:	9b07      	ldr	r3, [sp, #28]
 800125e:	2b05      	cmp	r3, #5
 8001260:	dc45      	bgt.n	80012ee <ArangeSamplesInBuff+0xc6>
						while (voices[i].accFaze_f > TABLE_SIZE) {
 8001262:	9b07      	ldr	r3, [sp, #28]
 8001264:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001268:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 800126c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001270:	eef4 7ac8 	vcmpe.f32	s15, s16
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd16      	ble.n	80012a8 <ArangeSamplesInBuff+0x80>
							voices[i].accFaze_f -= TABLE_SIZE;
 800127a:	9b07      	ldr	r3, [sp, #28]
						while (voices[i].accFaze_f > TABLE_SIZE) {
 800127c:	9a07      	ldr	r2, [sp, #28]
							voices[i].accFaze_f -= TABLE_SIZE;
 800127e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001282:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001286:	edd3 7a04 	vldr	s15, [r3, #16]
 800128a:	ee77 7ac8 	vsub.f32	s15, s15, s16
						while (voices[i].accFaze_f > TABLE_SIZE) {
 800128e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8001292:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
							voices[i].accFaze_f -= TABLE_SIZE;
 8001296:	edc3 7a04 	vstr	s15, [r3, #16]
						while (voices[i].accFaze_f > TABLE_SIZE) {
 800129a:	edd2 7a04 	vldr	s15, [r2, #16]
 800129e:	eef4 7ac8 	vcmpe.f32	s15, s16
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dce8      	bgt.n	800127a <ArangeSamplesInBuff+0x52>
						voices[i].accFaze_f += voices[i].pomakRadnogPolja_f;
 80012a8:	9907      	ldr	r1, [sp, #28]
 80012aa:	9b07      	ldr	r3, [sp, #28]
						if (voices[i].adsr.state == offState) {
 80012ac:	9a07      	ldr	r2, [sp, #28]
						voices[i].accFaze_f += voices[i].pomakRadnogPolja_f;
 80012ae:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80012b2:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80012b6:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80012ba:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
						if (voices[i].adsr.state == offState) {
 80012be:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
						voices[i].accFaze_f += voices[i].pomakRadnogPolja_f;
 80012c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80012c6:	ed91 7a03 	vldr	s14, [r1, #12]
						if (voices[i].adsr.state == offState) {
 80012ca:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
						voices[i].accFaze_f += voices[i].pomakRadnogPolja_f;
 80012ce:	ee77 7a87 	vadd.f32	s15, s15, s14
						if (voices[i].adsr.state == offState) {
 80012d2:	7e12      	ldrb	r2, [r2, #24]
						voices[i].accFaze_f += voices[i].pomakRadnogPolja_f;
 80012d4:	edc3 7a04 	vstr	s15, [r3, #16]
						if (voices[i].adsr.state == offState) {
 80012d8:	b9e2      	cbnz	r2, 8001314 <ArangeSamplesInBuff+0xec>
								stanjeTipki[i] = 0;
 80012da:	9907      	ldr	r1, [sp, #28]
				for (volatile int i = 0; i < POLYNUM; ++i) {
 80012dc:	9b07      	ldr	r3, [sp, #28]
								stanjeTipki[i] = 0;
 80012de:	5472      	strb	r2, [r6, r1]
				for (volatile int i = 0; i < POLYNUM; ++i) {
 80012e0:	3301      	adds	r3, #1
 80012e2:	9307      	str	r3, [sp, #28]
 80012e4:	9b07      	ldr	r3, [sp, #28]
 80012e6:	2b05      	cmp	r3, #5
 80012e8:	ddbb      	ble.n	8001262 <ArangeSamplesInBuff+0x3a>
							}
				}

				WorkingBuffer[indeksRadnogPolja_uw] = sumSample_uw / POLYNUM;
 80012ea:	f8d8 2000 	ldr.w	r2, [r8]
 80012ee:	4b27      	ldr	r3, [pc, #156]	@ (800138c <ArangeSamplesInBuff+0x164>)
 80012f0:	fba3 1305 	umull	r1, r3, r3, r5
 80012f4:	089b      	lsrs	r3, r3, #2

				if (indeksRadnogPolja_uw < FULL_BUFFER_SIZE)
 80012f6:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
				WorkingBuffer[indeksRadnogPolja_uw] = sumSample_uw / POLYNUM;
 80012fa:	f82a 3012 	strh.w	r3, [sl, r2, lsl #1]
				if (indeksRadnogPolja_uw < FULL_BUFFER_SIZE)
 80012fe:	d231      	bcs.n	8001364 <ArangeSamplesInBuff+0x13c>
					indeksRadnogPolja_uw++;
 8001300:	3201      	adds	r2, #1
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 8001302:	454a      	cmp	r2, r9
					indeksRadnogPolja_uw++;
 8001304:	f8c8 2000 	str.w	r2, [r8]
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 8001308:	d3a6      	bcc.n	8001258 <ArangeSamplesInBuff+0x30>

			}

		}
	}
 800130a:	b009      	add	sp, #36	@ 0x24
 800130c:	ecbd 8b02 	vpop	{d8}
 8001310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
								accFaze_uw = round(voices[i].accFaze_f);
 8001314:	9b07      	ldr	r3, [sp, #28]
 8001316:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800131a:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 800131e:	6918      	ldr	r0, [r3, #16]
 8001320:	f7ff f8be 	bl	80004a0 <__aeabi_f2d>
 8001324:	ec41 0b10 	vmov	d0, r0, r1
 8001328:	f002 fdc6 	bl	8003eb8 <round>
								sumSample_uw += ADSR_Update(voices[i].adsr,
 800132c:	9b07      	ldr	r3, [sp, #28]
								accFaze_uw = round(voices[i].accFaze_f);
 800132e:	ec51 0b10 	vmov	r0, r1, d0
								sumSample_uw += ADSR_Update(voices[i].adsr,
 8001332:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001336:	eb04 0bc3 	add.w	fp, r4, r3, lsl #3
								accFaze_uw = round(voices[i].accFaze_f);
 800133a:	f7ff fbcb 	bl	8000ad4 <__aeabi_d2uiz>
								sumSample_uw += ADSR_Update(voices[i].adsr,
 800133e:	f10b 0324 	add.w	r3, fp, #36	@ 0x24
								accFaze_uw = round(voices[i].accFaze_f);
 8001342:	4684      	mov	ip, r0
								sumSample_uw += ADSR_Update(voices[i].adsr,
 8001344:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001346:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800134a:	f837 e01c 	ldrh.w	lr, [r7, ip, lsl #1]
 800134e:	f8cd e010 	str.w	lr, [sp, #16]
 8001352:	f10b 0c14 	add.w	ip, fp, #20
 8001356:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800135a:	f7ff fdb5 	bl	8000ec8 <ADSR_Update>
				for (volatile int i = 0; i < POLYNUM; ++i) {
 800135e:	9b07      	ldr	r3, [sp, #28]
								sumSample_uw += ADSR_Update(voices[i].adsr,
 8001360:	4405      	add	r5, r0
 8001362:	e7bd      	b.n	80012e0 <ArangeSamplesInBuff+0xb8>
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 8001364:	4591      	cmp	r9, r2
 8001366:	f63f af77 	bhi.w	8001258 <ArangeSamplesInBuff+0x30>
	}
 800136a:	b009      	add	sp, #36	@ 0x24
 800136c:	ecbd 8b02 	vpop	{d8}
 8001370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			indeksRadnogPolja_uw = 0;
 8001374:	2200      	movs	r2, #0
 8001376:	f8c8 2000 	str.w	r2, [r8]
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 800137a:	e765      	b.n	8001248 <ArangeSamplesInBuff+0x20>
 800137c:	20000090 	.word	0x20000090
 8001380:	45000000 	.word	0x45000000
 8001384:	080042d0 	.word	0x080042d0
 8001388:	20000088 	.word	0x20000088
 800138c:	aaaaaaab 	.word	0xaaaaaaab
 8001390:	200009e8 	.word	0x200009e8
 8001394:	200001e0 	.word	0x200001e0

08001398 <HAL_I2S_TxHalfCpltCallback>:
	void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s2) {
 8001398:	b508      	push	{r3, lr}
		ArangeSamplesInBuff(QUARTER_BUFFER_SIZE);
 800139a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800139e:	f7ff ff43 	bl	8001228 <ArangeSamplesInBuff>
		ADCGain = 0.2f;
 80013a2:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <HAL_I2S_TxHalfCpltCallback+0x4c>)
 80013a4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80013e8 <HAL_I2S_TxHalfCpltCallback+0x50>
 80013a8:	4910      	ldr	r1, [pc, #64]	@ (80013ec <HAL_I2S_TxHalfCpltCallback+0x54>)
 80013aa:	4811      	ldr	r0, [pc, #68]	@ (80013f0 <HAL_I2S_TxHalfCpltCallback+0x58>)
 80013ac:	ed83 7a00 	vstr	s14, [r3]
		for (int i = 0; i < QUARTER_BUFFER_SIZE; i++) {
 80013b0:	f501 6c80 	add.w	ip, r1, #1024	@ 0x400
			temp_w = (WorkingBuffer[i]);
 80013b4:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 80013b8:	ee07 3a90 	vmov	s15, r3
			dma_out[j] = (ADCGain * temp_w);
 80013bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c0:	2200      	movs	r2, #0
 80013c2:	ee67 7a87 	vmul.f32	s15, s15, s14
		for (int i = 0; i < QUARTER_BUFFER_SIZE; i++) {
 80013c6:	458c      	cmp	ip, r1
			dma_out[j] = (ADCGain * temp_w);
 80013c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013cc:	ee17 3a90 	vmov	r3, s15
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	f363 020f 	bfi	r2, r3, #0, #16
 80013d6:	f363 421f 	bfi	r2, r3, #16, #16
 80013da:	f840 2f04 	str.w	r2, [r0, #4]!
		for (int i = 0; i < QUARTER_BUFFER_SIZE; i++) {
 80013de:	d1e9      	bne.n	80013b4 <HAL_I2S_TxHalfCpltCallback+0x1c>
	}
 80013e0:	bd08      	pop	{r3, pc}
 80013e2:	bf00      	nop
 80013e4:	200009e0 	.word	0x200009e0
 80013e8:	3e4ccccd 	.word	0x3e4ccccd
 80013ec:	200001de 	.word	0x200001de
 80013f0:	200009f4 	.word	0x200009f4

080013f4 <HAL_I2S_TxCpltCallback>:
	void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s2) {
 80013f4:	b508      	push	{r3, lr}
		ArangeSamplesInBuff(HALF_BUFFER_SIZE);
 80013f6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80013fa:	f7ff ff15 	bl	8001228 <ArangeSamplesInBuff>
		ADCGain = 0.2f;
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <HAL_I2S_TxCpltCallback+0x4c>)
 8001400:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001444 <HAL_I2S_TxCpltCallback+0x50>
 8001404:	4910      	ldr	r1, [pc, #64]	@ (8001448 <HAL_I2S_TxCpltCallback+0x54>)
 8001406:	4811      	ldr	r0, [pc, #68]	@ (800144c <HAL_I2S_TxCpltCallback+0x58>)
 8001408:	ed83 7a00 	vstr	s14, [r3]
		for (int i = QUARTER_BUFFER_SIZE; i < HALF_BUFFER_SIZE; i++) {
 800140c:	f501 6c80 	add.w	ip, r1, #1024	@ 0x400
			temp_w = (WorkingBuffer[i]);
 8001410:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8001414:	ee07 3a90 	vmov	s15, r3
			dma_out[j] = (ADCGain * temp_w);
 8001418:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141c:	2200      	movs	r2, #0
 800141e:	ee67 7a87 	vmul.f32	s15, s15, s14
		for (int i = QUARTER_BUFFER_SIZE; i < HALF_BUFFER_SIZE; i++) {
 8001422:	458c      	cmp	ip, r1
			dma_out[j] = (ADCGain * temp_w);
 8001424:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001428:	ee17 3a90 	vmov	r3, s15
 800142c:	b21b      	sxth	r3, r3
 800142e:	f363 020f 	bfi	r2, r3, #0, #16
 8001432:	f363 421f 	bfi	r2, r3, #16, #16
 8001436:	f840 2f04 	str.w	r2, [r0, #4]!
		for (int i = QUARTER_BUFFER_SIZE; i < HALF_BUFFER_SIZE; i++) {
 800143a:	d1e9      	bne.n	8001410 <HAL_I2S_TxCpltCallback+0x1c>
	}
 800143c:	bd08      	pop	{r3, pc}
 800143e:	bf00      	nop
 8001440:	200009e0 	.word	0x200009e0
 8001444:	3e4ccccd 	.word	0x3e4ccccd
 8001448:	200005de 	.word	0x200005de
 800144c:	200011f4 	.word	0x200011f4

08001450 <SystemClock_Config>:

		/**
		 * @brief System Clock Configuration
		 * @retval None
		 */
		void SystemClock_Config(void) {
 8001450:	b510      	push	{r4, lr}
			RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001452:	2300      	movs	r3, #0
		void SystemClock_Config(void) {
 8001454:	b094      	sub	sp, #80	@ 0x50
			RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001456:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800145a:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
			RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800145e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001462:	e9cd 3305 	strd	r3, r3, [sp, #20]

			/** Configure the main internal regulator output voltage
			 */
			__HAL_RCC_PWR_CLK_ENABLE();
 8001466:	4920      	ldr	r1, [pc, #128]	@ (80014e8 <SystemClock_Config+0x98>)
 8001468:	9301      	str	r3, [sp, #4]
			RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800146a:	9307      	str	r3, [sp, #28]
			__HAL_RCC_PWR_CLK_ENABLE();
 800146c:	6c08      	ldr	r0, [r1, #64]	@ 0x40
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800146e:	4a1f      	ldr	r2, [pc, #124]	@ (80014ec <SystemClock_Config+0x9c>)
			__HAL_RCC_PWR_CLK_ENABLE();
 8001470:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001474:	6408      	str	r0, [r1, #64]	@ 0x40
 8001476:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001478:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 800147c:	9101      	str	r1, [sp, #4]
 800147e:	9901      	ldr	r1, [sp, #4]
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001480:	9302      	str	r3, [sp, #8]
 8001482:	6813      	ldr	r3, [r2, #0]
 8001484:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001488:	6013      	str	r3, [r2, #0]
 800148a:	6813      	ldr	r3, [r2, #0]

			/** Initializes the RCC Oscillators according to the specified parameters
			 * in the RCC_OscInitTypeDef structure.
			 */
			RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800148c:	2001      	movs	r0, #1
 800148e:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001492:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
			RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001496:	e9cd 0108 	strd	r0, r1, [sp, #32]
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800149a:	9302      	str	r3, [sp, #8]
			RCC_OscInitStruct.HSEState = RCC_HSE_ON;
			RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
			RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800149c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
			RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a0:	2402      	movs	r4, #2
			RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014a2:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014a6:	9802      	ldr	r0, [sp, #8]
			RCC_OscInitStruct.PLL.PLLM = 12;
			RCC_OscInitStruct.PLL.PLLN = 96;
			RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014a8:	2104      	movs	r1, #4
 80014aa:	2002      	movs	r0, #2
 80014ac:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
			RCC_OscInitStruct.PLL.PLLM = 12;
 80014b0:	220c      	movs	r2, #12
			RCC_OscInitStruct.PLL.PLLN = 96;
 80014b2:	2360      	movs	r3, #96	@ 0x60
			RCC_OscInitStruct.PLL.PLLQ = 4;
			if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80014b4:	a808      	add	r0, sp, #32
			RCC_OscInitStruct.PLL.PLLM = 12;
 80014b6:	9210      	str	r2, [sp, #64]	@ 0x40
			RCC_OscInitStruct.PLL.PLLN = 96;
 80014b8:	9311      	str	r3, [sp, #68]	@ 0x44
			if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80014ba:	f001 fd0d 	bl	8002ed8 <HAL_RCC_OscConfig>
 80014be:	b108      	cbz	r0, 80014c4 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c0:	b672      	cpsid	i
		 */
		void Error_Handler(void) {
			/* USER CODE BEGIN Error_Handler_Debug */
			/* User can add his own implementation to report the HAL error return Ovojnica */
			__disable_irq();
			while (1) {
 80014c2:	e7fe      	b.n	80014c2 <SystemClock_Config+0x72>
			RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80014c4:	210f      	movs	r1, #15
 80014c6:	4603      	mov	r3, r0
			RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c8:	e9cd 1403 	strd	r1, r4, [sp, #12]
			RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
			if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3)
 80014d0:	a803      	add	r0, sp, #12
 80014d2:	2103      	movs	r1, #3
			RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014d4:	e9cd 3205 	strd	r3, r2, [sp, #20]
			RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014d8:	9307      	str	r3, [sp, #28]
			if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3)
 80014da:	f001 ff13 	bl	8003304 <HAL_RCC_ClockConfig>
 80014de:	b108      	cbz	r0, 80014e4 <SystemClock_Config+0x94>
 80014e0:	b672      	cpsid	i
			while (1) {
 80014e2:	e7fe      	b.n	80014e2 <SystemClock_Config+0x92>
		}
 80014e4:	b014      	add	sp, #80	@ 0x50
 80014e6:	bd10      	pop	{r4, pc}
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40007000 	.word	0x40007000

080014f0 <main>:
	int main(void) {
 80014f0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
			GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80014f4:	2400      	movs	r4, #0
	int main(void) {
 80014f6:	b08d      	sub	sp, #52	@ 0x34
			HAL_Init();
 80014f8:	f000 fb54 	bl	8001ba4 <HAL_Init>
			SystemClock_Config();
 80014fc:	f7ff ffa8 	bl	8001450 <SystemClock_Config>
			GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001500:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001504:	e9cd 4408 	strd	r4, r4, [sp, #32]
			__HAL_RCC_GPIOC_CLK_ENABLE();
 8001508:	4d88      	ldr	r5, [pc, #544]	@ (800172c <main+0x23c>)
 800150a:	9402      	str	r4, [sp, #8]
			GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800150c:	940a      	str	r4, [sp, #40]	@ 0x28
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001510:	4887      	ldr	r0, [pc, #540]	@ (8001730 <main+0x240>)
			__HAL_RCC_GPIOC_CLK_ENABLE();
 8001512:	f043 0304 	orr.w	r3, r3, #4
 8001516:	632b      	str	r3, [r5, #48]	@ 0x30
 8001518:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800151a:	f003 0304 	and.w	r3, r3, #4
 800151e:	9302      	str	r3, [sp, #8]
 8001520:	9b02      	ldr	r3, [sp, #8]
			__HAL_RCC_GPIOH_CLK_ENABLE();
 8001522:	9403      	str	r4, [sp, #12]
 8001524:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800152a:	632b      	str	r3, [r5, #48]	@ 0x30
 800152c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800152e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001532:	9303      	str	r3, [sp, #12]
 8001534:	9b03      	ldr	r3, [sp, #12]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001536:	9404      	str	r4, [sp, #16]
 8001538:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800153a:	f043 0301 	orr.w	r3, r3, #1
 800153e:	632b      	str	r3, [r5, #48]	@ 0x30
 8001540:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	9304      	str	r3, [sp, #16]
 8001548:	9b04      	ldr	r3, [sp, #16]
			__HAL_RCC_GPIOB_CLK_ENABLE();
 800154a:	9405      	str	r4, [sp, #20]
 800154c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800154e:	f043 0302 	orr.w	r3, r3, #2
 8001552:	632b      	str	r3, [r5, #48]	@ 0x30
 8001554:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001556:	f003 0302 	and.w	r3, r3, #2
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800155a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
			__HAL_RCC_GPIOB_CLK_ENABLE();
 800155e:	9305      	str	r3, [sp, #20]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001560:	4622      	mov	r2, r4
			__HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	9b05      	ldr	r3, [sp, #20]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001564:	f001 f8fe 	bl	8002764 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001568:	4622      	mov	r2, r4
 800156a:	4872      	ldr	r0, [pc, #456]	@ (8001734 <main+0x244>)
 800156c:	2104      	movs	r1, #4
 800156e:	f001 f8f9 	bl	8002764 <HAL_GPIO_WritePin>
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001572:	2601      	movs	r6, #1
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001574:	486e      	ldr	r0, [pc, #440]	@ (8001730 <main+0x240>)
 8001576:	a906      	add	r1, sp, #24
			GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001578:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157c:	e9cd 7606 	strd	r7, r6, [sp, #24]
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	e9cd 4408 	strd	r4, r4, [sp, #32]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001584:	f04f 0a04 	mov.w	sl, #4
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001588:	f000 fff6 	bl	8002578 <HAL_GPIO_Init>
			HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158c:	4869      	ldr	r0, [pc, #420]	@ (8001734 <main+0x244>)
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	9409      	str	r4, [sp, #36]	@ 0x24
			HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001590:	a906      	add	r1, sp, #24
			GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	e9cd 6407 	strd	r6, r4, [sp, #28]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001596:	f8cd a018 	str.w	sl, [sp, #24]
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	f04f 0b0c 	mov.w	fp, #12
			HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159e:	f000 ffeb 	bl	8002578 <HAL_GPIO_Init>
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	f04f 0902 	mov.w	r9, #2
			GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a6:	2307      	movs	r3, #7
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	4863      	ldr	r0, [pc, #396]	@ (8001738 <main+0x248>)
			GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	9408      	str	r4, [sp, #32]
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ac:	a906      	add	r1, sp, #24
			GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015ae:	f04f 0803 	mov.w	r8, #3
 80015b2:	e9cd 8309 	strd	r8, r3, [sp, #36]	@ 0x24
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	e9cd b906 	strd	fp, r9, [sp, #24]
			HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ba:	f000 ffdd 	bl	8002578 <HAL_GPIO_Init>
			__HAL_RCC_DMA1_CLK_ENABLE();
 80015be:	9400      	str	r4, [sp, #0]
 80015c0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80015c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015c6:	632b      	str	r3, [r5, #48]	@ 0x30
 80015c8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80015ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	9b00      	ldr	r3, [sp, #0]
			__HAL_RCC_DMA2_CLK_ENABLE();
 80015d2:	9401      	str	r4, [sp, #4]
 80015d4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80015d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015da:	632b      	str	r3, [r5, #48]	@ 0x30
 80015dc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
			hi2s2.Instance = SPI2;
 80015de:	4d57      	ldr	r5, [pc, #348]	@ (800173c <main+0x24c>)
			__HAL_RCC_DMA2_CLK_ENABLE();
 80015e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
			HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015e4:	4622      	mov	r2, r4
 80015e6:	4621      	mov	r1, r4
			__HAL_RCC_DMA2_CLK_ENABLE();
 80015e8:	9301      	str	r3, [sp, #4]
			HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015ea:	200f      	movs	r0, #15
			__HAL_RCC_DMA2_CLK_ENABLE();
 80015ec:	9b01      	ldr	r3, [sp, #4]
			HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015ee:	f000 fd5b 	bl	80020a8 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80015f2:	200f      	movs	r0, #15
 80015f4:	f000 fd94 	bl	8002120 <HAL_NVIC_EnableIRQ>
			HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80015f8:	4622      	mov	r2, r4
 80015fa:	4621      	mov	r1, r4
 80015fc:	203a      	movs	r0, #58	@ 0x3a
 80015fe:	f000 fd53 	bl	80020a8 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001602:	203a      	movs	r0, #58	@ 0x3a
 8001604:	f000 fd8c 	bl	8002120 <HAL_NVIC_EnableIRQ>
			hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001608:	4a4d      	ldr	r2, [pc, #308]	@ (8001740 <main+0x250>)
			hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800160a:	612c      	str	r4, [r5, #16]
			hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800160c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001610:	e9c5 2300 	strd	r2, r3, [r5]
			if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8001614:	4628      	mov	r0, r5
			hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001616:	f64a 4344 	movw	r3, #44100	@ 0xac44
			hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 800161a:	e9c5 4602 	strd	r4, r6, [r5, #8]
			hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800161e:	e9c5 4406 	strd	r4, r4, [r5, #24]
			hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001622:	622c      	str	r4, [r5, #32]
			hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001624:	616b      	str	r3, [r5, #20]
			if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8001626:	f001 f969 	bl	80028fc <HAL_I2S_Init>
 800162a:	b108      	cbz	r0, 8001630 <main+0x140>
 800162c:	b672      	cpsid	i
			while (1) {
 800162e:	e7fe      	b.n	800162e <main+0x13e>
			hadc1.Instance = ADC1;
 8001630:	4c44      	ldr	r4, [pc, #272]	@ (8001744 <main+0x254>)
			hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001632:	f8df e13c 	ldr.w	lr, [pc, #316]	@ 8001770 <main+0x280>
			hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001636:	4a44      	ldr	r2, [pc, #272]	@ (8001748 <main+0x258>)
			hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001638:	60a0      	str	r0, [r4, #8]
			hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800163a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
			ADC_ChannelConfTypeDef sConfig = { 0 };
 800163e:	e9cd 0006 	strd	r0, r0, [sp, #24]
 8001642:	e9cd 0008 	strd	r0, r0, [sp, #32]
			hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001646:	e9c4 e300 	strd	lr, r3, [r4]
			hadc1.Init.ScanConvMode = DISABLE;
 800164a:	6120      	str	r0, [r4, #16]
			hadc1.Init.ContinuousConvMode = DISABLE;
 800164c:	7620      	strb	r0, [r4, #24]
			hadc1.Init.DiscontinuousConvMode = DISABLE;
 800164e:	f884 0020 	strb.w	r0, [r4, #32]
			hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001652:	60e0      	str	r0, [r4, #12]
			hadc1.Init.DMAContinuousRequests = DISABLE;
 8001654:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
			hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001658:	2300      	movs	r3, #0
			if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800165a:	4620      	mov	r0, r4
			hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800165c:	e9c4 230a 	strd	r2, r3, [r4, #40]	@ 0x28
			hadc1.Init.NbrOfConversion = 1;
 8001660:	61e6      	str	r6, [r4, #28]
			hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001662:	6166      	str	r6, [r4, #20]
			if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001664:	f000 faca 	bl	8001bfc <HAL_ADC_Init>
 8001668:	b108      	cbz	r0, 800166e <main+0x17e>
 800166a:	b672      	cpsid	i
			while (1) {
 800166c:	e7fe      	b.n	800166c <main+0x17c>
			sConfig.Channel = ADC_CHANNEL_9;
 800166e:	2301      	movs	r3, #1
			sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001670:	9008      	str	r0, [sp, #32]
			sConfig.Channel = ADC_CHANNEL_9;
 8001672:	2209      	movs	r2, #9
			if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001674:	a906      	add	r1, sp, #24
 8001676:	4620      	mov	r0, r4
			sConfig.Channel = ADC_CHANNEL_9;
 8001678:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800167c:	f000 fc4c 	bl	8001f18 <HAL_ADC_ConfigChannel>
 8001680:	4603      	mov	r3, r0
 8001682:	b108      	cbz	r0, 8001688 <main+0x198>
 8001684:	b672      	cpsid	i
			while (1) {
 8001686:	e7fe      	b.n	8001686 <main+0x196>
			hi2c1.Instance = I2C1;
 8001688:	4830      	ldr	r0, [pc, #192]	@ (800174c <main+0x25c>)
			hi2c1.Init.ClockSpeed = 100000;
 800168a:	f8df c0e8 	ldr.w	ip, [pc, #232]	@ 8001774 <main+0x284>
			hi2c1.Init.OwnAddress1 = 0;
 800168e:	e9c0 3302 	strd	r3, r3, [r0, #8]
			hi2c1.Init.OwnAddress2 = 0;
 8001692:	e9c0 3305 	strd	r3, r3, [r0, #20]
			hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001696:	e9c0 3307 	strd	r3, r3, [r0, #28]
			hi2c1.Init.ClockSpeed = 100000;
 800169a:	4b2d      	ldr	r3, [pc, #180]	@ (8001750 <main+0x260>)
 800169c:	e9c0 c300 	strd	ip, r3, [r0]
			hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016a4:	6103      	str	r3, [r0, #16]
			if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80016a6:	f001 f861 	bl	800276c <HAL_I2C_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	b980      	cbnz	r0, 80016d0 <main+0x1e0>
			huart2.Instance = USART2;
 80016ae:	4829      	ldr	r0, [pc, #164]	@ (8001754 <main+0x264>)
			huart2.Init.BaudRate = 2000000;
 80016b0:	4929      	ldr	r1, [pc, #164]	@ (8001758 <main+0x268>)
			huart2.Init.Parity = UART_PARITY_NONE;
 80016b2:	6103      	str	r3, [r0, #16]
			huart2.Init.StopBits = UART_STOPBITS_1;
 80016b4:	e9c0 3302 	strd	r3, r3, [r0, #8]
			huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b8:	e9c0 3306 	strd	r3, r3, [r0, #24]
			huart2.Init.BaudRate = 2000000;
 80016bc:	4b27      	ldr	r3, [pc, #156]	@ (800175c <main+0x26c>)
			huart2.Init.Mode = UART_MODE_TX_RX;
 80016be:	f8c0 b014 	str.w	fp, [r0, #20]
			huart2.Init.BaudRate = 2000000;
 80016c2:	e9c0 1300 	strd	r1, r3, [r0]
			if (HAL_UART_Init(&huart2) != HAL_OK) {
 80016c6:	f001 ffb1 	bl	800362c <HAL_UART_Init>
 80016ca:	b118      	cbz	r0, 80016d4 <main+0x1e4>
 80016cc:	b672      	cpsid	i
			while (1) {
 80016ce:	e7fe      	b.n	80016ce <main+0x1de>
 80016d0:	b672      	cpsid	i
 80016d2:	e7fe      	b.n	80016d2 <main+0x1e2>
			huart1.Instance = USART1;
 80016d4:	f8df b0a0 	ldr.w	fp, [pc, #160]	@ 8001778 <main+0x288>
			huart1.Init.BaudRate = 31250;
 80016d8:	4a21      	ldr	r2, [pc, #132]	@ (8001760 <main+0x270>)
			huart1.Init.Parity = UART_PARITY_NONE;
 80016da:	f8cb 0010 	str.w	r0, [fp, #16]
			huart1.Init.StopBits = UART_STOPBITS_1;
 80016de:	e9cb 0002 	strd	r0, r0, [fp, #8]
			huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e2:	e9cb 0006 	strd	r0, r0, [fp, #24]
			huart1.Init.BaudRate = 31250;
 80016e6:	f647 2312 	movw	r3, #31250	@ 0x7a12
			if (HAL_UART_Init(&huart1) != HAL_OK) {
 80016ea:	4658      	mov	r0, fp
			huart1.Init.BaudRate = 31250;
 80016ec:	e9cb 2300 	strd	r2, r3, [fp]
			huart1.Init.Mode = UART_MODE_RX;
 80016f0:	f8cb a014 	str.w	sl, [fp, #20]
			if (HAL_UART_Init(&huart1) != HAL_OK) {
 80016f4:	f001 ff9a 	bl	800362c <HAL_UART_Init>
 80016f8:	b108      	cbz	r0, 80016fe <main+0x20e>
 80016fa:	b672      	cpsid	i
			while (1) {
 80016fc:	e7fe      	b.n	80016fc <main+0x20c>
			HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) dma_out, FULL_BUFFER_SIZE);
 80016fe:	4919      	ldr	r1, [pc, #100]	@ (8001764 <main+0x274>)
 8001700:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001704:	4628      	mov	r0, r5
 8001706:	f001 f9a5 	bl	8002a54 <HAL_I2S_Transmit_DMA>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1_buf, ADC_BUFFER_SIZE);
 800170a:	4917      	ldr	r1, [pc, #92]	@ (8001768 <main+0x278>)
 800170c:	464a      	mov	r2, r9
 800170e:	4620      	mov	r0, r4
 8001710:	f000 fb20 	bl	8001d54 <HAL_ADC_Start_DMA>
			HAL_UART_Receive_DMA(&huart1, rxBuff, 3);
 8001714:	4915      	ldr	r1, [pc, #84]	@ (800176c <main+0x27c>)
 8001716:	4642      	mov	r2, r8
 8001718:	4658      	mov	r0, fp
 800171a:	f002 fb3d 	bl	8003d98 <HAL_UART_Receive_DMA>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);  //LED za debug
 800171e:	4804      	ldr	r0, [pc, #16]	@ (8001730 <main+0x240>)
 8001720:	4632      	mov	r2, r6
 8001722:	4639      	mov	r1, r7
 8001724:	f001 f81e 	bl	8002764 <HAL_GPIO_WritePin>
			while (1) {
 8001728:	e7fe      	b.n	8001728 <main+0x238>
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800
 8001730:	40020800 	.word	0x40020800
 8001734:	40020400 	.word	0x40020400
 8001738:	40020000 	.word	0x40020000
 800173c:	20001b48 	.word	0x20001b48
 8001740:	40003800 	.word	0x40003800
 8001744:	20001be8 	.word	0x20001be8
 8001748:	0f000001 	.word	0x0f000001
 800174c:	20001b90 	.word	0x20001b90
 8001750:	000186a0 	.word	0x000186a0
 8001754:	20001a58 	.word	0x20001a58
 8001758:	40004400 	.word	0x40004400
 800175c:	001e8480 	.word	0x001e8480
 8001760:	40011000 	.word	0x40011000
 8001764:	200009f8 	.word	0x200009f8
 8001768:	200009f4 	.word	0x200009f4
 800176c:	200009f0 	.word	0x200009f0
 8001770:	40012000 	.word	0x40012000
 8001774:	40005400 	.word	0x40005400
 8001778:	20001aa0 	.word	0x20001aa0

0800177c <Error_Handler>:
 800177c:	b672      	cpsid	i
			while (1) {
 800177e:	e7fe      	b.n	800177e <Error_Handler+0x2>

08001780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001780:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001782:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <HAL_MspInit+0x34>)
 8001784:	2100      	movs	r1, #0
 8001786:	9100      	str	r1, [sp, #0]
 8001788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800178a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800178e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001792:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001796:	9200      	str	r2, [sp, #0]
 8001798:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179a:	9101      	str	r1, [sp, #4]
 800179c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800179e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80017a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ae:	b002      	add	sp, #8
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800

080017b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017b8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80017ba:	4b20      	ldr	r3, [pc, #128]	@ (800183c <HAL_ADC_MspInit+0x84>)
 80017bc:	6802      	ldr	r2, [r0, #0]
{
 80017be:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 80017c2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80017c8:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80017cc:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 80017ce:	d001      	beq.n	80017d4 <HAL_ADC_MspInit+0x1c>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017d0:	b00a      	add	sp, #40	@ 0x28
 80017d2:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017d4:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 80017d8:	9401      	str	r4, [sp, #4]
 80017da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	4818      	ldr	r0, [pc, #96]	@ (8001840 <HAL_ADC_MspInit+0x88>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80017e2:	645a      	str	r2, [r3, #68]	@ 0x44
 80017e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80017e6:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80017ea:	9201      	str	r2, [sp, #4]
 80017ec:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	9402      	str	r4, [sp, #8]
 80017f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017f2:	f042 0201 	orr.w	r2, r2, #1
 80017f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80017f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017fa:	f002 0201 	and.w	r2, r2, #1
 80017fe:	9202      	str	r2, [sp, #8]
 8001800:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001802:	9403      	str	r4, [sp, #12]
 8001804:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001806:	f042 0202 	orr.w	r2, r2, #2
 800180a:	631a      	str	r2, [r3, #48]	@ 0x30
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001814:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001816:	22c2      	movs	r2, #194	@ 0xc2
 8001818:	2303      	movs	r3, #3
 800181a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001820:	f000 feaa 	bl	8002578 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001824:	2203      	movs	r2, #3
 8001826:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001828:	4806      	ldr	r0, [pc, #24]	@ (8001844 <HAL_ADC_MspInit+0x8c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800182e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001832:	f000 fea1 	bl	8002578 <HAL_GPIO_Init>
}
 8001836:	b00a      	add	sp, #40	@ 0x28
 8001838:	bd10      	pop	{r4, pc}
 800183a:	bf00      	nop
 800183c:	40012000 	.word	0x40012000
 8001840:	40020000 	.word	0x40020000
 8001844:	40020400 	.word	0x40020400

08001848 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001848:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800184a:	4b18      	ldr	r3, [pc, #96]	@ (80018ac <HAL_I2C_MspInit+0x64>)
 800184c:	6802      	ldr	r2, [r0, #0]
{
 800184e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8001852:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001858:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800185c:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 800185e:	d001      	beq.n	8001864 <HAL_I2C_MspInit+0x1c>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001860:	b009      	add	sp, #36	@ 0x24
 8001862:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001864:	4d12      	ldr	r5, [pc, #72]	@ (80018b0 <HAL_I2C_MspInit+0x68>)
 8001866:	9400      	str	r4, [sp, #0]
 8001868:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800186a:	4812      	ldr	r0, [pc, #72]	@ (80018b4 <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	632b      	str	r3, [r5, #48]	@ 0x30
 8001872:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800187a:	22c0      	movs	r2, #192	@ 0xc0
 800187c:	2312      	movs	r3, #18
 800187e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001882:	2303      	movs	r3, #3
 8001884:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001886:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001888:	2304      	movs	r3, #4
 800188a:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188e:	f000 fe73 	bl	8002578 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001892:	9401      	str	r4, [sp, #4]
 8001894:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8001896:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800189a:	642b      	str	r3, [r5, #64]	@ 0x40
 800189c:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 800189e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a2:	9301      	str	r3, [sp, #4]
 80018a4:	9b01      	ldr	r3, [sp, #4]
}
 80018a6:	b009      	add	sp, #36	@ 0x24
 80018a8:	bd30      	pop	{r4, r5, pc}
 80018aa:	bf00      	nop
 80018ac:	40005400 	.word	0x40005400
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40020400 	.word	0x40020400

080018b8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80018b8:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  if(hi2s->Instance==SPI2)
 80018ba:	4a32      	ldr	r2, [pc, #200]	@ (8001984 <HAL_I2S_MspInit+0xcc>)
 80018bc:	6801      	ldr	r1, [r0, #0]
{
 80018be:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	2300      	movs	r3, #0
  if(hi2s->Instance==SPI2)
 80018c2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80018c8:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018cc:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	9306      	str	r3, [sp, #24]
  if(hi2s->Instance==SPI2)
 80018d2:	d001      	beq.n	80018d8 <HAL_I2S_MspInit+0x20>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80018d4:	b00e      	add	sp, #56	@ 0x38
 80018d6:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80018d8:	2201      	movs	r2, #1
 80018da:	2319      	movs	r3, #25
 80018dc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80018e0:	4604      	mov	r4, r0
 80018e2:	22d6      	movs	r2, #214	@ 0xd6
 80018e4:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018e6:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80018e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018ec:	f001 fdc8 	bl	8003480 <HAL_RCCEx_PeriphCLKConfig>
 80018f0:	2800      	cmp	r0, #0
 80018f2:	d141      	bne.n	8001978 <HAL_I2S_MspInit+0xc0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018f4:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <HAL_I2S_MspInit+0xd0>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f6:	4825      	ldr	r0, [pc, #148]	@ (800198c <HAL_I2S_MspInit+0xd4>)
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80018f8:	4d25      	ldr	r5, [pc, #148]	@ (8001990 <HAL_I2S_MspInit+0xd8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018fa:	2600      	movs	r6, #0
 80018fc:	9600      	str	r6, [sp, #0]
 80018fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001900:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001904:	641a      	str	r2, [r3, #64]	@ 0x40
 8001906:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001908:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800190c:	9200      	str	r2, [sp, #0]
 800190e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001910:	9601      	str	r6, [sp, #4]
 8001912:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001914:	f042 0202 	orr.w	r2, r2, #2
 8001918:	631a      	str	r2, [r3, #48]	@ 0x30
 800191a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 8001922:	f44f 4214 	mov.w	r2, #37888	@ 0x9400
 8001926:	2302      	movs	r3, #2
 8001928:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800192c:	2200      	movs	r2, #0
 800192e:	2300      	movs	r3, #0
 8001930:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001934:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001936:	2305      	movs	r3, #5
 8001938:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193c:	f000 fe1c 	bl	8002578 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001940:	4a14      	ldr	r2, [pc, #80]	@ (8001994 <HAL_I2S_MspInit+0xdc>)
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001942:	2340      	movs	r3, #64	@ 0x40
 8001944:	e9c5 2600 	strd	r2, r6, [r5]
 8001948:	60ab      	str	r3, [r5, #8]
 800194a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800194e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001952:	e9c5 6203 	strd	r6, r2, [r5, #12]
 8001956:	616b      	str	r3, [r5, #20]
 8001958:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800195c:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001960:	4628      	mov	r0, r5
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001962:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001966:	e9c5 6608 	strd	r6, r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800196a:	f000 fc01 	bl	8002170 <HAL_DMA_Init>
 800196e:	b930      	cbnz	r0, 800197e <HAL_I2S_MspInit+0xc6>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001970:	63a5      	str	r5, [r4, #56]	@ 0x38
 8001972:	63ac      	str	r4, [r5, #56]	@ 0x38
}
 8001974:	b00e      	add	sp, #56	@ 0x38
 8001976:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001978:	f7ff ff00 	bl	800177c <Error_Handler>
 800197c:	e7ba      	b.n	80018f4 <HAL_I2S_MspInit+0x3c>
      Error_Handler();
 800197e:	f7ff fefd 	bl	800177c <Error_Handler>
 8001982:	e7f5      	b.n	8001970 <HAL_I2S_MspInit+0xb8>
 8001984:	40003800 	.word	0x40003800
 8001988:	40023800 	.word	0x40023800
 800198c:	40020400 	.word	0x40020400
 8001990:	20001ae8 	.word	0x20001ae8
 8001994:	40026070 	.word	0x40026070

08001998 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001998:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 800199a:	6803      	ldr	r3, [r0, #0]
 800199c:	4a3d      	ldr	r2, [pc, #244]	@ (8001a94 <HAL_UART_MspInit+0xfc>)
{
 800199e:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 80019a2:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80019a8:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80019ac:	9408      	str	r4, [sp, #32]
  if(huart->Instance==USART1)
 80019ae:	d004      	beq.n	80019ba <HAL_UART_MspInit+0x22>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80019b0:	4a39      	ldr	r2, [pc, #228]	@ (8001a98 <HAL_UART_MspInit+0x100>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d047      	beq.n	8001a46 <HAL_UART_MspInit+0xae>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019b6:	b00a      	add	sp, #40	@ 0x28
 80019b8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80019ba:	4b38      	ldr	r3, [pc, #224]	@ (8001a9c <HAL_UART_MspInit+0x104>)
 80019bc:	9400      	str	r4, [sp, #0]
 80019be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80019c0:	4e37      	ldr	r6, [pc, #220]	@ (8001aa0 <HAL_UART_MspInit+0x108>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80019c2:	f042 0210 	orr.w	r2, r2, #16
 80019c6:	645a      	str	r2, [r3, #68]	@ 0x44
 80019c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80019ca:	f002 0210 	and.w	r2, r2, #16
 80019ce:	9200      	str	r2, [sp, #0]
 80019d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	9401      	str	r4, [sp, #4]
 80019d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019d6:	f042 0201 	orr.w	r2, r2, #1
 80019da:	631a      	str	r2, [r3, #48]	@ 0x30
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019e4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80019e8:	2302      	movs	r3, #2
 80019ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ee:	2303      	movs	r3, #3
 80019f0:	9307      	str	r3, [sp, #28]
 80019f2:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	482b      	ldr	r0, [pc, #172]	@ (8001aa4 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fc:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fe:	f000 fdbb 	bl	8002578 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001a02:	4a29      	ldr	r2, [pc, #164]	@ (8001aa8 <HAL_UART_MspInit+0x110>)
 8001a04:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001a08:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001a0c:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001a12:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a16:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a1a:	e9c6 2404 	strd	r2, r4, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001a1e:	e9c6 4306 	strd	r4, r3, [r6, #24]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a22:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001a26:	f000 fba3 	bl	8002170 <HAL_DMA_Init>
 8001a2a:	2800      	cmp	r0, #0
 8001a2c:	d12e      	bne.n	8001a8c <HAL_UART_MspInit+0xf4>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001a32:	63ee      	str	r6, [r5, #60]	@ 0x3c
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a34:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001a36:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a38:	f000 fb36 	bl	80020a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a3c:	2025      	movs	r0, #37	@ 0x25
 8001a3e:	f000 fb6f 	bl	8002120 <HAL_NVIC_EnableIRQ>
}
 8001a42:	b00a      	add	sp, #40	@ 0x28
 8001a44:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a46:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <HAL_UART_MspInit+0x104>)
 8001a48:	9402      	str	r4, [sp, #8]
 8001a4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4c:	4815      	ldr	r0, [pc, #84]	@ (8001aa4 <HAL_UART_MspInit+0x10c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a4e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001a52:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a56:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8001a5a:	9202      	str	r2, [sp, #8]
 8001a5c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	9403      	str	r4, [sp, #12]
 8001a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a62:	f042 0201 	orr.w	r2, r2, #1
 8001a66:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a70:	2203      	movs	r2, #3
 8001a72:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a76:	240c      	movs	r4, #12
 8001a78:	2502      	movs	r5, #2
 8001a7a:	e9cd 4504 	strd	r4, r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7e:	e9cd 2307 	strd	r2, r3, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a82:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a84:	f000 fd78 	bl	8002578 <HAL_GPIO_Init>
}
 8001a88:	b00a      	add	sp, #40	@ 0x28
 8001a8a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001a8c:	f7ff fe76 	bl	800177c <Error_Handler>
 8001a90:	e7cd      	b.n	8001a2e <HAL_UART_MspInit+0x96>
 8001a92:	bf00      	nop
 8001a94:	40011000 	.word	0x40011000
 8001a98:	40004400 	.word	0x40004400
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	200019f8 	.word	0x200019f8
 8001aa4:	40020000 	.word	0x40020000
 8001aa8:	40026440 	.word	0x40026440

08001aac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001aac:	e7fe      	b.n	8001aac <NMI_Handler>
 8001aae:	bf00      	nop

08001ab0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ab0:	e7fe      	b.n	8001ab0 <HardFault_Handler>
 8001ab2:	bf00      	nop

08001ab4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <MemManage_Handler>
 8001ab6:	bf00      	nop

08001ab8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <BusFault_Handler>
 8001aba:	bf00      	nop

08001abc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001abc:	e7fe      	b.n	8001abc <UsageFault_Handler>
 8001abe:	bf00      	nop

08001ac0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop

08001ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop

08001ac8 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop

08001acc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001acc:	f000 b884 	b.w	8001bd8 <HAL_IncTick>

08001ad0 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001ad0:	4801      	ldr	r0, [pc, #4]	@ (8001ad8 <DMA1_Stream4_IRQHandler+0x8>)
 8001ad2:	f000 bc7b 	b.w	80023cc <HAL_DMA_IRQHandler>
 8001ad6:	bf00      	nop
 8001ad8:	20001ae8 	.word	0x20001ae8

08001adc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001adc:	4801      	ldr	r0, [pc, #4]	@ (8001ae4 <USART1_IRQHandler+0x8>)
 8001ade:	f001 bf61 	b.w	80039a4 <HAL_UART_IRQHandler>
 8001ae2:	bf00      	nop
 8001ae4:	20001aa0 	.word	0x20001aa0

08001ae8 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001ae8:	4801      	ldr	r0, [pc, #4]	@ (8001af0 <DMA2_Stream2_IRQHandler+0x8>)
 8001aea:	f000 bc6f 	b.w	80023cc <HAL_DMA_IRQHandler>
 8001aee:	bf00      	nop
 8001af0:	200019f8 	.word	0x200019f8

08001af4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4a03      	ldr	r2, [pc, #12]	@ (8001b04 <SystemInit+0x10>)
 8001af6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001afa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001afe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b0c:	f7ff fff2 	bl	8001af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b10:	480c      	ldr	r0, [pc, #48]	@ (8001b44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b12:	490d      	ldr	r1, [pc, #52]	@ (8001b48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b14:	4a0d      	ldr	r2, [pc, #52]	@ (8001b4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b18:	e002      	b.n	8001b20 <LoopCopyDataInit>

08001b1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b1e:	3304      	adds	r3, #4

08001b20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b24:	d3f9      	bcc.n	8001b1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b26:	4a0a      	ldr	r2, [pc, #40]	@ (8001b50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b28:	4c0a      	ldr	r4, [pc, #40]	@ (8001b54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b2c:	e001      	b.n	8001b32 <LoopFillZerobss>

08001b2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b30:	3204      	adds	r2, #4

08001b32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b34:	d3fb      	bcc.n	8001b2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b36:	f002 f947 	bl	8003dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b3a:	f7ff fcd9 	bl	80014f0 <main>
  bx  lr    
 8001b3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b48:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001b4c:	08005330 	.word	0x08005330
  ldr r2, =_sbss
 8001b50:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001b54:	20001d6c 	.word	0x20001d6c

08001b58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b58:	e7fe      	b.n	8001b58 <ADC_IRQHandler>
	...

08001b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b5c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b98 <HAL_InitTick+0x3c>)
 8001b60:	4b0e      	ldr	r3, [pc, #56]	@ (8001b9c <HAL_InitTick+0x40>)
 8001b62:	7812      	ldrb	r2, [r2, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
{
 8001b66:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b68:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b6c:	fbb0 f0f2 	udiv	r0, r0, r2
 8001b70:	fbb3 f0f0 	udiv	r0, r3, r0
 8001b74:	f000 fae2 	bl	800213c <HAL_SYSTICK_Config>
 8001b78:	b908      	cbnz	r0, 8001b7e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b7a:	2d0f      	cmp	r5, #15
 8001b7c:	d901      	bls.n	8001b82 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001b7e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001b80:	bd38      	pop	{r3, r4, r5, pc}
 8001b82:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b84:	4602      	mov	r2, r0
 8001b86:	4629      	mov	r1, r5
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f000 fa8c 	bl	80020a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b90:	4b03      	ldr	r3, [pc, #12]	@ (8001ba0 <HAL_InitTick+0x44>)
 8001b92:	4620      	mov	r0, r4
 8001b94:	601d      	str	r5, [r3, #0]
}
 8001b96:	bd38      	pop	{r3, r4, r5, pc}
 8001b98:	20000004 	.word	0x20000004
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000008 	.word	0x20000008

08001ba4 <HAL_Init>:
{
 8001ba4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd4 <HAL_Init+0x30>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bae:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001bb6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bbe:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc0:	2003      	movs	r0, #3
 8001bc2:	f000 fa5f 	bl	8002084 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bc6:	200f      	movs	r0, #15
 8001bc8:	f7ff ffc8 	bl	8001b5c <HAL_InitTick>
  HAL_MspInit();
 8001bcc:	f7ff fdd8 	bl	8001780 <HAL_MspInit>
}
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	bd08      	pop	{r3, pc}
 8001bd4:	40023c00 	.word	0x40023c00

08001bd8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001bd8:	4a03      	ldr	r2, [pc, #12]	@ (8001be8 <HAL_IncTick+0x10>)
 8001bda:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <HAL_IncTick+0x14>)
 8001bdc:	6811      	ldr	r1, [r2, #0]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	440b      	add	r3, r1
 8001be2:	6013      	str	r3, [r2, #0]
}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20001c30 	.word	0x20001c30
 8001bec:	20000004 	.word	0x20000004

08001bf0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001bf0:	4b01      	ldr	r3, [pc, #4]	@ (8001bf8 <HAL_GetTick+0x8>)
 8001bf2:	6818      	ldr	r0, [r3, #0]
}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20001c30 	.word	0x20001c30

08001bfc <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */
  if (hadc == NULL)
 8001bfc:	2800      	cmp	r0, #0
 8001bfe:	f000 809e 	beq.w	8001d3e <HAL_ADC_Init+0x142>
{
 8001c02:	b538      	push	{r3, r4, r5, lr}
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c04:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8001c06:	4604      	mov	r4, r0
 8001c08:	b13d      	cbz	r5, 8001c1a <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c0c:	06db      	lsls	r3, r3, #27
 8001c0e:	d50c      	bpl.n	8001c2a <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c10:	2300      	movs	r3, #0
 8001c12:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 8001c16:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8001c18:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8001c1a:	f7ff fdcd 	bl	80017b8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001c1e:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 8001c22:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c26:	06db      	lsls	r3, r3, #27
 8001c28:	d4f2      	bmi.n	8001c10 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8001c2a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c2c:	4a47      	ldr	r2, [pc, #284]	@ (8001d4c <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 8001c2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c32:	f023 0302 	bic.w	r3, r3, #2
 8001c36:	f043 0302 	orr.w	r3, r3, #2
 8001c3a:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c3c:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c3e:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c40:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8001c44:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c46:	6851      	ldr	r1, [r2, #4]
 8001c48:	6860      	ldr	r0, [r4, #4]
 8001c4a:	4301      	orrs	r1, r0
 8001c4c:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c4e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c50:	6920      	ldr	r0, [r4, #16]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c52:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001c60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c62:	685a      	ldr	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c64:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c66:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001c6a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c72:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c74:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	4302      	orrs	r2, r0
 8001c80:	609a      	str	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c82:	4a33      	ldr	r2, [pc, #204]	@ (8001d50 <HAL_ADC_Init+0x154>)
 8001c84:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c86:	689a      	ldr	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c88:	d051      	beq.n	8001d2e <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c8a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c8e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c92:	689a      	ldr	r2, [r3, #8]
 8001c94:	4311      	orrs	r1, r2
 8001c96:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	4302      	orrs	r2, r0
 8001ca4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	f022 0202 	bic.w	r2, r2, #2
 8001cac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001cae:	689a      	ldr	r2, [r3, #8]
 8001cb0:	7e21      	ldrb	r1, [r4, #24]
 8001cb2:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001cb6:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001cb8:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001cbc:	2a00      	cmp	r2, #0
 8001cbe:	d040      	beq.n	8001d42 <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001cc0:	685a      	ldr	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001cc2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001cc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001cc8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001cd0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	3901      	subs	r1, #1
 8001cd6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001cda:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001cde:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ce0:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ce8:	3901      	subs	r1, #1
 8001cea:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001cee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001cf0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001cf2:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001cf4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001cf8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8001d00:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 8001d04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d0e:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001d10:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d12:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001d16:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001d18:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001d1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d1c:	f023 0303 	bic.w	r3, r3, #3
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 8001d26:	2300      	movs	r3, #0
 8001d28:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001d2c:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d2e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d32:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	e7b3      	b.n	8001ca6 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8001d3e:	2001      	movs	r0, #1
}
 8001d40:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d42:	685a      	ldr	r2, [r3, #4]
 8001d44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	e7c7      	b.n	8001cdc <HAL_ADC_Init+0xe0>
 8001d4c:	40012300 	.word	0x40012300
 8001d50:	0f000001 	.word	0x0f000001

08001d54 <HAL_ADC_Start_DMA>:
{
 8001d54:	b570      	push	{r4, r5, r6, lr}
 8001d56:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8001d58:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
{
 8001d5c:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001d5e:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 8001d60:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0U;
 8001d62:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001d64:	d07b      	beq.n	8001e5e <HAL_ADC_Start_DMA+0x10a>
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d66:	682e      	ldr	r6, [r5, #0]
 8001d68:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d70:	68b2      	ldr	r2, [r6, #8]
 8001d72:	07d2      	lsls	r2, r2, #31
 8001d74:	d414      	bmi.n	8001da0 <HAL_ADC_Start_DMA+0x4c>
    __HAL_ADC_ENABLE(hadc);
 8001d76:	68b2      	ldr	r2, [r6, #8]
 8001d78:	f042 0201 	orr.w	r2, r2, #1
 8001d7c:	60b2      	str	r2, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d7e:	4a39      	ldr	r2, [pc, #228]	@ (8001e64 <HAL_ADC_Start_DMA+0x110>)
 8001d80:	6810      	ldr	r0, [r2, #0]
 8001d82:	4a39      	ldr	r2, [pc, #228]	@ (8001e68 <HAL_ADC_Start_DMA+0x114>)
 8001d84:	fba2 2000 	umull	r2, r0, r2, r0
 8001d88:	0c80      	lsrs	r0, r0, #18
 8001d8a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001d8e:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001d90:	9a01      	ldr	r2, [sp, #4]
 8001d92:	b12a      	cbz	r2, 8001da0 <HAL_ADC_Start_DMA+0x4c>
      counter--;
 8001d94:	9c01      	ldr	r4, [sp, #4]
 8001d96:	3c01      	subs	r4, #1
 8001d98:	9401      	str	r4, [sp, #4]
    while (counter != 0U)
 8001d9a:	9801      	ldr	r0, [sp, #4]
 8001d9c:	2800      	cmp	r0, #0
 8001d9e:	d1f9      	bne.n	8001d94 <HAL_ADC_Start_DMA+0x40>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001da0:	68b2      	ldr	r2, [r6, #8]
 8001da2:	05d4      	lsls	r4, r2, #23
 8001da4:	d503      	bpl.n	8001dae <HAL_ADC_Start_DMA+0x5a>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001da6:	68b2      	ldr	r2, [r6, #8]
 8001da8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dac:	60b2      	str	r2, [r6, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001dae:	68b2      	ldr	r2, [r6, #8]
 8001db0:	07d0      	lsls	r0, r2, #31
 8001db2:	d540      	bpl.n	8001e36 <HAL_ADC_Start_DMA+0xe2>
    ADC_STATE_CLR_SET(hadc->State,
 8001db4:	6c28      	ldr	r0, [r5, #64]	@ 0x40
 8001db6:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 8001dba:	f020 0001 	bic.w	r0, r0, #1
 8001dbe:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 8001dc2:	6428      	str	r0, [r5, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dc4:	6872      	ldr	r2, [r6, #4]
 8001dc6:	0552      	lsls	r2, r2, #21
 8001dc8:	d505      	bpl.n	8001dd6 <HAL_ADC_Start_DMA+0x82>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001dca:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8001dcc:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001dd0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001dd4:	642a      	str	r2, [r5, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dd6:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001dd8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dda:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001dde:	bf1c      	itt	ne
 8001de0:	6c6a      	ldrne	r2, [r5, #68]	@ 0x44
 8001de2:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001de6:	646a      	str	r2, [r5, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 8001de8:	2200      	movs	r2, #0
 8001dea:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001dee:	460a      	mov	r2, r1
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001df0:	491e      	ldr	r1, [pc, #120]	@ (8001e6c <HAL_ADC_Start_DMA+0x118>)
 8001df2:	63c1      	str	r1, [r0, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001df4:	491e      	ldr	r1, [pc, #120]	@ (8001e70 <HAL_ADC_Start_DMA+0x11c>)
 8001df6:	6401      	str	r1, [r0, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001df8:	491e      	ldr	r1, [pc, #120]	@ (8001e74 <HAL_ADC_Start_DMA+0x120>)
 8001dfa:	64c1      	str	r1, [r0, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001dfc:	f06f 0122 	mvn.w	r1, #34	@ 0x22
 8001e00:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e02:	6871      	ldr	r1, [r6, #4]
 8001e04:	f041 6180 	orr.w	r1, r1, #67108864	@ 0x4000000
 8001e08:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001e0a:	68b1      	ldr	r1, [r6, #8]
 8001e0c:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8001e10:	60b1      	str	r1, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e12:	f106 014c 	add.w	r1, r6, #76	@ 0x4c
 8001e16:	f000 fa41 	bl	800229c <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e1a:	4b17      	ldr	r3, [pc, #92]	@ (8001e78 <HAL_ADC_Start_DMA+0x124>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	06db      	lsls	r3, r3, #27
 8001e20:	d114      	bne.n	8001e4c <HAL_ADC_Start_DMA+0xf8>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e22:	682b      	ldr	r3, [r5, #0]
 8001e24:	689a      	ldr	r2, [r3, #8]
 8001e26:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001e2a:	d10c      	bne.n	8001e46 <HAL_ADC_Start_DMA+0xf2>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	e007      	b.n	8001e46 <HAL_ADC_Start_DMA+0xf2>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e36:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8001e38:	f043 0310 	orr.w	r3, r3, #16
 8001e3c:	642b      	str	r3, [r5, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	646b      	str	r3, [r5, #68]	@ 0x44
  return HAL_OK;
 8001e46:	2000      	movs	r0, #0
}
 8001e48:	b002      	add	sp, #8
 8001e4a:	bd70      	pop	{r4, r5, r6, pc}
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e7c <HAL_ADC_Start_DMA+0x128>)
 8001e4e:	682b      	ldr	r3, [r5, #0]
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d1f8      	bne.n	8001e46 <HAL_ADC_Start_DMA+0xf2>
 8001e54:	689a      	ldr	r2, [r3, #8]
 8001e56:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001e5a:	d1f4      	bne.n	8001e46 <HAL_ADC_Start_DMA+0xf2>
 8001e5c:	e7e6      	b.n	8001e2c <HAL_ADC_Start_DMA+0xd8>
  __HAL_LOCK(hadc);
 8001e5e:	2002      	movs	r0, #2
}
 8001e60:	b002      	add	sp, #8
 8001e62:	bd70      	pop	{r4, r5, r6, pc}
 8001e64:	20000000 	.word	0x20000000
 8001e68:	431bde83 	.word	0x431bde83
 8001e6c:	08001ead 	.word	0x08001ead
 8001e70:	08001e85 	.word	0x08001e85
 8001e74:	08001e95 	.word	0x08001e95
 8001e78:	40012300 	.word	0x40012300
 8001e7c:	40012000 	.word	0x40012000

08001e80 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop

08001e84 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e84:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e86:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001e88:	f7ff fffa 	bl	8001e80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e8c:	bd08      	pop	{r3, pc}
 8001e8e:	bf00      	nop

08001e90 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop

08001e94 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e94:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001e96:	b508      	push	{r3, lr}
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001e98:	2340      	movs	r3, #64	@ 0x40
 8001e9a:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001e9c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ea4:	f7ff fff4 	bl	8001e90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ea8:	bd08      	pop	{r3, pc}
 8001eaa:	bf00      	nop

08001eac <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eac:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001eae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001eb0:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8001eb4:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001eb8:	d123      	bne.n	8001f02 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ebe:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ec0:	641a      	str	r2, [r3, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ec2:	688a      	ldr	r2, [r1, #8]
 8001ec4:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001ec8:	d117      	bne.n	8001efa <ADC_DMAConvCplt+0x4e>
 8001eca:	7e1a      	ldrb	r2, [r3, #24]
 8001ecc:	b9aa      	cbnz	r2, 8001efa <ADC_DMAConvCplt+0x4e>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ece:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ed0:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8001ed4:	d002      	beq.n	8001edc <ADC_DMAConvCplt+0x30>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001ed6:	688a      	ldr	r2, [r1, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ed8:	0550      	lsls	r0, r2, #21
 8001eda:	d40e      	bmi.n	8001efa <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001edc:	684a      	ldr	r2, [r1, #4]
 8001ede:	f022 0220 	bic.w	r2, r2, #32
 8001ee2:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ee4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ee6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001eea:	641a      	str	r2, [r3, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001eee:	04d1      	lsls	r1, r2, #19
 8001ef0:	d403      	bmi.n	8001efa <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ef2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ef4:	f042 0201 	orr.w	r2, r2, #1
 8001ef8:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff f8d2 	bl	80010a4 <HAL_ADC_ConvCpltCallback>
}
 8001f00:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f02:	06d2      	lsls	r2, r2, #27
 8001f04:	d404      	bmi.n	8001f10 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8001f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0e:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ffbd 	bl	8001e90 <HAL_ADC_ErrorCallback>
}
 8001f16:	bd10      	pop	{r4, pc}

08001f18 <HAL_ADC_ConfigChannel>:
{
 8001f18:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8001f1a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8001f1e:	b082      	sub	sp, #8
 8001f20:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8001f22:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8001f24:	f04f 0000 	mov.w	r0, #0
 8001f28:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8001f2a:	f000 809e 	beq.w	800206a <HAL_ADC_ConfigChannel+0x152>
 8001f2e:	2301      	movs	r3, #1
 8001f30:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f34:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f36:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f38:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f3a:	2d09      	cmp	r5, #9
 8001f3c:	b2a8      	uxth	r0, r5
 8001f3e:	d828      	bhi.n	8001f92 <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f40:	691e      	ldr	r6, [r3, #16]
 8001f42:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8001f46:	f04f 0c07 	mov.w	ip, #7
 8001f4a:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001f4e:	ea26 060c 	bic.w	r6, r6, ip
 8001f52:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f54:	691e      	ldr	r6, [r3, #16]
 8001f56:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f5a:	4334      	orrs	r4, r6
 8001f5c:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 8001f5e:	684c      	ldr	r4, [r1, #4]
 8001f60:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f62:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8001f66:	d82a      	bhi.n	8001fbe <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f68:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8001f6a:	3905      	subs	r1, #5
 8001f6c:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f70:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f72:	fa0c f101 	lsl.w	r1, ip, r1
 8001f76:	ea24 0101 	bic.w	r1, r4, r1
 8001f7a:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f7c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f7e:	4308      	orrs	r0, r1
 8001f80:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f82:	493b      	ldr	r1, [pc, #236]	@ (8002070 <HAL_ADC_ConfigChannel+0x158>)
 8001f84:	428b      	cmp	r3, r1
 8001f86:	d02b      	beq.n	8001fe0 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 8001f88:	2000      	movs	r0, #0
 8001f8a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 8001f8e:	b002      	add	sp, #8
 8001f90:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f92:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8001f96:	68de      	ldr	r6, [r3, #12]
 8001f98:	f1ac 0c1e 	sub.w	ip, ip, #30
 8001f9c:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fa0:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fa4:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001fa8:	ea26 060c 	bic.w	r6, r6, ip
 8001fac:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fae:	68de      	ldr	r6, [r3, #12]
 8001fb0:	4334      	orrs	r4, r6
 8001fb2:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 8001fb4:	684c      	ldr	r4, [r1, #4]
 8001fb6:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fb8:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8001fbc:	d9d4      	bls.n	8001f68 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001fbe:	2c0c      	cmp	r4, #12
 8001fc0:	d81f      	bhi.n	8002002 <HAL_ADC_ConfigChannel+0xea>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fc2:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8001fc4:	3923      	subs	r1, #35	@ 0x23
 8001fc6:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fc8:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fca:	fa06 f101 	lsl.w	r1, r6, r1
 8001fce:	ea24 0101 	bic.w	r1, r4, r1
 8001fd2:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fd4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fd6:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fd8:	4925      	ldr	r1, [pc, #148]	@ (8002070 <HAL_ADC_ConfigChannel+0x158>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fda:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fdc:	428b      	cmp	r3, r1
 8001fde:	d1d3      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x70>
 8001fe0:	2d12      	cmp	r5, #18
 8001fe2:	d01b      	beq.n	800201c <HAL_ADC_ConfigChannel+0x104>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fe4:	4b23      	ldr	r3, [pc, #140]	@ (8002074 <HAL_ADC_ConfigChannel+0x15c>)
 8001fe6:	429d      	cmp	r5, r3
 8001fe8:	d022      	beq.n	8002030 <HAL_ADC_ConfigChannel+0x118>
 8001fea:	2d11      	cmp	r5, #17
 8001fec:	d1cc      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001fee:	4b22      	ldr	r3, [pc, #136]	@ (8002078 <HAL_ADC_ConfigChannel+0x160>)
 8001ff0:	6859      	ldr	r1, [r3, #4]
 8001ff2:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8001ff6:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ff8:	6859      	ldr	r1, [r3, #4]
 8001ffa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8001ffe:	6059      	str	r1, [r3, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002000:	e7c2      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002002:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002004:	3941      	subs	r1, #65	@ 0x41
 8002006:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002008:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800200a:	fa06 f101 	lsl.w	r1, r6, r1
 800200e:	ea24 0101 	bic.w	r1, r4, r1
 8002012:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002014:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002016:	4308      	orrs	r0, r1
 8002018:	62d8      	str	r0, [r3, #44]	@ 0x2c
 800201a:	e7b2      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800201c:	4b16      	ldr	r3, [pc, #88]	@ (8002078 <HAL_ADC_ConfigChannel+0x160>)
 800201e:	6859      	ldr	r1, [r3, #4]
 8002020:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8002024:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002026:	6859      	ldr	r1, [r3, #4]
 8002028:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 800202c:	6059      	str	r1, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800202e:	e7ab      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002030:	4b11      	ldr	r3, [pc, #68]	@ (8002078 <HAL_ADC_ConfigChannel+0x160>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002032:	4c12      	ldr	r4, [pc, #72]	@ (800207c <HAL_ADC_ConfigChannel+0x164>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002034:	6859      	ldr	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002036:	4812      	ldr	r0, [pc, #72]	@ (8002080 <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002038:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 800203c:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800203e:	6859      	ldr	r1, [r3, #4]
 8002040:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8002044:	6059      	str	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002046:	6823      	ldr	r3, [r4, #0]
 8002048:	fba0 0303 	umull	r0, r3, r0, r3
 800204c:	0c9b      	lsrs	r3, r3, #18
 800204e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8002056:	9b01      	ldr	r3, [sp, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d095      	beq.n	8001f88 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 800205c:	9b01      	ldr	r3, [sp, #4]
 800205e:	3b01      	subs	r3, #1
 8002060:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8002062:	9b01      	ldr	r3, [sp, #4]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f9      	bne.n	800205c <HAL_ADC_ConfigChannel+0x144>
 8002068:	e78e      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 800206a:	2002      	movs	r0, #2
}
 800206c:	b002      	add	sp, #8
 800206e:	bd70      	pop	{r4, r5, r6, pc}
 8002070:	40012000 	.word	0x40012000
 8002074:	10000012 	.word	0x10000012
 8002078:	40012300 	.word	0x40012300
 800207c:	20000000 	.word	0x20000000
 8002080:	431bde83 	.word	0x431bde83

08002084 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002084:	4907      	ldr	r1, [pc, #28]	@ (80020a4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002086:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002088:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800208e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002092:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002094:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002096:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800209a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800209e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	e000ed00 	.word	0xe000ed00

080020a8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002118 <HAL_NVIC_SetPriority+0x70>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020b0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020b2:	f1c3 0e07 	rsb	lr, r3, #7
 80020b6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ba:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020be:	bf28      	it	cs
 80020c0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020c4:	f1bc 0f06 	cmp.w	ip, #6
 80020c8:	d91c      	bls.n	8002104 <HAL_NVIC_SetPriority+0x5c>
 80020ca:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	fa03 f30c 	lsl.w	r3, r3, ip
 80020d6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
 80020de:	fa03 f30e 	lsl.w	r3, r3, lr
 80020e2:	ea21 0303 	bic.w	r3, r1, r3
 80020e6:	fa03 f30c 	lsl.w	r3, r3, ip
 80020ea:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ec:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80020ee:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80020f2:	db0a      	blt.n	800210a <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80020f8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80020fc:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002100:	f85d fb04 	ldr.w	pc, [sp], #4
 8002104:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002106:	4694      	mov	ip, r2
 8002108:	e7e7      	b.n	80020da <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210a:	4a04      	ldr	r2, [pc, #16]	@ (800211c <HAL_NVIC_SetPriority+0x74>)
 800210c:	f000 000f 	and.w	r0, r0, #15
 8002110:	4402      	add	r2, r0
 8002112:	7613      	strb	r3, [r2, #24]
 8002114:	f85d fb04 	ldr.w	pc, [sp], #4
 8002118:	e000ed00 	.word	0xe000ed00
 800211c:	e000ecfc 	.word	0xe000ecfc

08002120 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002120:	2800      	cmp	r0, #0
 8002122:	db07      	blt.n	8002134 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002124:	4a04      	ldr	r2, [pc, #16]	@ (8002138 <HAL_NVIC_EnableIRQ+0x18>)
 8002126:	0941      	lsrs	r1, r0, #5
 8002128:	2301      	movs	r3, #1
 800212a:	f000 001f 	and.w	r0, r0, #31
 800212e:	4083      	lsls	r3, r0
 8002130:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	e000e100 	.word	0xe000e100

0800213c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800213c:	3801      	subs	r0, #1
 800213e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8002142:	d301      	bcc.n	8002148 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002144:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002146:	4770      	bx	lr
{
 8002148:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800214a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214e:	4c07      	ldr	r4, [pc, #28]	@ (800216c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002150:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002152:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8002156:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800215a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800215e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002160:	619a      	str	r2, [r3, #24]
}
 8002162:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002166:	6119      	str	r1, [r3, #16]
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002170:	b538      	push	{r3, r4, r5, lr}
 8002172:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002174:	f7ff fd3c 	bl	8001bf0 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002178:	2c00      	cmp	r4, #0
 800217a:	d06f      	beq.n	800225c <HAL_DMA_Init+0xec>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800217c:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 800217e:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002180:	2102      	movs	r1, #2
 8002182:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8002186:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	f022 0201 	bic.w	r2, r2, #1
 8002190:	4605      	mov	r5, r0
 8002192:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002194:	e005      	b.n	80021a2 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002196:	f7ff fd2b 	bl	8001bf0 <HAL_GetTick>
 800219a:	1b43      	subs	r3, r0, r5
 800219c:	2b05      	cmp	r3, #5
 800219e:	d839      	bhi.n	8002214 <HAL_DMA_Init+0xa4>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021a0:	6823      	ldr	r3, [r4, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	07d1      	lsls	r1, r2, #31
 80021a6:	d4f6      	bmi.n	8002196 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021a8:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 80021ac:	68e1      	ldr	r1, [r4, #12]
 80021ae:	4302      	orrs	r2, r0
 80021b0:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b2:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021b6:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b8:	432a      	orrs	r2, r5
 80021ba:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021bc:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 80021be:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c0:	4302      	orrs	r2, r0
 80021c2:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021c4:	4932      	ldr	r1, [pc, #200]	@ (8002290 <HAL_DMA_Init+0x120>)
 80021c6:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80021c8:	6a25      	ldr	r5, [r4, #32]
 80021ca:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021cc:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021ce:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80021d0:	2904      	cmp	r1, #4
 80021d2:	d026      	beq.n	8002222 <HAL_DMA_Init+0xb2>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021d4:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021d6:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021d8:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021dc:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021de:	b2d8      	uxtb	r0, r3
 80021e0:	4a2c      	ldr	r2, [pc, #176]	@ (8002294 <HAL_DMA_Init+0x124>)
  hdma->Instance->FCR = tmp;
 80021e2:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021e4:	3810      	subs	r0, #16
 80021e6:	fba2 5200 	umull	r5, r2, r2, r0
 80021ea:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021ec:	492a      	ldr	r1, [pc, #168]	@ (8002298 <HAL_DMA_Init+0x128>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021f2:	5c89      	ldrb	r1, [r1, r2]
 80021f4:	65e1      	str	r1, [r4, #92]	@ 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021f6:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 80021fa:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021fc:	bf88      	it	hi
 80021fe:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002200:	223f      	movs	r2, #63	@ 0x3f
 8002202:	408a      	lsls	r2, r1
 8002204:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002206:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002208:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 800220a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800220c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800220e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8002212:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002214:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002216:	2220      	movs	r2, #32
 8002218:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800221a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 800221e:	4618      	mov	r0, r3
}
 8002220:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002222:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8002226:	4329      	orrs	r1, r5
 8002228:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 800222a:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 800222c:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 800222e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002230:	f021 0107 	bic.w	r1, r1, #7
 8002234:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002236:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800223a:	2d00      	cmp	r5, #0
 800223c:	d0cf      	beq.n	80021de <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800223e:	b178      	cbz	r0, 8002260 <HAL_DMA_Init+0xf0>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002240:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8002244:	d016      	beq.n	8002274 <HAL_DMA_Init+0x104>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002246:	2a02      	cmp	r2, #2
 8002248:	d903      	bls.n	8002252 <HAL_DMA_Init+0xe2>
 800224a:	2a03      	cmp	r2, #3
 800224c:	d1c7      	bne.n	80021de <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800224e:	01ea      	lsls	r2, r5, #7
 8002250:	d5c5      	bpl.n	80021de <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002252:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8002254:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002256:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002258:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 800225c:	2001      	movs	r0, #1
}
 800225e:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8002260:	2a01      	cmp	r2, #1
 8002262:	d003      	beq.n	800226c <HAL_DMA_Init+0xfc>
 8002264:	f032 0202 	bics.w	r2, r2, #2
 8002268:	d1b9      	bne.n	80021de <HAL_DMA_Init+0x6e>
 800226a:	e7f0      	b.n	800224e <HAL_DMA_Init+0xde>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800226c:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8002270:	d1b5      	bne.n	80021de <HAL_DMA_Init+0x6e>
 8002272:	e7ee      	b.n	8002252 <HAL_DMA_Init+0xe2>
    switch (tmp)
 8002274:	2a03      	cmp	r2, #3
 8002276:	d8b2      	bhi.n	80021de <HAL_DMA_Init+0x6e>
 8002278:	a001      	add	r0, pc, #4	@ (adr r0, 8002280 <HAL_DMA_Init+0x110>)
 800227a:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800227e:	bf00      	nop
 8002280:	08002253 	.word	0x08002253
 8002284:	0800224f 	.word	0x0800224f
 8002288:	08002253 	.word	0x08002253
 800228c:	0800226d 	.word	0x0800226d
 8002290:	f010803f 	.word	0xf010803f
 8002294:	aaaaaaab 	.word	0xaaaaaaab
 8002298:	080052e8 	.word	0x080052e8

0800229c <HAL_DMA_Start_IT>:
{
 800229c:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 800229e:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022a2:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 80022a4:	2c01      	cmp	r4, #1
 80022a6:	d00a      	beq.n	80022be <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 80022a8:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 80022ac:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80022b0:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 80022b2:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80022b6:	d005      	beq.n	80022c4 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 80022b8:	2300      	movs	r3, #0
 80022ba:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 80022be:	2002      	movs	r0, #2
}
 80022c0:	bc70      	pop	{r4, r5, r6}
 80022c2:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 80022c4:	2602      	movs	r6, #2
 80022c6:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80022ca:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022cc:	2600      	movs	r6, #0
 80022ce:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80022d0:	6826      	ldr	r6, [r4, #0]
 80022d2:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 80022d6:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80022d8:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022da:	6883      	ldr	r3, [r0, #8]
 80022dc:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 80022de:	bf0e      	itee	eq
 80022e0:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80022e2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80022e4:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022e6:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80022e8:	bf08      	it	eq
 80022ea:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022ec:	233f      	movs	r3, #63	@ 0x3f
 80022ee:	4093      	lsls	r3, r2
 80022f0:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80022f2:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80022f4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80022f6:	f043 0316 	orr.w	r3, r3, #22
 80022fa:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80022fc:	b11a      	cbz	r2, 8002306 <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 80022fe:	6823      	ldr	r3, [r4, #0]
 8002300:	f043 0308 	orr.w	r3, r3, #8
 8002304:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002306:	6823      	ldr	r3, [r4, #0]
 8002308:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800230c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800230e:	6023      	str	r3, [r4, #0]
}
 8002310:	bc70      	pop	{r4, r5, r6}
 8002312:	4770      	bx	lr

08002314 <HAL_DMA_Abort>:
{
 8002314:	b570      	push	{r4, r5, r6, lr}
 8002316:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002318:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 800231a:	f7ff fc69 	bl	8001bf0 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800231e:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002322:	2b02      	cmp	r3, #2
 8002324:	d006      	beq.n	8002334 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002326:	2380      	movs	r3, #128	@ 0x80
 8002328:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 800232a:	2300      	movs	r3, #0
 800232c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8002330:	2001      	movs	r0, #1
}
 8002332:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002334:	6823      	ldr	r3, [r4, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	f022 0216 	bic.w	r2, r2, #22
 800233c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800233e:	695a      	ldr	r2, [r3, #20]
 8002340:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002344:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002346:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002348:	4605      	mov	r5, r0
 800234a:	b342      	cbz	r2, 800239e <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	f022 0208 	bic.w	r2, r2, #8
 8002352:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	f022 0201 	bic.w	r2, r2, #1
 800235a:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800235c:	e005      	b.n	800236a <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800235e:	f7ff fc47 	bl	8001bf0 <HAL_GetTick>
 8002362:	1b43      	subs	r3, r0, r5
 8002364:	2b05      	cmp	r3, #5
 8002366:	d810      	bhi.n	800238a <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002368:	6823      	ldr	r3, [r4, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f013 0301 	ands.w	r3, r3, #1
 8002370:	d1f5      	bne.n	800235e <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002372:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8002374:	223f      	movs	r2, #63	@ 0x3f
 8002376:	408a      	lsls	r2, r1
  return HAL_OK;
 8002378:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 800237a:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 800237c:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800237e:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8002380:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002384:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8002388:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800238a:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800238c:	2220      	movs	r2, #32
 800238e:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002390:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002392:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002396:	2300      	movs	r3, #0
 8002398:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 800239c:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800239e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80023a0:	2a00      	cmp	r2, #0
 80023a2:	d1d3      	bne.n	800234c <HAL_DMA_Abort+0x38>
 80023a4:	e7d6      	b.n	8002354 <HAL_DMA_Abort+0x40>
 80023a6:	bf00      	nop

080023a8 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023a8:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d003      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023b0:	2380      	movs	r3, #128	@ 0x80
 80023b2:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 80023b4:	2001      	movs	r0, #1
 80023b6:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80023b8:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80023ba:	2305      	movs	r3, #5
 80023bc:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 80023c0:	6813      	ldr	r3, [r2, #0]
 80023c2:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 80023c6:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 80023c8:	6013      	str	r3, [r2, #0]
}
 80023ca:	4770      	bx	lr

080023cc <HAL_DMA_IRQHandler>:
{
 80023cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ce:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 80023d0:	4a67      	ldr	r2, [pc, #412]	@ (8002570 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023d2:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80023d4:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023da:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 80023dc:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023de:	2208      	movs	r2, #8
 80023e0:	409a      	lsls	r2, r3
 80023e2:	422a      	tst	r2, r5
{
 80023e4:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023e6:	d003      	beq.n	80023f0 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80023e8:	6801      	ldr	r1, [r0, #0]
 80023ea:	6808      	ldr	r0, [r1, #0]
 80023ec:	0740      	lsls	r0, r0, #29
 80023ee:	d478      	bmi.n	80024e2 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023f0:	2201      	movs	r2, #1
 80023f2:	409a      	lsls	r2, r3
 80023f4:	422a      	tst	r2, r5
 80023f6:	d003      	beq.n	8002400 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023f8:	6821      	ldr	r1, [r4, #0]
 80023fa:	6949      	ldr	r1, [r1, #20]
 80023fc:	0608      	lsls	r0, r1, #24
 80023fe:	d46a      	bmi.n	80024d6 <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002400:	2204      	movs	r2, #4
 8002402:	409a      	lsls	r2, r3
 8002404:	422a      	tst	r2, r5
 8002406:	d003      	beq.n	8002410 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002408:	6821      	ldr	r1, [r4, #0]
 800240a:	6809      	ldr	r1, [r1, #0]
 800240c:	0789      	lsls	r1, r1, #30
 800240e:	d45c      	bmi.n	80024ca <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002410:	2210      	movs	r2, #16
 8002412:	409a      	lsls	r2, r3
 8002414:	422a      	tst	r2, r5
 8002416:	d003      	beq.n	8002420 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002418:	6821      	ldr	r1, [r4, #0]
 800241a:	6808      	ldr	r0, [r1, #0]
 800241c:	0700      	lsls	r0, r0, #28
 800241e:	d441      	bmi.n	80024a4 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002420:	2220      	movs	r2, #32
 8002422:	409a      	lsls	r2, r3
 8002424:	422a      	tst	r2, r5
 8002426:	d014      	beq.n	8002452 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002428:	6821      	ldr	r1, [r4, #0]
 800242a:	6808      	ldr	r0, [r1, #0]
 800242c:	06c0      	lsls	r0, r0, #27
 800242e:	d510      	bpl.n	8002452 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002430:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002432:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8002436:	2a05      	cmp	r2, #5
 8002438:	d063      	beq.n	8002502 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800243a:	680b      	ldr	r3, [r1, #0]
 800243c:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002440:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002442:	d07e      	beq.n	8002542 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002444:	0319      	lsls	r1, r3, #12
 8002446:	f140 8089 	bpl.w	800255c <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 800244a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800244c:	b10b      	cbz	r3, 8002452 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 800244e:	4620      	mov	r0, r4
 8002450:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002452:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002454:	b323      	cbz	r3, 80024a0 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002456:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002458:	07da      	lsls	r2, r3, #31
 800245a:	d51a      	bpl.n	8002492 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 800245c:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800245e:	4945      	ldr	r1, [pc, #276]	@ (8002574 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002460:	2305      	movs	r3, #5
 8002462:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8002466:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002468:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 800246c:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002470:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8002472:	6013      	str	r3, [r2, #0]
 8002474:	e002      	b.n	800247c <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002476:	6813      	ldr	r3, [r2, #0]
 8002478:	07db      	lsls	r3, r3, #31
 800247a:	d504      	bpl.n	8002486 <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 800247c:	9b01      	ldr	r3, [sp, #4]
 800247e:	3301      	adds	r3, #1
 8002480:	42b3      	cmp	r3, r6
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	d9f7      	bls.n	8002476 <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 8002486:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8002488:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 800248a:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 800248e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002492:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002494:	b123      	cbz	r3, 80024a0 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8002496:	4620      	mov	r0, r4
}
 8002498:	b003      	add	sp, #12
 800249a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 800249e:	4718      	bx	r3
}
 80024a0:	b003      	add	sp, #12
 80024a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024a4:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024a6:	680a      	ldr	r2, [r1, #0]
 80024a8:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024ac:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024ae:	d122      	bne.n	80024f6 <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024b0:	05d2      	lsls	r2, r2, #23
 80024b2:	d403      	bmi.n	80024bc <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024b4:	680a      	ldr	r2, [r1, #0]
 80024b6:	f022 0208 	bic.w	r2, r2, #8
 80024ba:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80024bc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80024be:	2a00      	cmp	r2, #0
 80024c0:	d0ae      	beq.n	8002420 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 80024c2:	4620      	mov	r0, r4
 80024c4:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024c6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80024c8:	e7aa      	b.n	8002420 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024ca:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80024ce:	f042 0204 	orr.w	r2, r2, #4
 80024d2:	6562      	str	r2, [r4, #84]	@ 0x54
 80024d4:	e79c      	b.n	8002410 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024d6:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80024da:	f042 0202 	orr.w	r2, r2, #2
 80024de:	6562      	str	r2, [r4, #84]	@ 0x54
 80024e0:	e78e      	b.n	8002400 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80024e2:	6808      	ldr	r0, [r1, #0]
 80024e4:	f020 0004 	bic.w	r0, r0, #4
 80024e8:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80024ea:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	6562      	str	r2, [r4, #84]	@ 0x54
 80024f4:	e77c      	b.n	80023f0 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024f6:	0311      	lsls	r1, r2, #12
 80024f8:	d5e0      	bpl.n	80024bc <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80024fa:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80024fc:	2a00      	cmp	r2, #0
 80024fe:	d1e0      	bne.n	80024c2 <HAL_DMA_IRQHandler+0xf6>
 8002500:	e78e      	b.n	8002420 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002502:	680a      	ldr	r2, [r1, #0]
 8002504:	f022 0216 	bic.w	r2, r2, #22
 8002508:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800250a:	694a      	ldr	r2, [r1, #20]
 800250c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002510:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002512:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002514:	b33a      	cbz	r2, 8002566 <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002516:	680a      	ldr	r2, [r1, #0]
 8002518:	f022 0208 	bic.w	r2, r2, #8
 800251c:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800251e:	223f      	movs	r2, #63	@ 0x3f
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8002524:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002526:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002528:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 800252a:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 800252c:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002530:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8002534:	2900      	cmp	r1, #0
 8002536:	d0b3      	beq.n	80024a0 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8002538:	4620      	mov	r0, r4
}
 800253a:	b003      	add	sp, #12
 800253c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8002540:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002542:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8002546:	d180      	bne.n	800244a <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002548:	680a      	ldr	r2, [r1, #0]
 800254a:	f022 0210 	bic.w	r2, r2, #16
 800254e:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002550:	2201      	movs	r2, #1
 8002552:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002556:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 800255a:	e776      	b.n	800244a <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 800255c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800255e:	2b00      	cmp	r3, #0
 8002560:	f47f af75 	bne.w	800244e <HAL_DMA_IRQHandler+0x82>
 8002564:	e775      	b.n	8002452 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002566:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002568:	2a00      	cmp	r2, #0
 800256a:	d1d4      	bne.n	8002516 <HAL_DMA_IRQHandler+0x14a>
 800256c:	e7d7      	b.n	800251e <HAL_DMA_IRQHandler+0x152>
 800256e:	bf00      	nop
 8002570:	20000000 	.word	0x20000000
 8002574:	1b4e81b5 	.word	0x1b4e81b5

08002578 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800257c:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800257e:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002580:	f8df a1d4 	ldr.w	sl, [pc, #468]	@ 8002758 <HAL_GPIO_Init+0x1e0>
{
 8002584:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 8002586:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800258a:	4689      	mov	r9, r1
 800258c:	e003      	b.n	8002596 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800258e:	3301      	adds	r3, #1
 8002590:	2b10      	cmp	r3, #16
 8002592:	f000 8082 	beq.w	800269a <HAL_GPIO_Init+0x122>
    ioposition = 0x01U << position;
 8002596:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800259a:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 800259e:	43a2      	bics	r2, r4
 80025a0:	d1f5      	bne.n	800258e <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025a2:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80025a6:	f001 0203 	and.w	r2, r1, #3
 80025aa:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025ae:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025b0:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b2:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025b6:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b8:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025bc:	d970      	bls.n	80026a0 <HAL_GPIO_Init+0x128>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025be:	2a03      	cmp	r2, #3
 80025c0:	f040 80a7 	bne.w	8002712 <HAL_GPIO_Init+0x19a>
      temp = GPIOx->MODER;
 80025c4:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025c6:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025ca:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025cc:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025ce:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80025d2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025d4:	d0db      	beq.n	800258e <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025d6:	2200      	movs	r2, #0
 80025d8:	9203      	str	r2, [sp, #12]
 80025da:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80025de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025e2:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 80025e6:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80025ea:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80025ee:	9203      	str	r2, [sp, #12]
 80025f0:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80025f2:	f023 0203 	bic.w	r2, r3, #3
 80025f6:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025fa:	f003 0703 	and.w	r7, r3, #3
 80025fe:	260f      	movs	r6, #15
 8002600:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8002604:	00bf      	lsls	r7, r7, #2
 8002606:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800260a:	4e50      	ldr	r6, [pc, #320]	@ (800274c <HAL_GPIO_Init+0x1d4>)
        temp = SYSCFG->EXTICR[position >> 2U];
 800260c:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800260e:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002610:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002614:	d018      	beq.n	8002648 <HAL_GPIO_Init+0xd0>
 8002616:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800261a:	42b0      	cmp	r0, r6
 800261c:	f000 8084 	beq.w	8002728 <HAL_GPIO_Init+0x1b0>
 8002620:	4e4b      	ldr	r6, [pc, #300]	@ (8002750 <HAL_GPIO_Init+0x1d8>)
 8002622:	42b0      	cmp	r0, r6
 8002624:	f000 8086 	beq.w	8002734 <HAL_GPIO_Init+0x1bc>
 8002628:	f8df c130 	ldr.w	ip, [pc, #304]	@ 800275c <HAL_GPIO_Init+0x1e4>
 800262c:	4560      	cmp	r0, ip
 800262e:	f000 8087 	beq.w	8002740 <HAL_GPIO_Init+0x1c8>
 8002632:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8002760 <HAL_GPIO_Init+0x1e8>
 8002636:	4560      	cmp	r0, ip
 8002638:	bf0c      	ite	eq
 800263a:	f04f 0c04 	moveq.w	ip, #4
 800263e:	f04f 0c07 	movne.w	ip, #7
 8002642:	fa0c f707 	lsl.w	r7, ip, r7
 8002646:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002648:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800264a:	4a42      	ldr	r2, [pc, #264]	@ (8002754 <HAL_GPIO_Init+0x1dc>)
 800264c:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800264e:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8002650:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002654:	4e3f      	ldr	r6, [pc, #252]	@ (8002754 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8002656:	bf54      	ite	pl
 8002658:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800265a:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 800265e:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8002660:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8002662:	4e3c      	ldr	r6, [pc, #240]	@ (8002754 <HAL_GPIO_Init+0x1dc>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002664:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8002666:	bf54      	ite	pl
 8002668:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800266a:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 800266e:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 8002670:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002672:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8002674:	4e37      	ldr	r6, [pc, #220]	@ (8002754 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8002676:	bf54      	ite	pl
 8002678:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800267a:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 800267e:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002680:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002682:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002684:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002688:	4932      	ldr	r1, [pc, #200]	@ (8002754 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 800268a:	bf54      	ite	pl
 800268c:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800268e:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002692:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8002694:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002696:	f47f af7e 	bne.w	8002596 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 800269a:	b005      	add	sp, #20
 800269c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 80026a0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026a2:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026a6:	f8d9 700c 	ldr.w	r7, [r9, #12]
 80026aa:	fa07 f70c 	lsl.w	r7, r7, ip
 80026ae:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80026b2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80026b4:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026b6:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026ba:	f3c1 1700 	ubfx	r7, r1, #4, #1
 80026be:	409f      	lsls	r7, r3
 80026c0:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80026c4:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80026c6:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026c8:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026cc:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80026d0:	fa07 f70c 	lsl.w	r7, r7, ip
 80026d4:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d8:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80026da:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026dc:	f47f af72 	bne.w	80025c4 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 80026e0:	08df      	lsrs	r7, r3, #3
 80026e2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80026e6:	9701      	str	r7, [sp, #4]
 80026e8:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026ea:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 80026ee:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026f0:	f003 0e07 	and.w	lr, r3, #7
 80026f4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80026f8:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026fa:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026fe:	fa06 fe0e 	lsl.w	lr, r6, lr
 8002702:	9e00      	ldr	r6, [sp, #0]
 8002704:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002708:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800270a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800270e:	6237      	str	r7, [r6, #32]
 8002710:	e758      	b.n	80025c4 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 8002712:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002714:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002718:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800271c:	fa07 f70c 	lsl.w	r7, r7, ip
 8002720:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8002724:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002726:	e74d      	b.n	80025c4 <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002728:	f04f 0c01 	mov.w	ip, #1
 800272c:	fa0c f707 	lsl.w	r7, ip, r7
 8002730:	433d      	orrs	r5, r7
 8002732:	e789      	b.n	8002648 <HAL_GPIO_Init+0xd0>
 8002734:	f04f 0c02 	mov.w	ip, #2
 8002738:	fa0c f707 	lsl.w	r7, ip, r7
 800273c:	433d      	orrs	r5, r7
 800273e:	e783      	b.n	8002648 <HAL_GPIO_Init+0xd0>
 8002740:	f04f 0c03 	mov.w	ip, #3
 8002744:	fa0c f707 	lsl.w	r7, ip, r7
 8002748:	433d      	orrs	r5, r7
 800274a:	e77d      	b.n	8002648 <HAL_GPIO_Init+0xd0>
 800274c:	40020000 	.word	0x40020000
 8002750:	40020800 	.word	0x40020800
 8002754:	40013c00 	.word	0x40013c00
 8002758:	40023800 	.word	0x40023800
 800275c:	40020c00 	.word	0x40020c00
 8002760:	40021000 	.word	0x40021000

08002764 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002764:	b902      	cbnz	r2, 8002768 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002766:	0409      	lsls	r1, r1, #16
 8002768:	6181      	str	r1, [r0, #24]
  }
}
 800276a:	4770      	bx	lr

0800276c <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800276c:	2800      	cmp	r0, #0
 800276e:	f000 80b8 	beq.w	80028e2 <HAL_I2C_Init+0x176>
{
 8002772:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002774:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002778:	4604      	mov	r4, r0
 800277a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800277e:	2b00      	cmp	r3, #0
 8002780:	f000 8098 	beq.w	80028b4 <HAL_I2C_Init+0x148>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002784:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002786:	2224      	movs	r2, #36	@ 0x24
 8002788:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800279a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027a4:	f000 fe4c 	bl	8003440 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027a8:	6865      	ldr	r5, [r4, #4]
 80027aa:	4b4f      	ldr	r3, [pc, #316]	@ (80028e8 <HAL_I2C_Init+0x17c>)
 80027ac:	429d      	cmp	r5, r3
 80027ae:	d84f      	bhi.n	8002850 <HAL_I2C_Init+0xe4>
 80027b0:	4b4e      	ldr	r3, [pc, #312]	@ (80028ec <HAL_I2C_Init+0x180>)
 80027b2:	4298      	cmp	r0, r3
 80027b4:	d97c      	bls.n	80028b0 <HAL_I2C_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027b6:	4b4e      	ldr	r3, [pc, #312]	@ (80028f0 <HAL_I2C_Init+0x184>)
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027b8:	006a      	lsls	r2, r5, #1
  freqrange = I2C_FREQRANGE(pclk1);
 80027ba:	fba3 3500 	umull	r3, r5, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027be:	1e43      	subs	r3, r0, #1
 80027c0:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027c4:	6822      	ldr	r2, [r4, #0]
 80027c6:	6851      	ldr	r1, [r2, #4]
 80027c8:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80027cc:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 80027d0:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027d2:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 80027d4:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027d8:	f10c 0c01 	add.w	ip, ip, #1
 80027dc:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80027e0:	ea41 010c 	orr.w	r1, r1, ip
 80027e4:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027e6:	69d1      	ldr	r1, [r2, #28]
 80027e8:	f640 70fc 	movw	r0, #4092	@ 0xffc
 80027ec:	3301      	adds	r3, #1
 80027ee:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 80027f2:	4203      	tst	r3, r0
 80027f4:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80027f8:	d161      	bne.n	80028be <HAL_I2C_Init+0x152>
 80027fa:	2304      	movs	r3, #4
 80027fc:	430b      	orrs	r3, r1
 80027fe:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002800:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002804:	6811      	ldr	r1, [r2, #0]
 8002806:	4303      	orrs	r3, r0
 8002808:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 800280c:	430b      	orrs	r3, r1
 800280e:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002810:	6891      	ldr	r1, [r2, #8]
 8002812:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8002816:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 800281a:	4303      	orrs	r3, r0
 800281c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002820:	430b      	orrs	r3, r1
 8002822:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002824:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002828:	68d1      	ldr	r1, [r2, #12]
 800282a:	4303      	orrs	r3, r0
 800282c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002830:	430b      	orrs	r3, r1
 8002832:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002834:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002836:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8002838:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 800283c:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 800283e:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002840:	6423      	str	r3, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002842:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002846:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002848:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e

  return HAL_OK;
 800284c:	4618      	mov	r0, r3
}
 800284e:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002850:	4b28      	ldr	r3, [pc, #160]	@ (80028f4 <HAL_I2C_Init+0x188>)
 8002852:	4298      	cmp	r0, r3
 8002854:	d92c      	bls.n	80028b0 <HAL_I2C_Init+0x144>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002856:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002858:	4b25      	ldr	r3, [pc, #148]	@ (80028f0 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800285a:	4e27      	ldr	r6, [pc, #156]	@ (80028f8 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 800285c:	fba3 3c00 	umull	r3, ip, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002860:	1e43      	subs	r3, r0, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002862:	6850      	ldr	r0, [r2, #4]
 8002864:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002868:	ea40 409c 	orr.w	r0, r0, ip, lsr #18
 800286c:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800286e:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002872:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002876:	fb00 f101 	mul.w	r1, r0, r1
 800287a:	fba6 6101 	umull	r6, r1, r6, r1
 800287e:	6a10      	ldr	r0, [r2, #32]
 8002880:	0989      	lsrs	r1, r1, #6
 8002882:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002886:	3101      	adds	r1, #1
 8002888:	4301      	orrs	r1, r0
 800288a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800288c:	69d1      	ldr	r1, [r2, #28]
 800288e:	68a0      	ldr	r0, [r4, #8]
 8002890:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002894:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002898:	b9a0      	cbnz	r0, 80028c4 <HAL_I2C_Init+0x158>
 800289a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800289e:	fbb3 f3f5 	udiv	r3, r3, r5
 80028a2:	3301      	adds	r3, #1
 80028a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a8:	b1cb      	cbz	r3, 80028de <HAL_I2C_Init+0x172>
 80028aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028ae:	e7a5      	b.n	80027fc <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80028b0:	2001      	movs	r0, #1
}
 80028b2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80028b4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 80028b8:	f7fe ffc6 	bl	8001848 <HAL_I2C_MspInit>
 80028bc:	e762      	b.n	8002784 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c2:	e79b      	b.n	80027fc <HAL_I2C_Init+0x90>
 80028c4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80028c8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80028cc:	fbb3 f3f5 	udiv	r3, r3, r5
 80028d0:	3301      	adds	r3, #1
 80028d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d6:	b113      	cbz	r3, 80028de <HAL_I2C_Init+0x172>
 80028d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028dc:	e78e      	b.n	80027fc <HAL_I2C_Init+0x90>
 80028de:	2301      	movs	r3, #1
 80028e0:	e78c      	b.n	80027fc <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80028e2:	2001      	movs	r0, #1
}
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	000186a0 	.word	0x000186a0
 80028ec:	001e847f 	.word	0x001e847f
 80028f0:	431bde83 	.word	0x431bde83
 80028f4:	003d08ff 	.word	0x003d08ff
 80028f8:	10624dd3 	.word	0x10624dd3

080028fc <HAL_I2S_Init>:
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80028fc:	2800      	cmp	r0, #0
 80028fe:	f000 809b 	beq.w	8002a38 <HAL_I2S_Init+0x13c>
{
 8002902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002904:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002908:	4604      	mov	r4, r0
 800290a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800290e:	2b00      	cmp	r3, #0
 8002910:	d077      	beq.n	8002a02 <HAL_I2S_Init+0x106>

  hi2s->State = HAL_I2S_STATE_BUSY;

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002912:	6821      	ldr	r1, [r4, #0]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002914:	6960      	ldr	r0, [r4, #20]
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002916:	68e5      	ldr	r5, [r4, #12]
  hi2s->State = HAL_I2S_STATE_BUSY;
 8002918:	2202      	movs	r2, #2
 800291a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800291e:	69cb      	ldr	r3, [r1, #28]
 8002920:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002924:	f023 030f 	bic.w	r3, r3, #15
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002928:	4290      	cmp	r0, r2
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800292a:	61cb      	str	r3, [r1, #28]
  hi2s->Instance->I2SPR = 0x0002U;
 800292c:	620a      	str	r2, [r1, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800292e:	d028      	beq.n	8002982 <HAL_I2S_Init+0x86>
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002930:	2d00      	cmp	r5, #0
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002932:	68a2      	ldr	r2, [r4, #8]
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002934:	bf15      	itete	ne
 8002936:	2640      	movne	r6, #64	@ 0x40
 8002938:	2620      	moveq	r6, #32
 800293a:	2320      	movne	r3, #32
 800293c:	2310      	moveq	r3, #16
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800293e:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002940:	2a20      	cmp	r2, #32
 8002942:	bf88      	it	hi
 8002944:	461e      	movhi	r6, r3
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002946:	f000 fe45 	bl	80035d4 <HAL_RCCEx_GetPeriphCLKFreq>
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800294a:	6922      	ldr	r2, [r4, #16]
 800294c:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8002950:	d05e      	beq.n	8002a10 <HAL_I2S_Init+0x114>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002952:	fbb0 f0f6 	udiv	r0, r0, r6
 8002956:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800295a:	6961      	ldr	r1, [r4, #20]
 800295c:	0043      	lsls	r3, r0, #1
 800295e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002962:	3305      	adds	r3, #5
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002964:	4935      	ldr	r1, [pc, #212]	@ (8002a3c <HAL_I2S_Init+0x140>)
 8002966:	fba1 1303 	umull	r1, r3, r1, r3

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800296a:	0918      	lsrs	r0, r3, #4
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800296c:	1e81      	subs	r1, r0, #2
 800296e:	29fd      	cmp	r1, #253	@ 0xfd
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002970:	f3c3 03c0 	ubfx	r3, r3, #3, #1
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002974:	d959      	bls.n	8002a2a <HAL_I2S_Init+0x12e>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002976:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002978:	f043 0310 	orr.w	r3, r3, #16
 800297c:	6463      	str	r3, [r4, #68]	@ 0x44
    return HAL_ERROR;
 800297e:	2001      	movs	r0, #1

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 8002980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002982:	6922      	ldr	r2, [r4, #16]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002984:	f8df c0c8 	ldr.w	ip, [pc, #200]	@ 8002a50 <HAL_I2S_Init+0x154>
 8002988:	69a7      	ldr	r7, [r4, #24]
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800298a:	4302      	orrs	r2, r0
 800298c:	620a      	str	r2, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800298e:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8002992:	69cb      	ldr	r3, [r1, #28]
 8002994:	ea42 0600 	orr.w	r6, r2, r0
 8002998:	ea03 030c 	and.w	r3, r3, ip
 800299c:	4333      	orrs	r3, r6
 800299e:	432b      	orrs	r3, r5
 80029a0:	433b      	orrs	r3, r7
 80029a2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029a6:	61cb      	str	r3, [r1, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80029a8:	6a23      	ldr	r3, [r4, #32]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d123      	bne.n	80029f6 <HAL_I2S_Init+0xfa>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80029ae:	4b24      	ldr	r3, [pc, #144]	@ (8002a40 <HAL_I2S_Init+0x144>)
 80029b0:	4e24      	ldr	r6, [pc, #144]	@ (8002a44 <HAL_I2S_Init+0x148>)
 80029b2:	4299      	cmp	r1, r3
 80029b4:	bf18      	it	ne
 80029b6:	f04f 2640 	movne.w	r6, #1073758208	@ 0x40004000
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80029ba:	4b23      	ldr	r3, [pc, #140]	@ (8002a48 <HAL_I2S_Init+0x14c>)
 80029bc:	6363      	str	r3, [r4, #52]	@ 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80029be:	69f3      	ldr	r3, [r6, #28]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80029c0:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80029c4:	ea03 030c 	and.w	r3, r3, ip
 80029c8:	61f3      	str	r3, [r6, #28]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80029ca:	bf18      	it	ne
 80029cc:	fab2 f282 	clzne	r2, r2
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80029d0:	f04f 0302 	mov.w	r3, #2
 80029d4:	6233      	str	r3, [r6, #32]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80029d6:	bf18      	it	ne
 80029d8:	0952      	lsrne	r2, r2, #5
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80029da:	69f3      	ldr	r3, [r6, #28]
                         (uint16_t)tmp                   | \
 80029dc:	bf14      	ite	ne
 80029de:	0212      	lslne	r2, r2, #8
 80029e0:	f44f 7280 	moveq.w	r2, #256	@ 0x100
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80029e4:	4328      	orrs	r0, r5
 80029e6:	4302      	orrs	r2, r0
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80029e8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80029ea:	433a      	orrs	r2, r7
 80029ec:	4313      	orrs	r3, r2
 80029ee:	b29b      	uxth	r3, r3
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80029f0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029f4:	61f3      	str	r3, [r6, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80029f6:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80029f8:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80029fa:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80029fc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 8002a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002a02:	4b12      	ldr	r3, [pc, #72]	@ (8002a4c <HAL_I2S_Init+0x150>)
    hi2s->Lock = HAL_UNLOCKED;
 8002a04:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002a08:	6343      	str	r3, [r0, #52]	@ 0x34
    HAL_I2S_MspInit(hi2s);
 8002a0a:	f7fe ff55 	bl	80018b8 <HAL_I2S_MspInit>
 8002a0e:	e780      	b.n	8002912 <HAL_I2S_Init+0x16>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002a10:	68e5      	ldr	r5, [r4, #12]
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a12:	6961      	ldr	r1, [r4, #20]
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002a14:	b175      	cbz	r5, 8002a34 <HAL_I2S_Init+0x138>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a16:	00b6      	lsls	r6, r6, #2
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a18:	fbb0 f0f6 	udiv	r0, r0, r6
 8002a1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a20:	0043      	lsls	r3, r0, #1
 8002a22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a26:	3305      	adds	r3, #5
 8002a28:	e79c      	b.n	8002964 <HAL_I2S_Init+0x68>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002a2a:	6821      	ldr	r1, [r4, #0]
 8002a2c:	68e5      	ldr	r5, [r4, #12]
 8002a2e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002a32:	e7a7      	b.n	8002984 <HAL_I2S_Init+0x88>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a34:	00f6      	lsls	r6, r6, #3
 8002a36:	e7ef      	b.n	8002a18 <HAL_I2S_Init+0x11c>
    return HAL_ERROR;
 8002a38:	2001      	movs	r0, #1
}
 8002a3a:	4770      	bx	lr
 8002a3c:	cccccccd 	.word	0xcccccccd
 8002a40:	40003800 	.word	0x40003800
 8002a44:	40003400 	.word	0x40003400
 8002a48:	08002c7d 	.word	0x08002c7d
 8002a4c:	08002b45 	.word	0x08002b45
 8002a50:	fffff040 	.word	0xfffff040

08002a54 <HAL_I2S_Transmit_DMA>:
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002a54:	2900      	cmp	r1, #0
 8002a56:	d051      	beq.n	8002afc <HAL_I2S_Transmit_DMA+0xa8>
 8002a58:	2a00      	cmp	r2, #0
 8002a5a:	d04f      	beq.n	8002afc <HAL_I2S_Transmit_DMA+0xa8>
{
 8002a5c:	b538      	push	{r3, r4, r5, lr}
  {
    return  HAL_ERROR;
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002a5e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	4604      	mov	r4, r0
 8002a66:	b2d8      	uxtb	r0, r3
 8002a68:	d135      	bne.n	8002ad6 <HAL_I2S_Transmit_DMA+0x82>
  {
    return HAL_BUSY;
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002a6a:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d031      	beq.n	8002ad6 <HAL_I2S_Transmit_DMA+0x82>

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002a72:	2303      	movs	r3, #3
  __HAL_LOCK(hi2s);
 8002a74:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->pTxBuffPtr = pData;

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002a78:	6825      	ldr	r5, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002a7a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	6463      	str	r3, [r4, #68]	@ 0x44
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002a82:	69e8      	ldr	r0, [r5, #28]
  hi2s->pTxBuffPtr = pData;
 8002a84:	6261      	str	r1, [r4, #36]	@ 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002a86:	f000 0007 	and.w	r0, r0, #7

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002a8a:	2328      	movs	r3, #40	@ 0x28
 8002a8c:	40c3      	lsrs	r3, r0
 8002a8e:	07d8      	lsls	r0, r3, #31
 8002a90:	d423      	bmi.n	8002ada <HAL_I2S_Transmit_DMA+0x86>
    hi2s->TxXferSize = (Size << 1U);
    hi2s->TxXferCount = (Size << 1U);
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002a92:	8522      	strh	r2, [r4, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8002a94:	8562      	strh	r2, [r4, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002a96:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002a98:	4b19      	ldr	r3, [pc, #100]	@ (8002b00 <HAL_I2S_Transmit_DMA+0xac>)
 8002a9a:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002a9c:	4b19      	ldr	r3, [pc, #100]	@ (8002b04 <HAL_I2S_Transmit_DMA+0xb0>)
 8002a9e:	63c3      	str	r3, [r0, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002aa0:	4b19      	ldr	r3, [pc, #100]	@ (8002b08 <HAL_I2S_Transmit_DMA+0xb4>)
 8002aa2:	64c3      	str	r3, [r0, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
                                 (uint32_t)hi2s->pTxBuffPtr,
                                 (uint32_t)&hi2s->Instance->DR,
                                 hi2s->TxXferSize))
 8002aa4:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002aa6:	f105 020c 	add.w	r2, r5, #12
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	f7ff fbf6 	bl	800229c <HAL_DMA_Start_IT>
 8002ab0:	b9c0      	cbnz	r0, 8002ae4 <HAL_I2S_Transmit_DMA+0x90>
  }

  __HAL_UNLOCK(hi2s);

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002ab2:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hi2s);
 8002ab4:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	0791      	lsls	r1, r2, #30
 8002abc:	d403      	bmi.n	8002ac6 <HAL_I2S_Transmit_DMA+0x72>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	f042 0202 	orr.w	r2, r2, #2
 8002ac4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002ac6:	69da      	ldr	r2, [r3, #28]
 8002ac8:	0552      	lsls	r2, r2, #21
 8002aca:	d403      	bmi.n	8002ad4 <HAL_I2S_Transmit_DMA+0x80>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002acc:	69da      	ldr	r2, [r3, #28]
 8002ace:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ad2:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
}
 8002ad4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8002ad6:	2002      	movs	r0, #2
}
 8002ad8:	bd38      	pop	{r3, r4, r5, pc}
    hi2s->TxXferSize = (Size << 1U);
 8002ada:	0053      	lsls	r3, r2, #1
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002ae0:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8002ae2:	e7d8      	b.n	8002a96 <HAL_I2S_Transmit_DMA+0x42>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002ae4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002ae6:	2101      	movs	r1, #1
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002ae8:	f043 0308 	orr.w	r3, r3, #8
    __HAL_UNLOCK(hi2s);
 8002aec:	2200      	movs	r2, #0
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002aee:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002af0:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 8002af4:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
    return  HAL_ERROR;
 8002af8:	2001      	movs	r0, #1
}
 8002afa:	bd38      	pop	{r3, r4, r5, pc}
    return  HAL_ERROR;
 8002afc:	2001      	movs	r0, #1
}
 8002afe:	4770      	bx	lr
 8002b00:	08002b0d 	.word	0x08002b0d
 8002b04:	08002b19 	.word	0x08002b19
 8002b08:	08002c4d 	.word	0x08002c4d

08002b0c <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b508      	push	{r3, lr}

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002b0e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8002b10:	f7fe fc42 	bl	8001398 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b14:	bd08      	pop	{r3, pc}
 8002b16:	bf00      	nop

08002b18 <I2S_DMATxCplt>:
{
 8002b18:	b508      	push	{r3, lr}
  if (hdma->Init.Mode == DMA_NORMAL)
 8002b1a:	69c3      	ldr	r3, [r0, #28]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002b1c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8002b1e:	b94b      	cbnz	r3, 8002b34 <I2S_DMATxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002b20:	6801      	ldr	r1, [r0, #0]
 8002b22:	684a      	ldr	r2, [r1, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002b24:	f04f 0c01 	mov.w	ip, #1
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002b28:	f022 0202 	bic.w	r2, r2, #2
 8002b2c:	604a      	str	r2, [r1, #4]
    hi2s->TxXferCount = 0U;
 8002b2e:	8543      	strh	r3, [r0, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8002b30:	f880 c041 	strb.w	ip, [r0, #65]	@ 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 8002b34:	f7fe fc5e 	bl	80013f4 <HAL_I2S_TxCpltCallback>
}
 8002b38:	bd08      	pop	{r3, pc}
 8002b3a:	bf00      	nop

08002b3c <HAL_I2S_RxCpltCallback>:
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop

08002b40 <HAL_I2S_ErrorCallback>:
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop

08002b44 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002b44:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002b46:	6803      	ldr	r3, [r0, #0]
{
 8002b48:	b084      	sub	sp, #16
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	9201      	str	r2, [sp, #4]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002b4e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8002b52:	2a04      	cmp	r2, #4
{
 8002b54:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002b56:	d005      	beq.n	8002b64 <I2S_IRQHandler+0x20>
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002b58:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d031      	beq.n	8002bc4 <I2S_IRQHandler+0x80>
#else
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b60:	b004      	add	sp, #16
 8002b62:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002b64:	9a01      	ldr	r2, [sp, #4]
 8002b66:	07d1      	lsls	r1, r2, #31
 8002b68:	d50f      	bpl.n	8002b8a <I2S_IRQHandler+0x46>
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	0652      	lsls	r2, r2, #25
 8002b6e:	d50c      	bpl.n	8002b8a <I2S_IRQHandler+0x46>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002b70:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002b72:	68da      	ldr	r2, [r3, #12]
 8002b74:	f821 2b02 	strh.w	r2, [r1], #2
  hi2s->RxXferCount--;
 8002b78:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
  hi2s->pRxBuffPtr++;
 8002b7a:	62c1      	str	r1, [r0, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002b7c:	3a01      	subs	r2, #1
 8002b7e:	b292      	uxth	r2, r2
 8002b80:	8642      	strh	r2, [r0, #50]	@ 0x32
  if (hi2s->RxXferCount == 0U)
 8002b82:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 8002b84:	b292      	uxth	r2, r2
 8002b86:	2a00      	cmp	r2, #0
 8002b88:	d04a      	beq.n	8002c20 <I2S_IRQHandler+0xdc>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b8a:	9b01      	ldr	r3, [sp, #4]
 8002b8c:	0659      	lsls	r1, r3, #25
 8002b8e:	d5e3      	bpl.n	8002b58 <I2S_IRQHandler+0x14>
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	0692      	lsls	r2, r2, #26
 8002b96:	d5df      	bpl.n	8002b58 <I2S_IRQHandler+0x14>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b98:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b9a:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b9c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ba0:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002ba2:	9102      	str	r1, [sp, #8]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	9202      	str	r2, [sp, #8]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	9302      	str	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8002bac:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002bae:	9a02      	ldr	r2, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8002bb0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002bb4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002bb6:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8002bba:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002bbc:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002bbe:	f7ff ffbf 	bl	8002b40 <HAL_I2S_ErrorCallback>
 8002bc2:	e7c9      	b.n	8002b58 <I2S_IRQHandler+0x14>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002bc4:	9b01      	ldr	r3, [sp, #4]
 8002bc6:	079b      	lsls	r3, r3, #30
 8002bc8:	d50f      	bpl.n	8002bea <I2S_IRQHandler+0xa6>
 8002bca:	6823      	ldr	r3, [r4, #0]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	0610      	lsls	r0, r2, #24
 8002bd0:	d50b      	bpl.n	8002bea <I2S_IRQHandler+0xa6>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002bd2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002bd4:	f831 2b02 	ldrh.w	r2, [r1], #2
 8002bd8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002bda:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  hi2s->pTxBuffPtr++;
 8002bdc:	6261      	str	r1, [r4, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002bde:	3a01      	subs	r2, #1
 8002be0:	b292      	uxth	r2, r2
 8002be2:	8562      	strh	r2, [r4, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8002be4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002be6:	b292      	uxth	r2, r2
 8002be8:	b322      	cbz	r2, 8002c34 <I2S_IRQHandler+0xf0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002bea:	9b01      	ldr	r3, [sp, #4]
 8002bec:	0719      	lsls	r1, r3, #28
 8002bee:	d5b7      	bpl.n	8002b60 <I2S_IRQHandler+0x1c>
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	0692      	lsls	r2, r2, #26
 8002bf6:	d5b3      	bpl.n	8002b60 <I2S_IRQHandler+0x1c>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bf8:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002bfa:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bfc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c00:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c02:	9103      	str	r1, [sp, #12]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	9303      	str	r3, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8002c08:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c0a:	9a03      	ldr	r2, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8002c0c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c10:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002c12:	f043 0304 	orr.w	r3, r3, #4
      HAL_I2S_ErrorCallback(hi2s);
 8002c16:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c18:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002c1a:	f7ff ff91 	bl	8002b40 <HAL_I2S_ErrorCallback>
}
 8002c1e:	e79f      	b.n	8002b60 <I2S_IRQHandler+0x1c>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c20:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002c22:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c24:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c28:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002c2a:	f880 1041 	strb.w	r1, [r0, #65]	@ 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8002c2e:	f7ff ff85 	bl	8002b3c <HAL_I2S_RxCpltCallback>
 8002c32:	e7aa      	b.n	8002b8a <I2S_IRQHandler+0x46>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c34:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002c36:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c38:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c3c:	605a      	str	r2, [r3, #4]
    HAL_I2S_TxCpltCallback(hi2s);
 8002c3e:	4620      	mov	r0, r4
    hi2s->State = HAL_I2S_STATE_READY;
 8002c40:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8002c44:	f7fe fbd6 	bl	80013f4 <HAL_I2S_TxCpltCallback>
 8002c48:	e7cf      	b.n	8002bea <I2S_IRQHandler+0xa6>
 8002c4a:	bf00      	nop

08002c4c <I2S_DMAError>:
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002c4c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002c4e:	6801      	ldr	r1, [r0, #0]
{
 8002c50:	b508      	push	{r3, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002c52:	684b      	ldr	r3, [r1, #4]
  hi2s->TxXferCount = 0U;
 8002c54:	2200      	movs	r2, #0
  hi2s->State = HAL_I2S_STATE_READY;
 8002c56:	f04f 0c01 	mov.w	ip, #1
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002c5a:	f023 0303 	bic.w	r3, r3, #3
 8002c5e:	604b      	str	r3, [r1, #4]
  hi2s->TxXferCount = 0U;
 8002c60:	8542      	strh	r2, [r0, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002c62:	8642      	strh	r2, [r0, #50]	@ 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8002c64:	f880 c041 	strb.w	ip, [r0, #65]	@ 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002c68:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8002c6a:	f043 0308 	orr.w	r3, r3, #8
 8002c6e:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8002c70:	f7ff ff66 	bl	8002b40 <HAL_I2S_ErrorCallback>
}
 8002c74:	bd08      	pop	{r3, pc}
 8002c76:	bf00      	nop

08002c78 <HAL_I2SEx_TxRxCpltCallback>:
/**
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop

08002c7c <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8002c7c:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002c7e:	6801      	ldr	r1, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002c80:	4a93      	ldr	r2, [pc, #588]	@ (8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002c82:	688b      	ldr	r3, [r1, #8]
{
 8002c84:	b086      	sub	sp, #24
 8002c86:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002c88:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002c8a:	4b92      	ldr	r3, [pc, #584]	@ (8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002c8c:	4291      	cmp	r1, r2
 8002c8e:	bf18      	it	ne
 8002c90:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	9201      	str	r2, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002c98:	684a      	ldr	r2, [r1, #4]
 8002c9a:	9202      	str	r2, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002c9c:	685a      	ldr	r2, [r3, #4]
 8002c9e:	9203      	str	r2, [sp, #12]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002ca0:	6842      	ldr	r2, [r0, #4]
 8002ca2:	f432 7200 	bics.w	r2, r2, #512	@ 0x200
 8002ca6:	d078      	beq.n	8002d9a <HAL_I2SEx_FullDuplex_IRQHandler+0x11e>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002ca8:	9a01      	ldr	r2, [sp, #4]
 8002caa:	0792      	lsls	r2, r2, #30
 8002cac:	d51a      	bpl.n	8002ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
 8002cae:	9a03      	ldr	r2, [sp, #12]
 8002cb0:	0611      	lsls	r1, r2, #24
 8002cb2:	d517      	bpl.n	8002ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002cb4:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8002cb6:	1c91      	adds	r1, r2, #2
 8002cb8:	8812      	ldrh	r2, [r2, #0]
 8002cba:	6241      	str	r1, [r0, #36]	@ 0x24
 8002cbc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002cbe:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8002cc0:	3a01      	subs	r2, #1
 8002cc2:	b292      	uxth	r2, r2
 8002cc4:	8542      	strh	r2, [r0, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002cc6:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8002cc8:	b292      	uxth	r2, r2
 8002cca:	b95a      	cbnz	r2, 8002ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002cd2:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002cd4:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	b923      	cbnz	r3, 8002ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ce0:	f7ff ffca 	bl	8002c78 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002ce4:	9b00      	ldr	r3, [sp, #0]
 8002ce6:	07da      	lsls	r2, r3, #31
 8002ce8:	d51c      	bpl.n	8002d24 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
 8002cea:	9b02      	ldr	r3, [sp, #8]
 8002cec:	065b      	lsls	r3, r3, #25
 8002cee:	d519      	bpl.n	8002d24 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002cf0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002cf2:	6822      	ldr	r2, [r4, #0]
 8002cf4:	1c98      	adds	r0, r3, #2
 8002cf6:	68d1      	ldr	r1, [r2, #12]
 8002cf8:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002cfa:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8002cfc:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002d04:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	b963      	cbnz	r3, 8002d24 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d0a:	6853      	ldr	r3, [r2, #4]
 8002d0c:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002d10:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8002d12:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	b92b      	cbnz	r3, 8002d24 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d1e:	4620      	mov	r0, r4
 8002d20:	f7ff ffaa 	bl	8002c78 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d24:	9b00      	ldr	r3, [sp, #0]
 8002d26:	0658      	lsls	r0, r3, #25
 8002d28:	d51b      	bpl.n	8002d62 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
 8002d2a:	9b02      	ldr	r3, [sp, #8]
 8002d2c:	0699      	lsls	r1, r3, #26
 8002d2e:	d518      	bpl.n	8002d62 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d30:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d32:	4867      	ldr	r0, [pc, #412]	@ (8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d34:	6851      	ldr	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d36:	4b67      	ldr	r3, [pc, #412]	@ (8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d38:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d3c:	4282      	cmp	r2, r0
 8002d3e:	bf18      	it	ne
 8002d40:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d44:	6051      	str	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d46:	685a      	ldr	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002d48:	2101      	movs	r1, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d4e:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002d50:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002d54:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002d56:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8002d5a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002d5c:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002d5e:	f7ff feef 	bl	8002b40 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002d62:	9b01      	ldr	r3, [sp, #4]
 8002d64:	071a      	lsls	r2, r3, #28
 8002d66:	d571      	bpl.n	8002e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8002d68:	9b03      	ldr	r3, [sp, #12]
 8002d6a:	069b      	lsls	r3, r3, #26
 8002d6c:	d56e      	bpl.n	8002e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d6e:	6822      	ldr	r2, [r4, #0]
 8002d70:	4957      	ldr	r1, [pc, #348]	@ (8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002d72:	4b58      	ldr	r3, [pc, #352]	@ (8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002d74:	428a      	cmp	r2, r1
 8002d76:	bf18      	it	ne
 8002d78:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      hi2s->State = HAL_I2S_STATE_READY;
 8002d7c:	f04f 0c01 	mov.w	ip, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d80:	6859      	ldr	r1, [r3, #4]
 8002d82:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
 8002d86:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d88:	6853      	ldr	r3, [r2, #4]
 8002d8a:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002d8e:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002d90:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d94:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002d96:	4620      	mov	r0, r4
 8002d98:	e050      	b.n	8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1c0>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002d9a:	9b00      	ldr	r3, [sp, #0]
 8002d9c:	079a      	lsls	r2, r3, #30
 8002d9e:	d502      	bpl.n	8002da6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
 8002da0:	9b02      	ldr	r3, [sp, #8]
 8002da2:	061b      	lsls	r3, r3, #24
 8002da4:	d454      	bmi.n	8002e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002da6:	9b01      	ldr	r3, [sp, #4]
 8002da8:	07d8      	lsls	r0, r3, #31
 8002daa:	d502      	bpl.n	8002db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 8002dac:	9b03      	ldr	r3, [sp, #12]
 8002dae:	0659      	lsls	r1, r3, #25
 8002db0:	d469      	bmi.n	8002e86 <HAL_I2SEx_FullDuplex_IRQHandler+0x20a>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002db2:	9b01      	ldr	r3, [sp, #4]
 8002db4:	065a      	lsls	r2, r3, #25
 8002db6:	d522      	bpl.n	8002dfe <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
 8002db8:	9b03      	ldr	r3, [sp, #12]
 8002dba:	069b      	lsls	r3, r3, #26
 8002dbc:	d51f      	bpl.n	8002dfe <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002dbe:	6823      	ldr	r3, [r4, #0]
 8002dc0:	4943      	ldr	r1, [pc, #268]	@ (8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002dc2:	4a44      	ldr	r2, [pc, #272]	@ (8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002dc4:	428b      	cmp	r3, r1
 8002dc6:	bf18      	it	ne
 8002dc8:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002dcc:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002dce:	6851      	ldr	r1, [r2, #4]
 8002dd0:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8002dd4:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ddc:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002dde:	9004      	str	r0, [sp, #16]
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	9204      	str	r2, [sp, #16]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	9304      	str	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8002de8:	2101      	movs	r1, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002dea:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8002dec:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002df0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002df2:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8002df6:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002df8:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002dfa:	f7ff fea1 	bl	8002b40 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002dfe:	9b00      	ldr	r3, [sp, #0]
 8002e00:	0718      	lsls	r0, r3, #28
 8002e02:	d523      	bpl.n	8002e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8002e04:	9b02      	ldr	r3, [sp, #8]
 8002e06:	0699      	lsls	r1, r3, #26
 8002e08:	d520      	bpl.n	8002e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e0a:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e0c:	4830      	ldr	r0, [pc, #192]	@ (8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e0e:	6859      	ldr	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e10:	4a30      	ldr	r2, [pc, #192]	@ (8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e12:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e16:	4283      	cmp	r3, r0
 8002e18:	bf18      	it	ne
 8002e1a:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e1e:	6059      	str	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e20:	6851      	ldr	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002e22:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e24:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8002e28:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002e2a:	9005      	str	r0, [sp, #20]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	9305      	str	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8002e30:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002e32:	9a05      	ldr	r2, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8002e34:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e38:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002e3a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e3c:	f043 0304 	orr.w	r3, r3, #4
 8002e40:	6463      	str	r3, [r4, #68]	@ 0x44
}
 8002e42:	b006      	add	sp, #24
 8002e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_I2S_ErrorCallback(hi2s);
 8002e48:	f7ff be7a 	b.w	8002b40 <HAL_I2S_ErrorCallback>
}
 8002e4c:	b006      	add	sp, #24
 8002e4e:	bd10      	pop	{r4, pc}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002e50:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002e52:	1c9a      	adds	r2, r3, #2
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	6242      	str	r2, [r0, #36]	@ 0x24
 8002e58:	60cb      	str	r3, [r1, #12]
  hi2s->TxXferCount--;
 8002e5a:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	8543      	strh	r3, [r0, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8002e62:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d19d      	bne.n	8002da6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e6a:	684b      	ldr	r3, [r1, #4]
 8002e6c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002e70:	604b      	str	r3, [r1, #4]
    if (hi2s->RxXferCount == 0U)
 8002e72:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d195      	bne.n	8002da6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
      hi2s->State = HAL_I2S_STATE_READY;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e80:	f7ff fefa 	bl	8002c78 <HAL_I2SEx_TxRxCpltCallback>
 8002e84:	e78f      	b.n	8002da6 <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002e86:	6820      	ldr	r0, [r4, #0]
 8002e88:	4911      	ldr	r1, [pc, #68]	@ (8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002e8a:	4a12      	ldr	r2, [pc, #72]	@ (8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002e8c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002e8e:	4288      	cmp	r0, r1
 8002e90:	bf18      	it	ne
 8002e92:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
 8002e96:	1c98      	adds	r0, r3, #2
 8002e98:	68d1      	ldr	r1, [r2, #12]
 8002e9a:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002e9c:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8002e9e:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002ea6:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d181      	bne.n	8002db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002eae:	6853      	ldr	r3, [r2, #4]
 8002eb0:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002eb4:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8002eb6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f47f af79 	bne.w	8002db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ec6:	4620      	mov	r0, r4
 8002ec8:	f7ff fed6 	bl	8002c78 <HAL_I2SEx_TxRxCpltCallback>
 8002ecc:	e771      	b.n	8002db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 8002ece:	bf00      	nop
 8002ed0:	40003800 	.word	0x40003800
 8002ed4:	40003400 	.word	0x40003400

08002ed8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ed8:	2800      	cmp	r0, #0
 8002eda:	f000 81d8 	beq.w	800328e <HAL_RCC_OscConfig+0x3b6>
{
 8002ede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee2:	6803      	ldr	r3, [r0, #0]
 8002ee4:	07dd      	lsls	r5, r3, #31
{
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eea:	d52f      	bpl.n	8002f4c <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002eec:	499d      	ldr	r1, [pc, #628]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 8002eee:	688a      	ldr	r2, [r1, #8]
 8002ef0:	f002 020c 	and.w	r2, r2, #12
 8002ef4:	2a04      	cmp	r2, #4
 8002ef6:	f000 80ec 	beq.w	80030d2 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002efa:	688a      	ldr	r2, [r1, #8]
 8002efc:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f00:	2a08      	cmp	r2, #8
 8002f02:	f000 80e2 	beq.w	80030ca <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f06:	6863      	ldr	r3, [r4, #4]
 8002f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0c:	f000 80eb 	beq.w	80030e6 <HAL_RCC_OscConfig+0x20e>
 8002f10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f14:	f000 8173 	beq.w	80031fe <HAL_RCC_OscConfig+0x326>
 8002f18:	4d92      	ldr	r5, [pc, #584]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 8002f1a:	682a      	ldr	r2, [r5, #0]
 8002f1c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002f20:	602a      	str	r2, [r5, #0]
 8002f22:	682a      	ldr	r2, [r5, #0]
 8002f24:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002f28:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f040 80e0 	bne.w	80030f0 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f30:	f7fe fe5e 	bl	8001bf0 <HAL_GetTick>
 8002f34:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f36:	e005      	b.n	8002f44 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f38:	f7fe fe5a 	bl	8001bf0 <HAL_GetTick>
 8002f3c:	1b80      	subs	r0, r0, r6
 8002f3e:	2864      	cmp	r0, #100	@ 0x64
 8002f40:	f200 8100 	bhi.w	8003144 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f44:	682b      	ldr	r3, [r5, #0]
 8002f46:	039f      	lsls	r7, r3, #14
 8002f48:	d4f6      	bmi.n	8002f38 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	079d      	lsls	r5, r3, #30
 8002f4e:	d528      	bpl.n	8002fa2 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f50:	4a84      	ldr	r2, [pc, #528]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 8002f52:	6891      	ldr	r1, [r2, #8]
 8002f54:	f011 0f0c 	tst.w	r1, #12
 8002f58:	f000 809b 	beq.w	8003092 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f5c:	6891      	ldr	r1, [r2, #8]
 8002f5e:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f62:	2908      	cmp	r1, #8
 8002f64:	f000 8091 	beq.w	800308a <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f68:	68e3      	ldr	r3, [r4, #12]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 810c 	beq.w	8003188 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f70:	4b7d      	ldr	r3, [pc, #500]	@ (8003168 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f72:	4e7c      	ldr	r6, [pc, #496]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8002f74:	2201      	movs	r2, #1
 8002f76:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f78:	f7fe fe3a 	bl	8001bf0 <HAL_GetTick>
 8002f7c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7e:	e005      	b.n	8002f8c <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f80:	f7fe fe36 	bl	8001bf0 <HAL_GetTick>
 8002f84:	1b40      	subs	r0, r0, r5
 8002f86:	2802      	cmp	r0, #2
 8002f88:	f200 80dc 	bhi.w	8003144 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f8c:	6833      	ldr	r3, [r6, #0]
 8002f8e:	079f      	lsls	r7, r3, #30
 8002f90:	d5f6      	bpl.n	8002f80 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f92:	6833      	ldr	r3, [r6, #0]
 8002f94:	6922      	ldr	r2, [r4, #16]
 8002f96:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002f9a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002f9e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fa0:	6823      	ldr	r3, [r4, #0]
 8002fa2:	071a      	lsls	r2, r3, #28
 8002fa4:	d45c      	bmi.n	8003060 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fa6:	075d      	lsls	r5, r3, #29
 8002fa8:	d53a      	bpl.n	8003020 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002faa:	4a6e      	ldr	r2, [pc, #440]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 8002fac:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002fae:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8002fb2:	f040 8088 	bne.w	80030c6 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb6:	9301      	str	r3, [sp, #4]
 8002fb8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002fba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fc0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002fca:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fcc:	4e67      	ldr	r6, [pc, #412]	@ (800316c <HAL_RCC_OscConfig+0x294>)
 8002fce:	6833      	ldr	r3, [r6, #0]
 8002fd0:	05d8      	lsls	r0, r3, #23
 8002fd2:	f140 80a7 	bpl.w	8003124 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fd6:	68a3      	ldr	r3, [r4, #8]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	f000 80b7 	beq.w	800314c <HAL_RCC_OscConfig+0x274>
 8002fde:	2b05      	cmp	r3, #5
 8002fe0:	f000 811d 	beq.w	800321e <HAL_RCC_OscConfig+0x346>
 8002fe4:	4e5f      	ldr	r6, [pc, #380]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 8002fe6:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8002fe8:	f022 0201 	bic.w	r2, r2, #1
 8002fec:	6732      	str	r2, [r6, #112]	@ 0x70
 8002fee:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8002ff0:	f022 0204 	bic.w	r2, r2, #4
 8002ff4:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f040 80ad 	bne.w	8003156 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ffc:	f7fe fdf8 	bl	8001bf0 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003000:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003004:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003006:	e005      	b.n	8003014 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003008:	f7fe fdf2 	bl	8001bf0 <HAL_GetTick>
 800300c:	1bc0      	subs	r0, r0, r7
 800300e:	4540      	cmp	r0, r8
 8003010:	f200 8098 	bhi.w	8003144 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003014:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8003016:	079b      	lsls	r3, r3, #30
 8003018:	d4f6      	bmi.n	8003008 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800301a:	2d00      	cmp	r5, #0
 800301c:	f040 80f9 	bne.w	8003212 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003020:	69a3      	ldr	r3, [r4, #24]
 8003022:	b1cb      	cbz	r3, 8003058 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003024:	4d4f      	ldr	r5, [pc, #316]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 8003026:	68aa      	ldr	r2, [r5, #8]
 8003028:	f002 020c 	and.w	r2, r2, #12
 800302c:	2a08      	cmp	r2, #8
 800302e:	f000 80bc 	beq.w	80031aa <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003032:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003034:	4b4c      	ldr	r3, [pc, #304]	@ (8003168 <HAL_RCC_OscConfig+0x290>)
 8003036:	f04f 0200 	mov.w	r2, #0
 800303a:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800303c:	f000 80f9 	beq.w	8003232 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003040:	f7fe fdd6 	bl	8001bf0 <HAL_GetTick>
 8003044:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003046:	e004      	b.n	8003052 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003048:	f7fe fdd2 	bl	8001bf0 <HAL_GetTick>
 800304c:	1b00      	subs	r0, r0, r4
 800304e:	2802      	cmp	r0, #2
 8003050:	d878      	bhi.n	8003144 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003052:	682b      	ldr	r3, [r5, #0]
 8003054:	019b      	lsls	r3, r3, #6
 8003056:	d4f7      	bmi.n	8003048 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8003058:	2000      	movs	r0, #0
}
 800305a:	b002      	add	sp, #8
 800305c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003060:	6963      	ldr	r3, [r4, #20]
 8003062:	b1fb      	cbz	r3, 80030a4 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8003064:	4b40      	ldr	r3, [pc, #256]	@ (8003168 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003066:	4e3f      	ldr	r6, [pc, #252]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8003068:	2201      	movs	r2, #1
 800306a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 800306e:	f7fe fdbf 	bl	8001bf0 <HAL_GetTick>
 8003072:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003074:	e004      	b.n	8003080 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003076:	f7fe fdbb 	bl	8001bf0 <HAL_GetTick>
 800307a:	1b40      	subs	r0, r0, r5
 800307c:	2802      	cmp	r0, #2
 800307e:	d861      	bhi.n	8003144 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003080:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8003082:	079b      	lsls	r3, r3, #30
 8003084:	d5f7      	bpl.n	8003076 <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003086:	6823      	ldr	r3, [r4, #0]
 8003088:	e78d      	b.n	8002fa6 <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800308a:	6852      	ldr	r2, [r2, #4]
 800308c:	0251      	lsls	r1, r2, #9
 800308e:	f53f af6b 	bmi.w	8002f68 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003092:	4a34      	ldr	r2, [pc, #208]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	0792      	lsls	r2, r2, #30
 8003098:	d538      	bpl.n	800310c <HAL_RCC_OscConfig+0x234>
 800309a:	68e2      	ldr	r2, [r4, #12]
 800309c:	2a01      	cmp	r2, #1
 800309e:	d035      	beq.n	800310c <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 80030a0:	2001      	movs	r0, #1
 80030a2:	e7da      	b.n	800305a <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 80030a4:	4a30      	ldr	r2, [pc, #192]	@ (8003168 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a6:	4e2f      	ldr	r6, [pc, #188]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 80030a8:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 80030ac:	f7fe fda0 	bl	8001bf0 <HAL_GetTick>
 80030b0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b2:	e004      	b.n	80030be <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030b4:	f7fe fd9c 	bl	8001bf0 <HAL_GetTick>
 80030b8:	1b40      	subs	r0, r0, r5
 80030ba:	2802      	cmp	r0, #2
 80030bc:	d842      	bhi.n	8003144 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030be:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80030c0:	079f      	lsls	r7, r3, #30
 80030c2:	d4f7      	bmi.n	80030b4 <HAL_RCC_OscConfig+0x1dc>
 80030c4:	e7df      	b.n	8003086 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 80030c6:	2500      	movs	r5, #0
 80030c8:	e780      	b.n	8002fcc <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ca:	684a      	ldr	r2, [r1, #4]
 80030cc:	0251      	lsls	r1, r2, #9
 80030ce:	f57f af1a 	bpl.w	8002f06 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d2:	4a24      	ldr	r2, [pc, #144]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 80030d4:	6812      	ldr	r2, [r2, #0]
 80030d6:	0392      	lsls	r2, r2, #14
 80030d8:	f57f af38 	bpl.w	8002f4c <HAL_RCC_OscConfig+0x74>
 80030dc:	6862      	ldr	r2, [r4, #4]
 80030de:	2a00      	cmp	r2, #0
 80030e0:	f47f af34 	bne.w	8002f4c <HAL_RCC_OscConfig+0x74>
 80030e4:	e7dc      	b.n	80030a0 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 80030e8:	6813      	ldr	r3, [r2, #0]
 80030ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ee:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80030f0:	f7fe fd7e 	bl	8001bf0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f4:	4e1b      	ldr	r6, [pc, #108]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80030f6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f8:	e004      	b.n	8003104 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030fa:	f7fe fd79 	bl	8001bf0 <HAL_GetTick>
 80030fe:	1b40      	subs	r0, r0, r5
 8003100:	2864      	cmp	r0, #100	@ 0x64
 8003102:	d81f      	bhi.n	8003144 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003104:	6833      	ldr	r3, [r6, #0]
 8003106:	039b      	lsls	r3, r3, #14
 8003108:	d5f7      	bpl.n	80030fa <HAL_RCC_OscConfig+0x222>
 800310a:	e71e      	b.n	8002f4a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800310c:	4915      	ldr	r1, [pc, #84]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 800310e:	6920      	ldr	r0, [r4, #16]
 8003110:	680a      	ldr	r2, [r1, #0]
 8003112:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8003116:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800311a:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800311c:	071a      	lsls	r2, r3, #28
 800311e:	f57f af42 	bpl.w	8002fa6 <HAL_RCC_OscConfig+0xce>
 8003122:	e79d      	b.n	8003060 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003124:	6833      	ldr	r3, [r6, #0]
 8003126:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800312a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800312c:	f7fe fd60 	bl	8001bf0 <HAL_GetTick>
 8003130:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003132:	6833      	ldr	r3, [r6, #0]
 8003134:	05d9      	lsls	r1, r3, #23
 8003136:	f53f af4e 	bmi.w	8002fd6 <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313a:	f7fe fd59 	bl	8001bf0 <HAL_GetTick>
 800313e:	1bc0      	subs	r0, r0, r7
 8003140:	2802      	cmp	r0, #2
 8003142:	d9f6      	bls.n	8003132 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8003144:	2003      	movs	r0, #3
}
 8003146:	b002      	add	sp, #8
 8003148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800314c:	4a05      	ldr	r2, [pc, #20]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
 800314e:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003156:	f7fe fd4b 	bl	8001bf0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800315a:	4f02      	ldr	r7, [pc, #8]	@ (8003164 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 800315c:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800315e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003162:	e00a      	b.n	800317a <HAL_RCC_OscConfig+0x2a2>
 8003164:	40023800 	.word	0x40023800
 8003168:	42470000 	.word	0x42470000
 800316c:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003170:	f7fe fd3e 	bl	8001bf0 <HAL_GetTick>
 8003174:	1b80      	subs	r0, r0, r6
 8003176:	4540      	cmp	r0, r8
 8003178:	d8e4      	bhi.n	8003144 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800317c:	079a      	lsls	r2, r3, #30
 800317e:	d5f7      	bpl.n	8003170 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8003180:	2d00      	cmp	r5, #0
 8003182:	f43f af4d 	beq.w	8003020 <HAL_RCC_OscConfig+0x148>
 8003186:	e044      	b.n	8003212 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8003188:	4a42      	ldr	r2, [pc, #264]	@ (8003294 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800318a:	4e43      	ldr	r6, [pc, #268]	@ (8003298 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 800318c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800318e:	f7fe fd2f 	bl	8001bf0 <HAL_GetTick>
 8003192:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003194:	e004      	b.n	80031a0 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003196:	f7fe fd2b 	bl	8001bf0 <HAL_GetTick>
 800319a:	1b40      	subs	r0, r0, r5
 800319c:	2802      	cmp	r0, #2
 800319e:	d8d1      	bhi.n	8003144 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031a0:	6833      	ldr	r3, [r6, #0]
 80031a2:	0799      	lsls	r1, r3, #30
 80031a4:	d4f7      	bmi.n	8003196 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	e6fb      	b.n	8002fa2 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	f43f af78 	beq.w	80030a0 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 80031b0:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031b2:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031b4:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031b8:	4291      	cmp	r1, r2
 80031ba:	f47f af71 	bne.w	80030a0 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031be:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031c0:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c4:	4291      	cmp	r1, r2
 80031c6:	f47f af6b 	bne.w	80030a0 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031ca:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80031cc:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80031d0:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031d2:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80031d6:	f47f af63 	bne.w	80030a0 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031da:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80031dc:	0852      	lsrs	r2, r2, #1
 80031de:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80031e2:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031e4:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80031e8:	f47f af5a 	bne.w	80030a0 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031ec:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80031ee:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031f2:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80031f6:	bf14      	ite	ne
 80031f8:	2001      	movne	r0, #1
 80031fa:	2000      	moveq	r0, #0
 80031fc:	e72d      	b.n	800305a <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031fe:	4b26      	ldr	r3, [pc, #152]	@ (8003298 <HAL_RCC_OscConfig+0x3c0>)
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800320e:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003210:	e76e      	b.n	80030f0 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003212:	4a21      	ldr	r2, [pc, #132]	@ (8003298 <HAL_RCC_OscConfig+0x3c0>)
 8003214:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003216:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800321a:	6413      	str	r3, [r2, #64]	@ 0x40
 800321c:	e700      	b.n	8003020 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800321e:	4b1e      	ldr	r3, [pc, #120]	@ (8003298 <HAL_RCC_OscConfig+0x3c0>)
 8003220:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003222:	f042 0204 	orr.w	r2, r2, #4
 8003226:	671a      	str	r2, [r3, #112]	@ 0x70
 8003228:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800322a:	f042 0201 	orr.w	r2, r2, #1
 800322e:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003230:	e791      	b.n	8003156 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8003232:	f7fe fcdd 	bl	8001bf0 <HAL_GetTick>
 8003236:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003238:	e005      	b.n	8003246 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800323a:	f7fe fcd9 	bl	8001bf0 <HAL_GetTick>
 800323e:	1b80      	subs	r0, r0, r6
 8003240:	2802      	cmp	r0, #2
 8003242:	f63f af7f 	bhi.w	8003144 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	682b      	ldr	r3, [r5, #0]
 8003248:	0199      	lsls	r1, r3, #6
 800324a:	d4f6      	bmi.n	800323a <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800324c:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8003250:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003252:	430b      	orrs	r3, r1
 8003254:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003258:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
 800325c:	0852      	lsrs	r2, r2, #1
 800325e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003262:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8003264:	490b      	ldr	r1, [pc, #44]	@ (8003294 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 800326a:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800326c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800326e:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003270:	f7fe fcbe 	bl	8001bf0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003274:	4d08      	ldr	r5, [pc, #32]	@ (8003298 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8003276:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003278:	e005      	b.n	8003286 <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800327a:	f7fe fcb9 	bl	8001bf0 <HAL_GetTick>
 800327e:	1b00      	subs	r0, r0, r4
 8003280:	2802      	cmp	r0, #2
 8003282:	f63f af5f 	bhi.w	8003144 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003286:	682b      	ldr	r3, [r5, #0]
 8003288:	019a      	lsls	r2, r3, #6
 800328a:	d5f6      	bpl.n	800327a <HAL_RCC_OscConfig+0x3a2>
 800328c:	e6e4      	b.n	8003058 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 800328e:	2001      	movs	r0, #1
}
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	42470000 	.word	0x42470000
 8003298:	40023800 	.word	0x40023800

0800329c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800329c:	4916      	ldr	r1, [pc, #88]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800329e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032a0:	688b      	ldr	r3, [r1, #8]
 80032a2:	f003 030c 	and.w	r3, r3, #12
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d01b      	beq.n	80032e2 <HAL_RCC_GetSysClockFreq+0x46>
 80032aa:	2b08      	cmp	r3, #8
 80032ac:	d117      	bne.n	80032de <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032ae:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032b0:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032b2:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032b4:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032b8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032bc:	d113      	bne.n	80032e6 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032be:	480f      	ldr	r0, [pc, #60]	@ (80032fc <HAL_RCC_GetSysClockFreq+0x60>)
 80032c0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80032c4:	fba1 0100 	umull	r0, r1, r1, r0
 80032c8:	f7fd fc74 	bl	8000bb4 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80032cc:	4b0a      	ldr	r3, [pc, #40]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x5c>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80032d4:	3301      	adds	r3, #1
 80032d6:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80032d8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80032dc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 80032de:	4807      	ldr	r0, [pc, #28]	@ (80032fc <HAL_RCC_GetSysClockFreq+0x60>)
}
 80032e0:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032e2:	4807      	ldr	r0, [pc, #28]	@ (8003300 <HAL_RCC_GetSysClockFreq+0x64>)
}
 80032e4:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032e6:	4806      	ldr	r0, [pc, #24]	@ (8003300 <HAL_RCC_GetSysClockFreq+0x64>)
 80032e8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80032ec:	2300      	movs	r3, #0
 80032ee:	fba1 0100 	umull	r0, r1, r1, r0
 80032f2:	f7fd fc5f 	bl	8000bb4 <__aeabi_uldivmod>
 80032f6:	e7e9      	b.n	80032cc <HAL_RCC_GetSysClockFreq+0x30>
 80032f8:	40023800 	.word	0x40023800
 80032fc:	00f42400 	.word	0x00f42400
 8003300:	017d7840 	.word	0x017d7840

08003304 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003304:	2800      	cmp	r0, #0
 8003306:	f000 8087 	beq.w	8003418 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800330a:	4a48      	ldr	r2, [pc, #288]	@ (800342c <HAL_RCC_ClockConfig+0x128>)
 800330c:	6813      	ldr	r3, [r2, #0]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	428b      	cmp	r3, r1
{
 8003314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003318:	460d      	mov	r5, r1
 800331a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800331c:	d209      	bcs.n	8003332 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331e:	b2cb      	uxtb	r3, r1
 8003320:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003322:	6813      	ldr	r3, [r2, #0]
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	428b      	cmp	r3, r1
 800332a:	d002      	beq.n	8003332 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800332c:	2001      	movs	r0, #1
}
 800332e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	0798      	lsls	r0, r3, #30
 8003336:	d514      	bpl.n	8003362 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003338:	0759      	lsls	r1, r3, #29
 800333a:	d504      	bpl.n	8003346 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800333c:	493c      	ldr	r1, [pc, #240]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 800333e:	688a      	ldr	r2, [r1, #8]
 8003340:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8003344:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003346:	071a      	lsls	r2, r3, #28
 8003348:	d504      	bpl.n	8003354 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800334a:	4939      	ldr	r1, [pc, #228]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 800334c:	688a      	ldr	r2, [r1, #8]
 800334e:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8003352:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003354:	4936      	ldr	r1, [pc, #216]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 8003356:	68a0      	ldr	r0, [r4, #8]
 8003358:	688a      	ldr	r2, [r1, #8]
 800335a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800335e:	4302      	orrs	r2, r0
 8003360:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003362:	07df      	lsls	r7, r3, #31
 8003364:	d521      	bpl.n	80033aa <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003366:	6862      	ldr	r2, [r4, #4]
 8003368:	2a01      	cmp	r2, #1
 800336a:	d057      	beq.n	800341c <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800336c:	1e93      	subs	r3, r2, #2
 800336e:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003370:	4b2f      	ldr	r3, [pc, #188]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 8003372:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003374:	d94d      	bls.n	8003412 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003376:	0799      	lsls	r1, r3, #30
 8003378:	d5d8      	bpl.n	800332c <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800337a:	4e2d      	ldr	r6, [pc, #180]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 800337c:	68b3      	ldr	r3, [r6, #8]
 800337e:	f023 0303 	bic.w	r3, r3, #3
 8003382:	4313      	orrs	r3, r2
 8003384:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003386:	f7fe fc33 	bl	8001bf0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800338a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800338e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003390:	e004      	b.n	800339c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003392:	f7fe fc2d 	bl	8001bf0 <HAL_GetTick>
 8003396:	1bc0      	subs	r0, r0, r7
 8003398:	4540      	cmp	r0, r8
 800339a:	d844      	bhi.n	8003426 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800339c:	68b3      	ldr	r3, [r6, #8]
 800339e:	6862      	ldr	r2, [r4, #4]
 80033a0:	f003 030c 	and.w	r3, r3, #12
 80033a4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80033a8:	d1f3      	bne.n	8003392 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033aa:	4a20      	ldr	r2, [pc, #128]	@ (800342c <HAL_RCC_ClockConfig+0x128>)
 80033ac:	6813      	ldr	r3, [r2, #0]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	42ab      	cmp	r3, r5
 80033b4:	d906      	bls.n	80033c4 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033b6:	b2eb      	uxtb	r3, r5
 80033b8:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ba:	6813      	ldr	r3, [r2, #0]
 80033bc:	f003 0307 	and.w	r3, r3, #7
 80033c0:	42ab      	cmp	r3, r5
 80033c2:	d1b3      	bne.n	800332c <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	075a      	lsls	r2, r3, #29
 80033c8:	d506      	bpl.n	80033d8 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033ca:	4919      	ldr	r1, [pc, #100]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 80033cc:	68e0      	ldr	r0, [r4, #12]
 80033ce:	688a      	ldr	r2, [r1, #8]
 80033d0:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 80033d4:	4302      	orrs	r2, r0
 80033d6:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d8:	071b      	lsls	r3, r3, #28
 80033da:	d507      	bpl.n	80033ec <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033dc:	4a14      	ldr	r2, [pc, #80]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 80033de:	6921      	ldr	r1, [r4, #16]
 80033e0:	6893      	ldr	r3, [r2, #8]
 80033e2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80033e6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80033ea:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033ec:	f7ff ff56 	bl	800329c <HAL_RCC_GetSysClockFreq>
 80033f0:	4a0f      	ldr	r2, [pc, #60]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 80033f2:	4c10      	ldr	r4, [pc, #64]	@ (8003434 <HAL_RCC_ClockConfig+0x130>)
 80033f4:	6892      	ldr	r2, [r2, #8]
 80033f6:	4910      	ldr	r1, [pc, #64]	@ (8003438 <HAL_RCC_ClockConfig+0x134>)
 80033f8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80033fc:	4603      	mov	r3, r0
 80033fe:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8003400:	480e      	ldr	r0, [pc, #56]	@ (800343c <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003402:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8003404:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003406:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8003408:	f7fe fba8 	bl	8001b5c <HAL_InitTick>
  return HAL_OK;
 800340c:	2000      	movs	r0, #0
}
 800340e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003412:	0198      	lsls	r0, r3, #6
 8003414:	d4b1      	bmi.n	800337a <HAL_RCC_ClockConfig+0x76>
 8003416:	e789      	b.n	800332c <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003418:	2001      	movs	r0, #1
}
 800341a:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341c:	4b04      	ldr	r3, [pc, #16]	@ (8003430 <HAL_RCC_ClockConfig+0x12c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	039e      	lsls	r6, r3, #14
 8003422:	d4aa      	bmi.n	800337a <HAL_RCC_ClockConfig+0x76>
 8003424:	e782      	b.n	800332c <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8003426:	2003      	movs	r0, #3
 8003428:	e781      	b.n	800332e <HAL_RCC_ClockConfig+0x2a>
 800342a:	bf00      	nop
 800342c:	40023c00 	.word	0x40023c00
 8003430:	40023800 	.word	0x40023800
 8003434:	080052d8 	.word	0x080052d8
 8003438:	20000000 	.word	0x20000000
 800343c:	20000008 	.word	0x20000008

08003440 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003440:	4b04      	ldr	r3, [pc, #16]	@ (8003454 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8003442:	4905      	ldr	r1, [pc, #20]	@ (8003458 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	4a05      	ldr	r2, [pc, #20]	@ (800345c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003448:	6808      	ldr	r0, [r1, #0]
 800344a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800344e:	5cd3      	ldrb	r3, [r2, r3]
}
 8003450:	40d8      	lsrs	r0, r3
 8003452:	4770      	bx	lr
 8003454:	40023800 	.word	0x40023800
 8003458:	20000000 	.word	0x20000000
 800345c:	080052d0 	.word	0x080052d0

08003460 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003460:	4b04      	ldr	r3, [pc, #16]	@ (8003474 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8003462:	4905      	ldr	r1, [pc, #20]	@ (8003478 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	4a05      	ldr	r2, [pc, #20]	@ (800347c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003468:	6808      	ldr	r0, [r1, #0]
 800346a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800346e:	5cd3      	ldrb	r3, [r2, r3]
}
 8003470:	40d8      	lsrs	r0, r3
 8003472:	4770      	bx	lr
 8003474:	40023800 	.word	0x40023800
 8003478:	20000000 	.word	0x20000000
 800347c:	080052d0 	.word	0x080052d0

08003480 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003480:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003482:	6803      	ldr	r3, [r0, #0]
 8003484:	f013 0f05 	tst.w	r3, #5
{
 8003488:	b083      	sub	sp, #12
 800348a:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800348c:	d10b      	bne.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x26>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800348e:	079d      	lsls	r5, r3, #30
 8003490:	d444      	bmi.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003492:	071b      	lsls	r3, r3, #28
 8003494:	d402      	bmi.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x1c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003496:	2000      	movs	r0, #0
}
 8003498:	b003      	add	sp, #12
 800349a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800349c:	4b49      	ldr	r3, [pc, #292]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800349e:	7d22      	ldrb	r2, [r4, #20]
 80034a0:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
 80034a4:	e7f7      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x16>
    __HAL_RCC_PLLI2S_DISABLE();
 80034a6:	4b48      	ldr	r3, [pc, #288]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034a8:	4e48      	ldr	r6, [pc, #288]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    __HAL_RCC_PLLI2S_DISABLE();
 80034aa:	2200      	movs	r2, #0
 80034ac:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 80034ae:	f7fe fb9f 	bl	8001bf0 <HAL_GetTick>
 80034b2:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034b4:	e004      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034b6:	f7fe fb9b 	bl	8001bf0 <HAL_GetTick>
 80034ba:	1b43      	subs	r3, r0, r5
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d82a      	bhi.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x96>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034c0:	6833      	ldr	r3, [r6, #0]
 80034c2:	011b      	lsls	r3, r3, #4
 80034c4:	d4f7      	bmi.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80034c6:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 80034ca:	6862      	ldr	r2, [r4, #4]
 80034cc:	071b      	lsls	r3, r3, #28
 80034ce:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80034d2:	4313      	orrs	r3, r2
    __HAL_RCC_PLLI2S_ENABLE();
 80034d4:	4a3c      	ldr	r2, [pc, #240]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80034d6:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80034da:	2101      	movs	r1, #1
 80034dc:	6691      	str	r1, [r2, #104]	@ 0x68
    tickstart = HAL_GetTick();
 80034de:	f7fe fb87 	bl	8001bf0 <HAL_GetTick>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034e2:	4e3a      	ldr	r6, [pc, #232]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    tickstart = HAL_GetTick();
 80034e4:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034e6:	e004      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034e8:	f7fe fb82 	bl	8001bf0 <HAL_GetTick>
 80034ec:	1b43      	subs	r3, r0, r5
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d811      	bhi.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x96>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034f2:	6833      	ldr	r3, [r6, #0]
 80034f4:	011f      	lsls	r7, r3, #4
 80034f6:	d5f7      	bpl.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x68>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034f8:	6823      	ldr	r3, [r4, #0]
 80034fa:	e7c8      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0xe>
        tickstart = HAL_GetTick();
 80034fc:	f7fe fb78 	bl	8001bf0 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003500:	f241 3788 	movw	r7, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8003504:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003506:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8003508:	079a      	lsls	r2, r3, #30
 800350a:	d43c      	bmi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x106>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350c:	f7fe fb70 	bl	8001bf0 <HAL_GetTick>
 8003510:	1b80      	subs	r0, r0, r6
 8003512:	42b8      	cmp	r0, r7
 8003514:	d9f7      	bls.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x86>
        return HAL_TIMEOUT;
 8003516:	2003      	movs	r0, #3
}
 8003518:	b003      	add	sp, #12
 800351a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800351c:	4b2b      	ldr	r3, [pc, #172]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    PWR->CR |= PWR_CR_DBP;
 800351e:	4d2c      	ldr	r5, [pc, #176]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8003520:	2200      	movs	r2, #0
 8003522:	9201      	str	r2, [sp, #4]
 8003524:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003526:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800352a:	641a      	str	r2, [r3, #64]	@ 0x40
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003532:	9301      	str	r3, [sp, #4]
 8003534:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8003536:	682b      	ldr	r3, [r5, #0]
 8003538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800353c:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800353e:	f7fe fb57 	bl	8001bf0 <HAL_GetTick>
 8003542:	4606      	mov	r6, r0
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003544:	e004      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003546:	f7fe fb53 	bl	8001bf0 <HAL_GetTick>
 800354a:	1b83      	subs	r3, r0, r6
 800354c:	2b02      	cmp	r3, #2
 800354e:	d8e2      	bhi.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x96>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003550:	682b      	ldr	r3, [r5, #0]
 8003552:	05d8      	lsls	r0, r3, #23
 8003554:	d5f7      	bpl.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003556:	4d1d      	ldr	r5, [pc, #116]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003558:	6923      	ldr	r3, [r4, #16]
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800355a:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800355c:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 8003560:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8003564:	d012      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003566:	428a      	cmp	r2, r1
 8003568:	d010      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800356a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 800356c:	4a16      	ldr	r2, [pc, #88]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800356e:	2101      	movs	r1, #1
 8003570:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003574:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003578:	2100      	movs	r1, #0
 800357a:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 800357e:	672b      	str	r3, [r5, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003580:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8003582:	07d9      	lsls	r1, r3, #31
 8003584:	d4ba      	bmi.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003586:	6923      	ldr	r3, [r4, #16]
 8003588:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 800358c:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8003590:	d00c      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003592:	490e      	ldr	r1, [pc, #56]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003594:	688a      	ldr	r2, [r1, #8]
 8003596:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800359a:	608a      	str	r2, [r1, #8]
 800359c:	4a0b      	ldr	r2, [pc, #44]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800359e:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80035a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a4:	430b      	orrs	r3, r1
 80035a6:	6713      	str	r3, [r2, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035a8:	6823      	ldr	r3, [r4, #0]
 80035aa:	e772      	b.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x12>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035ac:	4807      	ldr	r0, [pc, #28]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80035ae:	6882      	ldr	r2, [r0, #8]
 80035b0:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80035b4:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 80035b8:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 80035bc:	430a      	orrs	r2, r1
 80035be:	6082      	str	r2, [r0, #8]
 80035c0:	e7ec      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80035c2:	bf00      	nop
 80035c4:	42471000 	.word	0x42471000
 80035c8:	42470000 	.word	0x42470000
 80035cc:	40023800 	.word	0x40023800
 80035d0:	40007000 	.word	0x40007000

080035d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 80035d4:	2801      	cmp	r0, #1
 80035d6:	d001      	beq.n	80035dc <HAL_RCCEx_GetPeriphCLKFreq+0x8>
 80035d8:	2000      	movs	r0, #0
 80035da:	4770      	bx	lr
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80035dc:	4b0f      	ldr	r3, [pc, #60]	@ (800361c <HAL_RCCEx_GetPeriphCLKFreq+0x48>)
 80035de:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 80035e0:	0211      	lsls	r1, r2, #8
 80035e2:	d501      	bpl.n	80035e8 <HAL_RCCEx_GetPeriphCLKFreq+0x14>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80035e4:	480e      	ldr	r0, [pc, #56]	@ (8003620 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
    {
      break;
    }
  }
  return frequency;
}
 80035e6:	4770      	bx	lr
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80035e8:	685a      	ldr	r2, [r3, #4]
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80035ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80035ee:	0252      	lsls	r2, r2, #9
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80035f0:	bf4c      	ite	mi
 80035f2:	4a0c      	ldrmi	r2, [pc, #48]	@ (8003624 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80035f4:	4a0c      	ldrpl	r2, [pc, #48]	@ (8003628 <HAL_RCCEx_GetPeriphCLKFreq+0x54>)
 80035f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035fa:	fbb2 f2f3 	udiv	r2, r2, r3
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80035fe:	4b07      	ldr	r3, [pc, #28]	@ (800361c <HAL_RCCEx_GetPeriphCLKFreq+0x48>)
 8003600:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003604:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003608:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800360c:	fb02 f000 	mul.w	r0, r2, r0
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003610:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8003614:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40023800 	.word	0x40023800
 8003620:	00bb8000 	.word	0x00bb8000
 8003624:	017d7840 	.word	0x017d7840
 8003628:	00f42400 	.word	0x00f42400

0800362c <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 800362c:	2800      	cmp	r0, #0
 800362e:	f000 8087 	beq.w	8003740 <HAL_UART_Init+0x114>
{
 8003632:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003634:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003638:	4604      	mov	r4, r0
 800363a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800363e:	2b00      	cmp	r3, #0
 8003640:	d079      	beq.n	8003736 <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003642:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003644:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8003646:	2224      	movs	r2, #36	@ 0x24
 8003648:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003652:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003654:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003656:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003658:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 800365c:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800365e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003660:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003662:	4302      	orrs	r2, r0
 8003664:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003666:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003668:	4302      	orrs	r2, r0
 800366a:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 800366c:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 8003670:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003674:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003676:	430a      	orrs	r2, r1
 8003678:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800367a:	695a      	ldr	r2, [r3, #20]
 800367c:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800367e:	4931      	ldr	r1, [pc, #196]	@ (8003744 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003680:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003684:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003686:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003688:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800368a:	d036      	beq.n	80036fa <HAL_UART_Init+0xce>
 800368c:	4a2e      	ldr	r2, [pc, #184]	@ (8003748 <HAL_UART_Init+0x11c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d033      	beq.n	80036fa <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003692:	f7ff fed5 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003696:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003698:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800369a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800369e:	e9d4 5300 	ldrd	r5, r3, [r4]
 80036a2:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036a6:	d02b      	beq.n	8003700 <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036a8:	009a      	lsls	r2, r3, #2
 80036aa:	0f9b      	lsrs	r3, r3, #30
 80036ac:	f7fd fa82 	bl	8000bb4 <__aeabi_uldivmod>
 80036b0:	4a26      	ldr	r2, [pc, #152]	@ (800374c <HAL_UART_Init+0x120>)
 80036b2:	fba2 1300 	umull	r1, r3, r2, r0
 80036b6:	095b      	lsrs	r3, r3, #5
 80036b8:	2164      	movs	r1, #100	@ 0x64
 80036ba:	fb01 0013 	mls	r0, r1, r3, r0
 80036be:	0100      	lsls	r0, r0, #4
 80036c0:	3032      	adds	r0, #50	@ 0x32
 80036c2:	fba2 2000 	umull	r2, r0, r2, r0
 80036c6:	011b      	lsls	r3, r3, #4
 80036c8:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 80036cc:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ce:	692a      	ldr	r2, [r5, #16]
 80036d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036d4:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036d6:	696a      	ldr	r2, [r5, #20]
 80036d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036dc:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 80036de:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e0:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80036e2:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 80036e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036e8:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ea:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036ec:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036f0:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 80036f4:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036f6:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80036f8:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 80036fa:	f7ff feb1 	bl	8003460 <HAL_RCC_GetPCLK2Freq>
 80036fe:	e7ca      	b.n	8003696 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003700:	18da      	adds	r2, r3, r3
 8003702:	f04f 0300 	mov.w	r3, #0
 8003706:	415b      	adcs	r3, r3
 8003708:	f7fd fa54 	bl	8000bb4 <__aeabi_uldivmod>
 800370c:	4a0f      	ldr	r2, [pc, #60]	@ (800374c <HAL_UART_Init+0x120>)
 800370e:	fba2 3100 	umull	r3, r1, r2, r0
 8003712:	0949      	lsrs	r1, r1, #5
 8003714:	2364      	movs	r3, #100	@ 0x64
 8003716:	fb03 0311 	mls	r3, r3, r1, r0
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	3332      	adds	r3, #50	@ 0x32
 800371e:	fba2 2303 	umull	r2, r3, r2, r3
 8003722:	f3c3 1242 	ubfx	r2, r3, #5, #3
 8003726:	091b      	lsrs	r3, r3, #4
 8003728:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800372c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003730:	4413      	add	r3, r2
 8003732:	60ab      	str	r3, [r5, #8]
 8003734:	e7cb      	b.n	80036ce <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 8003736:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800373a:	f7fe f92d 	bl	8001998 <HAL_UART_MspInit>
 800373e:	e780      	b.n	8003642 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 8003740:	2001      	movs	r0, #1
}
 8003742:	4770      	bx	lr
 8003744:	40011000 	.word	0x40011000
 8003748:	40011400 	.word	0x40011400
 800374c:	51eb851f 	.word	0x51eb851f

08003750 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop

08003754 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop

08003758 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop

0800375c <UART_DMAError>:
{
 800375c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800375e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003760:	6803      	ldr	r3, [r0, #0]
 8003762:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003764:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8003768:	2a21      	cmp	r2, #33	@ 0x21
 800376a:	d00b      	beq.n	8003784 <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800376c:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800376e:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 8003772:	2a22      	cmp	r2, #34	@ 0x22
 8003774:	d01e      	beq.n	80037b4 <UART_DMAError+0x58>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003776:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003778:	f043 0310 	orr.w	r3, r3, #16
 800377c:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 800377e:	f7ff ffeb 	bl	8003758 <HAL_UART_ErrorCallback>
}
 8003782:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003784:	0609      	lsls	r1, r1, #24
 8003786:	d5f1      	bpl.n	800376c <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 8003788:	2200      	movs	r2, #0
 800378a:	84c2      	strh	r2, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800378c:	f103 020c 	add.w	r2, r3, #12
 8003790:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003794:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003798:	f103 0c0c 	add.w	ip, r3, #12
 800379c:	e84c 2100 	strex	r1, r2, [ip]
 80037a0:	2900      	cmp	r1, #0
 80037a2:	d1f3      	bne.n	800378c <UART_DMAError+0x30>
  huart->gState = HAL_UART_STATE_READY;
 80037a4:	2220      	movs	r2, #32
 80037a6:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037aa:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80037ac:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 80037b0:	2a22      	cmp	r2, #34	@ 0x22
 80037b2:	d1e0      	bne.n	8003776 <UART_DMAError+0x1a>
 80037b4:	064a      	lsls	r2, r1, #25
 80037b6:	d5de      	bpl.n	8003776 <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 80037b8:	2200      	movs	r2, #0
 80037ba:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037bc:	f103 020c 	add.w	r2, r3, #12
 80037c0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037c4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c8:	f103 0c0c 	add.w	ip, r3, #12
 80037cc:	e84c 2100 	strex	r1, r2, [ip]
 80037d0:	2900      	cmp	r1, #0
 80037d2:	d1f3      	bne.n	80037bc <UART_DMAError+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d4:	f103 0214 	add.w	r2, r3, #20
 80037d8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037dc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e0:	f103 0c14 	add.w	ip, r3, #20
 80037e4:	e84c 2100 	strex	r1, r2, [ip]
 80037e8:	2900      	cmp	r1, #0
 80037ea:	d1f3      	bne.n	80037d4 <UART_DMAError+0x78>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ec:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80037ee:	2a01      	cmp	r2, #1
 80037f0:	d005      	beq.n	80037fe <UART_DMAError+0xa2>
  huart->RxState = HAL_UART_STATE_READY;
 80037f2:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037f4:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 80037f6:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037fa:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80037fc:	e7bb      	b.n	8003776 <UART_DMAError+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037fe:	f103 020c 	add.w	r2, r3, #12
 8003802:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003806:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380a:	f103 0c0c 	add.w	ip, r3, #12
 800380e:	e84c 2100 	strex	r1, r2, [ip]
 8003812:	2900      	cmp	r1, #0
 8003814:	d1f3      	bne.n	80037fe <UART_DMAError+0xa2>
 8003816:	e7ec      	b.n	80037f2 <UART_DMAError+0x96>

08003818 <UART_DMAAbortOnError>:
{
 8003818:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800381a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 800381c:	2300      	movs	r3, #0
 800381e:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003820:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 8003822:	f7ff ff99 	bl	8003758 <HAL_UART_ErrorCallback>
}
 8003826:	bd08      	pop	{r3, pc}

08003828 <HAL_UARTEx_RxEventCallback>:
}
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop

0800382c <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800382c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800382e:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003830:	2301      	movs	r3, #1
 8003832:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003834:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003836:	2b01      	cmp	r3, #1
 8003838:	d002      	beq.n	8003840 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800383a:	f7ff ff8b 	bl	8003754 <HAL_UART_RxHalfCpltCallback>
}
 800383e:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003840:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8003842:	0849      	lsrs	r1, r1, #1
 8003844:	f7ff fff0 	bl	8003828 <HAL_UARTEx_RxEventCallback>
}
 8003848:	bd08      	pop	{r3, pc}
 800384a:	bf00      	nop

0800384c <UART_DMAReceiveCplt>:
{
 800384c:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800384e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003850:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 8003858:	d12b      	bne.n	80038b2 <UART_DMAReceiveCplt+0x66>
    huart->RxXferCount = 0U;
 800385a:	6803      	ldr	r3, [r0, #0]
 800385c:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385e:	f103 020c 	add.w	r2, r3, #12
 8003862:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003866:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386a:	f103 0c0c 	add.w	ip, r3, #12
 800386e:	e84c 2100 	strex	r1, r2, [ip]
 8003872:	2900      	cmp	r1, #0
 8003874:	d1f3      	bne.n	800385e <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003876:	f103 0214 	add.w	r2, r3, #20
 800387a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800387e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003882:	f103 0c14 	add.w	ip, r3, #20
 8003886:	e84c 2100 	strex	r1, r2, [ip]
 800388a:	2900      	cmp	r1, #0
 800388c:	d1f3      	bne.n	8003876 <UART_DMAReceiveCplt+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388e:	f103 0214 	add.w	r2, r3, #20
 8003892:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389a:	f103 0c14 	add.w	ip, r3, #20
 800389e:	e84c 2100 	strex	r1, r2, [ip]
 80038a2:	2900      	cmp	r1, #0
 80038a4:	d1f3      	bne.n	800388e <UART_DMAReceiveCplt+0x42>
    huart->RxState = HAL_UART_STATE_READY;
 80038a6:	2220      	movs	r2, #32
 80038a8:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038ac:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80038ae:	2a01      	cmp	r2, #1
 80038b0:	d007      	beq.n	80038c2 <UART_DMAReceiveCplt+0x76>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038b2:	2300      	movs	r3, #0
 80038b4:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038b6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d00f      	beq.n	80038dc <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 80038bc:	f7fd fc20 	bl	8001100 <HAL_UART_RxCpltCallback>
}
 80038c0:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c2:	f103 020c 	add.w	r2, r3, #12
 80038c6:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038ca:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ce:	f103 0c0c 	add.w	ip, r3, #12
 80038d2:	e84c 2100 	strex	r1, r2, [ip]
 80038d6:	2900      	cmp	r1, #0
 80038d8:	d1f3      	bne.n	80038c2 <UART_DMAReceiveCplt+0x76>
 80038da:	e7ea      	b.n	80038b2 <UART_DMAReceiveCplt+0x66>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038dc:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80038de:	f7ff ffa3 	bl	8003828 <HAL_UARTEx_RxEventCallback>
}
 80038e2:	bd08      	pop	{r3, pc}

080038e4 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038e4:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80038e6:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80038e8:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038ee:	d042      	beq.n	8003976 <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d039      	beq.n	8003968 <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038f4:	684b      	ldr	r3, [r1, #4]
 80038f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80038fa:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 80038fc:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80038fe:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 8003900:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 8003902:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8003904:	3b01      	subs	r3, #1
 8003906:	b29b      	uxth	r3, r3
 8003908:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800390a:	2b00      	cmp	r3, #0
 800390c:	d132      	bne.n	8003974 <UART_Receive_IT.part.0.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800390e:	6802      	ldr	r2, [r0, #0]
 8003910:	68d1      	ldr	r1, [r2, #12]
 8003912:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003916:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003918:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800391a:	68d1      	ldr	r1, [r2, #12]
 800391c:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8003920:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003922:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003924:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003928:	f021 0101 	bic.w	r1, r1, #1
 800392c:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800392e:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003932:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003934:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8003936:	2901      	cmp	r1, #1
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003938:	b083      	sub	sp, #12
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800393a:	d125      	bne.n	8003988 <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800393c:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393e:	f102 030c 	add.w	r3, r2, #12
 8003942:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003946:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394a:	f102 0c0c 	add.w	ip, r2, #12
 800394e:	e84c 3100 	strex	r1, r3, [ip]
 8003952:	2900      	cmp	r1, #0
 8003954:	d1f3      	bne.n	800393e <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003956:	6813      	ldr	r3, [r2, #0]
 8003958:	06db      	lsls	r3, r3, #27
 800395a:	d41a      	bmi.n	8003992 <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800395c:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800395e:	f7ff ff63 	bl	8003828 <HAL_UARTEx_RxEventCallback>
}
 8003962:	b003      	add	sp, #12
 8003964:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003968:	6903      	ldr	r3, [r0, #16]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1c2      	bne.n	80038f4 <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800396e:	684b      	ldr	r3, [r1, #4]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e7c2      	b.n	80038fa <UART_Receive_IT.part.0.isra.0+0x16>
 8003974:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003976:	6903      	ldr	r3, [r0, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1f8      	bne.n	800396e <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800397c:	684b      	ldr	r3, [r1, #4]
 800397e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003982:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 8003986:	e7bb      	b.n	8003900 <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 8003988:	f7fd fbba 	bl	8001100 <HAL_UART_RxCpltCallback>
}
 800398c:	b003      	add	sp, #12
 800398e:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003992:	2300      	movs	r3, #0
 8003994:	9301      	str	r3, [sp, #4]
 8003996:	6813      	ldr	r3, [r2, #0]
 8003998:	9301      	str	r3, [sp, #4]
 800399a:	6853      	ldr	r3, [r2, #4]
 800399c:	9301      	str	r3, [sp, #4]
 800399e:	9b01      	ldr	r3, [sp, #4]
 80039a0:	e7dc      	b.n	800395c <UART_Receive_IT.part.0.isra.0+0x78>
 80039a2:	bf00      	nop

080039a4 <HAL_UART_IRQHandler>:
{
 80039a4:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039a6:	6803      	ldr	r3, [r0, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039aa:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039ac:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 80039ae:	f012 0f0f 	tst.w	r2, #15
{
 80039b2:	b083      	sub	sp, #12
 80039b4:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80039b6:	d170      	bne.n	8003a9a <HAL_UART_IRQHandler+0xf6>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039b8:	0691      	lsls	r1, r2, #26
 80039ba:	d502      	bpl.n	80039c2 <HAL_UART_IRQHandler+0x1e>
 80039bc:	06a9      	lsls	r1, r5, #26
 80039be:	f100 80a1 	bmi.w	8003b04 <HAL_UART_IRQHandler+0x160>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039c2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80039c4:	2901      	cmp	r1, #1
 80039c6:	d00b      	beq.n	80039e0 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80039c8:	0610      	lsls	r0, r2, #24
 80039ca:	d502      	bpl.n	80039d2 <HAL_UART_IRQHandler+0x2e>
 80039cc:	0629      	lsls	r1, r5, #24
 80039ce:	f100 80a3 	bmi.w	8003b18 <HAL_UART_IRQHandler+0x174>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039d2:	0652      	lsls	r2, r2, #25
 80039d4:	d502      	bpl.n	80039dc <HAL_UART_IRQHandler+0x38>
 80039d6:	0668      	lsls	r0, r5, #25
 80039d8:	f100 80bd 	bmi.w	8003b56 <HAL_UART_IRQHandler+0x1b2>
}
 80039dc:	b003      	add	sp, #12
 80039de:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 80039e0:	06d0      	lsls	r0, r2, #27
 80039e2:	d5f1      	bpl.n	80039c8 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80039e4:	06e9      	lsls	r1, r5, #27
 80039e6:	d5ef      	bpl.n	80039c8 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039e8:	2200      	movs	r2, #0
 80039ea:	9201      	str	r2, [sp, #4]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	9201      	str	r2, [sp, #4]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	9201      	str	r2, [sp, #4]
 80039f4:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f6:	695a      	ldr	r2, [r3, #20]
 80039f8:	0655      	lsls	r5, r2, #25
 80039fa:	f140 8136 	bpl.w	8003c6a <HAL_UART_IRQHandler+0x2c6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039fe:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003a00:	6802      	ldr	r2, [r0, #0]
 8003a02:	6852      	ldr	r2, [r2, #4]
 8003a04:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003a06:	2a00      	cmp	r2, #0
 8003a08:	d0e8      	beq.n	80039dc <HAL_UART_IRQHandler+0x38>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a0a:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8003a0c:	4291      	cmp	r1, r2
 8003a0e:	d9e5      	bls.n	80039dc <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 8003a10:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a12:	69c2      	ldr	r2, [r0, #28]
 8003a14:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8003a18:	d036      	beq.n	8003a88 <HAL_UART_IRQHandler+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1a:	f103 020c 	add.w	r2, r3, #12
 8003a1e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a22:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a26:	f103 050c 	add.w	r5, r3, #12
 8003a2a:	e845 2100 	strex	r1, r2, [r5]
 8003a2e:	2900      	cmp	r1, #0
 8003a30:	d1f3      	bne.n	8003a1a <HAL_UART_IRQHandler+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a32:	f103 0214 	add.w	r2, r3, #20
 8003a36:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a3a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3e:	f103 0514 	add.w	r5, r3, #20
 8003a42:	e845 2100 	strex	r1, r2, [r5]
 8003a46:	2900      	cmp	r1, #0
 8003a48:	d1f3      	bne.n	8003a32 <HAL_UART_IRQHandler+0x8e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a4a:	f103 0214 	add.w	r2, r3, #20
 8003a4e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a56:	f103 0514 	add.w	r5, r3, #20
 8003a5a:	e845 2100 	strex	r1, r2, [r5]
 8003a5e:	2900      	cmp	r1, #0
 8003a60:	d1f3      	bne.n	8003a4a <HAL_UART_IRQHandler+0xa6>
          huart->RxState = HAL_UART_STATE_READY;
 8003a62:	2220      	movs	r2, #32
 8003a64:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a68:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6a:	f103 020c 	add.w	r2, r3, #12
 8003a6e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a72:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a76:	f103 050c 	add.w	r5, r3, #12
 8003a7a:	e845 2100 	strex	r1, r2, [r5]
 8003a7e:	2900      	cmp	r1, #0
 8003a80:	d1f3      	bne.n	8003a6a <HAL_UART_IRQHandler+0xc6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a82:	f7fe fc47 	bl	8002314 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a86:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a8c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8003a8e:	1ac9      	subs	r1, r1, r3
 8003a90:	4620      	mov	r0, r4
 8003a92:	b289      	uxth	r1, r1
 8003a94:	f7ff fec8 	bl	8003828 <HAL_UARTEx_RxEventCallback>
 8003a98:	e7a0      	b.n	80039dc <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a9a:	f011 0101 	ands.w	r1, r1, #1
 8003a9e:	d178      	bne.n	8003b92 <HAL_UART_IRQHandler+0x1ee>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003aa0:	f415 7f90 	tst.w	r5, #288	@ 0x120
 8003aa4:	d08d      	beq.n	80039c2 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003aa6:	07d0      	lsls	r0, r2, #31
 8003aa8:	d50a      	bpl.n	8003ac0 <HAL_UART_IRQHandler+0x11c>
 8003aaa:	05e8      	lsls	r0, r5, #23
 8003aac:	f140 80d9 	bpl.w	8003c62 <HAL_UART_IRQHandler+0x2be>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ab0:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003ab2:	f040 0001 	orr.w	r0, r0, #1
 8003ab6:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ab8:	0750      	lsls	r0, r2, #29
 8003aba:	d55b      	bpl.n	8003b74 <HAL_UART_IRQHandler+0x1d0>
 8003abc:	2900      	cmp	r1, #0
 8003abe:	d16c      	bne.n	8003b9a <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ac0:	0790      	lsls	r0, r2, #30
 8003ac2:	d570      	bpl.n	8003ba6 <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ac4:	0710      	lsls	r0, r2, #28
 8003ac6:	f100 80c9 	bmi.w	8003c5c <HAL_UART_IRQHandler+0x2b8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003aca:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003acc:	2900      	cmp	r1, #0
 8003ace:	d085      	beq.n	80039dc <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ad0:	0691      	lsls	r1, r2, #26
 8003ad2:	d509      	bpl.n	8003ae8 <HAL_UART_IRQHandler+0x144>
 8003ad4:	06aa      	lsls	r2, r5, #26
 8003ad6:	d507      	bpl.n	8003ae8 <HAL_UART_IRQHandler+0x144>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ad8:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8003adc:	2a22      	cmp	r2, #34	@ 0x22
 8003ade:	d103      	bne.n	8003ae8 <HAL_UART_IRQHandler+0x144>
 8003ae0:	4620      	mov	r0, r4
 8003ae2:	f7ff feff 	bl	80038e4 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003aea:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003aec:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003af0:	f001 0108 	and.w	r1, r1, #8
 8003af4:	ea52 0501 	orrs.w	r5, r2, r1
 8003af8:	d15c      	bne.n	8003bb4 <HAL_UART_IRQHandler+0x210>
        HAL_UART_ErrorCallback(huart);
 8003afa:	4620      	mov	r0, r4
 8003afc:	f7ff fe2c 	bl	8003758 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b00:	6465      	str	r5, [r4, #68]	@ 0x44
 8003b02:	e76b      	b.n	80039dc <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b04:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003b08:	2b22      	cmp	r3, #34	@ 0x22
 8003b0a:	f47f af67 	bne.w	80039dc <HAL_UART_IRQHandler+0x38>
}
 8003b0e:	b003      	add	sp, #12
 8003b10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b14:	f7ff bee6 	b.w	80038e4 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b18:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8003b1c:	2a21      	cmp	r2, #33	@ 0x21
 8003b1e:	f47f af5d 	bne.w	80039dc <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b22:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003b24:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b26:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003b2a:	f000 80d9 	beq.w	8003ce0 <HAL_UART_IRQHandler+0x33c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b2e:	1c51      	adds	r1, r2, #1
 8003b30:	6221      	str	r1, [r4, #32]
 8003b32:	7812      	ldrb	r2, [r2, #0]
 8003b34:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003b36:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003b38:	3a01      	subs	r2, #1
 8003b3a:	b292      	uxth	r2, r2
 8003b3c:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8003b3e:	2a00      	cmp	r2, #0
 8003b40:	f47f af4c 	bne.w	80039dc <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b44:	68da      	ldr	r2, [r3, #12]
 8003b46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b4a:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b52:	60da      	str	r2, [r3, #12]
 8003b54:	e742      	b.n	80039dc <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b56:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003b58:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b5e:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003b60:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8003b62:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8003b66:	f7ff fdf3 	bl	8003750 <HAL_UART_TxCpltCallback>
    return;
 8003b6a:	e737      	b.n	80039dc <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b6c:	05e8      	lsls	r0, r5, #23
 8003b6e:	d49f      	bmi.n	8003ab0 <HAL_UART_IRQHandler+0x10c>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b70:	0750      	lsls	r0, r2, #29
 8003b72:	d412      	bmi.n	8003b9a <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b74:	0790      	lsls	r0, r2, #30
 8003b76:	d516      	bpl.n	8003ba6 <HAL_UART_IRQHandler+0x202>
 8003b78:	2900      	cmp	r1, #0
 8003b7a:	d0a3      	beq.n	8003ac4 <HAL_UART_IRQHandler+0x120>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b7c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b7e:	f041 0104 	orr.w	r1, r1, #4
 8003b82:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b84:	0711      	lsls	r1, r2, #28
 8003b86:	d5a0      	bpl.n	8003aca <HAL_UART_IRQHandler+0x126>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b8a:	f041 0108 	orr.w	r1, r1, #8
 8003b8e:	6461      	str	r1, [r4, #68]	@ 0x44
 8003b90:	e79b      	b.n	8003aca <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b92:	07d0      	lsls	r0, r2, #31
 8003b94:	d4ea      	bmi.n	8003b6c <HAL_UART_IRQHandler+0x1c8>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b96:	0750      	lsls	r0, r2, #29
 8003b98:	d55b      	bpl.n	8003c52 <HAL_UART_IRQHandler+0x2ae>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b9a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003b9c:	f040 0002 	orr.w	r0, r0, #2
 8003ba0:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ba2:	0790      	lsls	r0, r2, #30
 8003ba4:	d4ea      	bmi.n	8003b7c <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ba6:	0710      	lsls	r0, r2, #28
 8003ba8:	d58f      	bpl.n	8003aca <HAL_UART_IRQHandler+0x126>
 8003baa:	f005 0020 	and.w	r0, r5, #32
 8003bae:	4308      	orrs	r0, r1
 8003bb0:	d08b      	beq.n	8003aca <HAL_UART_IRQHandler+0x126>
 8003bb2:	e7e9      	b.n	8003b88 <HAL_UART_IRQHandler+0x1e4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb4:	f103 020c 	add.w	r2, r3, #12
 8003bb8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bbc:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc0:	f103 000c 	add.w	r0, r3, #12
 8003bc4:	e840 2100 	strex	r1, r2, [r0]
 8003bc8:	2900      	cmp	r1, #0
 8003bca:	d1f3      	bne.n	8003bb4 <HAL_UART_IRQHandler+0x210>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bcc:	f103 0214 	add.w	r2, r3, #20
 8003bd0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bd4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd8:	f103 0014 	add.w	r0, r3, #20
 8003bdc:	e840 2100 	strex	r1, r2, [r0]
 8003be0:	2900      	cmp	r1, #0
 8003be2:	d1f3      	bne.n	8003bcc <HAL_UART_IRQHandler+0x228>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003be4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003be6:	2a01      	cmp	r2, #1
 8003be8:	d022      	beq.n	8003c30 <HAL_UART_IRQHandler+0x28c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bea:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003bec:	2120      	movs	r1, #32
 8003bee:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bf2:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	0655      	lsls	r5, r2, #25
 8003bf8:	d527      	bpl.n	8003c4a <HAL_UART_IRQHandler+0x2a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfa:	f103 0214 	add.w	r2, r3, #20
 8003bfe:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c06:	f103 0014 	add.w	r0, r3, #20
 8003c0a:	e840 2100 	strex	r1, r2, [r0]
 8003c0e:	2900      	cmp	r1, #0
 8003c10:	d1f3      	bne.n	8003bfa <HAL_UART_IRQHandler+0x256>
          if (huart->hdmarx != NULL)
 8003c12:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003c14:	b1c8      	cbz	r0, 8003c4a <HAL_UART_IRQHandler+0x2a6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c16:	4b38      	ldr	r3, [pc, #224]	@ (8003cf8 <HAL_UART_IRQHandler+0x354>)
 8003c18:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c1a:	f7fe fbc5 	bl	80023a8 <HAL_DMA_Abort_IT>
 8003c1e:	2800      	cmp	r0, #0
 8003c20:	f43f aedc 	beq.w	80039dc <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c24:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003c26:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 8003c28:	b003      	add	sp, #12
 8003c2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c2e:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c30:	f103 020c 	add.w	r2, r3, #12
 8003c34:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c38:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c3c:	f103 000c 	add.w	r0, r3, #12
 8003c40:	e840 2100 	strex	r1, r2, [r0]
 8003c44:	2900      	cmp	r1, #0
 8003c46:	d1f3      	bne.n	8003c30 <HAL_UART_IRQHandler+0x28c>
 8003c48:	e7cf      	b.n	8003bea <HAL_UART_IRQHandler+0x246>
            HAL_UART_ErrorCallback(huart);
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	f7ff fd84 	bl	8003758 <HAL_UART_ErrorCallback>
 8003c50:	e6c4      	b.n	80039dc <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c52:	0791      	lsls	r1, r2, #30
 8003c54:	d492      	bmi.n	8003b7c <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c56:	0711      	lsls	r1, r2, #28
 8003c58:	d496      	bmi.n	8003b88 <HAL_UART_IRQHandler+0x1e4>
 8003c5a:	e736      	b.n	8003aca <HAL_UART_IRQHandler+0x126>
 8003c5c:	06a9      	lsls	r1, r5, #26
 8003c5e:	d493      	bmi.n	8003b88 <HAL_UART_IRQHandler+0x1e4>
 8003c60:	e733      	b.n	8003aca <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c62:	0750      	lsls	r0, r2, #29
 8003c64:	f53f af2c 	bmi.w	8003ac0 <HAL_UART_IRQHandler+0x11c>
 8003c68:	e784      	b.n	8003b74 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c6a:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8003c6c:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c6e:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 8003c70:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c72:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003c74:	2a00      	cmp	r2, #0
 8003c76:	f43f aeb1 	beq.w	80039dc <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c7a:	1a41      	subs	r1, r0, r1
 8003c7c:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003c7e:	2900      	cmp	r1, #0
 8003c80:	f43f aeac 	beq.w	80039dc <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c84:	f103 020c 	add.w	r2, r3, #12
 8003c88:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c8c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c90:	f103 050c 	add.w	r5, r3, #12
 8003c94:	e845 2000 	strex	r0, r2, [r5]
 8003c98:	2800      	cmp	r0, #0
 8003c9a:	d1f3      	bne.n	8003c84 <HAL_UART_IRQHandler+0x2e0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9c:	f103 0214 	add.w	r2, r3, #20
 8003ca0:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ca4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca8:	f103 0514 	add.w	r5, r3, #20
 8003cac:	e845 2000 	strex	r0, r2, [r5]
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	d1f3      	bne.n	8003c9c <HAL_UART_IRQHandler+0x2f8>
        huart->RxState = HAL_UART_STATE_READY;
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cba:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbc:	f103 020c 	add.w	r2, r3, #12
 8003cc0:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cc4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc8:	f103 050c 	add.w	r5, r3, #12
 8003ccc:	e845 2000 	strex	r0, r2, [r5]
 8003cd0:	2800      	cmp	r0, #0
 8003cd2:	d1f3      	bne.n	8003cbc <HAL_UART_IRQHandler+0x318>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003cd8:	4620      	mov	r0, r4
 8003cda:	f7ff fda5 	bl	8003828 <HAL_UARTEx_RxEventCallback>
 8003cde:	e67d      	b.n	80039dc <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ce0:	6921      	ldr	r1, [r4, #16]
 8003ce2:	2900      	cmp	r1, #0
 8003ce4:	f47f af23 	bne.w	8003b2e <HAL_UART_IRQHandler+0x18a>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ce8:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003cec:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003cf0:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003cf2:	6222      	str	r2, [r4, #32]
 8003cf4:	e71f      	b.n	8003b36 <HAL_UART_IRQHandler+0x192>
 8003cf6:	bf00      	nop
 8003cf8:	08003819 	.word	0x08003819

08003cfc <UART_Start_Receive_DMA>:
{
 8003cfc:	b570      	push	{r4, r5, r6, lr}
 8003cfe:	4613      	mov	r3, r2
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d00:	2500      	movs	r5, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d02:	2222      	movs	r2, #34	@ 0x22
{
 8003d04:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d06:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->pRxBuffPtr = pData;
 8003d08:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d0a:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->RxXferSize = Size;
 8003d0e:	8583      	strh	r3, [r0, #44]	@ 0x2c
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d10:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8003d12:	4e1e      	ldr	r6, [pc, #120]	@ (8003d8c <UART_Start_Receive_DMA+0x90>)
  huart->hdmarx->XferAbortCallback = NULL;
 8003d14:	6505      	str	r5, [r0, #80]	@ 0x50
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003d16:	460a      	mov	r2, r1
 8003d18:	6821      	ldr	r1, [r4, #0]
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d1a:	63c6      	str	r6, [r0, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003d1c:	4e1c      	ldr	r6, [pc, #112]	@ (8003d90 <UART_Start_Receive_DMA+0x94>)
 8003d1e:	6406      	str	r6, [r0, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003d20:	4e1c      	ldr	r6, [pc, #112]	@ (8003d94 <UART_Start_Receive_DMA+0x98>)
 8003d22:	64c6      	str	r6, [r0, #76]	@ 0x4c
{
 8003d24:	b082      	sub	sp, #8
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003d26:	3104      	adds	r1, #4
 8003d28:	f7fe fab8 	bl	800229c <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	9501      	str	r5, [sp, #4]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	9201      	str	r2, [sp, #4]
 8003d34:	6859      	ldr	r1, [r3, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d36:	6922      	ldr	r2, [r4, #16]
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003d38:	9101      	str	r1, [sp, #4]
 8003d3a:	9901      	ldr	r1, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d3c:	b15a      	cbz	r2, 8003d56 <UART_Start_Receive_DMA+0x5a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3e:	f103 020c 	add.w	r2, r3, #12
 8003d42:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4a:	f103 000c 	add.w	r0, r3, #12
 8003d4e:	e840 2100 	strex	r1, r2, [r0]
 8003d52:	2900      	cmp	r1, #0
 8003d54:	d1f3      	bne.n	8003d3e <UART_Start_Receive_DMA+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d56:	f103 0214 	add.w	r2, r3, #20
 8003d5a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d5e:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d62:	f103 0014 	add.w	r0, r3, #20
 8003d66:	e840 2100 	strex	r1, r2, [r0]
 8003d6a:	2900      	cmp	r1, #0
 8003d6c:	d1f3      	bne.n	8003d56 <UART_Start_Receive_DMA+0x5a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6e:	f103 0214 	add.w	r2, r3, #20
 8003d72:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7a:	f103 0114 	add.w	r1, r3, #20
 8003d7e:	e841 2000 	strex	r0, r2, [r1]
 8003d82:	2800      	cmp	r0, #0
 8003d84:	d1f3      	bne.n	8003d6e <UART_Start_Receive_DMA+0x72>
}
 8003d86:	b002      	add	sp, #8
 8003d88:	bd70      	pop	{r4, r5, r6, pc}
 8003d8a:	bf00      	nop
 8003d8c:	0800384d 	.word	0x0800384d
 8003d90:	0800382d 	.word	0x0800382d
 8003d94:	0800375d 	.word	0x0800375d

08003d98 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d98:	f890 c042 	ldrb.w	ip, [r0, #66]	@ 0x42
 8003d9c:	f1bc 0f20 	cmp.w	ip, #32
 8003da0:	d105      	bne.n	8003dae <HAL_UART_Receive_DMA+0x16>
{
 8003da2:	b430      	push	{r4, r5}
    if ((pData == NULL) || (Size == 0U))
 8003da4:	b101      	cbz	r1, 8003da8 <HAL_UART_Receive_DMA+0x10>
 8003da6:	b922      	cbnz	r2, 8003db2 <HAL_UART_Receive_DMA+0x1a>
      return HAL_ERROR;
 8003da8:	2001      	movs	r0, #1
}
 8003daa:	bc30      	pop	{r4, r5}
 8003dac:	4770      	bx	lr
    return HAL_BUSY;
 8003dae:	2002      	movs	r0, #2
}
 8003db0:	4770      	bx	lr
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db2:	2400      	movs	r4, #0
 8003db4:	6304      	str	r4, [r0, #48]	@ 0x30
}
 8003db6:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003db8:	f7ff bfa0 	b.w	8003cfc <UART_Start_Receive_DMA>

08003dbc <__errno>:
 8003dbc:	4b01      	ldr	r3, [pc, #4]	@ (8003dc4 <__errno+0x8>)
 8003dbe:	6818      	ldr	r0, [r3, #0]
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	2000000c 	.word	0x2000000c

08003dc8 <__libc_init_array>:
 8003dc8:	b570      	push	{r4, r5, r6, lr}
 8003dca:	4d0d      	ldr	r5, [pc, #52]	@ (8003e00 <__libc_init_array+0x38>)
 8003dcc:	4c0d      	ldr	r4, [pc, #52]	@ (8003e04 <__libc_init_array+0x3c>)
 8003dce:	1b64      	subs	r4, r4, r5
 8003dd0:	10a4      	asrs	r4, r4, #2
 8003dd2:	2600      	movs	r6, #0
 8003dd4:	42a6      	cmp	r6, r4
 8003dd6:	d109      	bne.n	8003dec <__libc_init_array+0x24>
 8003dd8:	4d0b      	ldr	r5, [pc, #44]	@ (8003e08 <__libc_init_array+0x40>)
 8003dda:	4c0c      	ldr	r4, [pc, #48]	@ (8003e0c <__libc_init_array+0x44>)
 8003ddc:	f000 fa6c 	bl	80042b8 <_init>
 8003de0:	1b64      	subs	r4, r4, r5
 8003de2:	10a4      	asrs	r4, r4, #2
 8003de4:	2600      	movs	r6, #0
 8003de6:	42a6      	cmp	r6, r4
 8003de8:	d105      	bne.n	8003df6 <__libc_init_array+0x2e>
 8003dea:	bd70      	pop	{r4, r5, r6, pc}
 8003dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8003df0:	4798      	blx	r3
 8003df2:	3601      	adds	r6, #1
 8003df4:	e7ee      	b.n	8003dd4 <__libc_init_array+0xc>
 8003df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dfa:	4798      	blx	r3
 8003dfc:	3601      	adds	r6, #1
 8003dfe:	e7f2      	b.n	8003de6 <__libc_init_array+0x1e>
 8003e00:	08005328 	.word	0x08005328
 8003e04:	08005328 	.word	0x08005328
 8003e08:	08005328 	.word	0x08005328
 8003e0c:	0800532c 	.word	0x0800532c

08003e10 <exp>:
 8003e10:	b538      	push	{r3, r4, r5, lr}
 8003e12:	ed2d 8b02 	vpush	{d8}
 8003e16:	ec55 4b10 	vmov	r4, r5, d0
 8003e1a:	f000 f895 	bl	8003f48 <__ieee754_exp>
 8003e1e:	eeb0 8a40 	vmov.f32	s16, s0
 8003e22:	eef0 8a60 	vmov.f32	s17, s1
 8003e26:	ec45 4b10 	vmov	d0, r4, r5
 8003e2a:	f000 f839 	bl	8003ea0 <finite>
 8003e2e:	b168      	cbz	r0, 8003e4c <exp+0x3c>
 8003e30:	a317      	add	r3, pc, #92	@ (adr r3, 8003e90 <exp+0x80>)
 8003e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e36:	4620      	mov	r0, r4
 8003e38:	4629      	mov	r1, r5
 8003e3a:	f7fc fe19 	bl	8000a70 <__aeabi_dcmpgt>
 8003e3e:	b160      	cbz	r0, 8003e5a <exp+0x4a>
 8003e40:	f7ff ffbc 	bl	8003dbc <__errno>
 8003e44:	ed9f 8b0e 	vldr	d8, [pc, #56]	@ 8003e80 <exp+0x70>
 8003e48:	2322      	movs	r3, #34	@ 0x22
 8003e4a:	6003      	str	r3, [r0, #0]
 8003e4c:	eeb0 0a48 	vmov.f32	s0, s16
 8003e50:	eef0 0a68 	vmov.f32	s1, s17
 8003e54:	ecbd 8b02 	vpop	{d8}
 8003e58:	bd38      	pop	{r3, r4, r5, pc}
 8003e5a:	a30f      	add	r3, pc, #60	@ (adr r3, 8003e98 <exp+0x88>)
 8003e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e60:	4620      	mov	r0, r4
 8003e62:	4629      	mov	r1, r5
 8003e64:	f7fc fde6 	bl	8000a34 <__aeabi_dcmplt>
 8003e68:	2800      	cmp	r0, #0
 8003e6a:	d0ef      	beq.n	8003e4c <exp+0x3c>
 8003e6c:	f7ff ffa6 	bl	8003dbc <__errno>
 8003e70:	2322      	movs	r3, #34	@ 0x22
 8003e72:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 8003e88 <exp+0x78>
 8003e76:	6003      	str	r3, [r0, #0]
 8003e78:	e7e8      	b.n	8003e4c <exp+0x3c>
 8003e7a:	bf00      	nop
 8003e7c:	f3af 8000 	nop.w
 8003e80:	00000000 	.word	0x00000000
 8003e84:	7ff00000 	.word	0x7ff00000
	...
 8003e90:	fefa39ef 	.word	0xfefa39ef
 8003e94:	40862e42 	.word	0x40862e42
 8003e98:	d52d3051 	.word	0xd52d3051
 8003e9c:	c0874910 	.word	0xc0874910

08003ea0 <finite>:
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	ed8d 0b00 	vstr	d0, [sp]
 8003ea6:	9801      	ldr	r0, [sp, #4]
 8003ea8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003eac:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8003eb0:	0fc0      	lsrs	r0, r0, #31
 8003eb2:	b002      	add	sp, #8
 8003eb4:	4770      	bx	lr
	...

08003eb8 <round>:
 8003eb8:	ec51 0b10 	vmov	r0, r1, d0
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8003ec2:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8003ec6:	2a13      	cmp	r2, #19
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4605      	mov	r5, r0
 8003ecc:	dc1b      	bgt.n	8003f06 <round+0x4e>
 8003ece:	2a00      	cmp	r2, #0
 8003ed0:	da0b      	bge.n	8003eea <round+0x32>
 8003ed2:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8003ed6:	3201      	adds	r2, #1
 8003ed8:	bf04      	itt	eq
 8003eda:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8003ede:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4610      	mov	r0, r2
 8003ee8:	e015      	b.n	8003f16 <round+0x5e>
 8003eea:	4c15      	ldr	r4, [pc, #84]	@ (8003f40 <round+0x88>)
 8003eec:	4114      	asrs	r4, r2
 8003eee:	ea04 0601 	and.w	r6, r4, r1
 8003ef2:	4306      	orrs	r6, r0
 8003ef4:	d00f      	beq.n	8003f16 <round+0x5e>
 8003ef6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8003efa:	fa41 f202 	asr.w	r2, r1, r2
 8003efe:	4413      	add	r3, r2
 8003f00:	ea23 0304 	bic.w	r3, r3, r4
 8003f04:	e7ed      	b.n	8003ee2 <round+0x2a>
 8003f06:	2a33      	cmp	r2, #51	@ 0x33
 8003f08:	dd08      	ble.n	8003f1c <round+0x64>
 8003f0a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8003f0e:	d102      	bne.n	8003f16 <round+0x5e>
 8003f10:	4602      	mov	r2, r0
 8003f12:	f7fc f967 	bl	80001e4 <__adddf3>
 8003f16:	ec41 0b10 	vmov	d0, r0, r1
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}
 8003f1c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8003f20:	f04f 34ff 	mov.w	r4, #4294967295
 8003f24:	40f4      	lsrs	r4, r6
 8003f26:	4204      	tst	r4, r0
 8003f28:	d0f5      	beq.n	8003f16 <round+0x5e>
 8003f2a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8003f2e:	2201      	movs	r2, #1
 8003f30:	408a      	lsls	r2, r1
 8003f32:	1952      	adds	r2, r2, r5
 8003f34:	bf28      	it	cs
 8003f36:	3301      	addcs	r3, #1
 8003f38:	ea22 0204 	bic.w	r2, r2, r4
 8003f3c:	e7d2      	b.n	8003ee4 <round+0x2c>
 8003f3e:	bf00      	nop
 8003f40:	000fffff 	.word	0x000fffff
 8003f44:	00000000 	.word	0x00000000

08003f48 <__ieee754_exp>:
 8003f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f4c:	ec55 4b10 	vmov	r4, r5, d0
 8003f50:	49b1      	ldr	r1, [pc, #708]	@ (8004218 <__ieee754_exp+0x2d0>)
 8003f52:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8003f56:	428a      	cmp	r2, r1
 8003f58:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8003f5c:	d936      	bls.n	8003fcc <__ieee754_exp+0x84>
 8003f5e:	49af      	ldr	r1, [pc, #700]	@ (800421c <__ieee754_exp+0x2d4>)
 8003f60:	428a      	cmp	r2, r1
 8003f62:	d914      	bls.n	8003f8e <__ieee754_exp+0x46>
 8003f64:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8003f68:	4323      	orrs	r3, r4
 8003f6a:	4622      	mov	r2, r4
 8003f6c:	d007      	beq.n	8003f7e <__ieee754_exp+0x36>
 8003f6e:	462b      	mov	r3, r5
 8003f70:	4620      	mov	r0, r4
 8003f72:	4629      	mov	r1, r5
 8003f74:	f7fc f936 	bl	80001e4 <__adddf3>
 8003f78:	4604      	mov	r4, r0
 8003f7a:	460d      	mov	r5, r1
 8003f7c:	e002      	b.n	8003f84 <__ieee754_exp+0x3c>
 8003f7e:	2e00      	cmp	r6, #0
 8003f80:	f040 8118 	bne.w	80041b4 <__ieee754_exp+0x26c>
 8003f84:	ec45 4b10 	vmov	d0, r4, r5
 8003f88:	b004      	add	sp, #16
 8003f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f8e:	a38c      	add	r3, pc, #560	@ (adr r3, 80041c0 <__ieee754_exp+0x278>)
 8003f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f94:	4620      	mov	r0, r4
 8003f96:	4629      	mov	r1, r5
 8003f98:	f7fc fd6a 	bl	8000a70 <__aeabi_dcmpgt>
 8003f9c:	4607      	mov	r7, r0
 8003f9e:	b128      	cbz	r0, 8003fac <__ieee754_exp+0x64>
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	b004      	add	sp, #16
 8003fa4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fa8:	f000 b97e 	b.w	80042a8 <__math_oflow>
 8003fac:	a386      	add	r3, pc, #536	@ (adr r3, 80041c8 <__ieee754_exp+0x280>)
 8003fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb2:	4620      	mov	r0, r4
 8003fb4:	4629      	mov	r1, r5
 8003fb6:	f7fc fd3d 	bl	8000a34 <__aeabi_dcmplt>
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	f000 8087 	beq.w	80040ce <__ieee754_exp+0x186>
 8003fc0:	4638      	mov	r0, r7
 8003fc2:	b004      	add	sp, #16
 8003fc4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc8:	f000 b966 	b.w	8004298 <__math_uflow>
 8003fcc:	4b94      	ldr	r3, [pc, #592]	@ (8004220 <__ieee754_exp+0x2d8>)
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	f240 80a9 	bls.w	8004126 <__ieee754_exp+0x1de>
 8003fd4:	4b93      	ldr	r3, [pc, #588]	@ (8004224 <__ieee754_exp+0x2dc>)
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d879      	bhi.n	80040ce <__ieee754_exp+0x186>
 8003fda:	4b93      	ldr	r3, [pc, #588]	@ (8004228 <__ieee754_exp+0x2e0>)
 8003fdc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	4629      	mov	r1, r5
 8003fe8:	f7fc f8fa 	bl	80001e0 <__aeabi_dsub>
 8003fec:	4b8f      	ldr	r3, [pc, #572]	@ (800422c <__ieee754_exp+0x2e4>)
 8003fee:	00f7      	lsls	r7, r6, #3
 8003ff0:	443b      	add	r3, r7
 8003ff2:	ed93 7b00 	vldr	d7, [r3]
 8003ff6:	ed8d 7b00 	vstr	d7, [sp]
 8003ffa:	f1c6 0a01 	rsb	sl, r6, #1
 8003ffe:	4680      	mov	r8, r0
 8004000:	4689      	mov	r9, r1
 8004002:	ebaa 0a06 	sub.w	sl, sl, r6
 8004006:	e9dd 2300 	ldrd	r2, r3, [sp]
 800400a:	4640      	mov	r0, r8
 800400c:	4649      	mov	r1, r9
 800400e:	f7fc f8e7 	bl	80001e0 <__aeabi_dsub>
 8004012:	4604      	mov	r4, r0
 8004014:	460d      	mov	r5, r1
 8004016:	4622      	mov	r2, r4
 8004018:	462b      	mov	r3, r5
 800401a:	4620      	mov	r0, r4
 800401c:	4629      	mov	r1, r5
 800401e:	f7fc fa97 	bl	8000550 <__aeabi_dmul>
 8004022:	a36b      	add	r3, pc, #428	@ (adr r3, 80041d0 <__ieee754_exp+0x288>)
 8004024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004028:	4606      	mov	r6, r0
 800402a:	460f      	mov	r7, r1
 800402c:	f7fc fa90 	bl	8000550 <__aeabi_dmul>
 8004030:	a369      	add	r3, pc, #420	@ (adr r3, 80041d8 <__ieee754_exp+0x290>)
 8004032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004036:	f7fc f8d3 	bl	80001e0 <__aeabi_dsub>
 800403a:	4632      	mov	r2, r6
 800403c:	463b      	mov	r3, r7
 800403e:	f7fc fa87 	bl	8000550 <__aeabi_dmul>
 8004042:	a367      	add	r3, pc, #412	@ (adr r3, 80041e0 <__ieee754_exp+0x298>)
 8004044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004048:	f7fc f8cc 	bl	80001e4 <__adddf3>
 800404c:	4632      	mov	r2, r6
 800404e:	463b      	mov	r3, r7
 8004050:	f7fc fa7e 	bl	8000550 <__aeabi_dmul>
 8004054:	a364      	add	r3, pc, #400	@ (adr r3, 80041e8 <__ieee754_exp+0x2a0>)
 8004056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405a:	f7fc f8c1 	bl	80001e0 <__aeabi_dsub>
 800405e:	4632      	mov	r2, r6
 8004060:	463b      	mov	r3, r7
 8004062:	f7fc fa75 	bl	8000550 <__aeabi_dmul>
 8004066:	a362      	add	r3, pc, #392	@ (adr r3, 80041f0 <__ieee754_exp+0x2a8>)
 8004068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406c:	f7fc f8ba 	bl	80001e4 <__adddf3>
 8004070:	4632      	mov	r2, r6
 8004072:	463b      	mov	r3, r7
 8004074:	f7fc fa6c 	bl	8000550 <__aeabi_dmul>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4620      	mov	r0, r4
 800407e:	4629      	mov	r1, r5
 8004080:	f7fc f8ae 	bl	80001e0 <__aeabi_dsub>
 8004084:	4602      	mov	r2, r0
 8004086:	460b      	mov	r3, r1
 8004088:	4606      	mov	r6, r0
 800408a:	460f      	mov	r7, r1
 800408c:	4620      	mov	r0, r4
 800408e:	4629      	mov	r1, r5
 8004090:	f7fc fa5e 	bl	8000550 <__aeabi_dmul>
 8004094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004098:	f1ba 0f00 	cmp.w	sl, #0
 800409c:	d15c      	bne.n	8004158 <__ieee754_exp+0x210>
 800409e:	2200      	movs	r2, #0
 80040a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80040a4:	4630      	mov	r0, r6
 80040a6:	4639      	mov	r1, r7
 80040a8:	f7fc f89a 	bl	80001e0 <__aeabi_dsub>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040b4:	f7fc fb76 	bl	80007a4 <__aeabi_ddiv>
 80040b8:	4622      	mov	r2, r4
 80040ba:	462b      	mov	r3, r5
 80040bc:	f7fc f890 	bl	80001e0 <__aeabi_dsub>
 80040c0:	4602      	mov	r2, r0
 80040c2:	460b      	mov	r3, r1
 80040c4:	2000      	movs	r0, #0
 80040c6:	495a      	ldr	r1, [pc, #360]	@ (8004230 <__ieee754_exp+0x2e8>)
 80040c8:	f7fc f88a 	bl	80001e0 <__aeabi_dsub>
 80040cc:	e754      	b.n	8003f78 <__ieee754_exp+0x30>
 80040ce:	4b59      	ldr	r3, [pc, #356]	@ (8004234 <__ieee754_exp+0x2ec>)
 80040d0:	4620      	mov	r0, r4
 80040d2:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80040d6:	4629      	mov	r1, r5
 80040d8:	a347      	add	r3, pc, #284	@ (adr r3, 80041f8 <__ieee754_exp+0x2b0>)
 80040da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040de:	f7fc fa37 	bl	8000550 <__aeabi_dmul>
 80040e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80040e6:	f7fc f87d 	bl	80001e4 <__adddf3>
 80040ea:	f7fc fccb 	bl	8000a84 <__aeabi_d2iz>
 80040ee:	4682      	mov	sl, r0
 80040f0:	f7fc f9c4 	bl	800047c <__aeabi_i2d>
 80040f4:	a342      	add	r3, pc, #264	@ (adr r3, 8004200 <__ieee754_exp+0x2b8>)
 80040f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fa:	4606      	mov	r6, r0
 80040fc:	460f      	mov	r7, r1
 80040fe:	f7fc fa27 	bl	8000550 <__aeabi_dmul>
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	4620      	mov	r0, r4
 8004108:	4629      	mov	r1, r5
 800410a:	f7fc f869 	bl	80001e0 <__aeabi_dsub>
 800410e:	a33e      	add	r3, pc, #248	@ (adr r3, 8004208 <__ieee754_exp+0x2c0>)
 8004110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004114:	4680      	mov	r8, r0
 8004116:	4689      	mov	r9, r1
 8004118:	4630      	mov	r0, r6
 800411a:	4639      	mov	r1, r7
 800411c:	f7fc fa18 	bl	8000550 <__aeabi_dmul>
 8004120:	e9cd 0100 	strd	r0, r1, [sp]
 8004124:	e76f      	b.n	8004006 <__ieee754_exp+0xbe>
 8004126:	4b44      	ldr	r3, [pc, #272]	@ (8004238 <__ieee754_exp+0x2f0>)
 8004128:	429a      	cmp	r2, r3
 800412a:	d810      	bhi.n	800414e <__ieee754_exp+0x206>
 800412c:	a338      	add	r3, pc, #224	@ (adr r3, 8004210 <__ieee754_exp+0x2c8>)
 800412e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004132:	4620      	mov	r0, r4
 8004134:	4629      	mov	r1, r5
 8004136:	f7fc f855 	bl	80001e4 <__adddf3>
 800413a:	4b3d      	ldr	r3, [pc, #244]	@ (8004230 <__ieee754_exp+0x2e8>)
 800413c:	2200      	movs	r2, #0
 800413e:	f7fc fc97 	bl	8000a70 <__aeabi_dcmpgt>
 8004142:	b138      	cbz	r0, 8004154 <__ieee754_exp+0x20c>
 8004144:	4b3a      	ldr	r3, [pc, #232]	@ (8004230 <__ieee754_exp+0x2e8>)
 8004146:	2200      	movs	r2, #0
 8004148:	4620      	mov	r0, r4
 800414a:	4629      	mov	r1, r5
 800414c:	e712      	b.n	8003f74 <__ieee754_exp+0x2c>
 800414e:	f04f 0a00 	mov.w	sl, #0
 8004152:	e760      	b.n	8004016 <__ieee754_exp+0xce>
 8004154:	4682      	mov	sl, r0
 8004156:	e75e      	b.n	8004016 <__ieee754_exp+0xce>
 8004158:	4632      	mov	r2, r6
 800415a:	463b      	mov	r3, r7
 800415c:	2000      	movs	r0, #0
 800415e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004162:	f7fc f83d 	bl	80001e0 <__aeabi_dsub>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800416e:	f7fc fb19 	bl	80007a4 <__aeabi_ddiv>
 8004172:	4602      	mov	r2, r0
 8004174:	460b      	mov	r3, r1
 8004176:	e9dd 0100 	ldrd	r0, r1, [sp]
 800417a:	f7fc f831 	bl	80001e0 <__aeabi_dsub>
 800417e:	4642      	mov	r2, r8
 8004180:	464b      	mov	r3, r9
 8004182:	f7fc f82d 	bl	80001e0 <__aeabi_dsub>
 8004186:	4602      	mov	r2, r0
 8004188:	460b      	mov	r3, r1
 800418a:	2000      	movs	r0, #0
 800418c:	4928      	ldr	r1, [pc, #160]	@ (8004230 <__ieee754_exp+0x2e8>)
 800418e:	f7fc f827 	bl	80001e0 <__aeabi_dsub>
 8004192:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 8004196:	4592      	cmp	sl, r2
 8004198:	db02      	blt.n	80041a0 <__ieee754_exp+0x258>
 800419a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800419e:	e6eb      	b.n	8003f78 <__ieee754_exp+0x30>
 80041a0:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 80041a4:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80041a8:	2200      	movs	r2, #0
 80041aa:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 80041ae:	f7fc f9cf 	bl	8000550 <__aeabi_dmul>
 80041b2:	e6e1      	b.n	8003f78 <__ieee754_exp+0x30>
 80041b4:	2400      	movs	r4, #0
 80041b6:	2500      	movs	r5, #0
 80041b8:	e6e4      	b.n	8003f84 <__ieee754_exp+0x3c>
 80041ba:	bf00      	nop
 80041bc:	f3af 8000 	nop.w
 80041c0:	fefa39ef 	.word	0xfefa39ef
 80041c4:	40862e42 	.word	0x40862e42
 80041c8:	d52d3051 	.word	0xd52d3051
 80041cc:	c0874910 	.word	0xc0874910
 80041d0:	72bea4d0 	.word	0x72bea4d0
 80041d4:	3e663769 	.word	0x3e663769
 80041d8:	c5d26bf1 	.word	0xc5d26bf1
 80041dc:	3ebbbd41 	.word	0x3ebbbd41
 80041e0:	af25de2c 	.word	0xaf25de2c
 80041e4:	3f11566a 	.word	0x3f11566a
 80041e8:	16bebd93 	.word	0x16bebd93
 80041ec:	3f66c16c 	.word	0x3f66c16c
 80041f0:	5555553e 	.word	0x5555553e
 80041f4:	3fc55555 	.word	0x3fc55555
 80041f8:	652b82fe 	.word	0x652b82fe
 80041fc:	3ff71547 	.word	0x3ff71547
 8004200:	fee00000 	.word	0xfee00000
 8004204:	3fe62e42 	.word	0x3fe62e42
 8004208:	35793c76 	.word	0x35793c76
 800420c:	3dea39ef 	.word	0x3dea39ef
 8004210:	8800759c 	.word	0x8800759c
 8004214:	7e37e43c 	.word	0x7e37e43c
 8004218:	40862e41 	.word	0x40862e41
 800421c:	7fefffff 	.word	0x7fefffff
 8004220:	3fd62e42 	.word	0x3fd62e42
 8004224:	3ff0a2b1 	.word	0x3ff0a2b1
 8004228:	08005300 	.word	0x08005300
 800422c:	080052f0 	.word	0x080052f0
 8004230:	3ff00000 	.word	0x3ff00000
 8004234:	08005310 	.word	0x08005310
 8004238:	3defffff 	.word	0x3defffff

0800423c <with_errno>:
 800423c:	b510      	push	{r4, lr}
 800423e:	ed2d 8b02 	vpush	{d8}
 8004242:	eeb0 8a40 	vmov.f32	s16, s0
 8004246:	eef0 8a60 	vmov.f32	s17, s1
 800424a:	4604      	mov	r4, r0
 800424c:	f7ff fdb6 	bl	8003dbc <__errno>
 8004250:	eeb0 0a48 	vmov.f32	s0, s16
 8004254:	eef0 0a68 	vmov.f32	s1, s17
 8004258:	ecbd 8b02 	vpop	{d8}
 800425c:	6004      	str	r4, [r0, #0]
 800425e:	bd10      	pop	{r4, pc}

08004260 <xflow>:
 8004260:	4603      	mov	r3, r0
 8004262:	b507      	push	{r0, r1, r2, lr}
 8004264:	ec51 0b10 	vmov	r0, r1, d0
 8004268:	b183      	cbz	r3, 800428c <xflow+0x2c>
 800426a:	4602      	mov	r2, r0
 800426c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004270:	e9cd 2300 	strd	r2, r3, [sp]
 8004274:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004278:	f7fc f96a 	bl	8000550 <__aeabi_dmul>
 800427c:	ec41 0b10 	vmov	d0, r0, r1
 8004280:	2022      	movs	r0, #34	@ 0x22
 8004282:	b003      	add	sp, #12
 8004284:	f85d eb04 	ldr.w	lr, [sp], #4
 8004288:	f7ff bfd8 	b.w	800423c <with_errno>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	e7ee      	b.n	8004270 <xflow+0x10>
 8004292:	0000      	movs	r0, r0
 8004294:	0000      	movs	r0, r0
	...

08004298 <__math_uflow>:
 8004298:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80042a0 <__math_uflow+0x8>
 800429c:	f7ff bfe0 	b.w	8004260 <xflow>
 80042a0:	00000000 	.word	0x00000000
 80042a4:	10000000 	.word	0x10000000

080042a8 <__math_oflow>:
 80042a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80042b0 <__math_oflow+0x8>
 80042ac:	f7ff bfd8 	b.w	8004260 <xflow>
 80042b0:	00000000 	.word	0x00000000
 80042b4:	70000000 	.word	0x70000000

080042b8 <_init>:
 80042b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ba:	bf00      	nop
 80042bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042be:	bc08      	pop	{r3}
 80042c0:	469e      	mov	lr, r3
 80042c2:	4770      	bx	lr

080042c4 <_fini>:
 80042c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c6:	bf00      	nop
 80042c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ca:	bc08      	pop	{r3}
 80042cc:	469e      	mov	lr, r3
 80042ce:	4770      	bx	lr
