

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_1'
================================================================
* Date:           Fri May 24 11:24:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.036 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_t = alloca i32 1"   --->   Operation 4 'alloca' 'p_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sum_0_21 = alloca i32 1"   --->   Operation 5 'alloca' 'sum_0_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_1_2 = alloca i32 1"   --->   Operation 6 'alloca' 'sum_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_2_2 = alloca i32 1"   --->   Operation 7 'alloca' 'sum_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum_0_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_0_1"   --->   Operation 8 'read' 'sum_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum_1_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_1"   --->   Operation 9 'read' 'sum_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_2_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_1"   --->   Operation 10 'read' 'sum_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_2_1_read, i32 %sum_2_2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_1_1_read, i32 %sum_1_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_0_1_read, i32 %sum_0_21"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %p_t"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_t_load = load i2 %p_t"   --->   Operation 16 'load' 'p_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.56ns)   --->   "%exitcond1 = icmp_eq  i2 %p_t_load, i2 3"   --->   Operation 17 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%empty = add i2 %p_t_load, i2 1"   --->   Operation 18 'add' 'empty' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %for.body13.preheader.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.86ns)   --->   "%switch_ln0 = switch i2 %p_t_load, void %branch5, i2 0, void %memset.loop.split.memset.loop.split10_crit_edge, i2 1, void %memset.loop.split.memset.loop.split10_crit_edge4"   --->   Operation 22 'switch' 'switch_ln0' <Predicate = (!exitcond1)> <Delay = 1.86>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum_1_2"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond1 & p_t_load == 1)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split10"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!exitcond1 & p_t_load == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum_0_21"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond1 & p_t_load == 0)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split10"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!exitcond1 & p_t_load == 0)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum_2_2"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond1 & p_t_load != 0 & p_t_load != 1)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split10"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond1 & p_t_load != 0 & p_t_load != 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty, i2 %p_t"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum_0_21_load = load i32 %sum_0_21"   --->   Operation 31 'load' 'sum_0_21_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum_1_2_load = load i32 %sum_1_2"   --->   Operation 32 'load' 'sum_1_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sum_2_2_load = load i32 %sum_2_2"   --->   Operation 33 'load' 'sum_2_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_2_out, i32 %sum_2_2_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_2_out, i32 %sum_1_2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_0_21_out, i32 %sum_0_21_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (exitcond1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.036ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'p_t' [17]  (1.588 ns)
	'load' operation 2 bit ('p_t_load') on local variable 'p_t' [20]  (0.000 ns)
	'icmp' operation 1 bit ('exitcond1') [21]  (1.565 ns)
	'store' operation 0 bit ('store_ln0') of variable 'empty' on local variable 'p_t' [38]  (1.588 ns)
	blocking operation 0.295094 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
