INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2458] undeclared symbol spi_en, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:87]
INFO: [VRFC 10-2458] undeclared symbol en_out, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:114]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
