\hypertarget{stm32h7xx__ll__fmc_8c_source}{}\doxysection{stm32h7xx\+\_\+ll\+\_\+fmc.\+c}
\label{stm32h7xx__ll__fmc_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_ll\_fmc.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_ll\_fmc.c}}
\mbox{\hyperlink{stm32h7xx__ll__fmc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00057}00057\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00058}00058\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00063}00063\ \textcolor{preprocessor}{\#if\ defined(HAL\_NOR\_MODULE\_ENABLED)\ ||\ defined(HAL\_SRAM\_MODULE\_ENABLED)\ ||\ defined(HAL\_NAND\_MODULE\_ENABLED)\ ||\ defined(HAL\_SDRAM\_MODULE\_ENABLED)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00070}00070\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00071}00071\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00077}00077\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FMC\ registers\ bit\ mask\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00079}00079\ \textcolor{comment}{/*\ -\/-\/-\/\ BCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00080}00080\ \textcolor{comment}{/*\ BCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00082}00082\ \textcolor{comment}{/*\ -\/-\/-\/\ BTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00083}00083\ \textcolor{comment}{/*\ BTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00084}00084\ \textcolor{preprocessor}{\#define\ BTR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FMC\_BTRx\_ADDSET\ |\ FMC\_BTRx\_ADDHLD\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00085}00085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_DATAST\ |\ FMC\_BTRx\_BUSTURN\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_CLKDIV\ |\ FMC\_BTRx\_DATLAT\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTRx\_ACCMOD))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00089}00089\ \textcolor{comment}{/*\ -\/-\/-\/\ BWTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00090}00090\ \textcolor{comment}{/*\ BWTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00091}00091\ \textcolor{preprocessor}{\#define\ BWTR\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_BWTRx\_ADDSET\ |\ FMC\_BWTRx\_ADDHLD\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_DATAST\ |\ FMC\_BWTRx\_BUSTURN\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BWTRx\_ACCMOD))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00095}00095\ \textcolor{comment}{/*\ -\/-\/-\/\ PCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00096}00096\ \textcolor{comment}{/*\ PCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00097}00097\ \textcolor{preprocessor}{\#define\ PCR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FMC\_PCR\_PWAITEN\ |\ FMC\_PCR\_PBKEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00098}00098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_PWID\ \ \ \ |\ FMC\_PCR\_ECCEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00099}00099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_TCLR\ \ \ \ |\ FMC\_PCR\_TAR\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00100}00100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_ECCPS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00101}00101\ \textcolor{comment}{/*\ -\/-\/-\/\ PMEM\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00102}00102\ \textcolor{comment}{/*\ PMEM\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00103}00103\ \textcolor{preprocessor}{\#define\ PMEM\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PMEM\_MEMSET\ \ |\ FMC\_PMEM\_MEMWAIT\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00104}00104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM\_MEMHOLD\ |\ FMC\_PMEM\_MEMHIZ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00106}00106\ \textcolor{comment}{/*\ -\/-\/-\/\ PATT\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00107}00107\ \textcolor{comment}{/*\ PATT\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00108}00108\ \textcolor{preprocessor}{\#define\ PATT\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PATT\_ATTSET\ \ |\ FMC\_PATT\_ATTWAIT\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00109}00109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PATT\_ATTHOLD\ |\ FMC\_PATT\_ATTHIZ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00112}00112\ \textcolor{comment}{/*\ -\/-\/-\/\ SDCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00113}00113\ \textcolor{comment}{/*\ SDCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00114}00114\ \textcolor{preprocessor}{\#define\ SDCR\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_SDCRx\_NC\ \ \ \ |\ FMC\_SDCRx\_NR\ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCRx\_MWID\ \ |\ FMC\_SDCRx\_NB\ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCRx\_CAS\ \ \ |\ FMC\_SDCRx\_WP\ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00117}00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCRx\_SDCLK\ |\ FMC\_SDCRx\_RBURST\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCRx\_RPIPE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00120}00120\ \textcolor{comment}{/*\ -\/-\/-\/\ SDTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00121}00121\ \textcolor{comment}{/*\ SDTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00122}00122\ \textcolor{preprocessor}{\#define\ SDTR\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_SDTRx\_TMRD\ \ |\ FMC\_SDTRx\_TXSR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDTRx\_TRAS\ \ |\ FMC\_SDTRx\_TRC\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDTRx\_TWR\ \ \ |\ FMC\_SDTRx\_TRP\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDTRx\_TRCD))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00131}00131\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00132}00132\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00133}00133\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00134}00134\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00135}00135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00189}00189\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga69f71e9189dab5f8b384065a9165b8bd}{FMC\_NORSRAM\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00190}00190\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{FMC\_NORSRAM\_InitTypeDef}}\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00191}00191\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00192}00192\ \ \ uint32\_t\ flashaccess;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00193}00193\ \ \ uint32\_t\ btcr\_reg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00194}00194\ \ \ uint32\_t\ mask;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00196}00196\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00197}00197\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gafc79ec87631dad2edba9be9334bf100d}{IS\_FMC\_NORSRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00198}00198\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga2344b23ef5debdfbb2f00b61c1547c14}{IS\_FMC\_NORSRAM\_BANK}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00199}00199\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad87f37e2727d76c5ae4db83123968694}{IS\_FMC\_MUX}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a68ecc8c1940dc428f17a46dedae23134}{DataAddressMux}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00200}00200\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga65201c4e5988afaf4c14d8c3d451458a}{IS\_FMC\_MEMORY}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a99e4a45c24a5573ee962b3b2e91d0762}{MemoryType}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00201}00201\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga2ebc54cd97fd88ad6286338fce3ffe48}{IS\_FMC\_NORSRAM\_MEMORY\_WIDTH}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{MemoryDataWidth}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00202}00202\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8ee4ea72b19ce42032042ef40d71d8a0}{IS\_FMC\_BURSTMODE}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4962912dc6ad9d381a354c61cbc6052b}{BurstAccessMode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00203}00203\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga3e45c42296be40252db7166cab9c2957}{IS\_FMC\_WAIT\_POLARITY}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a14d4216d4dbb59a2ba955ed98d718760}{WaitSignalPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00204}00204\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga60a02187e4d7ea8c535150859180bfac}{IS\_FMC\_WAIT\_SIGNAL\_ACTIVE}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab61cbe549054f4e69e7ca996962f3853}{WaitSignalActive}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00205}00205\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga441e854710b80b55470e998a3040a452}{IS\_FMC\_WRITE\_OPERATION}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ade840494c74f63e7e72aaa5eafd5d4cf}{WriteOperation}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00206}00206\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gac78f27571ace17ee6b78dfa8142a31be}{IS\_FMC\_WAITE\_SIGNAL}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab34d9616483186ea29a4404cc60c03cf}{WaitSignal}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00207}00207\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga4f2d212064380f3558a355a35d502129}{IS\_FMC\_EXTENDED\_MODE}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a8c1965c3c7e4f310cfc62fcc951ca299}{ExtendedMode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00208}00208\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga41a6c6b8e61711609c2b1c7092af5b4c}{IS\_FMC\_ASYNWAIT}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_aa9157ae38555dda499d51a74bd1c818d}{AsynchronousWait}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00209}00209\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaa086b431bbb5a722303649cacdf5963f}{IS\_FMC\_WRITE\_BURST}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac8ee9b40b1c5a9900da70cf436248d56}{WriteBurst}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00210}00210\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gae947eea7c54e01b5e96f9152dc3f0e90}{IS\_FMC\_CONTINOUS\_CLOCK}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a3e3e984a2e525db2171e32e8456771cf}{ContinuousClock}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00211}00211\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga507a7489e5416486f92a2edf841ad915}{IS\_FMC\_WRITE\_FIFO}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a95ce1b693338a51ee8e27520ca49fe16}{WriteFifo}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00212}00212\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga0aea060c641910bdadc1f48044f2ed8f}{IS\_FMC\_PAGESIZE}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad306bf1f21bcec4d48b73131ad2c174f}{PageSize}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00214}00214\ \ \ \textcolor{comment}{/*\ Disable\ NORSRAM\ Device\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00215}00215\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r___macros_gafca44410b72dec386bf717bd0a5b878f}{\_\_FMC\_NORSRAM\_DISABLE}}(Device,\ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00217}00217\ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ control\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00218}00218\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a99e4a45c24a5573ee962b3b2e91d0762}{MemoryType}}\ ==\ \mbox{\hyperlink{group___f_m_c___memory___type_ga09cccfa7eb21563c0573214113a64ab5}{FMC\_MEMORY\_TYPE\_NOR}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00219}00219\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00220}00220\ \ \ \ \ flashaccess\ =\ \mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___flash___access_ga6d3f3cbae61452a085ff8dbe2b3ae7c9}{FMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00221}00221\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00222}00222\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00223}00223\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00224}00224\ \ \ \ \ flashaccess\ =\ \mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___flash___access_gada21371f712db11ebd92f152f712a2bf}{FMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00225}00225\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00226}00226\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00227}00227\ \ \ btcr\_reg\ =\ (flashaccess\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00228}00228\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a68ecc8c1940dc428f17a46dedae23134}{DataAddressMux}}\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00229}00229\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a99e4a45c24a5573ee962b3b2e91d0762}{MemoryType}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00230}00230\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{MemoryDataWidth}}\ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00231}00231\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4962912dc6ad9d381a354c61cbc6052b}{BurstAccessMode}}\ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00232}00232\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a14d4216d4dbb59a2ba955ed98d718760}{WaitSignalPolarity}}\ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00233}00233\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab61cbe549054f4e69e7ca996962f3853}{WaitSignalActive}}\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00234}00234\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ade840494c74f63e7e72aaa5eafd5d4cf}{WriteOperation}}\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00235}00235\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab34d9616483186ea29a4404cc60c03cf}{WaitSignal}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00236}00236\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a8c1965c3c7e4f310cfc62fcc951ca299}{ExtendedMode}}\ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00237}00237\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_aa9157ae38555dda499d51a74bd1c818d}{AsynchronousWait}}\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00238}00238\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac8ee9b40b1c5a9900da70cf436248d56}{WriteBurst}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00239}00239\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00240}00240\ \ \ btcr\_reg\ |=\ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a3e3e984a2e525db2171e32e8456771cf}{ContinuousClock}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00241}00241\ \ \ btcr\_reg\ |=\ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a95ce1b693338a51ee8e27520ca49fe16}{WriteFifo}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00242}00242\ \ \ btcr\_reg\ |=\ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad306bf1f21bcec4d48b73131ad2c174f}{PageSize}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00244}00244\ \ \ mask\ =\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6aaaf5c3a78550ae8226963624489b}{FMC\_BCRx\_MBKEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00245}00245\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b5ef3624608b114a13ae3b1555e3f9}{FMC\_BCRx\_MUXEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00246}00246\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f8ffcd59ed3d8074480ee776b824b1}{FMC\_BCRx\_MTYP}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00247}00247\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7b2a969824443050fcbe98ed77fba8}{FMC\_BCRx\_MWID}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00248}00248\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9fb0d48f45a7c73d6641f698d37995}{FMC\_BCRx\_FACCEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00249}00249\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa592a384c66fe0c0d9e9d16d9f27de4e}{FMC\_BCRx\_BURSTEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00250}00250\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5477407a9b62a1a6f36933f01cf4f6}{FMC\_BCRx\_WAITPOL}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00251}00251\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4939b39fb415f4c15dfeba1c986e1cf}{FMC\_BCRx\_WAITCFG}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00252}00252\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c60dc80fab132122b4581d136d669b0}{FMC\_BCRx\_WREN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00253}00253\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0c15803bdf26cb7b611576b7bdfa}{FMC\_BCRx\_WAITEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00254}00254\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0854cedd5f3cba1e77c328d0b1aa03a7}{FMC\_BCRx\_EXTMOD}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00255}00255\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563562206d8ca90177b3da453651f97}{FMC\_BCRx\_ASYNCWAIT}}\ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00256}00256\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966b7de22cf4a03a341d2de404f724c6}{FMC\_BCRx\_CBURSTRW}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00257}00257\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00258}00258\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\_BCR1\_CCLKEN}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00259}00259\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9126627358994c4a4957d22187bb173d}{FMC\_BCR1\_WFDIS}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00260}00260\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3379277bc88eca7e309876ac963081f2}{FMC\_BCRx\_CPSIZE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00261}00261\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00262}00262\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}}],\ mask,\ btcr\_reg);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00264}00264\ \ \ \textcolor{comment}{/*\ Configure\ synchronous\ mode\ when\ Continuous\ clock\ is\ enabled\ for\ bank2..4\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00265}00265\ \ \ \textcolor{keywordflow}{if}\ ((Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a3e3e984a2e525db2171e32e8456771cf}{ContinuousClock}}\ ==\ \mbox{\hyperlink{group___f_m_c___continous___clock_gaa8893acc7cf9c703518f8182926679ed}{FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC}})\ \&\&\ (Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}}\ !=\ \mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00266}00266\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00267}00267\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\_BCR1\_CCLKEN}},\ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a3e3e984a2e525db2171e32e8456771cf}{ContinuousClock}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00268}00268\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00270}00270\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}}\ !=\ \mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00271}00271\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00272}00272\ \ \ \ \ \textcolor{comment}{/*\ Configure\ Write\ FIFO\ mode\ when\ Write\ Fifo\ is\ enabled\ for\ bank2..4\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00273}00273\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}],\ (uint32\_t)(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a95ce1b693338a51ee8e27520ca49fe16}{WriteFifo}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00274}00274\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00276}00276\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00277}00277\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00286}00286\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga5bdfef91b866a10a7c91385018db5618}{FMC\_NORSRAM\_DeInit}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00287}00287\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ *ExDevice,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00288}00288\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00289}00289\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00290}00290\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gafc79ec87631dad2edba9be9334bf100d}{IS\_FMC\_NORSRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00291}00291\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaa2787b85b3e1e61eb35f81c941b61907}{IS\_FMC\_NORSRAM\_EXTENDED\_DEVICE}}(ExDevice));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00292}00292\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga2344b23ef5debdfbb2f00b61c1547c14}{IS\_FMC\_NORSRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00294}00294\ \ \ \textcolor{comment}{/*\ Disable\ the\ FMC\_NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00295}00295\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r___macros_gafca44410b72dec386bf717bd0a5b878f}{\_\_FMC\_NORSRAM\_DISABLE}}(Device,\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00296}00296\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00297}00297\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ FMC\_NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00298}00298\ \ \ \textcolor{comment}{/*\ FMC\_NORSRAM\_BANK1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00299}00299\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ \mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00300}00300\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00301}00301\ \ \ \ \ Device-\/>BTCR[Bank]\ =\ 0x000030DBU;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00302}00302\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00303}00303\ \ \ \textcolor{comment}{/*\ FMC\_NORSRAM\_BANK2,\ FMC\_NORSRAM\_BANK3\ or\ FMC\_NORSRAM\_BANK4\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00304}00304\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00305}00305\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00306}00306\ \ \ \ \ Device-\/>BTCR[Bank]\ =\ 0x000030D2U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00307}00307\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00309}00309\ \ \ Device-\/>BTCR[Bank\ +\ 1U]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00310}00310\ \ \ ExDevice-\/>BWTR[Bank]\ \ \ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00311}00311\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00312}00312\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00313}00313\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00323}00323\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga95dcf37fab03f8995bbacca99f7092ff}{FMC\_NORSRAM\_Timing\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00324}00324\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00325}00325\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00326}00326\ \ \ uint32\_t\ tmpr;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00327}00327\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00328}00328\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00329}00329\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gafc79ec87631dad2edba9be9334bf100d}{IS\_FMC\_NORSRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00330}00330\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga4fadec8f0a31f6bdf492741ab05d0320}{IS\_FMC\_ADDRESS\_SETUP\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a343f5fa0ee5337da2dcc5e0030b98ebc}{AddressSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00331}00331\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga6fb34ef685df279f1cbde9cf83601edd}{IS\_FMC\_ADDRESS\_HOLD\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_ad47d0e1b85091847eba7d27310ec4b3d}{AddressHoldTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00332}00332\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga84ceccc7ed460666c05db824b8f12f4f}{IS\_FMC\_DATASETUP\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5541245850d61fd3306d7620853be7b2}{DataSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00333}00333\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga552d2f02f418cd96d3a16b743b7b0098}{IS\_FMC\_TURNAROUND\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_af5dfbe4d45f02ff38382fea1fbdd0b68}{BusTurnAroundDuration}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00334}00334\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gae5a73bdee17f71e21e502c1dfe1d9f9e}{IS\_FMC\_CLK\_DIV}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a9e04fdf4ceafaa002ecd083324bbf327}{CLKDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00335}00335\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaff7bf46d90db1e9fc9960e25728d7524}{IS\_FMC\_DATA\_LATENCY}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a1853dc663b50dfdafb5fe3a2274f43e6}{DataLatency}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00336}00336\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gab45579566f53756a93ae84d15922db5f}{IS\_FMC\_ACCESS\_MODE}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5881d0ba0e6768140628ee122595c40b}{AccessMode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00337}00337\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga2344b23ef5debdfbb2f00b61c1547c14}{IS\_FMC\_NORSRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00338}00338\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00339}00339\ \ \ \textcolor{comment}{/*\ Set\ FMC\_NORSRAM\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00340}00340\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[Bank\ +\ 1U],\ BTR\_CLEAR\_MASK,\ (Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a343f5fa0ee5337da2dcc5e0030b98ebc}{AddressSetupTime}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00341}00341\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_ad47d0e1b85091847eba7d27310ec4b3d}{AddressHoldTime}})\ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga448b82fde16dc0d93c95f5dae88cdeef}{FMC\_BTRx\_ADDHLD\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00342}00342\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5541245850d61fd3306d7620853be7b2}{DataSetupTime}})\ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f5f647b854fe60627a21db59daaa17}{FMC\_BTRx\_DATAST\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00343}00343\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_af5dfbe4d45f02ff38382fea1fbdd0b68}{BusTurnAroundDuration}})\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ee562286dd184fc3e24fbce0af45be}{FMC\_BTRx\_BUSTURN\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00344}00344\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a9e04fdf4ceafaa002ecd083324bbf327}{CLKDivision}})\ -\/\ 1U)\ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1938877426e5953613b19e21907d5}{FMC\_BTRx\_CLKDIV\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00345}00345\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a1853dc663b50dfdafb5fe3a2274f43e6}{DataLatency}})\ -\/\ 2U)\ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e368af0be1c33963437e35b46dda8c}{FMC\_BTRx\_DATLAT\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00346}00346\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5881d0ba0e6768140628ee122595c40b}{AccessMode}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00347}00347\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00348}00348\ \ \ \textcolor{comment}{/*\ Configure\ Clock\ division\ value\ (in\ NORSRAM\ bank\ 1)\ when\ continuous\ clock\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00349}00349\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\_BCR1\_CCLKEN}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00350}00350\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00351}00351\ \ \ \ \ tmpr\ =\ (uint32\_t)(Device-\/>BTCR[\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}\ +\ 1U]\ \&\ \string~((0x0FU)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1938877426e5953613b19e21907d5}{FMC\_BTRx\_CLKDIV\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00352}00352\ \ \ \ \ tmpr\ |=\ (uint32\_t)(((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a9e04fdf4ceafaa002ecd083324bbf327}{CLKDivision}})\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1938877426e5953613b19e21907d5}{FMC\_BTRx\_CLKDIV\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00353}00353\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}\ +\ 1U],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbafdb66e6638b43f34ff89263a02783}{FMC\_BTRx\_CLKDIV}},\ tmpr);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00354}00354\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00355}00355\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00356}00356\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00357}00357\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00371}00371\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_gaf59154ca6a3208092f248fe25cd421c5}{FMC\_NORSRAM\_Extended\_Timing\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00372}00372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00373}00373\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExtendedMode)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00374}00374\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00375}00375\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00376}00376\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga4f2d212064380f3558a355a35d502129}{IS\_FMC\_EXTENDED\_MODE}}(ExtendedMode));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00378}00378\ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ timing\ register\ for\ write\ configuration,\ if\ extended\ mode\ is\ used\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00379}00379\ \ \ \textcolor{keywordflow}{if}\ (ExtendedMode\ ==\ \mbox{\hyperlink{group___f_m_c___extended___mode_ga9239a72c8a1a58ee12189743905b8e29}{FMC\_EXTENDED\_MODE\_ENABLE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00380}00380\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00381}00381\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00382}00382\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaa2787b85b3e1e61eb35f81c941b61907}{IS\_FMC\_NORSRAM\_EXTENDED\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00383}00383\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga4fadec8f0a31f6bdf492741ab05d0320}{IS\_FMC\_ADDRESS\_SETUP\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a343f5fa0ee5337da2dcc5e0030b98ebc}{AddressSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00384}00384\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga6fb34ef685df279f1cbde9cf83601edd}{IS\_FMC\_ADDRESS\_HOLD\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_ad47d0e1b85091847eba7d27310ec4b3d}{AddressHoldTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00385}00385\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga84ceccc7ed460666c05db824b8f12f4f}{IS\_FMC\_DATASETUP\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5541245850d61fd3306d7620853be7b2}{DataSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00386}00386\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga552d2f02f418cd96d3a16b743b7b0098}{IS\_FMC\_TURNAROUND\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_af5dfbe4d45f02ff38382fea1fbdd0b68}{BusTurnAroundDuration}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00387}00387\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gab45579566f53756a93ae84d15922db5f}{IS\_FMC\_ACCESS\_MODE}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5881d0ba0e6768140628ee122595c40b}{AccessMode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00388}00388\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga2344b23ef5debdfbb2f00b61c1547c14}{IS\_FMC\_NORSRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00389}00389\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00390}00390\ \ \ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ timing\ register\ for\ write\ configuration,\ if\ extended\ mode\ is\ used\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00391}00391\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BWTR[Bank],\ BWTR\_CLEAR\_MASK,\ (Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a343f5fa0ee5337da2dcc5e0030b98ebc}{AddressSetupTime}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00392}00392\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_ad47d0e1b85091847eba7d27310ec4b3d}{AddressHoldTime}})\ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79034ffa710da4c0494c909d08d0ff42}{FMC\_BWTRx\_ADDHLD\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00393}00393\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5541245850d61fd3306d7620853be7b2}{DataSetupTime}})\ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f116c9d0766af076166e0e7b7009499}{FMC\_BWTRx\_DATAST\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00394}00394\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5881d0ba0e6768140628ee122595c40b}{AccessMode}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00395}00395\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_af5dfbe4d45f02ff38382fea1fbdd0b68}{BusTurnAroundDuration}})\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36d55639556875163bd54eba35e3b6a}{FMC\_BWTRx\_BUSTURN\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00396}00396\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00397}00397\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00398}00398\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00399}00399\ \ \ \ \ Device-\/>BWTR[Bank]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00400}00400\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00401}00401\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00402}00402\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00403}00403\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00429}00429\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_gaf65abd6e124e49bf83af3c80b27ad332}{FMC\_NORSRAM\_WriteOperation\_Enable}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00430}00430\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00431}00431\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00432}00432\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gafc79ec87631dad2edba9be9334bf100d}{IS\_FMC\_NORSRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00433}00433\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga2344b23ef5debdfbb2f00b61c1547c14}{IS\_FMC\_NORSRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00434}00434\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00435}00435\ \ \ \textcolor{comment}{/*\ Enable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00436}00436\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>BTCR[Bank],\ \mbox{\hyperlink{group___f_m_c___write___operation_ga80e96126e1aa1194164504b1e76b5fb6}{FMC\_WRITE\_OPERATION\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00438}00438\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00439}00439\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00440}00440\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00447}00447\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_ga5db03521d17c15b98685cc34540d638d}{FMC\_NORSRAM\_WriteOperation\_Disable}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00448}00448\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00449}00449\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00450}00450\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gafc79ec87631dad2edba9be9334bf100d}{IS\_FMC\_NORSRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00451}00451\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga2344b23ef5debdfbb2f00b61c1547c14}{IS\_FMC\_NORSRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00452}00452\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00453}00453\ \ \ \textcolor{comment}{/*\ Disable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00454}00454\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>BTCR[Bank],\ \mbox{\hyperlink{group___f_m_c___write___operation_ga80e96126e1aa1194164504b1e76b5fb6}{FMC\_WRITE\_OPERATION\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00455}00455\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00456}00456\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00457}00457\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00458}00458\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00517}00517\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___private___functions___group1_ga350a12b485a4873077c17ea33e8135e6}{FMC\_NAND\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def}{FMC\_NAND\_InitTypeDef}}\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00518}00518\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00519}00519\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00520}00520\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad89e84c79ff91fd8f9f6ed5243321484}{IS\_FMC\_NAND\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00521}00521\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga85e8dee1f3363e5a020887cb9ba73fec}{IS\_FMC\_NAND\_BANK}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a662484d3210a1fdce1500f83fcb3ce40}{NandBank}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00522}00522\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga742fdeaeb9643171c25bb0db3a08aead}{IS\_FMC\_WAIT\_FEATURE}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a431d385dc9ed763d0d1e4f221c71543c}{Waitfeature}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00523}00523\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga91d26a1d2a469d32f98c940341219274}{IS\_FMC\_NAND\_MEMORY\_WIDTH}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{MemoryDataWidth}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00524}00524\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga5f44655899c2a891ee14631279421313}{IS\_FMC\_ECC\_STATE}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_ada1d87c4ffa75c1c4e87b0608af46c9c}{EccComputation}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00525}00525\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8be3779dd2458ffabe6d801927ca37b9}{IS\_FMC\_ECCPAGE\_SIZE}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a41f8a09e79ca92318399f07cff759464}{ECCPageSize}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00526}00526\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga677da7875fd938d22b61ea6b6d3f600d}{IS\_FMC\_TCLR\_TIME}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a2540f2ca1a1d2d1a095f32d04b7cd6ba}{TCLRSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00527}00527\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaeb0b1c09b58da7c5b94e492d004c3d8a}{IS\_FMC\_TAR\_TIME}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a672a705f158dc1d609641c743b859c98}{TARSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00528}00528\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00529}00529\ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00530}00530\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR,\ PCR\_CLEAR\_MASK,\ (Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a431d385dc9ed763d0d1e4f221c71543c}{Waitfeature}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00531}00531\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___f_m_c___p_c_r___memory___type_ga5c234a89c5d925a16c55eeee5d5173b2}{FMC\_PCR\_MEMORY\_TYPE\_NAND}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00532}00532\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{MemoryDataWidth}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00533}00533\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_ada1d87c4ffa75c1c4e87b0608af46c9c}{EccComputation}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00534}00534\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a41f8a09e79ca92318399f07cff759464}{ECCPageSize}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00535}00535\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a2540f2ca1a1d2d1a095f32d04b7cd6ba}{TCLRSetupTime}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af6578a6b5ed0d0808ef50b6da6334}{FMC\_PCR\_TCLR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00536}00536\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a672a705f158dc1d609641c743b859c98}{TARSetupTime}})\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da70cd6989ab65f6581bb09a4cb4770}{FMC\_PCR\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00537}00537\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00538}00538\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00539}00539\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00540}00540\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00549}00549\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___private___functions___group1_ga1d4a635307ee611e2367ca2cba97d9d6}{FMC\_NAND\_CommonSpace\_Timing\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00550}00550\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def}{FMC\_NAND\_PCC\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00551}00551\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00552}00552\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00553}00553\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad89e84c79ff91fd8f9f6ed5243321484}{IS\_FMC\_NAND\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00554}00554\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaafd6756c6bf870d89b1b876e26ceb70e}{IS\_FMC\_SETUP\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a1e748cf19bff9c906727857e203ba245}{SetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00555}00555\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga54f7f362ab35efe816f13738e357c8f7}{IS\_FMC\_WAIT\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a770286e79b4d0176694482496912a4d9}{WaitSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00556}00556\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga350b471e546bc646fa90b67747cc3127}{IS\_FMC\_HOLD\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a8b3b7705835f1b9af156860ffc03e0d8}{HoldSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00557}00557\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8570ab8f8973ac56682f213254d57a37}{IS\_FMC\_HIZ\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_aedfd0bf70fffb7922fd7127ebe5212c5}{HiZSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00558}00558\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga85e8dee1f3363e5a020887cb9ba73fec}{IS\_FMC\_NAND\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00559}00559\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00560}00560\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00561}00561\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00562}00562\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00563}00563\ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00564}00564\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PMEM,\ PMEM\_CLEAR\_MASK,\ (Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a1e748cf19bff9c906727857e203ba245}{SetupTime}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00565}00565\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a770286e79b4d0176694482496912a4d9}{WaitSetupTime}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad78425642ebd0843621f92dcc778f275}{FMC\_PMEM\_MEMWAIT\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00566}00566\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a8b3b7705835f1b9af156860ffc03e0d8}{HoldSetupTime}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1bbf766704ac10a61fe843f3c7517ae}{FMC\_PMEM\_MEMHOLD\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00567}00567\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_aedfd0bf70fffb7922fd7127ebe5212c5}{HiZSetupTime}})\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bdf7ea492f7575bdc81c1c1741ce459}{FMC\_PMEM\_MEMHIZ\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00569}00569\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00570}00570\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00571}00571\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00580}00580\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___private___functions___group1_ga4466e188ee95374ab26afffaae8dd496}{FMC\_NAND\_AttributeSpace\_Timing\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00581}00581\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def}{FMC\_NAND\_PCC\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00582}00582\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00583}00583\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00584}00584\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad89e84c79ff91fd8f9f6ed5243321484}{IS\_FMC\_NAND\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00585}00585\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaafd6756c6bf870d89b1b876e26ceb70e}{IS\_FMC\_SETUP\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a1e748cf19bff9c906727857e203ba245}{SetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00586}00586\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga54f7f362ab35efe816f13738e357c8f7}{IS\_FMC\_WAIT\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a770286e79b4d0176694482496912a4d9}{WaitSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00587}00587\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga350b471e546bc646fa90b67747cc3127}{IS\_FMC\_HOLD\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a8b3b7705835f1b9af156860ffc03e0d8}{HoldSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00588}00588\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8570ab8f8973ac56682f213254d57a37}{IS\_FMC\_HIZ\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_aedfd0bf70fffb7922fd7127ebe5212c5}{HiZSetupTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00589}00589\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga85e8dee1f3363e5a020887cb9ba73fec}{IS\_FMC\_NAND\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00590}00590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00591}00591\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00592}00592\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00593}00593\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00594}00594\ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00595}00595\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PATT,\ PATT\_CLEAR\_MASK,\ (Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a1e748cf19bff9c906727857e203ba245}{SetupTime}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00596}00596\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a770286e79b4d0176694482496912a4d9}{WaitSetupTime}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac816e463e123c787cbc4f86258982a3c}{FMC\_PATT\_ATTWAIT\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00597}00597\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a8b3b7705835f1b9af156860ffc03e0d8}{HoldSetupTime}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d17ddaf2d6650f7ae4c798230582bb}{FMC\_PATT\_ATTHOLD\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00598}00598\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>\mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_aedfd0bf70fffb7922fd7127ebe5212c5}{HiZSetupTime}})\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2e4783b0b7933ea5ceea1a43a7a278}{FMC\_PATT\_ATTHIZ\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00600}00600\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00601}00601\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00602}00602\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00609}00609\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___private___functions___group1_gaa08341e94ce1b34d8008ca45b162c8b8}{FMC\_NAND\_DeInit}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00610}00610\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00611}00611\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00612}00612\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad89e84c79ff91fd8f9f6ed5243321484}{IS\_FMC\_NAND\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00613}00613\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga85e8dee1f3363e5a020887cb9ba73fec}{IS\_FMC\_NAND\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00614}00614\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00615}00615\ \ \ \textcolor{comment}{/*\ Disable\ the\ NAND\ Bank\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00616}00616\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___macros_ga0acd69e4346d06332021a4dea5e16666}{\_\_FMC\_NAND\_DISABLE}}(Device,\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00618}00618\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ NAND\ Bank\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00619}00619\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00620}00620\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00621}00621\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00622}00622\ \ \ \textcolor{comment}{/*\ Set\ the\ FMC\_NAND\_BANK3\ registers\ to\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00623}00623\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PCR,\ \ 0x00000018U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00624}00624\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>SR,\ \ \ 0x00000040U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00625}00625\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00626}00626\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00627}00627\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00628}00628\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00629}00629\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00630}00630\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00657}00657\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___private___functions___group2_ga9f4f2bd5aac7047be227344b99b371a1}{FMC\_NAND\_ECC\_Enable}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00658}00658\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00659}00659\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00660}00660\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad89e84c79ff91fd8f9f6ed5243321484}{IS\_FMC\_NAND\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00661}00661\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga85e8dee1f3363e5a020887cb9ba73fec}{IS\_FMC\_NAND\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00662}00662\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00663}00663\ \ \ \textcolor{comment}{/*\ Enable\ ECC\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00664}00664\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00665}00665\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00667}00667\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>PCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{FMC\_PCR\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00668}00668\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00669}00669\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00670}00670\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00671}00671\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00672}00672\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00679}00679\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___private___functions___group2_ga567e17faf0dd3db7148be9dd1dc1da4b}{FMC\_NAND\_ECC\_Disable}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00680}00680\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00681}00681\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00682}00682\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad89e84c79ff91fd8f9f6ed5243321484}{IS\_FMC\_NAND\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00683}00683\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga85e8dee1f3363e5a020887cb9ba73fec}{IS\_FMC\_NAND\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00684}00684\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00685}00685\ \ \ \textcolor{comment}{/*\ Disable\ ECC\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00686}00686\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00687}00687\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00688}00688\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00689}00689\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>PCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{FMC\_PCR\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00690}00690\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00691}00691\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00692}00692\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00693}00693\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00702}00702\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___private___functions___group2_gad992995f2c9337ca28d4fad0de69a8d3}{FMC\_NAND\_GetECC}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ *ECCval,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00703}00703\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00704}00704\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00705}00705\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00706}00706\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00707}00707\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00708}00708\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad89e84c79ff91fd8f9f6ed5243321484}{IS\_FMC\_NAND\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00709}00709\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga85e8dee1f3363e5a020887cb9ba73fec}{IS\_FMC\_NAND\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00710}00710\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00711}00711\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00712}00712\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00713}00713\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00714}00714\ \ \ \textcolor{comment}{/*\ Wait\ until\ FIFO\ is\ empty\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00715}00715\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___f_m_c___l_l___n_a_n_d___interrupt_ga2d5410e74f47125ccd059b590c250aaa}{\_\_FMC\_NAND\_GET\_FLAG}}(Device,\ Bank,\ \mbox{\hyperlink{group___f_m_c___l_l___flag__definition_gaea0e27112081804b8a00a6d1d51e3787}{FMC\_FLAG\_FEMPT}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00716}00716\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00717}00717\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00718}00718\ \ \ \ \ \textcolor{keywordflow}{if}\ (Timeout\ !=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00719}00719\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00720}00720\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ Timeout)\ ||\ (Timeout\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00721}00721\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00722}00722\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00723}00723\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00724}00724\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00725}00725\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00726}00726\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00727}00727\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00728}00728\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00729}00729\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00730}00730\ \ \ \textcolor{comment}{/*\ Get\ the\ ECCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00731}00731\ \ \ *ECCval\ =\ (uint32\_t)Device-\/>ECCR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00732}00732\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00733}00733\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00734}00734\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00735}00735\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00788}00788\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_gac31e934f1ffb131dccc62b6fe6844560}{FMC\_SDRAM\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,\ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def}{FMC\_SDRAM\_InitTypeDef}}\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00789}00789\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00790}00790\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00791}00791\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00792}00792\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad453f7aca1266cec4356666b275b2415}{IS\_FMC\_SDRAM\_BANK}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00793}00793\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gabb01c64da09cf165970746dcc232406f}{IS\_FMC\_COLUMNBITS\_NUMBER}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_acbbfb0bee838a8a0a04982ffeb8a95a5}{ColumnBitsNumber}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00794}00794\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaf456ae17edbf51e0ab9a961f81eab335}{IS\_FMC\_ROWBITS\_NUMBER}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a1500cf40e0f5747c5a2bde595d223b22}{RowBitsNumber}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00795}00795\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga7977874b28d1914847e3e9b6315bdd50}{IS\_FMC\_SDMEMORY\_WIDTH}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{MemoryDataWidth}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00796}00796\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gabb6c4f17d25c769b8092373aa511cbaf}{IS\_FMC\_INTERNALBANK\_NUMBER}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a2b4c8c6b060984db4056f6721390507b}{InternalBankNumber}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00797}00797\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gac2fb8438e2864c275694bc4c3629bc71}{IS\_FMC\_CAS\_LATENCY}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a544cf8496562a4ab2eda92daa2e5a293}{CASLatency}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00798}00798\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga56ef3ab18901d4fa2b33ebd3ffe0cac8}{IS\_FMC\_WRITE\_PROTECTION}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_aefcc23c240bc3c3a4fea3244db56bb42}{WriteProtection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00799}00799\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gab8da2c2718d93e50fa8069ae0026da71}{IS\_FMC\_SDCLOCK\_PERIOD}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a0bac0f3d69aa0901f88497ae43425bf8}{SDClockPeriod}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00800}00800\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gafda7de8481c742b3f11b368abf37037c}{IS\_FMC\_READ\_BURST}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a687019d20e8465ab5e2bd29d7d2696d5}{ReadBurst}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00801}00801\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga782b8f96953251d1ad51f0e04821f2ad}{IS\_FMC\_READPIPE\_DELAY}}(Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a087d85bcc9a70a0f36d8baf81cc98ef6}{ReadPipeDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00802}00802\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00803}00803\ \ \ \textcolor{comment}{/*\ Set\ SDRAM\ bank\ configuration\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00804}00804\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}}\ ==\ \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga16cd8f57889d0d38ab07a21e7a0075a8}{FMC\_SDRAM\_BANK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00805}00805\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00806}00806\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCR[\mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga16cd8f57889d0d38ab07a21e7a0075a8}{FMC\_SDRAM\_BANK1}}],}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00807}00807\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDCR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00808}00808\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_acbbfb0bee838a8a0a04982ffeb8a95a5}{ColumnBitsNumber}}\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00809}00809\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a1500cf40e0f5747c5a2bde595d223b22}{RowBitsNumber}}\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00810}00810\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{MemoryDataWidth}}\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00811}00811\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a2b4c8c6b060984db4056f6721390507b}{InternalBankNumber}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00812}00812\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a544cf8496562a4ab2eda92daa2e5a293}{CASLatency}}\ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00813}00813\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_aefcc23c240bc3c3a4fea3244db56bb42}{WriteProtection}}\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00814}00814\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a0bac0f3d69aa0901f88497ae43425bf8}{SDClockPeriod}}\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00815}00815\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a687019d20e8465ab5e2bd29d7d2696d5}{ReadBurst}}\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00816}00816\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a087d85bcc9a70a0f36d8baf81cc98ef6}{ReadPipeDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00817}00817\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00818}00818\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ FMC\_Bank2\_SDRAM\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00819}00819\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00820}00820\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCR[\mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga16cd8f57889d0d38ab07a21e7a0075a8}{FMC\_SDRAM\_BANK1}}],}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00821}00821\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7151dd05ac6ee179dc0394074d8770b4}{FMC\_SDCRx\_SDCLK}}\ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00822}00822\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228ac180e6909772e59f03c200e07cd}{FMC\_SDCRx\_RBURST}}\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00823}00823\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62d53c285825d758204c027a0c66e81}{FMC\_SDCRx\_RPIPE}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00824}00824\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a0bac0f3d69aa0901f88497ae43425bf8}{SDClockPeriod}}\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00825}00825\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a687019d20e8465ab5e2bd29d7d2696d5}{ReadBurst}}\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00826}00826\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a087d85bcc9a70a0f36d8baf81cc98ef6}{ReadPipeDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00827}00827\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00828}00828\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCR[\mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga8006b2913c143929ed0e5bd4c38aa7e9}{FMC\_SDRAM\_BANK2}}],}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00829}00829\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDCR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00830}00830\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_acbbfb0bee838a8a0a04982ffeb8a95a5}{ColumnBitsNumber}}\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00831}00831\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a1500cf40e0f5747c5a2bde595d223b22}{RowBitsNumber}}\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00832}00832\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{MemoryDataWidth}}\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00833}00833\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a2b4c8c6b060984db4056f6721390507b}{InternalBankNumber}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00834}00834\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a544cf8496562a4ab2eda92daa2e5a293}{CASLatency}}\ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00835}00835\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_aefcc23c240bc3c3a4fea3244db56bb42}{WriteProtection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00836}00836\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00837}00837\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00838}00838\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00839}00839\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00840}00840\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00841}00841\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00850}00850\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga7c28889074955caf3b854e8c99dced73}{FMC\_SDRAM\_Timing\_Init}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00851}00851\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def}{FMC\_SDRAM\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00852}00852\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00853}00853\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00854}00854\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00855}00855\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga6be3859bec5de9f6a63ce388b9ad8be4}{IS\_FMC\_LOADTOACTIVE\_DELAY}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0f5789baa8b6011855a2eacda1233960}{LoadToActiveDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00856}00856\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga27027c0cb683f8076f5234b4090f5017}{IS\_FMC\_EXITSELFREFRESH\_DELAY}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0187ada95f0f6bd759815ab0726f044c}{ExitSelfRefreshDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00857}00857\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga7f10e7cf9422fdc7c49a28439f28f7ba}{IS\_FMC\_SELFREFRESH\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_ab3c404cd50c7929cec8a50eb807a4bf9}{SelfRefreshTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00858}00858\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gabaab80aee88f3edea630198a603b9ed6}{IS\_FMC\_ROWCYCLE\_DELAY}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_abad82a3fc84ba674ad2be56e99462bee}{RowCycleDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00859}00859\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga3de73eb610365a7ee8b54227f3e60b1c}{IS\_FMC\_WRITE\_RECOVERY\_TIME}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a53fc20897927686901b6402366ce0629}{WriteRecoveryTime}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00860}00860\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga6772c6d22dda7439f0afb800bd6f68f6}{IS\_FMC\_RP\_DELAY}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a5407d40d8106afbe24cb73d04d2dbae4}{RPDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00861}00861\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad113c5a105839c2257f7fe8a1e6ad018}{IS\_FMC\_RCD\_DELAY}}(Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0af8f0dd975acf4edfec5b950d26a451}{RCDDelay}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00862}00862\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad453f7aca1266cec4356666b275b2415}{IS\_FMC\_SDRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00863}00863\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00864}00864\ \ \ \textcolor{comment}{/*\ Set\ SDRAM\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00865}00865\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga16cd8f57889d0d38ab07a21e7a0075a8}{FMC\_SDRAM\_BANK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00866}00866\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00867}00867\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDTR[\mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga16cd8f57889d0d38ab07a21e7a0075a8}{FMC\_SDRAM\_BANK1}}],}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00868}00868\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDTR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00869}00869\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0f5789baa8b6011855a2eacda1233960}{LoadToActiveDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00870}00870\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0187ada95f0f6bd759815ab0726f044c}{ExitSelfRefreshDelay}})\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14dd71d357a99882d865c21f1cdb558e}{FMC\_SDTRx\_TXSR\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00871}00871\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_ab3c404cd50c7929cec8a50eb807a4bf9}{SelfRefreshTime}})\ -\/\ 1U)\ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf83b6ccfa5bbbec7bd642c317faad1}{FMC\_SDTRx\_TRAS\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00872}00872\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_abad82a3fc84ba674ad2be56e99462bee}{RowCycleDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a1df3280f4b22c77bdd1370ab062fa}{FMC\_SDTRx\_TRC\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00873}00873\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a53fc20897927686901b6402366ce0629}{WriteRecoveryTime}})\ -\/\ 1U)\ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613b19dc53d27b3acb590d50ebcd2090}{FMC\_SDTRx\_TWR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00874}00874\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a5407d40d8106afbe24cb73d04d2dbae4}{RPDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f45b912ad0a01bdfa6eacc45b7553d}{FMC\_SDTRx\_TRP\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00875}00875\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0af8f0dd975acf4edfec5b950d26a451}{RCDDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3fb3c64c43d9ad41770f8808f18e1d7}{FMC\_SDTRx\_TRCD\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00876}00876\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00877}00877\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ FMC\_Bank2\_SDRAM\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00878}00878\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00879}00879\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDTR[\mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga16cd8f57889d0d38ab07a21e7a0075a8}{FMC\_SDRAM\_BANK1}}],}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00880}00880\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d4d82d08a287dff07074268843de7a5}{FMC\_SDTRx\_TRC}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00881}00881\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2267dc1047d1ecfe03de2f430bcd7ab0}{FMC\_SDTRx\_TRP}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00882}00882\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_abad82a3fc84ba674ad2be56e99462bee}{RowCycleDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a1df3280f4b22c77bdd1370ab062fa}{FMC\_SDTRx\_TRC\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00883}00883\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a5407d40d8106afbe24cb73d04d2dbae4}{RPDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f45b912ad0a01bdfa6eacc45b7553d}{FMC\_SDTRx\_TRP\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00884}00884\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00885}00885\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDTR[\mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga8006b2913c143929ed0e5bd4c38aa7e9}{FMC\_SDRAM\_BANK2}}],}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00886}00886\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDTR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00887}00887\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0f5789baa8b6011855a2eacda1233960}{LoadToActiveDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00888}00888\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0187ada95f0f6bd759815ab0726f044c}{ExitSelfRefreshDelay}})\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14dd71d357a99882d865c21f1cdb558e}{FMC\_SDTRx\_TXSR\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00889}00889\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_ab3c404cd50c7929cec8a50eb807a4bf9}{SelfRefreshTime}})\ -\/\ 1U)\ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf83b6ccfa5bbbec7bd642c317faad1}{FMC\_SDTRx\_TRAS\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00890}00890\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a53fc20897927686901b6402366ce0629}{WriteRecoveryTime}})\ -\/\ 1U)\ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613b19dc53d27b3acb590d50ebcd2090}{FMC\_SDTRx\_TWR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00891}00891\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0af8f0dd975acf4edfec5b950d26a451}{RCDDelay}})\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3fb3c64c43d9ad41770f8808f18e1d7}{FMC\_SDTRx\_TRCD\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00892}00892\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00893}00893\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00894}00894\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00895}00895\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00896}00896\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00902}00902\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga893cc61d8d10a5f828937665c32ae6a3}{FMC\_SDRAM\_DeInit}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00903}00903\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00904}00904\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00905}00905\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00906}00906\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad453f7aca1266cec4356666b275b2415}{IS\_FMC\_SDRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00907}00907\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00908}00908\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ SDRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00909}00909\ \ \ Device-\/>SDCR[Bank]\ =\ 0x000002D0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00910}00910\ \ \ Device-\/>SDTR[Bank]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00911}00911\ \ \ Device-\/>SDCMR\ \ \ \ \ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00912}00912\ \ \ Device-\/>SDRTR\ \ \ \ \ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00913}00913\ \ \ Device-\/>SDSR\ \ \ \ \ \ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00914}00914\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00915}00915\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00916}00916\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00917}00917\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00943}00943\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gae479dff64b562136b1630ece63af9e98}{FMC\_SDRAM\_WriteProtection\_Enable}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00944}00944\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00945}00945\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00946}00946\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00947}00947\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad453f7aca1266cec4356666b275b2415}{IS\_FMC\_SDRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00948}00948\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00949}00949\ \ \ \textcolor{comment}{/*\ Enable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00950}00950\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>SDCR[Bank],\ \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___write___protection_ga6ea4cf7132de5ff229c48cafd6998545}{FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00951}00951\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00952}00952\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00953}00953\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00954}00954\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00960}00960\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga277d3d1a938a9482d66a14cd45ed1305}{FMC\_SDRAM\_WriteProtection\_Disable}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00961}00961\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00962}00962\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00963}00963\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00964}00964\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad453f7aca1266cec4356666b275b2415}{IS\_FMC\_SDRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00965}00965\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00966}00966\ \ \ \textcolor{comment}{/*\ Disable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00967}00967\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>SDCR[Bank],\ \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___write___protection_ga6ea4cf7132de5ff229c48cafd6998545}{FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00968}00968\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00969}00969\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00970}00970\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00971}00971\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00980}00980\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gad35de253de4db9128388a51e4ba56e8f}{FMC\_SDRAM\_SendCommand}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00981}00981\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def}{FMC\_SDRAM\_CommandTypeDef}}\ *Command,\ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00982}00982\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00983}00983\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00984}00984\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00985}00985\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaa6729b1267d2487bcb3c0766394ee3ad}{IS\_FMC\_COMMAND\_MODE}}(Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_a18d8074e29522d689a7b9d05d8ca6239}{CommandMode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00986}00986\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga69cadb51fb2b16bfed4c1867f6a38a76}{IS\_FMC\_COMMAND\_TARGET}}(Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_a850837fdc643c233c69634e6f4669417}{CommandTarget}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00987}00987\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gabe4be7d09ec5f9c2ed328b0219db4960}{IS\_FMC\_AUTOREFRESH\_NUMBER}}(Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_a3fb350812607ba38594ec98c1db594d1}{AutoRefreshNumber}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00988}00988\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga707f535d97d59f32e72842b9a905de64}{IS\_FMC\_MODE\_REGISTER}}(Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_af50b3abf0250e42eb7014d164761cfa4}{ModeRegisterDefinition}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00989}00989\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00990}00990\ \ \ \textcolor{comment}{/*\ Set\ command\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00991}00991\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCMR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b461484a0933d1a4986e421e5d526f}{FMC\_SDCMR\_MODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87be0a3520cec2885d2fc16589b97ba0}{FMC\_SDCMR\_CTB2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5ca0bd4982c8354c021b53ef8e65e9}{FMC\_SDCMR\_CTB1}}\ |\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00992}00992\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaeb56b5aa330ef73e41e266d097563a}{FMC\_SDCMR\_NRFS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d24d604092db07d03256b149437920}{FMC\_SDCMR\_MRD}}),\ ((Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_a18d8074e29522d689a7b9d05d8ca6239}{CommandMode}})\ |\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00993}00993\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_a850837fdc643c233c69634e6f4669417}{CommandTarget}})\ |\ (((Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_a3fb350812607ba38594ec98c1db594d1}{AutoRefreshNumber}})\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec58da17fd13c9ac14223d51803b9bb}{FMC\_SDCMR\_NRFS\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00994}00994\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_af50b3abf0250e42eb7014d164761cfa4}{ModeRegisterDefinition}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d38e79e4fb3d46eb4e989d3898521b9}{FMC\_SDCMR\_MRD\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00995}00995\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00996}00996\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Timeout);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00997}00997\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00998}00998\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l00999}00999\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01006}01006\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gaf8704a78ec9ae7b0fa92dd5ae5df95e0}{FMC\_SDRAM\_ProgramRefreshRate}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,\ uint32\_t\ RefreshRate)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01007}01007\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01008}01008\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01009}01009\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01010}01010\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga7c1256453227d10256142f1b5d15fcfc}{IS\_FMC\_REFRESH\_RATE}}(RefreshRate));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01011}01011\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01012}01012\ \ \ \textcolor{comment}{/*\ Set\ the\ refresh\ rate\ in\ command\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01013}01013\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDRTR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481bad1d54c3eae0b2581c867b5e0e68}{FMC\_SDRTR\_COUNT}},\ (RefreshRate\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a35b0430898592dfc5332e97d0cf55}{FMC\_SDRTR\_COUNT\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01014}01014\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01015}01015\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01016}01016\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01017}01017\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01024}01024\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga4f18f59507119e129bfdea88f25ca896}{FMC\_SDRAM\_SetAutoRefreshNumber}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01025}01025\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AutoRefreshNumber)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01026}01026\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01027}01027\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01028}01028\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01029}01029\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gabe4be7d09ec5f9c2ed328b0219db4960}{IS\_FMC\_AUTOREFRESH\_NUMBER}}(AutoRefreshNumber));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01030}01030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01031}01031\ \ \ \textcolor{comment}{/*\ Set\ the\ Auto-\/refresh\ number\ in\ command\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01032}01032\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCMR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaeb56b5aa330ef73e41e266d097563a}{FMC\_SDCMR\_NRFS}},\ ((AutoRefreshNumber\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec58da17fd13c9ac14223d51803b9bb}{FMC\_SDCMR\_NRFS\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01034}01034\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01035}01035\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01036}01036\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01046}01046\ uint32\_t\ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gacc01c14afaa0f4c1685a8ad52e0c9eeb}{FMC\_SDRAM\_GetModeStatus}}(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01047}01047\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01048}01048\ \ \ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01049}01049\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01050}01050\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01051}01051\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_ga8cc715bd3b1dbcc55c9f5f080649b226}{IS\_FMC\_SDRAM\_DEVICE}}(Device));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01052}01052\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_m_c___l_l___private___macros_gad453f7aca1266cec4356666b275b2415}{IS\_FMC\_SDRAM\_BANK}}(Bank));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01053}01053\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01054}01054\ \ \ \textcolor{comment}{/*\ Get\ the\ corresponding\ bank\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01055}01055\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank_ga16cd8f57889d0d38ab07a21e7a0075a8}{FMC\_SDRAM\_BANK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01056}01056\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01057}01057\ \ \ \ \ tmpreg\ =\ (uint32\_t)(Device-\/>SDSR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258c6e1bc24052baac9319394072e929}{FMC\_SDSR\_MODES1}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01058}01058\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01059}01059\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01060}01060\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01061}01061\ \ \ \ \ tmpreg\ =\ ((uint32\_t)(Device-\/>SDSR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c0603a55b13a06b5100bd9bf970238}{FMC\_SDSR\_MODES2}})\ >>\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01062}01062\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01063}01063\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01064}01064\ \ \ \textcolor{comment}{/*\ Return\ the\ mode\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01065}01065\ \ \ \textcolor{keywordflow}{return}\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01066}01066\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01067}01067\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01085}01085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_NOR\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__fmc_8c_source_l01093}01093\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
