<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_2.twr -v 30 -l 30 config_2_routed.ncd config_2.pcf

</twCmdLine><twDesign>config_2_routed.ncd</twDesign><twDesignPath>config_2_routed.ncd</twDesignPath><twPCF>config_2.pcf</twPCF><twPcfPath>config_2.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.118</twTotDel><twSrc BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.038</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y111.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.100</twTotDel><twSrc BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.037</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="11" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.187</twTotDel><twSrc BELType="FF">axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.071</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X51Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.615</twRouteDel><twTotDel>1.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.182</twTotDel><twSrc BELType="FF">axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.086</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X51Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.630</twRouteDel><twTotDel>1.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>69839</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12161</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.177</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>9.519</twTotPathDel><twClkSkew dest = "1.424" src = "1.693">0.269</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.255</twLogDel><twRouteDel>6.264</twRouteDel><twTotDel>9.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.230</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>9.466</twTotPathDel><twClkSkew dest = "1.424" src = "1.693">0.269</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.254</twLogDel><twRouteDel>6.212</twRouteDel><twTotDel>9.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>9.444</twTotPathDel><twClkSkew dest = "1.424" src = "1.693">0.269</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.225</twLogDel><twRouteDel>6.219</twRouteDel><twTotDel>9.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>9.345</twTotPathDel><twClkSkew dest = "1.424" src = "1.693">0.269</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>6.089</twRouteDel><twTotDel>9.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>9.228</twTotPathDel><twClkSkew dest = "1.424" src = "1.692">0.268</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X41Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X41Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.161</twLogDel><twRouteDel>6.067</twRouteDel><twTotDel>9.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.541</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>9.155</twTotPathDel><twClkSkew dest = "1.424" src = "1.693">0.269</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.250</twLogDel><twRouteDel>5.905</twRouteDel><twTotDel>9.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.591</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>9.105</twTotPathDel><twClkSkew dest = "1.424" src = "1.693">0.269</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.218</twLogDel><twRouteDel>5.887</twRouteDel><twTotDel>9.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.714</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType="OTHER">processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>8.983</twTotPathDel><twClkSkew dest = "1.424" src = "1.692">0.268</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType='OTHER'>processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X41Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X41Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0_M_RDATA[20]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>3.159</twLogDel><twRouteDel>5.824</twRouteDel><twTotDel>8.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.794</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>9.111</twTotPathDel><twClkSkew dest = "0.771" src = "0.831">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.543</twLogDel><twRouteDel>6.568</twRouteDel><twTotDel>9.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.847</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>9.058</twTotPathDel><twClkSkew dest = "0.771" src = "0.831">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.542</twLogDel><twRouteDel>6.516</twRouteDel><twTotDel>9.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.869</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>9.036</twTotPathDel><twClkSkew dest = "0.771" src = "0.831">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.513</twLogDel><twRouteDel>6.523</twRouteDel><twTotDel>9.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>8.937</twTotPathDel><twClkSkew dest = "0.771" src = "0.831">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.544</twLogDel><twRouteDel>6.393</twRouteDel><twTotDel>8.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.075</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twTotPathDel>8.829</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>axi4lite_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twBEL></twPathDel><twLogDel>2.591</twLogDel><twRouteDel>6.238</twRouteDel><twTotDel>8.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.086</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>8.820</twTotPathDel><twClkSkew dest = "0.771" src = "0.830">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X41Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.449</twLogDel><twRouteDel>6.371</twRouteDel><twTotDel>8.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.128</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twTotPathDel>8.776</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>axi4lite_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twBEL></twPathDel><twLogDel>2.590</twLogDel><twRouteDel>6.186</twRouteDel><twTotDel>8.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.150</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twTotPathDel>8.754</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>axi4lite_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twBEL></twPathDel><twLogDel>2.561</twLogDel><twRouteDel>6.193</twRouteDel><twTotDel>8.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.158</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>8.747</twTotPathDel><twClkSkew dest = "0.771" src = "0.831">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.538</twLogDel><twRouteDel>6.209</twRouteDel><twTotDel>8.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.208</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>8.697</twTotPathDel><twClkSkew dest = "0.771" src = "0.831">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.506</twLogDel><twRouteDel>6.191</twRouteDel><twTotDel>8.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.248</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>8.656</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>2.539</twLogDel><twRouteDel>6.117</twRouteDel><twTotDel>8.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.249</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twTotPathDel>8.655</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>axi4lite_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twBEL></twPathDel><twLogDel>2.592</twLogDel><twRouteDel>6.063</twRouteDel><twTotDel>8.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.301</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>8.603</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>2.538</twLogDel><twRouteDel>6.065</twRouteDel><twTotDel>8.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>8.581</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>2.509</twLogDel><twRouteDel>6.072</twRouteDel><twTotDel>8.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.331</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>8.575</twTotPathDel><twClkSkew dest = "0.771" src = "0.830">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X41Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.447</twLogDel><twRouteDel>6.128</twRouteDel><twTotDel>8.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.334</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twTotPathDel>8.570</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twBEL></twPathDel><twLogDel>2.465</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>8.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.361</twSlack><twSrc BELType="FF">zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out</twSrc><twDest BELType="OTHER">zycap_0/zycap_0/ictrl/ICAPE2_inst</twDest><twTotPathDel>8.594</twTotPathDel><twClkSkew dest = "0.862" src = "0.872">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out</twSrc><twDest BELType='OTHER'>zycap_0/zycap_0/ictrl/ICAPE2_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X55Y77.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out</twComp><twBEL>zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>zycap_0/zycap_0/ictrl/S_AXIS_TVALID_INV_250_o</twComp><twBEL>zycap_0/zycap_0/ictrl/S_AXIS_TVALID_INV_250_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.RDWRB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>zycap_0/zycap_0/ictrl/S_AXIS_TVALID_INV_250_o</twComp></twPathDel><twPathDel><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapcck_RDWR</twDelType><twDelInfo twEdge="twRising">6.427</twDelInfo><twComp>zycap_0/zycap_0/ictrl/ICAPE2_inst</twComp><twBEL>zycap_0/zycap_0/ictrl/ICAPE2_inst</twBEL></twPathDel><twLogDel>7.145</twLogDel><twRouteDel>1.449</twRouteDel><twTotDel>8.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.367</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twTotPathDel>8.538</twTotPathDel><twClkSkew dest = "0.770" src = "0.830">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X41Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>axi4lite_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twBEL></twPathDel><twLogDel>2.497</twLogDel><twRouteDel>6.041</twRouteDel><twTotDel>8.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.387</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twTotPathDel>8.517</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>axi4lite_0_M_RDATA[11]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twBEL></twPathDel><twLogDel>2.464</twLogDel><twRouteDel>6.053</twRouteDel><twTotDel>8.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.409</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twTotPathDel>8.495</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X36Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X36Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twBEL></twPathDel><twLogDel>2.435</twLogDel><twRouteDel>6.060</twRouteDel><twTotDel>8.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.422</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>8.482</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y108.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>2.540</twLogDel><twRouteDel>5.942</twRouteDel><twTotDel>8.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.439</twSlack><twSrc BELType="FF">partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twTotPathDel>8.465</twTotPathDel><twClkSkew dest = "0.770" src = "0.831">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X38Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>axi4lite_0_M_BVALID[2]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2)</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X37Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY</twComp><twBEL>partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY</twBEL><twPartitionPin>partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X38Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>axi4lite_0_M_AWREADY[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>axi4lite_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>axi4lite_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twBEL></twPathDel><twLogDel>2.586</twLogDel><twRouteDel>5.879</twRouteDel><twTotDel>8.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Tcapper" slack="0.000" period="10.000" constraintValue="10.000" deviceLimit="10.000" freqLimit="100.000" physResource="zycap_0/zycap_0/ictrl/ICAPE2_inst/CLK" logResource="zycap_0/zycap_0/ictrl/ICAPE2_inst/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y16.CLKARDCLKL" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X2Y16.CLKARDCLKU" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y16.CLKBWRCLKL" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y16.CLKBWRCLKU" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK" locationPin="SLICE_X26Y91.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK" locationPin="SLICE_X26Y91.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/SP/CLK" locationPin="SLICE_X26Y91.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/SP/CLK" locationPin="SLICE_X26Y91.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="93" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="100" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK" locationPin="SLICE_X26Y111.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X32Y98.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK" locationPin="SLICE_X32Y98.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X32Y98.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK" locationPin="SLICE_X32Y98.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="105" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X32Y98.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK" locationPin="SLICE_X32Y98.CLK" clockNet="processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="107" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK" logResource="axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK" locationPin="SLICE_X32Y98.CLK" clockNet="processing_system7_0_FCLK_CLK0"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="110"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>69843</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12268</twConnCnt></twConstCov><twStats anchorID="111"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 19 16:08:13 2016 </twTimestamp></twFoot><twClientInfo anchorID="112"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 653 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
