// Seed: 1796937235
module module_0 (
    input tri id_0,
    output supply1 id_1
);
  assign id_1 = id_0;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd41,
    parameter id_2 = 32'd12,
    parameter id_7 = 32'd38
) (
    input wand _id_0,
    input tri0 id_1,
    input tri _id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wire id_5,
    output supply1 id_6,
    input wand _id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri0 id_11
);
  assign id_4 = id_1;
  wire [id_0 : -1  /  (  (  id_2  )  <=  id_0  )] id_13;
  logic id_14;
  logic id_15 = id_14[1 : id_7];
  module_0 modCall_1 (
      id_8,
      id_11
  );
endmodule
