# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do shift7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/shift7 {C:/Users/liuyu/Desktop/experimrnt for 08sam/shift7/shift7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:34 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/shift7" C:/Users/liuyu/Desktop/experimrnt for 08sam/shift7/shift7.v 
# -- Compiling module shift7
# 
# Top level modules:
# 	shift7
# End time: 09:15:34 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.shift7
# vsim work.shift7 
# Start time: 09:15:42 on Nov 16,2018
# Loading work.shift7
add wave -position end  sim:/shift7/clk
add wave -position end  sim:/shift7/rst
add wave -position end  sim:/shift7/datain
add wave -position end  sim:/shift7/dataout
add wave -position end  sim:/shift7/data
restart
restart
add wave -position insertpoint  \
sim:/shift7/clk
# End time: 09:17:33 on Nov 16,2018, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
