Classic Timing Analyzer report for zjw_RAM
Thu Dec 05 18:58:37 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'inclock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.074 ns                         ; XL                                                                                                              ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg       ; --         ; inclock  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.438 ns                        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[1]                                                                                                          ; inclock    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.918 ns                        ; XL                                                                                                              ; dio[6]                                                                                                          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.489 ns                        ; address[2]                                                                                                      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; --         ; inclock  ; 0            ;
; Clock Setup: 'inclock'       ; N/A   ; None          ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg7  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg7  ; inclock    ; inclock  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; inclock         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'inclock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg1 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg2 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg3 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg4 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg5 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg6 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg7 ; inclock    ; inclock  ; None                        ; None                      ; 4.319 ns                ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                         ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.074 ns   ; XL         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg       ; inclock  ;
; N/A   ; None         ; 7.823 ns   ; DL         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg       ; inclock  ;
; N/A   ; None         ; 6.216 ns   ; address[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; inclock  ;
; N/A   ; None         ; 5.933 ns   ; dio[0]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg7  ; inclock  ;
; N/A   ; None         ; 5.804 ns   ; dio[6]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg1  ; inclock  ;
; N/A   ; None         ; 5.763 ns   ; address[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; inclock  ;
; N/A   ; None         ; 5.742 ns   ; address[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; inclock  ;
; N/A   ; None         ; 5.722 ns   ; address[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; inclock  ;
; N/A   ; None         ; 5.547 ns   ; dio[3]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg4  ; inclock  ;
; N/A   ; None         ; 5.517 ns   ; dio[1]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg6  ; inclock  ;
; N/A   ; None         ; 5.516 ns   ; dio[4]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg3  ; inclock  ;
; N/A   ; None         ; 5.500 ns   ; dio[5]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg2  ; inclock  ;
; N/A   ; None         ; 5.496 ns   ; dio[2]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg5  ; inclock  ;
; N/A   ; None         ; 5.341 ns   ; dio[7]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0  ; inclock  ;
; N/A   ; None         ; 5.308 ns   ; address[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; inclock  ;
; N/A   ; None         ; 5.199 ns   ; address[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; inclock  ;
; N/A   ; None         ; 1.650 ns   ; address[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; inclock  ;
; N/A   ; None         ; 1.637 ns   ; address[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; inclock  ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                       ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.438 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[1] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.404 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[0] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.221 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[6] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.055 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[3] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[5] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[5] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[5] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[5] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[5] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[5] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[5] ; inclock    ;
; N/A   ; None         ; 14.001 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[5] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.998 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[2] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.964 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[4] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; dio[7] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; dio[7] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; dio[7] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; dio[7] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; dio[7] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; dio[7] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; dio[7] ; inclock    ;
; N/A   ; None         ; 13.598 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; dio[7] ; inclock    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-------------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To     ;
+-------+-------------------+-----------------+-------------+--------+
; N/A   ; None              ; 13.918 ns       ; XL          ; dio[0] ;
; N/A   ; None              ; 13.918 ns       ; XL          ; dio[6] ;
; N/A   ; None              ; 13.901 ns       ; XL          ; dio[4] ;
; N/A   ; None              ; 13.774 ns       ; XL          ; dio[1] ;
; N/A   ; None              ; 13.774 ns       ; XL          ; dio[3] ;
; N/A   ; None              ; 13.667 ns       ; DL          ; dio[0] ;
; N/A   ; None              ; 13.667 ns       ; DL          ; dio[6] ;
; N/A   ; None              ; 13.650 ns       ; DL          ; dio[4] ;
; N/A   ; None              ; 13.598 ns       ; address2[4] ; dio[4] ;
; N/A   ; None              ; 13.523 ns       ; DL          ; dio[1] ;
; N/A   ; None              ; 13.523 ns       ; DL          ; dio[3] ;
; N/A   ; None              ; 13.388 ns       ; XL          ; dio[7] ;
; N/A   ; None              ; 13.353 ns       ; address2[1] ; dio[1] ;
; N/A   ; None              ; 13.137 ns       ; DL          ; dio[7] ;
; N/A   ; None              ; 13.070 ns       ; XL          ; dio[2] ;
; N/A   ; None              ; 13.070 ns       ; XL          ; dio[5] ;
; N/A   ; None              ; 13.045 ns       ; address2[5] ; dio[5] ;
; N/A   ; None              ; 12.969 ns       ; address2[7] ; dio[7] ;
; N/A   ; None              ; 12.966 ns       ; address2[2] ; dio[2] ;
; N/A   ; None              ; 12.819 ns       ; DL          ; dio[2] ;
; N/A   ; None              ; 12.819 ns       ; DL          ; dio[5] ;
; N/A   ; None              ; 12.600 ns       ; address2[6] ; dio[6] ;
; N/A   ; None              ; 11.914 ns       ; address2[0] ; dio[0] ;
; N/A   ; None              ; 11.824 ns       ; address2[3] ; dio[3] ;
+-------+-------------------+-----------------+-------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.489 ns ; address[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 ; inclock  ;
; N/A           ; None        ; -1.502 ns ; address[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg1 ; inclock  ;
; N/A           ; None        ; -5.051 ns ; address[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg7 ; inclock  ;
; N/A           ; None        ; -5.160 ns ; address[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg4 ; inclock  ;
; N/A           ; None        ; -5.193 ns ; dio[7]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0  ; inclock  ;
; N/A           ; None        ; -5.348 ns ; dio[2]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg5  ; inclock  ;
; N/A           ; None        ; -5.352 ns ; dio[5]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg2  ; inclock  ;
; N/A           ; None        ; -5.368 ns ; dio[4]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg3  ; inclock  ;
; N/A           ; None        ; -5.369 ns ; dio[1]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg6  ; inclock  ;
; N/A           ; None        ; -5.399 ns ; dio[3]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg4  ; inclock  ;
; N/A           ; None        ; -5.574 ns ; address[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 ; inclock  ;
; N/A           ; None        ; -5.594 ns ; address[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg3 ; inclock  ;
; N/A           ; None        ; -5.615 ns ; address[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg6 ; inclock  ;
; N/A           ; None        ; -5.656 ns ; dio[6]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg1  ; inclock  ;
; N/A           ; None        ; -5.785 ns ; dio[0]     ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg7  ; inclock  ;
; N/A           ; None        ; -6.068 ns ; address[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg5 ; inclock  ;
; N/A           ; None        ; -7.675 ns ; DL         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg       ; inclock  ;
; N/A           ; None        ; -7.926 ns ; XL         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg       ; inclock  ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 18:58:36 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_RAM -c zjw_RAM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "inclock" is an undefined clock
Info: Clock "inclock" has Internal fmax of 197.01 MHz between source memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0" and destination memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0" (period= 5.076 ns)
    Info: + Longest memory to memory delay is 4.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0'
        Info: Total cell delay = 4.319 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.014 ns
        Info: + Shortest clock path from clock "inclock" to destination memory is 2.779 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'
            Info: 2: + IC(0.602 ns) + CELL(0.708 ns) = 2.779 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0'
            Info: Total cell delay = 2.177 ns ( 78.34 % )
            Info: Total interconnect delay = 0.602 ns ( 21.66 % )
        Info: - Longest clock path from clock "inclock" to source memory is 2.793 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'
            Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0'
            Info: Total cell delay = 2.191 ns ( 78.45 % )
            Info: Total interconnect delay = 0.602 ns ( 21.55 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.093 ns
Info: tsu for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg" (data pin = "XL", clock pin = "inclock") is 8.074 ns
    Info: + Longest pin to memory delay is 10.774 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_96; Fanout = 10; PIN Node = 'XL'
        Info: 2: + IC(7.067 ns) + CELL(0.114 ns) = 8.650 ns; Loc. = LC_X7_Y9_N2; Fanout = 1; COMB Node = 'lpm_ram_io:inst|_~1'
        Info: 3: + IC(1.697 ns) + CELL(0.427 ns) = 10.774 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg'
        Info: Total cell delay = 2.010 ns ( 18.66 % )
        Info: Total interconnect delay = 8.764 ns ( 81.34 % )
    Info: + Micro setup delay of destination is 0.093 ns
    Info: - Shortest clock path from clock "inclock" to destination memory is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'
        Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg'
        Info: Total cell delay = 2.191 ns ( 78.45 % )
        Info: Total interconnect delay = 0.602 ns ( 21.55 % )
Info: tco from clock "inclock" to destination pin "dio[1]" through memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0" is 14.438 ns
    Info: + Longest clock path from clock "inclock" to source memory is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'
        Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0'
        Info: Total cell delay = 2.191 ns ( 78.45 % )
        Info: Total interconnect delay = 0.602 ns ( 21.55 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 10.995 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|q_a[1]'
        Info: 3: + IC(1.854 ns) + CELL(0.590 ns) = 6.752 ns; Loc. = LC_X7_Y9_N7; Fanout = 1; COMB Node = 'inst1[1]~15'
        Info: 4: + IC(2.119 ns) + CELL(2.124 ns) = 10.995 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'dio[1]'
        Info: Total cell delay = 7.022 ns ( 63.87 % )
        Info: Total interconnect delay = 3.973 ns ( 36.13 % )
Info: Longest tpd from source pin "XL" to destination pin "dio[0]" is 13.918 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_96; Fanout = 10; PIN Node = 'XL'
    Info: 2: + IC(7.082 ns) + CELL(0.114 ns) = 8.665 ns; Loc. = LC_X7_Y9_N5; Fanout = 8; COMB Node = 'inst1[7]~9'
    Info: 3: + IC(3.179 ns) + CELL(2.074 ns) = 13.918 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'dio[0]'
    Info: Total cell delay = 3.657 ns ( 26.28 % )
    Info: Total interconnect delay = 10.261 ns ( 73.72 % )
Info: th for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2" (data pin = "address[2]", clock pin = "inclock") is -1.489 ns
    Info: + Longest clock path from clock "inclock" to destination memory is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'
        Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2'
        Info: Total cell delay = 2.191 ns ( 78.45 % )
        Info: Total interconnect delay = 0.602 ns ( 21.55 % )
    Info: + Micro hold delay of destination is 0.055 ns
    Info: - Shortest pin to memory delay is 4.337 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 1; PIN Node = 'address[2]'
        Info: 2: + IC(2.485 ns) + CELL(0.383 ns) = 4.337 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2'
        Info: Total cell delay = 1.852 ns ( 42.70 % )
        Info: Total interconnect delay = 2.485 ns ( 57.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Thu Dec 05 18:58:37 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


