

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>RTL Name Format</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="RTL Name Format">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="RTL Name Format" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="RTLNameFormat"
		  data-hnd-context="470"
		  data-hnd-title="RTL Name Format"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="sv_guard_band.html" title="sv_guard_band" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="ParameterNameFormat.html" title="Parameter Name Format" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>RTL Name Format</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts43">'rtl.nam</span><a name="name_format_rtl"></a><span class="rvts43">e_format'</span><span class="rvts36"> property has the capability to customize the name of the ports and signals generated in the Verilog and sv output.&nbsp;</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts58">rtl.name_format&nbsp;</span><span class="rvts43">:</span><span class="rvts1313">&nbsp;</span><span class="rvts1313">&nbsp;&nbsp;</span><span class="rvts36">&lt;prefix string&gt; %c%b&lt;middle string&gt;%s%m%r%f &lt;postfix string&gt;</span><span class="rvts36">&nbsp;</span></p>
<p class="rvps14"><span class="rvts125"><br/></span></p>
<p class="rvps14"><span class="rvts35">Prefix string</span><span class="rvts34">: This prefix string will add as a prefix to the name of the port/signal generated. This string can be multiple words without space separated.</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps14"><span class="rvts35">Middle string</span><span class="rvts34">: This middle string will append in the position it has been provided to the name of signal/ports. It can have multiple words without space separated.</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps14"><span class="rvts35">Postfix string</span><span class="rvts34">: This postfix string will append in the suffix to the class name generated. This string can be multiple words without space separated.</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 24px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps297 noindent"><span class="rvts35">%c</span><span class="rvts34">&nbsp;: Here 'c' is referring to CHIP name. It will add the chip name to the port/signal generated in the RTL.&nbsp;</span></li>
 <li class="rvps297 noindent"><span class="rvts35">%b</span><span class="rvts34">&nbsp;: Here 'b' is referring to BLOCK name. It will add the block name to the port/signal generated in the RTL.&nbsp;</span></li>
 <li class="rvps297 noindent"><span class="rvts35">%s</span><span class="rvts34">&nbsp;: Here 's' is referring to SECTION/REGGROUP name. It will add the section/reggroup name name to the port/signal generated in the RTL. If there are many levels of section, then the user can choose which level of section name to be include in the name generation. The syntax is&nbsp;</span><span class="rvts35">“%s1/%s2”</span><span class="rvts34">&nbsp;here '1' , '2' is the level of the section.&nbsp;</span></li>
 <li class="rvps297 noindent"><span class="rvts35">%m</span><span class="rvts34">&nbsp;: Here 'm' is referring to MEMORY name. It will add the to the port/signal generated in the RTL</span><span class="rvts35">&nbsp;</span></li>
 <li class="rvps297 noindent"><span class="rvts35">%r</span><span class="rvts34">&nbsp;: Here 'r' is referring to reg name. It will add the register name to the port/signal generated in the RTL</span><span class="rvts35">&nbsp;</span></li>
 <li class="rvps297 noindent"><span class="rvts35">%f&nbsp;</span><span class="rvts34"> :</span><span class="rvts35"> </span><span class="rvts34">Here 'f' is referring to the field name. It will generate field dependent signal with the field name only i.e,field_in_enb,field_in,field_r, field_q.</span></li>
</ul>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps14"><span class="rvts35">Note</span><span class="rvts34">: The "rtl.name_format=%f" is supported for the block level case only.</span></p>
<p class="rvps90"><span class="rvts178"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_name_format/rtl_name_format.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_name_format/rtl_name_format.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_name_format/rtl_name_format.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_name_format/rtl_name_format.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 832px; height : 252px; padding : 1px;" src="lib/NewItem%2021.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 845px; height : 218px; padding : 1px;" src="lib/NewItem%2022.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">property rtl_name_format { type = string; component = addrmap; };</span></p>
<p class="rvps2"><span class="rvts356">addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; name = "Block1 Address Map";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; </span><span class="rvts385">rtl_name_format = "%b_%s_%r";</span></p>
<p class="rvps2"><span class="rvts356">addrmap Section1 {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; name = "Section1 Address Map";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg Reg1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; };&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1 Reg1 @0x0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; Section1 &nbsp;Section1 @0x0;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog output:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">module Block1_IDS(</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG1 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">Block1_Section1_Reg1_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">Block1_Section1_Reg1_F1_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">Block1_Section1_Reg1_F1_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">Block1_Section1_Reg1_F1_r,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; *</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; );</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG1 SIGNALS</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp; &nbsp;</span><span class="rvts385">Block1_Section1_Reg1_decode;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp; // DECODE</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp; &nbsp;</span><span class="rvts385">Block1_Section1_Reg1_wr_valid;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; // WRITE VALID</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">* &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign </span><span class="rvts385">Block1_Section1_Reg1_wr_valid</span><span class="rvts356"> = </span><span class="rvts385">Block1_Section1_Reg1_decode</span><span class="rvts356"> &amp;&amp; wr_stb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign </span><span class="rvts385">Block1_Section1_Reg1_rd_valid</span><span class="rvts356"> = </span><span class="rvts385">Block1_Section1_Reg1_decode</span><span class="rvts356"> &amp;&amp; rd_stb;</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">* &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">Block1_Section1_Reg1_F1_q</span><span class="rvts356"> &lt;=32'd0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">*</span></p>
<p class="rvps2"><span class="rvts356">endmodule</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">This property will have no impact on the property sv_interface=struct.&nbsp;</span></li>
 <li class="rvps72 noindent"><span class="rvts186">If there is a need of separating the names with “_” then “_” must be appended in between two corresponding “%” manually.</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts472">Prag</span><a name="Pragma"></a><span class="rvts472">ma Text Support</span></p>
<p class="rvps2"><span class="rvts472"><br/></span></p>
<p class="rvps2"><span class="rvts72">Support for a property </span><span class="rvts63">[rtl loc=reg_top] any string [/rtl]</span><span class="rvts72"> and </span><span class="rvts63">[rtl loc=reg_bottom] any string [/rtl]</span><span class="rvts72"> for register flops and for the widgets the property is </span><span class="rvts63">[rtl loc=widget_top] any string [/rtl]</span><span class="rvts72"> and </span><span class="rvts63">[rtl loc=widget_bottom] any string [/rtl]</span><span class="rvts72">.</span></p>
<p class="rvps2"><span class="rvts72"><br/></span></p>
<p class="rvps2"><span class="rvts63">IDS-NG Input:</span><br/><span class="rvts63"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 602px; height : 292px; vertical-align: bottom;" src="lib/NewItem4705.png"><br/><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 602px; height : 275px; vertical-align: bottom;" src="lib/NewItem4704.png"><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">Spreadsheet Input:</span></p>
<p class="rvps3"><img alt="" style="width : 610px; height : 353px;" src="lib/NewItem4703.png"></p>
<p class="rvps2"><span class="rvts72"><br/></span></p>
<p class="rvps2"><span class="rvts63">SystemRDL Input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts397">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "[rtl loc=widget_top]//This is Verilog widget top[/rtl]</span></p>
<p class="rvps2"><span class="rvts397">&nbsp; &nbsp; [rtl loc=widget_bottom]//This is Verilog widget bottom[/rtl]";</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;reg reg1 {</span></p>
<p class="rvps2"><span class="rvts397">desc = "[rtl loc=reg_top]This is Verilog reg FF top[/rtl]</span></p>
<p class="rvps2"><span class="rvts397">[rtl loc=reg_bottom]This is Verilog reg FF bottom[/rtl]";</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts397">} f1[31:0] = 0;</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">reg reg2 {</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field { } f1[31:0] = 1;</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">reg reg3 {</span></p>
<p class="rvps2"><span class="rvts397">desc = "[rtl loc=reg_top]This is Verilog reg FF top[/rtl]</span></p>
<p class="rvps2"><span class="rvts397">&nbsp; &nbsp; &nbsp; &nbsp; [rtl loc=reg_bottom]This is Verilog reg FF bottom[/rtl]";</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field { } f1[31:0] = 0;</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">reg reg4 {</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field { } f1[31:0] = 1;</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">reg1 r1@0x0;</span></p>
<p class="rvps2"><span class="rvts397">reg2 r2@0x4;</span></p>
<p class="rvps2"><span class="rvts397">reg3 r3@0x8;</span></p>
<p class="rvps2"><span class="rvts397">reg4 r4@0xC;</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">Command Line:</span></p>
<p class="rvps2"><span class="rvts63"></span><br/><span class="rvts72">&lt;</span><span class="rvts34">idsbatch test.rdl -out “verilog” -dir “out” -if -preserve -bus apb&gt;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">Verilog output:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">block.v</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;</span><span class="rvts403">//This is Verilog widget top</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;apb_widget # (.addr_width(addr_width), .bus_width(bus_width) )apb (</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pclk(pclk),</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.presetn(presetn),</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;// end widget</span><br/><span class="rvts397">&nbsp; </span><span class="rvts403">//This is Verilog widget bottom</span><br/><span class="rvts403"></span><br/><span class="rvts473">&nbsp; </span><span class="rvts403">//This is Verilog reg FF top</span></p>
<p class="rvps2"><span class="rvts473">&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts473">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts473">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts473">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;r1_f1_q &lt;= 32'd0;</span></p>
<p class="rvps2"><span class="rvts473">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts473">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps2"><span class="rvts473">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts397">if (r1_wr_valid) &nbsp; &nbsp; //F1 : SW Write</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;r1_f1_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | (r1_f1_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts397">&nbsp;&nbsp;&nbsp;</span><span class="rvts403">&nbsp;//This is Verilog reg FF bottom</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-generate-an-encrypted-password-protected-pdf-document/">Effortlessly Create Encrypted, Password-Protected PDFs</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

