# AI_System_Design
Iterative design space exploration for optimal neural network layer partitioning and placement on multi-core NoC architecture to maximize throughput and power efficiency.

êµ¬ì²´ì ì¸ ê°œë°œê³¼ì •ê³¼ Waveform ë“±ì€ **AI_System_Design.pdf**ë¡œ ì²¨ë¶€í•˜ì˜€ìŠµë‹ˆë‹¤.


# NoC-based AI Accelerator Design Space Exploration ğŸš€

Network-on-Chip ê¸°ë°˜ AI ê°€ì†ê¸°ë¥¼ ìœ„í•œ ë°˜ë³µì  ì„¤ê³„ ê³µê°„ íƒìƒ‰ ì‹œìŠ¤í…œ êµ¬í˜„

## ğŸ“‹ í”„ë¡œì íŠ¸ ê°œìš”

36ê°œ coreì™€ 12ê°œ DRAMìœ¼ë¡œ êµ¬ì„±ëœ 8Ã—6 NoC HWì—ì„œ BERT ëª¨ë¸ì˜ Layer Groupë“¤ì„ Partitioning & Routingí•˜ì—¬ Throughputê³¼ Power Efficiencyë¥¼ ê·¹ëŒ€í™”í•˜ëŠ” DSE System êµ¬ì¶•

## ğŸ› ï¸ ê°œë°œ ê³¼ì • ë° í•µì‹¬ ëª¨ë“ˆ

### 1ï¸âƒ£ HW Topology Parsing (Adaptive)
- **hardware.json íŒŒì‹±**: component_mapping, nodes, routers
- **HW êµ¬ì„± ìë™ ê°ì§€**: 48-router(8Ã—6), 64-router(8Ã—8) ë“±

### 2ï¸âƒ£ Iteration 1: ê· ë“± ì´ˆê¸° ë°°ì¹˜
- **Min Core**: ê° íƒœìŠ¤í¬ë‹¹ MIN_CORES_PER_TASK(3ê°œ) í• ë‹¹
- **Vertical Strategy**: DRAM ê·¼ì ‘ì„± ìš°ì„  ë°°ì¹˜
- ëª¨ë“  36ê°œ ì½”ì–´ ê· ë“± ë¶„ë°°
- ì´ˆê¸° ë² ì´ìŠ¤ë¼ì¸ ì„±ëŠ¥ ì¸¡ì •

### 3ï¸âƒ£ Iteration 2: Weight ê¸°ë°˜ ì¬ë¶„ë°°
- **Load + Compute Time ê¸°ë°˜ Weight**: `allocation.csv`, `execution_time.csv` ê¸°ë°˜ weight ë¶„ë°°
- **ì¤‘ë³µ ê°ì§€ ë° Boost**: ì´ì „ iterationê³¼ ë™ì¼ ì‹œ ë³‘ëª© taskì— 10% ì¶”ê°€ í• ë‹¹
- Compute/Memory bound íŒë³„ í›„ ì „ëµ ì„ íƒ (Horizontal/Vertical)

### 4ï¸âƒ£ Iteration 3+: link load & Bottleneck ë¶„ì„
- **Link Bandwidth ë¶„ì„**: `link_load.csv`ì—ì„œ íƒœìŠ¤í¬ë³„ í‰ê·  ëŒ€ì—­í­ íš¨ìœ¨ ê³„ì‚°
- **ìµœì•… ëŒ€ì—­í­ íƒœìŠ¤í¬ Boost**: ê°€ì¥ ë‚®ì€ ëŒ€ì—­í­ íƒœìŠ¤í¬ì— ìš°ì„  ì½”ì–´ í• ë‹¹
- **ì‹¤í–‰ ì‹œê°„ ë³‘ëª© ë¶„ì„**: ìµœëŒ€ ì‹¤í–‰ ì‹œê°„ íƒœìŠ¤í¬ì˜ Compute/Comm bound íŒë³„
- Placement ì „ëµ ë™ì  ì¡°ì •: COMM bound â†’ Vertical, COMPUTE bound â†’ Horizontal

### 5ï¸âƒ£ Regression ê²€ì‚¬ ë° ìˆ˜ë ´ ê°ì§€
- **ì„±ëŠ¥ ì €í•˜ ê°ì§€**: ì´ì „ iteration ëŒ€ë¹„ ì‹œê°„ 5% ì´ìƒ ì¦ê°€ ì‹œ
- **ìë™ roll-back**: ì´ì „ ì½”ì–´ í• ë‹¹ìœ¼ë¡œ ë³µêµ¬
- **ìˆ˜ë ´ íŒë‹¨**: ê°œì„ ìœ¨ 2% ë¯¸ë§Œ ì‹œ ìµœì í™” ì¢…ë£Œ
- Sampling efficiency í–¥ìƒ
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜


## ğŸ“ˆ ìµœì í™” ì „ëµ

| Iteration | Partitioning ì „ëµ | Placement ì „ëµ | í•µì‹¬ ë©”íŠ¸ë¦­ |
|-----------|------------------|----------------|------------|
| 1 | Uniform Split | Vertical (DRAM ê·¼ì ‘) | ë² ì´ìŠ¤ë¼ì¸ |
| 2 | Load+Compute Time ê°€ì¤‘ì¹˜ | Compute/Mem bound íŒë³„ | MAC ê· í˜• |
| 3+ | Link BW ë¶„ì„ + Boost | Bottleneck ê¸°ë°˜ ë™ì  | ë³‘ëª© ì œê±° |
