#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13160ffc0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x13161ab40 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x13161ab80 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x13161abc0 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000001100100>;
v0x13162cdd0_0 .var "addr", 31 0;
v0x13162ce60_0 .var "branch", 0 0;
v0x13162cef0_0 .var "data", 31 0;
v0x13162cfa0_0 .net "instruction", 31 0, v0x13162c030_0;  1 drivers
v0x13162d070_0 .var "jump", 0 0;
v0x13162d140_0 .var "sys_clk", 0 0;
v0x13162d210_0 .var "sys_rst", 0 0;
v0x13162d2a0_0 .var "zero", 0 0;
S_0x131610130 .scope module, "u_IFU" "IFU" 2 41, 3 4 0, S_0x13160ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "instruction";
L_0x138078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13162c6c0_0 .net/2u *"_ivl_0", 1 0, L_0x138078010;  1 drivers
v0x13162c780_0 .net "branch", 0 0, v0x13162ce60_0;  1 drivers
v0x13162c820_0 .net "clk", 0 0, v0x13162d140_0;  1 drivers
v0x13162c8d0_0 .net "curAddr", 31 2, v0x13162c500_0;  1 drivers
v0x13162c980_0 .net "extend_imme", 31 2, L_0x13162d830;  1 drivers
v0x13162ca50_0 .net "instruction", 31 0, v0x13162c030_0;  alias, 1 drivers
v0x13162cb00_0 .net "jump", 0 0, v0x13162d070_0;  1 drivers
v0x13162cb90_0 .var "nextAddr", 31 2;
v0x13162cc40_0 .net "zero", 0 0, v0x13162d2a0_0;  1 drivers
L_0x13162d330 .concat [ 2 30 0 0], L_0x138078010, v0x13162c500_0;
L_0x13162d8d0 .part v0x13162c030_0, 0, 16;
S_0x1316082d0 .scope module, "extend16to30" "Extend16to30" 3 26, 4 1 0, S_0x131610130;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 30 "out";
v0x13161c960_0 .net *"_ivl_1", 0 0, L_0x13162d490;  1 drivers
v0x13162baf0_0 .net *"_ivl_2", 13 0, L_0x13162d530;  1 drivers
v0x13162bb90_0 .net "in", 15 0, L_0x13162d8d0;  1 drivers
v0x13162bc40_0 .net "out", 29 0, L_0x13162d830;  alias, 1 drivers
L_0x13162d490 .part L_0x13162d8d0, 15, 1;
LS_0x13162d530_0_0 .concat [ 1 1 1 1], L_0x13162d490, L_0x13162d490, L_0x13162d490, L_0x13162d490;
LS_0x13162d530_0_4 .concat [ 1 1 1 1], L_0x13162d490, L_0x13162d490, L_0x13162d490, L_0x13162d490;
LS_0x13162d530_0_8 .concat [ 1 1 1 1], L_0x13162d490, L_0x13162d490, L_0x13162d490, L_0x13162d490;
LS_0x13162d530_0_12 .concat [ 1 1 0 0], L_0x13162d490, L_0x13162d490;
L_0x13162d530 .concat [ 4 4 4 2], LS_0x13162d530_0_0, LS_0x13162d530_0_4, LS_0x13162d530_0_8, LS_0x13162d530_0_12;
L_0x13162d830 .concat [ 16 14 0 0], L_0x13162d8d0, L_0x13162d530;
S_0x13162bd20 .scope module, "insMem" "InsMEM" 3 21, 5 1 0, S_0x131610130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InsAddr";
    .port_info 1 /OUTPUT 32 "InsData";
v0x13162bf70_0 .net "InsAddr", 31 0, L_0x13162d330;  1 drivers
v0x13162c030_0 .var "InsData", 31 0;
v0x13162c0e0 .array "rom", 0 127, 7 0;
E_0x13162bf10 .event anyedge, v0x13162bf70_0;
S_0x13162c1c0 .scope module, "pc" "PC" 3 15, 6 1 0, S_0x131610130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "nextAddr";
    .port_info 2 /OUTPUT 30 "curAddr";
v0x13162c450_0 .net "clk", 0 0, v0x13162d140_0;  alias, 1 drivers
v0x13162c500_0 .var "curAddr", 29 0;
v0x13162c5b0_0 .net "nextAddr", 29 0, v0x13162cb90_0;  1 drivers
E_0x13162c410 .event posedge, v0x13162c450_0;
    .scope S_0x13162c1c0;
T_0 ;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x13162c500_0, 0;
    %end;
    .thread T_0;
    .scope S_0x13162c1c0;
T_1 ;
    %wait E_0x13162c410;
    %load/vec4 v0x13162c5b0_0;
    %store/vec4 v0x13162c500_0, 0, 30;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13162bd20;
T_2 ;
    %vpi_call 5 9 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/data/Instruction.txt", v0x13162c0e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x13162bd20;
T_3 ;
    %wait E_0x13162bf10;
    %load/vec4 v0x13162bf70_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13162c0e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13162c030_0, 4, 8;
    %load/vec4 v0x13162bf70_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13162c0e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13162c030_0, 4, 8;
    %load/vec4 v0x13162bf70_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13162c0e0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13162c030_0, 4, 8;
    %ix/getv 4, v0x13162bf70_0;
    %load/vec4a v0x13162c0e0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13162c030_0, 4, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x131610130;
T_4 ;
    %wait E_0x13162c410;
    %load/vec4 v0x13162cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x13162c8d0_0;
    %parti/s 4, 26, 6;
    %pad/u 26;
    %load/vec4 v0x13162ca50_0;
    %parti/s 26, 0, 2;
    %add;
    %pad/u 30;
    %assign/vec4 v0x13162cb90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13162c780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x13162cc40_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13162c8d0_0;
    %addi 1, 0, 30;
    %load/vec4 v0x13162c980_0;
    %add;
    %assign/vec4 v0x13162cb90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x13162c8d0_0;
    %addi 1, 0, 30;
    %assign/vec4 v0x13162cb90_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13160ffc0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13162d140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13162d210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13162cef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13162cdd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13162d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13162ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13162d2a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x13160ffc0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x13162d140_0;
    %inv;
    %store/vec4 v0x13162d140_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13160ffc0;
T_7 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13162d210_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13160ffc0;
T_8 ;
    %wait E_0x13162c410;
    %load/vec4 v0x13162d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13162cdd0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13162cdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13162cdd0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13160ffc0;
T_9 ;
    %wait E_0x13162c410;
    %load/vec4 v0x13162d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13162cef0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13162cef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13162cef0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13160ffc0;
T_10 ;
    %vpi_call 2 52 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13160ffc0 {0 0 0};
    %delay 50000000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/IFU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/Extend16to30.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/src/InsMEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/PC.v";
