INFO:sim:172 - Generating IP...
Resolving generics for 'clkdiv4'...
Applying external generics to 'clkdiv4'...
Delivering associated files for 'clkdiv4'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'clkdiv4'...
Delivered 3 files into directory
C:/Users/Alunos/PSDi/plab2/lab2/impl/xdiv/ipcore_dir/tmp/_cg/clkdiv4
Delivered 1 file into directory
C:/Users/Alunos/PSDi/plab2/lab2/impl/xdiv/ipcore_dir/tmp/_cg/clkdiv4
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clkdiv4'...
Generating ISE project...
XCO file found: clkdiv4.xco
XMDF file found: clkdiv4_xmdf.tcl
Adding C:/Users/Alunos/PSDi/plab2/lab2/impl/xdiv/ipcore_dir/tmp/_cg/clkdiv4.asy
-view all -origin_type imported
Adding C:/Users/Alunos/PSDi/plab2/lab2/impl/xdiv/ipcore_dir/tmp/_cg/clkdiv4.ucf
-view all -origin_type created
Adding C:/Users/Alunos/PSDi/plab2/lab2/impl/xdiv/ipcore_dir/tmp/_cg/clkdiv4.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Alunos/PSDi/plab2/lab2/impl/xdiv/ipcore_dir/tmp/_cg/clkdiv4.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Alunos/PSDi/plab2/lab2/impl/xdiv/ipcore_dir/tmp/_cg/clkdiv4.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clkdiv4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clkdiv4'.
