// -------------------------------------------------------------
// 
// File Name: F:\Git_Repository\FPGA_myself\DDS\DDS_CSDN\DDS_32BIT\hdlsrc\NCO\NCO.v
// Created: 2023-09-22 18:18:53
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 0.001
// Target subsystem base rate: 0.001
// 
// 
// Clock Enable  Sample Time
// -- -------------------------------------------------------------
// ce_out        0.001
// -- -------------------------------------------------------------
// 
// 
// Output Signal                 Clock Enable  Sample Time
// -- -------------------------------------------------------------
// NCO_VLD_OUT                   ce_out        0.001
// WAVE_OUT                      ce_out        0.001
// FIR_VLD_OUT                   ce_out        0.001
// -- -------------------------------------------------------------
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: NCO
// Source Path: NCO
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module NCO_32 (
    clk,
    reset,
    clk_enable,
    INC_IN,
    ce_out,
    NCO_VLD_OUT,
    WAVE_OUT,
    FIR_VLD_OUT
);


  input clk;
  input reset;
  input clk_enable;
  input [31:0] INC_IN;  // uint32
  output ce_out;
  output NCO_VLD_OUT;
  output signed [15:0] WAVE_OUT;  // sfix16_En13
  output FIR_VLD_OUT;


  wire               Subsystem_out1;
  wire signed [15:0] Subsystem_out2;  // sfix16_En13
  wire               Subsystem_out3;


  Subsystem u_Sub (
      .clk        (clk),
      .reset      (reset),
      .enb        (clk_enable),
      .In1        (INC_IN),          // uint32
      .NCO_VLD_OUT(Subsystem_out1),
      .WAVE_Out   (Subsystem_out2),  // sfix16_En13
      .FIR_VLD_OUT(Subsystem_out3)
  );

  assign NCO_VLD_OUT = Subsystem_out1;

  assign WAVE_OUT    = Subsystem_out2;

  assign FIR_VLD_OUT = Subsystem_out3;

  assign ce_out      = clk_enable;

endmodule  // NCO

