// Seed: 1687223719
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  reg id_4 = id_3 - 1, id_5;
  initial begin
    id_4 <= 1;
  end
endmodule
