
ubuntu-preinstalled/dpkg:     file format elf32-littlearm


Disassembly of section .init:

00002ce0 <.init>:
    2ce0:	push	{r3, lr}
    2ce4:	bl	370c <fchmod@plt+0x2c8>
    2ce8:	pop	{r3, pc}

Disassembly of section .plt:

00002cec <fdopen@plt-0x14>:
    2cec:	push	{lr}		; (str lr, [sp, #-4]!)
    2cf0:	ldr	lr, [pc, #4]	; 2cfc <fdopen@plt-0x4>
    2cf4:	add	lr, pc, lr
    2cf8:	ldr	pc, [lr, #8]!
    2cfc:	andeq	ip, r3, r0, ror pc

00002d00 <fdopen@plt>:
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #60, 20	; 0x3c000
    2d08:	ldr	pc, [ip, #3952]!	; 0xf70

00002d0c <calloc@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #60, 20	; 0x3c000
    2d14:	ldr	pc, [ip, #3944]!	; 0xf68

00002d18 <raise@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #60, 20	; 0x3c000
    2d20:	ldr	pc, [ip, #3936]!	; 0xf60

00002d24 <selinux_status_updated@plt>:
    2d24:	add	ip, pc, #0, 12
    2d28:	add	ip, ip, #60, 20	; 0x3c000
    2d2c:	ldr	pc, [ip, #3928]!	; 0xf58

00002d30 <lutimes@plt>:
    2d30:	add	ip, pc, #0, 12
    2d34:	add	ip, ip, #60, 20	; 0x3c000
    2d38:	ldr	pc, [ip, #3920]!	; 0xf50

00002d3c <getpwnam@plt>:
    2d3c:	add	ip, pc, #0, 12
    2d40:	add	ip, ip, #60, 20	; 0x3c000
    2d44:	ldr	pc, [ip, #3912]!	; 0xf48

00002d48 <fsync@plt>:
    2d48:	add	ip, pc, #0, 12
    2d4c:	add	ip, ip, #60, 20	; 0x3c000
    2d50:	ldr	pc, [ip, #3904]!	; 0xf40

00002d54 <is_selinux_enabled@plt>:
    2d54:	add	ip, pc, #0, 12
    2d58:	add	ip, ip, #60, 20	; 0x3c000
    2d5c:	ldr	pc, [ip, #3896]!	; 0xf38

00002d60 <strcmp@plt>:
    2d60:			; <UNDEFINED> instruction: 0xe7fd4778
    2d64:	add	ip, pc, #0, 12
    2d68:	add	ip, ip, #60, 20	; 0x3c000
    2d6c:	ldr	pc, [ip, #3884]!	; 0xf2c

00002d70 <__cxa_finalize@plt>:
    2d70:	add	ip, pc, #0, 12
    2d74:	add	ip, ip, #60, 20	; 0x3c000
    2d78:	ldr	pc, [ip, #3876]!	; 0xf24

00002d7c <strtol@plt>:
    2d7c:	add	ip, pc, #0, 12
    2d80:	add	ip, ip, #60, 20	; 0x3c000
    2d84:	ldr	pc, [ip, #3868]!	; 0xf1c

00002d88 <strcspn@plt>:
    2d88:	add	ip, pc, #0, 12
    2d8c:	add	ip, ip, #60, 20	; 0x3c000
    2d90:	ldr	pc, [ip, #3860]!	; 0xf14

00002d94 <__isoc99_fscanf@plt>:
    2d94:	add	ip, pc, #0, 12
    2d98:	add	ip, ip, #60, 20	; 0x3c000
    2d9c:	ldr	pc, [ip, #3852]!	; 0xf0c

00002da0 <read@plt>:
    2da0:	add	ip, pc, #0, 12
    2da4:	add	ip, ip, #60, 20	; 0x3c000
    2da8:	ldr	pc, [ip, #3844]!	; 0xf04

00002dac <tcflush@plt>:
    2dac:	add	ip, pc, #0, 12
    2db0:	add	ip, ip, #60, 20	; 0x3c000
    2db4:	ldr	pc, [ip, #3836]!	; 0xefc

00002db8 <fflush@plt>:
    2db8:	add	ip, pc, #0, 12
    2dbc:	add	ip, ip, #60, 20	; 0x3c000
    2dc0:	ldr	pc, [ip, #3828]!	; 0xef4

00002dc4 <getuid@plt>:
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #60, 20	; 0x3c000
    2dcc:	ldr	pc, [ip, #3820]!	; 0xeec

00002dd0 <_setjmp@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #60, 20	; 0x3c000
    2dd8:	ldr	pc, [ip, #3812]!	; 0xee4

00002ddc <memmove@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #60, 20	; 0x3c000
    2de4:	ldr	pc, [ip, #3804]!	; 0xedc

00002de8 <strchrnul@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #60, 20	; 0x3c000
    2df0:	ldr	pc, [ip, #3796]!	; 0xed4

00002df4 <free@plt>:
    2df4:			; <UNDEFINED> instruction: 0xe7fd4778
    2df8:	add	ip, pc, #0, 12
    2dfc:	add	ip, ip, #60, 20	; 0x3c000
    2e00:	ldr	pc, [ip, #3784]!	; 0xec8

00002e04 <fgets@plt>:
    2e04:	add	ip, pc, #0, 12
    2e08:	add	ip, ip, #60, 20	; 0x3c000
    2e0c:	ldr	pc, [ip, #3776]!	; 0xec0

00002e10 <ferror@plt>:
    2e10:	add	ip, pc, #0, 12
    2e14:	add	ip, ip, #60, 20	; 0x3c000
    2e18:	ldr	pc, [ip, #3768]!	; 0xeb8

00002e1c <strndup@plt>:
    2e1c:	add	ip, pc, #0, 12
    2e20:	add	ip, ip, #60, 20	; 0x3c000
    2e24:	ldr	pc, [ip, #3760]!	; 0xeb0

00002e28 <__vsnprintf_chk@plt>:
    2e28:	add	ip, pc, #0, 12
    2e2c:	add	ip, ip, #60, 20	; 0x3c000
    2e30:	ldr	pc, [ip, #3752]!	; 0xea8

00002e34 <memcpy@plt>:
    2e34:			; <UNDEFINED> instruction: 0xe7fd4778
    2e38:	add	ip, pc, #0, 12
    2e3c:	add	ip, ip, #60, 20	; 0x3c000
    2e40:	ldr	pc, [ip, #3740]!	; 0xe9c

00002e44 <execvp@plt>:
    2e44:	add	ip, pc, #0, 12
    2e48:	add	ip, ip, #60, 20	; 0x3c000
    2e4c:	ldr	pc, [ip, #3732]!	; 0xe94

00002e50 <execlp@plt>:
    2e50:	add	ip, pc, #0, 12
    2e54:	add	ip, ip, #60, 20	; 0x3c000
    2e58:	ldr	pc, [ip, #3724]!	; 0xe8c

00002e5c <setexecfilecon@plt>:
    2e5c:	add	ip, pc, #0, 12
    2e60:	add	ip, ip, #60, 20	; 0x3c000
    2e64:	ldr	pc, [ip, #3716]!	; 0xe84

00002e68 <time@plt>:
    2e68:	add	ip, pc, #0, 12
    2e6c:	add	ip, ip, #60, 20	; 0x3c000
    2e70:	ldr	pc, [ip, #3708]!	; 0xe7c

00002e74 <rmdir@plt>:
    2e74:	add	ip, pc, #0, 12
    2e78:	add	ip, ip, #60, 20	; 0x3c000
    2e7c:	ldr	pc, [ip, #3700]!	; 0xe74

00002e80 <ftruncate64@plt>:
    2e80:	add	ip, pc, #0, 12
    2e84:	add	ip, ip, #60, 20	; 0x3c000
    2e88:	ldr	pc, [ip, #3692]!	; 0xe6c

00002e8c <memcmp@plt>:
    2e8c:	add	ip, pc, #0, 12
    2e90:	add	ip, ip, #60, 20	; 0x3c000
    2e94:	ldr	pc, [ip, #3684]!	; 0xe64

00002e98 <_obstack_newchunk@plt>:
    2e98:	add	ip, pc, #0, 12
    2e9c:	add	ip, ip, #60, 20	; 0x3c000
    2ea0:	ldr	pc, [ip, #3676]!	; 0xe5c

00002ea4 <stpcpy@plt>:
    2ea4:	add	ip, pc, #0, 12
    2ea8:	add	ip, ip, #60, 20	; 0x3c000
    2eac:	ldr	pc, [ip, #3668]!	; 0xe54

00002eb0 <dcgettext@plt>:
    2eb0:			; <UNDEFINED> instruction: 0xe7fd4778
    2eb4:	add	ip, pc, #0, 12
    2eb8:	add	ip, ip, #60, 20	; 0x3c000
    2ebc:	ldr	pc, [ip, #3656]!	; 0xe48

00002ec0 <strdup@plt>:
    2ec0:	add	ip, pc, #0, 12
    2ec4:	add	ip, ip, #60, 20	; 0x3c000
    2ec8:	ldr	pc, [ip, #3648]!	; 0xe40

00002ecc <__stack_chk_fail@plt>:
    2ecc:	add	ip, pc, #0, 12
    2ed0:	add	ip, ip, #60, 20	; 0x3c000
    2ed4:	ldr	pc, [ip, #3640]!	; 0xe38

00002ed8 <obstack_free@plt>:
    2ed8:	add	ip, pc, #0, 12
    2edc:	add	ip, ip, #60, 20	; 0x3c000
    2ee0:	ldr	pc, [ip, #3632]!	; 0xe30

00002ee4 <_obstack_begin@plt>:
    2ee4:	add	ip, pc, #0, 12
    2ee8:	add	ip, ip, #60, 20	; 0x3c000
    2eec:	ldr	pc, [ip, #3624]!	; 0xe28

00002ef0 <unlink@plt>:
    2ef0:			; <UNDEFINED> instruction: 0xe7fd4778
    2ef4:	add	ip, pc, #0, 12
    2ef8:	add	ip, ip, #60, 20	; 0x3c000
    2efc:	ldr	pc, [ip, #3612]!	; 0xe1c

00002f00 <dup2@plt>:
    2f00:	add	ip, pc, #0, 12
    2f04:	add	ip, ip, #60, 20	; 0x3c000
    2f08:	ldr	pc, [ip, #3604]!	; 0xe14

00002f0c <realloc@plt>:
    2f0c:	add	ip, pc, #0, 12
    2f10:	add	ip, ip, #60, 20	; 0x3c000
    2f14:	ldr	pc, [ip, #3596]!	; 0xe0c

00002f18 <dup@plt>:
    2f18:	add	ip, pc, #0, 12
    2f1c:	add	ip, ip, #60, 20	; 0x3c000
    2f20:	ldr	pc, [ip, #3588]!	; 0xe04

00002f24 <sync_file_range@plt>:
    2f24:	add	ip, pc, #0, 12
    2f28:	add	ip, ip, #60, 20	; 0x3c000
    2f2c:	ldr	pc, [ip, #3580]!	; 0xdfc

00002f30 <textdomain@plt>:
    2f30:			; <UNDEFINED> instruction: 0xe7fd4778
    2f34:	add	ip, pc, #0, 12
    2f38:	add	ip, ip, #60, 20	; 0x3c000
    2f3c:	ldr	pc, [ip, #3568]!	; 0xdf0

00002f40 <chdir@plt>:
    2f40:	add	ip, pc, #0, 12
    2f44:	add	ip, ip, #60, 20	; 0x3c000
    2f48:	ldr	pc, [ip, #3560]!	; 0xde8

00002f4c <strcasecmp@plt>:
    2f4c:	add	ip, pc, #0, 12
    2f50:	add	ip, ip, #60, 20	; 0x3c000
    2f54:	ldr	pc, [ip, #3552]!	; 0xde0

00002f58 <geteuid@plt>:
    2f58:	add	ip, pc, #0, 12
    2f5c:	add	ip, ip, #60, 20	; 0x3c000
    2f60:	ldr	pc, [ip, #3544]!	; 0xdd8

00002f64 <strsignal@plt>:
    2f64:	add	ip, pc, #0, 12
    2f68:	add	ip, ip, #60, 20	; 0x3c000
    2f6c:	ldr	pc, [ip, #3536]!	; 0xdd0

00002f70 <__fxstat64@plt>:
    2f70:	add	ip, pc, #0, 12
    2f74:	add	ip, ip, #60, 20	; 0x3c000
    2f78:	ldr	pc, [ip, #3528]!	; 0xdc8

00002f7c <readlink@plt>:
    2f7c:	add	ip, pc, #0, 12
    2f80:	add	ip, ip, #60, 20	; 0x3c000
    2f84:	ldr	pc, [ip, #3520]!	; 0xdc0

00002f88 <sigaction@plt>:
    2f88:	add	ip, pc, #0, 12
    2f8c:	add	ip, ip, #60, 20	; 0x3c000
    2f90:	ldr	pc, [ip, #3512]!	; 0xdb8

00002f94 <fwrite@plt>:
    2f94:	add	ip, pc, #0, 12
    2f98:	add	ip, ip, #60, 20	; 0x3c000
    2f9c:	ldr	pc, [ip, #3504]!	; 0xdb0

00002fa0 <ioctl@plt>:
    2fa0:	add	ip, pc, #0, 12
    2fa4:	add	ip, ip, #60, 20	; 0x3c000
    2fa8:	ldr	pc, [ip, #3496]!	; 0xda8

00002fac <lseek64@plt>:
    2fac:	add	ip, pc, #0, 12
    2fb0:	add	ip, ip, #60, 20	; 0x3c000
    2fb4:	ldr	pc, [ip, #3488]!	; 0xda0

00002fb8 <waitpid@plt>:
    2fb8:	add	ip, pc, #0, 12
    2fbc:	add	ip, ip, #60, 20	; 0x3c000
    2fc0:	ldr	pc, [ip, #3480]!	; 0xd98

00002fc4 <selabel_close@plt>:
    2fc4:	add	ip, pc, #0, 12
    2fc8:	add	ip, ip, #60, 20	; 0x3c000
    2fcc:	ldr	pc, [ip, #3472]!	; 0xd90

00002fd0 <strcpy@plt>:
    2fd0:	add	ip, pc, #0, 12
    2fd4:	add	ip, ip, #60, 20	; 0x3c000
    2fd8:	ldr	pc, [ip, #3464]!	; 0xd88

00002fdc <chroot@plt>:
    2fdc:	add	ip, pc, #0, 12
    2fe0:	add	ip, ip, #60, 20	; 0x3c000
    2fe4:	ldr	pc, [ip, #3456]!	; 0xd80

00002fe8 <__strcpy_chk@plt>:
    2fe8:	add	ip, pc, #0, 12
    2fec:	add	ip, ip, #60, 20	; 0x3c000
    2ff0:	ldr	pc, [ip, #3448]!	; 0xd78

00002ff4 <opendir@plt>:
    2ff4:	add	ip, pc, #0, 12
    2ff8:	add	ip, ip, #60, 20	; 0x3c000
    2ffc:	ldr	pc, [ip, #3440]!	; 0xd70

00003000 <fnmatch@plt>:
    3000:	add	ip, pc, #0, 12
    3004:	add	ip, ip, #60, 20	; 0x3c000
    3008:	ldr	pc, [ip, #3432]!	; 0xd68

0000300c <open64@plt>:
    300c:	add	ip, pc, #0, 12
    3010:	add	ip, ip, #60, 20	; 0x3c000
    3014:	ldr	pc, [ip, #3424]!	; 0xd60

00003018 <selinux_status_close@plt>:
    3018:	add	ip, pc, #0, 12
    301c:	add	ip, ip, #60, 20	; 0x3c000
    3020:	ldr	pc, [ip, #3416]!	; 0xd58

00003024 <__asprintf_chk@plt>:
    3024:	add	ip, pc, #0, 12
    3028:	add	ip, ip, #60, 20	; 0x3c000
    302c:	ldr	pc, [ip, #3408]!	; 0xd50

00003030 <getenv@plt>:
    3030:	add	ip, pc, #0, 12
    3034:	add	ip, ip, #60, 20	; 0x3c000
    3038:	ldr	pc, [ip, #3400]!	; 0xd48

0000303c <puts@plt>:
    303c:	add	ip, pc, #0, 12
    3040:	add	ip, ip, #60, 20	; 0x3c000
    3044:	ldr	pc, [ip, #3392]!	; 0xd40

00003048 <setgid@plt>:
    3048:	add	ip, pc, #0, 12
    304c:	add	ip, ip, #60, 20	; 0x3c000
    3050:	ldr	pc, [ip, #3384]!	; 0xd38

00003054 <malloc@plt>:
    3054:	add	ip, pc, #0, 12
    3058:	add	ip, ip, #60, 20	; 0x3c000
    305c:	ldr	pc, [ip, #3376]!	; 0xd30

00003060 <__libc_start_main@plt>:
    3060:	add	ip, pc, #0, 12
    3064:	add	ip, ip, #60, 20	; 0x3c000
    3068:	ldr	pc, [ip, #3368]!	; 0xd28

0000306c <strerror@plt>:
    306c:	add	ip, pc, #0, 12
    3070:	add	ip, ip, #60, 20	; 0x3c000
    3074:	ldr	pc, [ip, #3360]!	; 0xd20

00003078 <system@plt>:
    3078:	add	ip, pc, #0, 12
    307c:	add	ip, ip, #60, 20	; 0x3c000
    3080:	ldr	pc, [ip, #3352]!	; 0xd18

00003084 <strftime@plt>:
    3084:	add	ip, pc, #0, 12
    3088:	add	ip, ip, #60, 20	; 0x3c000
    308c:	ldr	pc, [ip, #3344]!	; 0xd10

00003090 <__vfprintf_chk@plt>:
    3090:	add	ip, pc, #0, 12
    3094:	add	ip, ip, #60, 20	; 0x3c000
    3098:	ldr	pc, [ip, #3336]!	; 0xd08

0000309c <localtime@plt>:
    309c:	add	ip, pc, #0, 12
    30a0:	add	ip, ip, #60, 20	; 0x3c000
    30a4:	ldr	pc, [ip, #3328]!	; 0xd00

000030a8 <__ctype_tolower_loc@plt>:
    30a8:	add	ip, pc, #0, 12
    30ac:	add	ip, ip, #60, 20	; 0x3c000
    30b0:	ldr	pc, [ip, #3320]!	; 0xcf8

000030b4 <__gmon_start__@plt>:
    30b4:	add	ip, pc, #0, 12
    30b8:	add	ip, ip, #60, 20	; 0x3c000
    30bc:	ldr	pc, [ip, #3312]!	; 0xcf0

000030c0 <rename@plt>:
    30c0:	add	ip, pc, #0, 12
    30c4:	add	ip, ip, #60, 20	; 0x3c000
    30c8:	ldr	pc, [ip, #3304]!	; 0xce8

000030cc <__ctype_b_loc@plt>:
    30cc:	add	ip, pc, #0, 12
    30d0:	add	ip, ip, #60, 20	; 0x3c000
    30d4:	ldr	pc, [ip, #3296]!	; 0xce0

000030d8 <getpid@plt>:
    30d8:	add	ip, pc, #0, 12
    30dc:	add	ip, ip, #60, 20	; 0x3c000
    30e0:	ldr	pc, [ip, #3288]!	; 0xcd8

000030e4 <exit@plt>:
    30e4:	add	ip, pc, #0, 12
    30e8:	add	ip, ip, #60, 20	; 0x3c000
    30ec:	ldr	pc, [ip, #3280]!	; 0xcd0

000030f0 <strlen@plt>:
    30f0:	add	ip, pc, #0, 12
    30f4:	add	ip, ip, #60, 20	; 0x3c000
    30f8:	ldr	pc, [ip, #3272]!	; 0xcc8

000030fc <selabel_open@plt>:
    30fc:	add	ip, pc, #0, 12
    3100:	add	ip, ip, #60, 20	; 0x3c000
    3104:	ldr	pc, [ip, #3264]!	; 0xcc0

00003108 <strchr@plt>:
    3108:	add	ip, pc, #0, 12
    310c:	add	ip, ip, #60, 20	; 0x3c000
    3110:	ldr	pc, [ip, #3256]!	; 0xcb8

00003114 <setenv@plt>:
    3114:			; <UNDEFINED> instruction: 0xe7fd4778
    3118:	add	ip, pc, #0, 12
    311c:	add	ip, ip, #60, 20	; 0x3c000
    3120:	ldr	pc, [ip, #3244]!	; 0xcac

00003124 <fchown@plt>:
    3124:	add	ip, pc, #0, 12
    3128:	add	ip, ip, #60, 20	; 0x3c000
    312c:	ldr	pc, [ip, #3236]!	; 0xca4

00003130 <chown@plt>:
    3130:	add	ip, pc, #0, 12
    3134:	add	ip, ip, #60, 20	; 0x3c000
    3138:	ldr	pc, [ip, #3228]!	; 0xc9c

0000313c <setlinebuf@plt>:
    313c:	add	ip, pc, #0, 12
    3140:	add	ip, ip, #60, 20	; 0x3c000
    3144:	ldr	pc, [ip, #3220]!	; 0xc94

00003148 <__errno_location@plt>:
    3148:	add	ip, pc, #0, 12
    314c:	add	ip, ip, #60, 20	; 0x3c000
    3150:	ldr	pc, [ip, #3212]!	; 0xc8c

00003154 <strncasecmp@plt>:
    3154:	add	ip, pc, #0, 12
    3158:	add	ip, ip, #60, 20	; 0x3c000
    315c:	ldr	pc, [ip, #3204]!	; 0xc84

00003160 <__sprintf_chk@plt>:
    3160:	add	ip, pc, #0, 12
    3164:	add	ip, ip, #60, 20	; 0x3c000
    3168:	ldr	pc, [ip, #3196]!	; 0xc7c

0000316c <__vasprintf_chk@plt>:
    316c:	add	ip, pc, #0, 12
    3170:	add	ip, ip, #60, 20	; 0x3c000
    3174:	ldr	pc, [ip, #3188]!	; 0xc74

00003178 <mkdir@plt>:
    3178:	add	ip, pc, #0, 12
    317c:	add	ip, ip, #60, 20	; 0x3c000
    3180:	ldr	pc, [ip, #3180]!	; 0xc6c

00003184 <setvbuf@plt>:
    3184:			; <UNDEFINED> instruction: 0xe7fd4778
    3188:	add	ip, pc, #0, 12
    318c:	add	ip, ip, #60, 20	; 0x3c000
    3190:	ldr	pc, [ip, #3168]!	; 0xc60

00003194 <memset@plt>:
    3194:			; <UNDEFINED> instruction: 0xe7fd4778
    3198:	add	ip, pc, #0, 12
    319c:	add	ip, ip, #60, 20	; 0x3c000
    31a0:	ldr	pc, [ip, #3156]!	; 0xc54

000031a4 <utimes@plt>:
    31a4:	add	ip, pc, #0, 12
    31a8:	add	ip, ip, #60, 20	; 0x3c000
    31ac:	ldr	pc, [ip, #3148]!	; 0xc4c

000031b0 <__printf_chk@plt>:
    31b0:			; <UNDEFINED> instruction: 0xe7fd4778
    31b4:	add	ip, pc, #0, 12
    31b8:	add	ip, ip, #60, 20	; 0x3c000
    31bc:	ldr	pc, [ip, #3136]!	; 0xc40

000031c0 <security_getenforce@plt>:
    31c0:	add	ip, pc, #0, 12
    31c4:	add	ip, ip, #60, 20	; 0x3c000
    31c8:	ldr	pc, [ip, #3128]!	; 0xc38

000031cc <link@plt>:
    31cc:	add	ip, pc, #0, 12
    31d0:	add	ip, ip, #60, 20	; 0x3c000
    31d4:	ldr	pc, [ip, #3120]!	; 0xc30

000031d8 <write@plt>:
    31d8:	add	ip, pc, #0, 12
    31dc:	add	ip, ip, #60, 20	; 0x3c000
    31e0:	ldr	pc, [ip, #3112]!	; 0xc28

000031e4 <fileno@plt>:
    31e4:	add	ip, pc, #0, 12
    31e8:	add	ip, ip, #60, 20	; 0x3c000
    31ec:	ldr	pc, [ip, #3104]!	; 0xc20

000031f0 <selinux_status_open@plt>:
    31f0:	add	ip, pc, #0, 12
    31f4:	add	ip, ip, #60, 20	; 0x3c000
    31f8:	ldr	pc, [ip, #3096]!	; 0xc18

000031fc <__fprintf_chk@plt>:
    31fc:	add	ip, pc, #0, 12
    3200:	add	ip, ip, #60, 20	; 0x3c000
    3204:	ldr	pc, [ip, #3088]!	; 0xc10

00003208 <memchr@plt>:
    3208:	add	ip, pc, #0, 12
    320c:	add	ip, ip, #60, 20	; 0x3c000
    3210:	ldr	pc, [ip, #3080]!	; 0xc08

00003214 <access@plt>:
    3214:	add	ip, pc, #0, 12
    3218:	add	ip, ip, #60, 20	; 0x3c000
    321c:	ldr	pc, [ip, #3072]!	; 0xc00

00003220 <fclose@plt>:
    3220:			; <UNDEFINED> instruction: 0xe7fd4778
    3224:	add	ip, pc, #0, 12
    3228:	add	ip, ip, #60, 20	; 0x3c000
    322c:	ldr	pc, [ip, #3060]!	; 0xbf4

00003230 <pipe@plt>:
    3230:	add	ip, pc, #0, 12
    3234:	add	ip, ip, #60, 20	; 0x3c000
    3238:	ldr	pc, [ip, #3052]!	; 0xbec

0000323c <__longjmp_chk@plt>:
    323c:	add	ip, pc, #0, 12
    3240:	add	ip, ip, #60, 20	; 0x3c000
    3244:	ldr	pc, [ip, #3044]!	; 0xbe4

00003248 <strtok@plt>:
    3248:	add	ip, pc, #0, 12
    324c:	add	ip, ip, #60, 20	; 0x3c000
    3250:	ldr	pc, [ip, #3036]!	; 0xbdc

00003254 <fcntl64@plt>:
    3254:	add	ip, pc, #0, 12
    3258:	add	ip, ip, #60, 20	; 0x3c000
    325c:	ldr	pc, [ip, #3028]!	; 0xbd4

00003260 <setlocale@plt>:
    3260:	add	ip, pc, #0, 12
    3264:	add	ip, ip, #60, 20	; 0x3c000
    3268:	ldr	pc, [ip, #3020]!	; 0xbcc

0000326c <sigemptyset@plt>:
    326c:	add	ip, pc, #0, 12
    3270:	add	ip, ip, #60, 20	; 0x3c000
    3274:	ldr	pc, [ip, #3012]!	; 0xbc4

00003278 <fork@plt>:
    3278:	add	ip, pc, #0, 12
    327c:	add	ip, ip, #60, 20	; 0x3c000
    3280:	ldr	pc, [ip, #3004]!	; 0xbbc

00003284 <strrchr@plt>:
    3284:	add	ip, pc, #0, 12
    3288:	add	ip, ip, #60, 20	; 0x3c000
    328c:	ldr	pc, [ip, #2996]!	; 0xbb4

00003290 <statfs64@plt>:
    3290:	add	ip, pc, #0, 12
    3294:	add	ip, ip, #60, 20	; 0x3c000
    3298:	ldr	pc, [ip, #2988]!	; 0xbac

0000329c <lchown@plt>:
    329c:	add	ip, pc, #0, 12
    32a0:	add	ip, ip, #60, 20	; 0x3c000
    32a4:	ldr	pc, [ip, #2980]!	; 0xba4

000032a8 <fputc@plt>:
    32a8:	add	ip, pc, #0, 12
    32ac:	add	ip, ip, #60, 20	; 0x3c000
    32b0:	ldr	pc, [ip, #2972]!	; 0xb9c

000032b4 <symlink@plt>:
    32b4:	add	ip, pc, #0, 12
    32b8:	add	ip, ip, #60, 20	; 0x3c000
    32bc:	ldr	pc, [ip, #2964]!	; 0xb94

000032c0 <readdir64@plt>:
    32c0:	add	ip, pc, #0, 12
    32c4:	add	ip, ip, #60, 20	; 0x3c000
    32c8:	ldr	pc, [ip, #2956]!	; 0xb8c

000032cc <mkdtemp@plt>:
    32cc:	add	ip, pc, #0, 12
    32d0:	add	ip, ip, #60, 20	; 0x3c000
    32d4:	ldr	pc, [ip, #2948]!	; 0xb84

000032d8 <putc@plt>:
    32d8:	add	ip, pc, #0, 12
    32dc:	add	ip, ip, #60, 20	; 0x3c000
    32e0:	ldr	pc, [ip, #2940]!	; 0xb7c

000032e4 <dirfd@plt>:
    32e4:	add	ip, pc, #0, 12
    32e8:	add	ip, ip, #60, 20	; 0x3c000
    32ec:	ldr	pc, [ip, #2932]!	; 0xb74

000032f0 <fopen64@plt>:
    32f0:	add	ip, pc, #0, 12
    32f4:	add	ip, ip, #60, 20	; 0x3c000
    32f8:	ldr	pc, [ip, #2924]!	; 0xb6c

000032fc <qsort@plt>:
    32fc:			; <UNDEFINED> instruction: 0xe7fd4778
    3300:	add	ip, pc, #0, 12
    3304:	add	ip, ip, #60, 20	; 0x3c000
    3308:	ldr	pc, [ip, #2912]!	; 0xb60

0000330c <freecon@plt>:
    330c:	add	ip, pc, #0, 12
    3310:	add	ip, ip, #60, 20	; 0x3c000
    3314:	ldr	pc, [ip, #2904]!	; 0xb58

00003318 <strpbrk@plt>:
    3318:	add	ip, pc, #0, 12
    331c:	add	ip, ip, #60, 20	; 0x3c000
    3320:	ldr	pc, [ip, #2896]!	; 0xb50

00003324 <bindtextdomain@plt>:
    3324:	add	ip, pc, #0, 12
    3328:	add	ip, ip, #60, 20	; 0x3c000
    332c:	ldr	pc, [ip, #2888]!	; 0xb48

00003330 <lsetfilecon_raw@plt>:
    3330:	add	ip, pc, #0, 12
    3334:	add	ip, ip, #60, 20	; 0x3c000
    3338:	ldr	pc, [ip, #2880]!	; 0xb40

0000333c <umask@plt>:
    333c:			; <UNDEFINED> instruction: 0xe7fd4778
    3340:	add	ip, pc, #0, 12
    3344:	add	ip, ip, #60, 20	; 0x3c000
    3348:	ldr	pc, [ip, #2868]!	; 0xb34

0000334c <chmod@plt>:
    334c:	add	ip, pc, #0, 12
    3350:	add	ip, ip, #60, 20	; 0x3c000
    3354:	ldr	pc, [ip, #2860]!	; 0xb2c

00003358 <scandir64@plt>:
    3358:	add	ip, pc, #0, 12
    335c:	add	ip, ip, #60, 20	; 0x3c000
    3360:	ldr	pc, [ip, #2852]!	; 0xb24

00003364 <fseek@plt>:
    3364:	add	ip, pc, #0, 12
    3368:	add	ip, ip, #60, 20	; 0x3c000
    336c:	ldr	pc, [ip, #2844]!	; 0xb1c

00003370 <__xstat64@plt>:
    3370:			; <UNDEFINED> instruction: 0xe7fd4778
    3374:	add	ip, pc, #0, 12
    3378:	add	ip, ip, #60, 20	; 0x3c000
    337c:	ldr	pc, [ip, #2832]!	; 0xb10

00003380 <isatty@plt>:
    3380:	add	ip, pc, #0, 12
    3384:	add	ip, ip, #60, 20	; 0x3c000
    3388:	ldr	pc, [ip, #2824]!	; 0xb08

0000338c <__xmknod@plt>:
    338c:	add	ip, pc, #0, 12
    3390:	add	ip, ip, #60, 20	; 0x3c000
    3394:	ldr	pc, [ip, #2816]!	; 0xb00

00003398 <unsetenv@plt>:
    3398:			; <UNDEFINED> instruction: 0xe7fd4778
    339c:	add	ip, pc, #0, 12
    33a0:	add	ip, ip, #60, 20	; 0x3c000
    33a4:	ldr	pc, [ip, #2804]!	; 0xaf4

000033a8 <fputs@plt>:
    33a8:	add	ip, pc, #0, 12
    33ac:	add	ip, ip, #60, 20	; 0x3c000
    33b0:	ldr	pc, [ip, #2796]!	; 0xaec

000033b4 <strncmp@plt>:
    33b4:	add	ip, pc, #0, 12
    33b8:	add	ip, ip, #60, 20	; 0x3c000
    33bc:	ldr	pc, [ip, #2788]!	; 0xae4

000033c0 <selabel_lookup_raw@plt>:
    33c0:	add	ip, pc, #0, 12
    33c4:	add	ip, ip, #60, 20	; 0x3c000
    33c8:	ldr	pc, [ip, #2780]!	; 0xadc

000033cc <abort@plt>:
    33cc:	add	ip, pc, #0, 12
    33d0:	add	ip, ip, #60, 20	; 0x3c000
    33d4:	ldr	pc, [ip, #2772]!	; 0xad4

000033d8 <getc@plt>:
    33d8:	add	ip, pc, #0, 12
    33dc:	add	ip, ip, #60, 20	; 0x3c000
    33e0:	ldr	pc, [ip, #2764]!	; 0xacc

000033e4 <close@plt>:
    33e4:			; <UNDEFINED> instruction: 0xe7fd4778
    33e8:	add	ip, pc, #0, 12
    33ec:	add	ip, ip, #60, 20	; 0x3c000
    33f0:	ldr	pc, [ip, #2752]!	; 0xac0

000033f4 <__lxstat64@plt>:
    33f4:			; <UNDEFINED> instruction: 0xe7fd4778
    33f8:	add	ip, pc, #0, 12
    33fc:	add	ip, ip, #60, 20	; 0x3c000
    3400:	ldr	pc, [ip, #2740]!	; 0xab4

00003404 <dcngettext@plt>:
    3404:	add	ip, pc, #0, 12
    3408:	add	ip, ip, #60, 20	; 0x3c000
    340c:	ldr	pc, [ip, #2732]!	; 0xaac

00003410 <mkfifo@plt>:
    3410:	add	ip, pc, #0, 12
    3414:	add	ip, ip, #60, 20	; 0x3c000
    3418:	ldr	pc, [ip, #2724]!	; 0xaa4

0000341c <closedir@plt>:
    341c:			; <UNDEFINED> instruction: 0xe7fd4778
    3420:	add	ip, pc, #0, 12
    3424:	add	ip, ip, #60, 20	; 0x3c000
    3428:	ldr	pc, [ip, #2712]!	; 0xa98

0000342c <getgrnam@plt>:
    342c:	add	ip, pc, #0, 12
    3430:	add	ip, ip, #60, 20	; 0x3c000
    3434:	ldr	pc, [ip, #2704]!	; 0xa90

00003438 <__snprintf_chk@plt>:
    3438:	add	ip, pc, #0, 12
    343c:	add	ip, ip, #60, 20	; 0x3c000
    3440:	ldr	pc, [ip, #2696]!	; 0xa88

00003444 <fchmod@plt>:
    3444:	add	ip, pc, #0, 12
    3448:	add	ip, ip, #60, 20	; 0x3c000
    344c:	ldr	pc, [ip, #2688]!	; 0xa80

Disassembly of section .text:

00003450 <.text>:
    3450:	push	{r0, r2, r7, r9, fp, lr}
    3454:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    3458:	addlt	r4, r6, r4, lsl #25
    345c:	ldrbtmi	r4, [ip], #-2948	; 0xfffff47c
    3460:	cdpmi	13, 8, cr4, cr5, cr4, {4}
    3464:			; <UNDEFINED> instruction: 0x462058d3
    3468:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    346c:	movwls	r6, #22555	; 0x581b
    3470:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3474:			; <UNDEFINED> instruction: 0xf0139101
    3478:			; <UNDEFINED> instruction: 0x4620fe5f
    347c:	stc2l	0, cr15, [r8], #92	; 0x5c
    3480:	rscscc	pc, pc, pc, asr #32
    3484:	cdp2	0, 7, cr15, cr10, cr6, {0}
    3488:	strtmi	r4, [r9], -r0, lsr #12
    348c:			; <UNDEFINED> instruction: 0xf0149500
    3490:	bmi	1ec2384 <fchmod@plt+0x1ebef40>
    3494:	stmdbls	r0, {r0, fp, sp, pc}
    3498:			; <UNDEFINED> instruction: 0xf014447a
    349c:			; <UNDEFINED> instruction: 0xf44ffc59
    34a0:			; <UNDEFINED> instruction: 0xf0063080
    34a4:	stmdacs	r0, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    34a8:	adchi	pc, r2, r0
    34ac:	ldmpl	r4!, {r2, r4, r5, r6, r8, r9, fp, lr}^
    34b0:	stmdacs	r0, {r5, fp, sp, lr}
    34b4:	adcshi	pc, r7, r0
    34b8:	ldrbtmi	r4, [sp], #-3442	; 0xfffff28e
    34bc:			; <UNDEFINED> instruction: 0xf00f6868
    34c0:	andcs	pc, r1, #9502720	; 0x910000
    34c4:	ldmdami	r0!, {r0, r9, sl, lr}^
    34c8:	ldrbtmi	r6, [r8], #-105	; 0xffffff97
    34cc:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    34d0:	vmlal.s8	q9, d0, d0
    34d4:	stmdami	sp!, {r0, r1, r2, r4, r5, r7, pc}^
    34d8:	stmdavs	r9!, {r0, r9, sp}
    34dc:			; <UNDEFINED> instruction: 0xf7ff4478
    34e0:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    34e4:	adchi	pc, r6, r0, asr #5
    34e8:	stc2l	0, cr15, [ip], #24
    34ec:	strmi	r2, [r1], -r1, lsl #4
    34f0:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    34f4:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    34f8:	vmlal.s8	q9, d0, d0
    34fc:	blmi	19637b0 <fchmod@plt+0x196036c>
    3500:	ldrbtmi	r6, [fp], #-2082	; 0xfffff7de
    3504:	ldmibvs	r3, {r0, r3, r4, r6, fp, sp, lr}
    3508:	blcs	1319d4 <fchmod@plt+0x12e590>
    350c:	addhi	pc, r3, r0
    3510:	stmdbmi	r1!, {r0, sp}^
    3514:	subvs	r4, r8, r9, ror r4
    3518:			; <UNDEFINED> instruction: 0xdc262b06
    351c:			; <UNDEFINED> instruction: 0xdc272b00
    3520:	stc2l	0, cr15, [lr], #-76	; 0xffffffb4
    3524:	stmdals	r1, {r0, r1, r5, fp, sp, lr}
    3528:			; <UNDEFINED> instruction: 0x47986a1b
    352c:	ldmibvs	r3, {r1, r5, fp, sp, lr}
    3530:	strmi	r2, [r4], -r6, lsl #22
    3534:	blcs	3a684 <fchmod@plt+0x37240>
    3538:	ldclmi	12, cr13, [r8, #-332]	; 0xfffffeb4
    353c:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3540:	ldc2	0, cr15, [sl], #28
    3544:			; <UNDEFINED> instruction: 0xf00769a8
    3548:			; <UNDEFINED> instruction: 0xf017fcb7
    354c:			; <UNDEFINED> instruction: 0x4620fc97
    3550:	blx	fffbf570 <fchmod@plt+0xfffbc12c>
    3554:	blmi	1195ea4 <fchmod@plt+0x1192a60>
    3558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    355c:	blls	15d5cc <fchmod@plt+0x15a188>
    3560:	cmnle	pc, sl, asr r0	; <UNPREDICTABLE>
    3564:	pop	{r1, r2, ip, sp, pc}
    3568:	blcc	463d30 <fchmod@plt+0x4608ec>
    356c:	ldmle	r7, {r0, r8, r9, fp, sp}^
    3570:	ldmdavs	r0, {r2, r3, r6, r8, sl, fp, lr}
    3574:			; <UNDEFINED> instruction: 0xf105447d
    3578:			; <UNDEFINED> instruction: 0xf0070108
    357c:	pushvs	{r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    3580:	sbcle	r2, sp, r0, lsl #26
    3584:	ldrdhi	pc, [r0, -pc]!	; <UNPREDICTABLE>
    3588:	ldrbtmi	sl, [r8], #3843	; 0xf03
    358c:	stmdals	r3, {r3, sp, lr, pc}
    3590:	svc	0x002af7ff
    3594:			; <UNDEFINED> instruction: 0xf0139804
    3598:	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    359c:	adcsle	r2, pc, r0, lsl #26
    35a0:	strbmi	r2, [r1], -r5, lsl #4
    35a4:			; <UNDEFINED> instruction: 0xf7ff2000
    35a8:	strmi	lr, [r6], -r6, lsl #25
    35ac:			; <UNDEFINED> instruction: 0xf0134638
    35b0:			; <UNDEFINED> instruction: 0xf018ffdd
    35b4:	stmdacs	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
    35b8:	strmi	sp, [r1], -r9, ror #3
    35bc:			; <UNDEFINED> instruction: 0xf0139803
    35c0:	andcs	pc, r1, r9, ror pc	; <UNPREDICTABLE>
    35c4:	svc	0x0010f7ff
    35c8:			; <UNDEFINED> instruction: 0xf7ff9803
    35cc:	stmdals	r4, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    35d0:	svc	0x000af7ff
    35d4:	ldrtmi	r6, [r1], -r8, ror #16
    35d8:			; <UNDEFINED> instruction: 0xffc0f00e
    35dc:	blcs	52228 <fchmod@plt+0x4ede4>
    35e0:	ldmdbmi	r2!, {r0, r1, r3, r5, r7, fp, ip, lr, pc}
    35e4:	ldrbtmi	r6, [r9], #-2064	; 0xfffff7f0
    35e8:			; <UNDEFINED> instruction: 0xf0073118
    35ec:	str	pc, [r4, r7, lsl #25]!
    35f0:	bl	ffa415f4 <fchmod@plt+0xffa3e1b0>
    35f4:	stmdacs	r0, {r2, r9, sl, lr}
    35f8:	svcge	0x0058f47f
    35fc:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    3600:			; <UNDEFINED> instruction: 0xf6bf2800
    3604:	stmdbmi	sl!, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}
    3608:	strtmi	r2, [r0], -r5, lsl #4
    360c:			; <UNDEFINED> instruction: 0xf7ff4479
    3610:			; <UNDEFINED> instruction: 0xf012ec52
    3614:	stmdbls	r1, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3618:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    361c:	andcs	fp, r1, ip, lsl #30
    3620:	rscscc	pc, pc, pc, asr #32
    3624:	stmdbmi	r3!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    3628:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    362c:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    3630:	blx	fef3f688 <fchmod@plt+0xfef3c244>
    3634:	andcs	r4, r5, #32, 18	; 0x80000
    3638:	ldrbtmi	r2, [r9], #-0
    363c:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    3640:	ldc2l	0, cr15, [r0, #72]	; 0x48
    3644:	andcs	r4, r5, #475136	; 0x74000
    3648:	ldrbtmi	r2, [r9], #-0
    364c:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    3650:	stc2l	0, cr15, [r8, #72]	; 0x48
    3654:	andcs	r4, r5, #425984	; 0x68000
    3658:	ldrbtmi	r2, [r9], #-0
    365c:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    3660:	stc2l	0, cr15, [r0, #72]	; 0x48
    3664:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    3668:	andeq	ip, r3, r2, lsl r8
    366c:			; <UNDEFINED> instruction: 0x00028db6
    3670:	andeq	r0, r0, r4, lsr #5
    3674:	andeq	fp, r3, r4, lsl #17
    3678:	strdeq	ip, [r3], -lr
    367c:	andeq	r3, r2, ip, ror #3
    3680:	andeq	r0, r0, ip, lsr #5
    3684:	andeq	ip, r3, sl, asr fp
    3688:	andeq	r2, r2, lr, lsl fp
    368c:	andeq	r2, r2, r0, asr #22
    3690:	ldrdeq	r0, [r2], -lr
    3694:			; <UNDEFINED> instruction: 0x0003ccb2
    3698:	andeq	ip, r3, r0, lsr #25
    369c:	ldrdeq	ip, [r3], -r8
    36a0:	andeq	ip, r3, r0, lsl r7
    36a4:	andeq	ip, r3, r0, lsr #21
    36a8:	muleq	r2, lr, sl
    36ac:	andeq	ip, r3, lr, lsr #20
    36b0:			; <UNDEFINED> instruction: 0x000229b8
    36b4:	andeq	r2, r2, r2, lsl #19
    36b8:			; <UNDEFINED> instruction: 0x000229be
    36bc:	andeq	r2, r2, lr, lsr #19
    36c0:	muleq	r2, lr, r9
    36c4:	bleq	3f808 <fchmod@plt+0x3c3c4>
    36c8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    36cc:	strbtmi	fp, [sl], -r2, lsl #24
    36d0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    36d4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    36d8:	ldrmi	sl, [sl], #776	; 0x308
    36dc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    36e0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    36e4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    36e8:			; <UNDEFINED> instruction: 0xf85a4b06
    36ec:	stmdami	r6, {r0, r1, ip, sp}
    36f0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    36f4:	ldc	7, cr15, [r4], #1020	; 0x3fc
    36f8:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    36fc:	andeq	ip, r3, r0, ror r5
    3700:	andeq	r0, r0, r4, ror #4
    3704:	andeq	r0, r0, r8, lsl #6
    3708:	andeq	r0, r0, ip, lsr #6
    370c:	ldr	r3, [pc, #20]	; 3728 <fchmod@plt+0x2e4>
    3710:	ldr	r2, [pc, #20]	; 372c <fchmod@plt+0x2e8>
    3714:	add	r3, pc, r3
    3718:	ldr	r2, [r3, r2]
    371c:	cmp	r2, #0
    3720:	bxeq	lr
    3724:	b	30b4 <__gmon_start__@plt>
    3728:	andeq	ip, r3, r0, asr r5
    372c:	andeq	r0, r0, ip, ror #5
    3730:	blmi	1d5750 <fchmod@plt+0x1d230c>
    3734:	bmi	1d491c <fchmod@plt+0x1d14d8>
    3738:	addmi	r4, r3, #2063597568	; 0x7b000000
    373c:	andle	r4, r3, sl, ror r4
    3740:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3744:	ldrmi	fp, [r8, -r3, lsl #2]
    3748:	svclt	0x00004770
    374c:	ldrdeq	ip, [r3], -r8
    3750:	ldrdeq	ip, [r3], -r4
    3754:	andeq	ip, r3, ip, lsr #10
    3758:	andeq	r0, r0, r4, ror r2
    375c:	stmdbmi	r9, {r3, fp, lr}
    3760:	bmi	254948 <fchmod@plt+0x251504>
    3764:	bne	254950 <fchmod@plt+0x25150c>
    3768:	svceq	0x00cb447a
    376c:			; <UNDEFINED> instruction: 0x01a1eb03
    3770:	andle	r1, r3, r9, asr #32
    3774:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3778:	ldrmi	fp, [r8, -r3, lsl #2]
    377c:	svclt	0x00004770
    3780:	andeq	ip, r3, ip, lsr #19
    3784:	andeq	ip, r3, r8, lsr #19
    3788:	andeq	ip, r3, r0, lsl #10
    378c:	andeq	r0, r0, ip, ror r3
    3790:	blmi	2b0bb8 <fchmod@plt+0x2ad774>
    3794:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3798:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    379c:	blmi	271d50 <fchmod@plt+0x26e90c>
    37a0:	ldrdlt	r5, [r3, -r3]!
    37a4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    37a8:			; <UNDEFINED> instruction: 0xf7ff6818
    37ac:			; <UNDEFINED> instruction: 0xf7ffeae2
    37b0:	blmi	1c36b4 <fchmod@plt+0x1c0270>
    37b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    37b8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    37bc:	andeq	ip, r3, r6, ror r9
    37c0:	ldrdeq	ip, [r3], -r0
    37c4:	andeq	r0, r0, ip, ror #4
    37c8:	andeq	ip, r3, sl, asr r8
    37cc:	andeq	ip, r3, r6, asr r9
    37d0:	svclt	0x0000e7c4
    37d4:	mvnsmi	lr, sp, lsr #18
    37d8:	addlt	r4, r4, r6, lsl r6
    37dc:	ldrmi	r2, [pc], -r3, lsl #4
    37e0:			; <UNDEFINED> instruction: 0xf016460c
    37e4:	andcs	pc, r3, #940	; 0x3ac
    37e8:			; <UNDEFINED> instruction: 0x46054639
    37ec:			; <UNDEFINED> instruction: 0xf0164630
    37f0:	smlattcs	r2, r5, pc, pc	; <UNPREDICTABLE>
    37f4:			; <UNDEFINED> instruction: 0xf1079003
    37f8:			; <UNDEFINED> instruction: 0xf015002c
    37fc:	stmdbmi	r0!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3800:	strtmi	r9, [sl], -r3, lsl #22
    3804:	andls	r4, r0, r9, ror r4
    3808:			; <UNDEFINED> instruction: 0xf0112020
    380c:	stmdavs	r4!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    3810:			; <UNDEFINED> instruction: 0xf8dfb36c
    3814:	ldrbtmi	r8, [r8], #112	; 0x70
    3818:	stmdavs	r4!, {r0, sp, lr, pc}^
    381c:	stmiavs	r1!, {r2, r3, r4, r5, r8, r9, ip, sp, pc}^
    3820:	mvnsle	r2, r7, lsl #18
    3824:	ldmdavs	r1!, {r5, r7, fp, sp, lr}
    3828:	addmi	r6, sp, #4521984	; 0x450000
    382c:	strdcs	sp, [r2, -r5]
    3830:			; <UNDEFINED> instruction: 0xf0153018
    3834:			; <UNDEFINED> instruction: 0x4641febf
    3838:	vst1.8	{d20-d22}, [pc], r2
    383c:			; <UNDEFINED> instruction: 0xf0117080
    3840:	stmiavs	r1!, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
    3844:			; <UNDEFINED> instruction: 0xf0114638
    3848:			; <UNDEFINED> instruction: 0x4603f91b
    384c:	blcs	15134 <fchmod@plt+0x11cf0>
    3850:	stmiavs	r1!, {r0, r1, r5, r6, r7, ip, lr, pc}
    3854:			; <UNDEFINED> instruction: 0xf954f011
    3858:	sbcsle	r2, lr, r0, lsl #16
    385c:	eorcs	r4, r0, sl, lsl #18
    3860:			; <UNDEFINED> instruction: 0xf0114479
    3864:	ldrdcs	pc, [r1], -r1
    3868:	pop	{r2, ip, sp, pc}
    386c:	stmdbmi	r7, {r4, r5, r6, r7, r8, pc}
    3870:	ldrbtmi	r2, [r9], #-32	; 0xffffffe0
    3874:			; <UNDEFINED> instruction: 0xf8c8f011
    3878:	andlt	r2, r4, r0
    387c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3880:	andeq	ip, r1, ip, lsl #15
    3884:	muleq	r1, sl, r7
    3888:	andeq	ip, r1, r8, ror r7
    388c:	andeq	ip, r1, lr, ror r7
    3890:			; <UNDEFINED> instruction: 0x460eb570
    3894:	addlt	r6, r6, fp, asr #18
    3898:	bmi	695d04 <fchmod@plt+0x6928c0>
    389c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    38a0:	ldmdavs	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip}
    38a4:			; <UNDEFINED> instruction: 0xf04f9205
    38a8:	ldmdbvs	r2!, {r9}
    38ac:	bne	14d39dc <fchmod@plt+0x14d0598>
    38b0:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    38b4:	bne	16939e8 <fchmod@plt+0x16905a4>
    38b8:	bmi	4f7ce4 <fchmod@plt+0x4f48a0>
    38bc:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    38c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38c4:	subsmi	r9, sl, r5, lsl #22
    38c8:	andlt	sp, r6, r8, lsl r1
    38cc:	movwcs	fp, #3440	; 0xd70
    38d0:	ldrmi	r6, [r9], -r0, lsl #16
    38d4:	andvc	pc, r0, #813694976	; 0x30800000
    38d8:	strls	sl, [r0], #-3074	; 0xfffff3fe
    38dc:	ldc2	0, cr15, [r8], #56	; 0x38
    38e0:			; <UNDEFINED> instruction: 0xf1712800
    38e4:	ble	ffa044ec <fchmod@plt+0xffa010a8>
    38e8:	andcs	r4, r5, #8, 18	; 0x20000
    38ec:	ldrbtmi	r2, [r9], #-0
    38f0:	b	ff8418f4 <fchmod@plt+0xff83e4b0>
    38f4:	bls	11dbc0 <fchmod@plt+0x11a77c>
    38f8:	mrrc2	0, 1, pc, r6, cr2	; <UNPREDICTABLE>
    38fc:	b	ff9c1900 <fchmod@plt+0xff9be4bc>
    3900:	andeq	ip, r3, ip, asr #7
    3904:	andeq	r0, r0, r4, lsr #5
    3908:	andeq	ip, r3, sl, lsr #7
    390c:	andeq	ip, r1, r6, lsl r7
    3910:	sbclt	fp, r6, r0, ror r5
    3914:	ldrsbt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3918:			; <UNDEFINED> instruction: 0xf8dfae02
    391c:			; <UNDEFINED> instruction: 0x4605c078
    3920:	ldmib	r1, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    3924:	stmdavs	r0, {r2, r8, r9, sp}
    3928:	strls	r4, [r0], -ip, lsl #12
    392c:			; <UNDEFINED> instruction: 0xf85e2100
    3930:			; <UNDEFINED> instruction: 0xf8dcc00c
    3934:			; <UNDEFINED> instruction: 0xf8cdc000
    3938:			; <UNDEFINED> instruction: 0xf04fc114
    393c:			; <UNDEFINED> instruction: 0xf00e0c00
    3940:	stmdacs	r0, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    3944:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    3948:	strtmi	sp, [r1], -sp, lsl #22
    394c:			; <UNDEFINED> instruction: 0xf7ff4628
    3950:	bmi	4837d4 <fchmod@plt+0x480390>
    3954:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    3958:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    395c:	subsmi	r9, sl, r5, asr #22
    3960:	sublt	sp, r6, r4, lsl r1
    3964:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3968:	andcs	r2, r0, r5, lsl #4
    396c:			; <UNDEFINED> instruction: 0xf7ff4479
    3970:	stmiavs	r1!, {r1, r5, r7, r9, fp, sp, lr, pc}
    3974:	addvc	pc, r0, #1325400064	; 0x4f000000
    3978:	stmdage	r5, {r0, r1, r9, sl, lr}
    397c:			; <UNDEFINED> instruction: 0xf016461c
    3980:	ldmvs	r2!, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    3984:	strtmi	r4, [r0], -r1, lsl #12
    3988:	stc2	0, cr15, [lr], {18}
    398c:	b	fe7c1990 <fchmod@plt+0xfe7be54c>
    3990:	andeq	ip, r3, r8, asr #6
    3994:	andeq	r0, r0, r4, lsr #5
    3998:	andeq	ip, r3, r2, lsl r3
    399c:	andeq	ip, r1, r4, asr #13
    39a0:	addlt	fp, r3, r0, lsr r5
    39a4:	ldmdami	lr, {r0, r2, r3, r4, sl, fp, lr}
    39a8:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    39ac:	tstlt	r2, #2228224	; 0x220000
    39b0:	ldrbtmi	r4, [ip], #-3100	; 0xfffff3e4
    39b4:	andcc	lr, r4, #212, 18	; 0x350000
    39b8:	stmdbcs	r7, {r0, r4, r6, r7, r9, fp, ip}
    39bc:	ldmdbmi	sl, {r0, r1, r2, r5, r8, sl, fp, ip, lr, pc}
    39c0:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
    39c4:	addmi	r6, r3, #200, 16	; 0xc80000
    39c8:			; <UNDEFINED> instruction: 0xf891bf02
    39cc:			; <UNDEFINED> instruction: 0xf044402c
    39d0:			; <UNDEFINED> instruction: 0xf8810402
    39d4:	ldmdbmi	r5, {r2, r3, r5, lr}
    39d8:	stmibvs	ip, {r0, r3, r4, r5, r6, sl, lr}^
    39dc:	b	8d4a70 <fchmod@plt+0x8d162c>
    39e0:	addsmi	r0, r3, #4, 6	; 0x10000000
    39e4:			; <UNDEFINED> instruction: 0x610bbf96
    39e8:	ldrmi	r6, [sl], -sl, lsl #2
    39ec:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    39f0:	ldrdlt	r6, [r3], -sl
    39f4:	stcmi	13, cr11, [pc, #-192]	; 393c <fchmod@plt+0x4f8>
    39f8:	blmi	3d5244 <fchmod@plt+0x3d1e00>
    39fc:	stmiapl	r3, {r0, r2, r6, r8, fp, ip, lr}^
    3a00:	strls	r1, [r0, #-3360]	; 0xfffff2e0
    3a04:	b	1bc1a08 <fchmod@plt+0x1bbe5c4>
    3a08:	eorvc	r2, r3, r1, lsl #6
    3a0c:	stcne	7, cr14, [r0, #-832]!	; 0xfffffcc0
    3a10:			; <UNDEFINED> instruction: 0xf7ff2108
    3a14:	ldmib	r4, {r1, r6, r9, fp, sp, lr, pc}^
    3a18:	ldrb	r3, [r0, r4, lsl #4]
    3a1c:	andeq	ip, r3, r8, ror #14
    3a20:			; <UNDEFINED> instruction: 0x0003c2be
    3a24:	andeq	ip, r3, lr, asr r7
    3a28:	andeq	ip, r3, lr, asr #14
    3a2c:	andeq	ip, r3, r8, lsr r7
    3a30:	andeq	ip, r3, r2, lsr #14
    3a34:	muleq	r0, ip, r2
    3a38:	strdeq	r0, [r0], -r4
    3a3c:			; <UNDEFINED> instruction: 0x4604b538
    3a40:			; <UNDEFINED> instruction: 0xf7ff460d
    3a44:	stmdavs	r2!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3a48:	subvs	r2, r5, r0, lsl #2
    3a4c:	andsvs	r6, r0, r1
    3a50:	ldclt	0, cr6, [r8, #-384]!	; 0xfffffe80
    3a54:	push	{r0, r1, r6, fp, sp, lr}
    3a58:	ssub8mi	r4, r6, r0
    3a5c:	addlt	r6, r3, sl, asr r8
    3a60:	strmi	r4, [sp], -r4, lsl #12
    3a64:	tstcs	r3, r8, lsl #12
    3a68:			; <UNDEFINED> instruction: 0xf0169201
    3a6c:	ldmdbmi	sp!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3a70:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    3a74:	subcs	r4, r0, r3, lsl #12
    3a78:			; <UNDEFINED> instruction: 0xffc6f010
    3a7c:	stmiavs	r3, {r5, r6, fp, sp, lr}^
    3a80:	ldmdavs	sl, {r0, r1, r6, r8, ip, sp, pc}
    3a84:	ldmvs	fp, {r1, r4, r5, r8, ip, sp, pc}
    3a88:	addsmi	r6, sl, #2752512	; 0x2a0000
    3a8c:	ldmdavs	r2!, {r0, r1, r4, r6, ip, lr, pc}
    3a90:			; <UNDEFINED> instruction: 0xd050429a
    3a94:	ldreq	r6, [fp, r3, lsl #19]
    3a98:			; <UNDEFINED> instruction: 0xf013d43d
    3a9c:			; <UNDEFINED> instruction: 0xf8dff99f
    3aa0:			; <UNDEFINED> instruction: 0xf8df90c8
    3aa4:			; <UNDEFINED> instruction: 0xf8df80c8
    3aa8:	ldrbtmi	fp, [r9], #200	; 0xc8
    3aac:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    3ab0:	ldrtmi	r4, [r8], -r7, lsl #12
    3ab4:			; <UNDEFINED> instruction: 0xf99af013
    3ab8:	strmi	r2, [r4], -r3, lsl #2
    3abc:	suble	r2, r5, r0, lsl #16
    3ac0:	mrc2	0, 4, pc, cr14, cr6, {0}
    3ac4:	strmi	r4, [r2], -r9, asr #12
    3ac8:			; <UNDEFINED> instruction: 0xf0102040
    3acc:	adcmi	pc, r5, #628	; 0x274
    3ad0:	adcmi	fp, r6, #24, 30	; 0x60
    3ad4:			; <UNDEFINED> instruction: 0xf04f4641
    3ad8:	svclt	0x000c0040
    3adc:	beq	7fc20 <fchmod@plt+0x7c7dc>
    3ae0:	beq	3fc24 <fchmod@plt+0x3c7e0>
    3ae4:	blvs	1af7e80 <fchmod@plt+0x1af4a3c>
    3ae8:	tstle	r3, r1, lsl #22
    3aec:	stmdavs	fp!, {r1, r5, fp, sp, lr}
    3af0:	smullsle	r4, lr, sl, r2
    3af4:			; <UNDEFINED> instruction: 0xff88f010
    3af8:	smullscc	pc, r0, r4, r8	; <UNPREDICTABLE>
    3afc:	ldmdbmi	sp, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    3b00:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    3b04:			; <UNDEFINED> instruction: 0xff80f010
    3b08:			; <UNDEFINED> instruction: 0xf0134638
    3b0c:			; <UNDEFINED> instruction: 0x4650f977
    3b10:	pop	{r0, r1, ip, sp, pc}
    3b14:	ldmdbmi	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3b18:			; <UNDEFINED> instruction: 0xf04f2040
    3b1c:	ldrbtmi	r0, [r9], #-2560	; 0xfffff600
    3b20:			; <UNDEFINED> instruction: 0xff72f010
    3b24:	andlt	r4, r3, r0, asr r6
    3b28:	svchi	0x00f0e8bd
    3b2c:	subcs	r4, r0, r9, asr r6
    3b30:			; <UNDEFINED> instruction: 0xff6af010
    3b34:	ldmdbmi	r1, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3b38:			; <UNDEFINED> instruction: 0xf04f2040
    3b3c:	ldrbtmi	r0, [r9], #-2561	; 0xfffff5ff
    3b40:			; <UNDEFINED> instruction: 0xff62f010
    3b44:	andlt	r4, r3, r0, asr r6
    3b48:	svchi	0x00f0e8bd
    3b4c:			; <UNDEFINED> instruction: 0xf04f4638
    3b50:			; <UNDEFINED> instruction: 0xf0130a01
    3b54:	stmdbmi	sl, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
    3b58:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    3b5c:			; <UNDEFINED> instruction: 0xff54f010
    3b60:	svclt	0x0000e7d5
    3b64:	strdeq	ip, [r1], -lr
    3b68:	andeq	ip, r1, r6, asr #12
    3b6c:	andeq	ip, r1, r4, ror #12
    3b70:	andeq	ip, r1, sl, lsl #13
    3b74:	andeq	ip, r1, r2, ror #12
    3b78:	andeq	ip, r1, r2, lsr #11
    3b7c:	andeq	ip, r1, sl, asr r5
    3b80:	andeq	ip, r1, r2, lsr r6
    3b84:			; <UNDEFINED> instruction: 0xf0166808
    3b88:	svclt	0x0000b895
    3b8c:	stmdbvs	r3, {r3, r8, sl, ip, sp, pc}^
    3b90:			; <UNDEFINED> instruction: 0xf0126818
    3b94:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3b98:	vstrlt	d13, [r8, #-0]
    3b9c:	andcs	r4, r5, #49152	; 0xc000
    3ba0:	ldrbtmi	r2, [r9], #-0
    3ba4:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ba8:	blx	73fbfa <fchmod@plt+0x73c7b6>
    3bac:	andeq	ip, r1, r6, lsl r6
    3bb0:	mvnsmi	lr, sp, lsr #18
    3bb4:	stcmi	6, cr4, [r8, #-16]!
    3bb8:	blmi	a2fdc8 <fchmod@plt+0xa2c984>
    3bbc:	ldrbtmi	r4, [sp], #-2600	; 0xfffff5d8
    3bc0:			; <UNDEFINED> instruction: 0xf85558ef
    3bc4:	ldrtmi	r8, [r8], -r2
    3bc8:			; <UNDEFINED> instruction: 0xf01a4641
    3bcc:	strtmi	pc, [r0], -pc, lsr #20
    3bd0:	b	fe3c1bd4 <fchmod@plt+0xfe3be790>
    3bd4:	strmi	r4, [r2], -r1, lsr #12
    3bd8:			; <UNDEFINED> instruction: 0xf01a4638
    3bdc:			; <UNDEFINED> instruction: 0x4638f9df
    3be0:			; <UNDEFINED> instruction: 0xf9eef01a
    3be4:			; <UNDEFINED> instruction: 0x46414b1f
    3be8:	ldrtmi	r5, [r0], -lr, ror #17
    3bec:	blx	7bfc5c <fchmod@plt+0x7bc818>
    3bf0:			; <UNDEFINED> instruction: 0xf7ff4620
    3bf4:			; <UNDEFINED> instruction: 0x4621ea7e
    3bf8:	ldrtmi	r4, [r0], -r2, lsl #12
    3bfc:			; <UNDEFINED> instruction: 0xf9cef01a
    3c00:	andcs	r4, r9, #409600	; 0x64000
    3c04:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3c08:			; <UNDEFINED> instruction: 0xf9c8f01a
    3c0c:			; <UNDEFINED> instruction: 0xf01a4630
    3c10:	blmi	5c2374 <fchmod@plt+0x5bef30>
    3c14:	stmiapl	sp!, {r0, r6, r9, sl, lr}^
    3c18:			; <UNDEFINED> instruction: 0xf01a4628
    3c1c:	strtmi	pc, [r0], -r7, lsl #20
    3c20:	b	19c1c24 <fchmod@plt+0x19be7e0>
    3c24:	strmi	r4, [r2], -r1, lsr #12
    3c28:			; <UNDEFINED> instruction: 0xf01a4628
    3c2c:	ldmdbmi	r0, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    3c30:	andcs	r4, r9, #40, 12	; 0x2800000
    3c34:			; <UNDEFINED> instruction: 0xf01a4479
    3c38:			; <UNDEFINED> instruction: 0x4628f9b1
    3c3c:			; <UNDEFINED> instruction: 0xf9c0f01a
    3c40:	stmdbmi	ip, {r2, r3, r5, r7, fp, sp, lr}
    3c44:	ldmvs	r3!, {r6, sp}
    3c48:	ldrbtmi	r6, [r9], #-2234	; 0xfffff746
    3c4c:			; <UNDEFINED> instruction: 0xf0109400
    3c50:	ldrdlt	pc, [r2], -fp
    3c54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3c58:	andeq	ip, r3, sl, lsr #1
    3c5c:	andeq	r0, r0, ip, lsl r3
    3c60:	andeq	r0, r0, r4, asr r3
    3c64:	ldrdeq	r0, [r0], -r8
    3c68:	ldrdeq	ip, [r1], -r6
    3c6c:	andeq	r0, r0, r8, lsl r3
    3c70:			; <UNDEFINED> instruction: 0x0001c5b4
    3c74:	andeq	ip, r1, sl, lsr #11
    3c78:	svcmi	0x00f0e92d
    3c7c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    3c80:			; <UNDEFINED> instruction: 0xf8df8b02
    3c84:			; <UNDEFINED> instruction: 0xf8df2c38
    3c88:	ldrbtmi	r3, [sl], #-3128	; 0xfffff3c8
    3c8c:			; <UNDEFINED> instruction: 0xf5ad6944
    3c90:			; <UNDEFINED> instruction: 0x46087d73
    3c94:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c98:			; <UNDEFINED> instruction: 0xf04f93f1
    3c9c:			; <UNDEFINED> instruction: 0xf0170300
    3ca0:	ldmvs	r5!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3ca4:			; <UNDEFINED> instruction: 0xf8df210a
    3ca8:			; <UNDEFINED> instruction: 0x46283c1c
    3cac:	movwls	r4, #46203	; 0xb47b
    3cb0:	b	ac1cb4 <fchmod@plt+0xabe870>
    3cb4:			; <UNDEFINED> instruction: 0xf0412800
    3cb8:			; <UNDEFINED> instruction: 0xf8d480c9
    3cbc:	strmi	r8, [r2], r8
    3cc0:			; <UNDEFINED> instruction: 0x46284651
    3cc4:	ldrdcc	pc, [r4], -r8
    3cc8:			; <UNDEFINED> instruction: 0xf0139312
    3ccc:			; <UNDEFINED> instruction: 0x4607f8d1
    3cd0:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3cd4:	ldrdgt	pc, [r4], -r6
    3cd8:	ldrdcc	pc, [r4], -r8
    3cdc:	ldmdbeq	r0!, {r2, r3, r5, r7, r8, ip, sp, lr, pc}
    3ce0:			; <UNDEFINED> instruction: 0xf1b969b9
    3ce4:	ldmvs	r2!, {r1, r2, r8, r9, sl, fp}
    3ce8:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    3cec:			; <UNDEFINED> instruction: 0xf04fbf88
    3cf0:	stmib	r0, {r0, r1, r2, r3, r4, r5, r8, fp}^
    3cf4:	strmi	sl, [r5], -r0, lsl #14
    3cf8:			; <UNDEFINED> instruction: 0xf8c86018
    3cfc:	blvs	cc3d14 <fchmod@plt+0xcc08d0>
    3d00:	stmda	sl, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3d04:	vand	d22, d16, d25
    3d08:	ldmvs	r8!, {r0, r2, r4, r5, r6, r8, pc}^
    3d0c:	ldrdge	pc, [r4], -r7
    3d10:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, fp, sp, lr}
    3d14:	cmnhi	sl, r0	; <UNPREDICTABLE>
    3d18:	stmdacs	r0, {fp, sp, lr}
    3d1c:	cmnhi	sl, r0	; <UNPREDICTABLE>
    3d20:	stmib	sp, {r6, fp, sp, lr}^
    3d24:	andcs	r1, r8, r6
    3d28:	blne	fe7420ac <fchmod@plt+0xfe73ec68>
    3d2c:	andsge	pc, r4, sp, asr #17
    3d30:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3d34:	stmib	sp, {r0, r1, r8, r9, sl, ip, pc}^
    3d38:			; <UNDEFINED> instruction: 0xf8cd8c01
    3d3c:			; <UNDEFINED> instruction: 0xf010e000
    3d40:	stmdavs	r8!, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    3d44:	bicslt	r6, fp, r3, asr #17
    3d48:	biclt	r6, sl, sl, asr r8
    3d4c:	svccs	0x0000689f
    3d50:	adcshi	pc, r5, #0
    3d54:	blne	1d420d8 <fchmod@plt+0x1d3ec94>
    3d58:	andcs	r2, r0, r5, lsl #4
    3d5c:			; <UNDEFINED> instruction: 0xf7ff4479
    3d60:	stmdavs	fp!, {r1, r3, r5, r7, fp, sp, lr, pc}^
    3d64:			; <UNDEFINED> instruction: 0xf8d3687f
    3d68:	ldmdavs	sl, {r2, r3, lr, pc}^
    3d6c:	ldrdcc	pc, [r4], -ip
    3d70:	smlsdls	r0, fp, r8, r6
    3d74:	vst1.8	{d20-d22}, [pc], r1
    3d78:			; <UNDEFINED> instruction: 0xf0062000
    3d7c:	stmdavs	r8!, {r0, r1, r6, r9, fp, ip, sp, lr, pc}^
    3d80:	stmdbvs	r3, {r0, r4, r5, r8, r9, fp, sp, lr}
    3d84:	blcs	281c4 <fchmod@plt+0x24d80>
    3d88:	subshi	pc, r5, #0
    3d8c:	vst2.32	{d6-d7}, [r1 :64], sl
    3d90:	ldmdavs	pc, {r4, r5, r6, r8, lr}	; <UNPREDICTABLE>
    3d94:	movwmi	r6, #43099	; 0xa85b
    3d98:	ldrls	r9, [r3, -lr, lsl #4]
    3d9c:	stmdavs	r1!, {r2, r4, r8, r9, ip, pc}^
    3da0:	rsbeq	pc, ip, #1073741824	; 0x40000000
    3da4:	blx	fe8bfdc4 <fchmod@plt+0xfe8bc980>
    3da8:			; <UNDEFINED> instruction: 0xf8d06861
    3dac:			; <UNDEFINED> instruction: 0xf0198004
    3db0:	stmdavs	fp!, {r0, r3, r5, r9, fp, ip, sp, lr, pc}^
    3db4:	bfieq	r6, fp, #19, #13
    3db8:	mvnshi	pc, r0, lsl #2
    3dbc:			; <UNDEFINED> instruction: 0x4640ab16
    3dc0:	ldrmi	r9, [pc], -sp, lsl #6
    3dc4:	mrc2	7, 7, pc, cr4, cr15, {7}
    3dc8:	ldrtmi	r9, [sl], -fp, lsl #18
    3dcc:	blcc	42150 <fchmod@plt+0x3ed0c>
    3dd0:	stmiapl	fp, {r0, r1, sp}^
    3dd4:	movwls	r6, #51353	; 0xc899
    3dd8:	bl	3c1ddc <fchmod@plt+0x3be998>
    3ddc:	stmdacs	r0, {r0, r3, ip, pc}
    3de0:			; <UNDEFINED> instruction: 0x81b1f000
    3de4:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3de8:	strmi	r6, [r1], r7, lsl #16
    3dec:	svclt	0x00182f02
    3df0:	svclt	0x00142f14
    3df4:	strcs	r2, [r0, -r1, lsl #14]
    3df8:	andshi	pc, pc, r1, asr #32
    3dfc:			; <UNDEFINED> instruction: 0xf8df9a0c
    3e00:	ldmvs	r1, {r2, r4, r6, r7, r9, fp, ip, sp}
    3e04:	ldmpl	r3, {r0, r1, r3, r9, fp, ip, pc}^
    3e08:			; <UNDEFINED> instruction: 0xf7ff6898
    3e0c:	pkhtbmi	lr, r0, sl, asr #18
    3e10:			; <UNDEFINED> instruction: 0xf0002800
    3e14:			; <UNDEFINED> instruction: 0xf8d98238
    3e18:	blcs	8fe20 <fchmod@plt+0x8c9dc>
    3e1c:	blcs	533a84 <fchmod@plt+0x530640>
    3e20:	andhi	pc, r0, r1, asr #32
    3e24:	bne	fec421a8 <fchmod@plt+0xfec3ed64>
    3e28:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    3e2c:	stc2l	0, cr15, [ip, #64]!	; 0x40
    3e30:	blcs	d5e004 <fchmod@plt+0xd5abc0>
    3e34:	cmphi	ip, r0	; <UNPREDICTABLE>
    3e38:	tsthi	r8, r0, lsl #4	; <UNPREDICTABLE>
    3e3c:	blcs	112b04 <fchmod@plt+0x10f6c0>
    3e40:	tsthi	r7, r0, lsl #4	; <UNPREDICTABLE>
    3e44:	strcs	r6, [r0, -r8, ror #16]
    3e48:			; <UNDEFINED> instruction: 0xf0129711
    3e4c:			; <UNDEFINED> instruction: 0xf8dfffc7
    3e50:			; <UNDEFINED> instruction: 0xf8df9a8c
    3e54:			; <UNDEFINED> instruction: 0xf8dfba8c
    3e58:	ldrbtmi	r3, [r9], #2700	; 0xa8c
    3e5c:			; <UNDEFINED> instruction: 0x970a44fb
    3e60:	movwls	r4, #62587	; 0xf47b
    3e64:	strbmi	r4, [r0], -r0, lsl #13
    3e68:			; <UNDEFINED> instruction: 0xffc0f012
    3e6c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3e70:	addhi	pc, r4, r0
    3e74:	adcsmi	r6, fp, #6488064	; 0x630000
    3e78:	strdcs	sp, [r3, -r5]
    3e7c:	stc2l	0, cr15, [r0], {22}
    3e80:	strmi	r4, [r2], -r9, asr #12
    3e84:			; <UNDEFINED> instruction: 0xf0102008
    3e88:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    3e8c:	ldmdavs	sl, {r0, r3, r4, r5, fp, sp, lr}
    3e90:			; <UNDEFINED> instruction: 0xf0004291
    3e94:	stmdavs	fp!, {r0, r1, r6, r7, pc}^
    3e98:	ldrdlt	r6, [r3, fp]!
    3e9c:	orrslt	r6, r2, sl, lsl r8
    3ea0:	ldrdge	pc, [r8], -r3
    3ea4:	svceq	0x0000f1ba
    3ea8:	sbcshi	pc, lr, r0
    3eac:	ldrdcs	pc, [r4], -sl
    3eb0:	andcs	r4, r8, r9, asr r6
    3eb4:	stc2	0, cr15, [r8, #64]!	; 0x40
    3eb8:	ldrbmi	r6, [r3, #-2107]	; 0xfffff7c5
    3ebc:	stmdavs	r3!, {r0, r1, r4, r6, r7, ip, lr, pc}^
    3ec0:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
    3ec4:	blls	278208 <fchmod@plt+0x274dc4>
    3ec8:	ldmdavs	r3!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    3ecc:			; <UNDEFINED> instruction: 0xf0002b35
    3ed0:			; <UNDEFINED> instruction: 0x4638817a
    3ed4:	blx	ff6bfefc <fchmod@plt+0xff6bcab8>
    3ed8:	ldrdcs	pc, [ip], r7	; <UNPREDICTABLE>
    3edc:	blcs	5e230 <fchmod@plt+0x5adec>
    3ee0:	blcs	b81ec <fchmod@plt+0xb4da8>
    3ee4:	movwcs	fp, #7940	; 0x1f04
    3ee8:	adcsle	r9, ip, sl, lsl #6
    3eec:	blcs	5e3e0 <fchmod@plt+0x5af9c>
    3ef0:	ldmdavs	r3, {r0, r3, r4, r5, r7, ip, lr, pc}
    3ef4:	adcsle	r2, r6, r1, lsl #22
    3ef8:	ldrdge	pc, [r4], -r5
    3efc:			; <UNDEFINED> instruction: 0xf8da9a09
    3f00:	bcs	ff68 <fchmod@plt+0xcb24>
    3f04:	movwcs	fp, #3860	; 0xf14
    3f08:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3f0c:			; <UNDEFINED> instruction: 0xf0402b00
    3f10:	stmdavs	r0!, {r0, r1, r2, r4, r7, r8, pc}^
    3f14:	msreq	CPSR_fs, #-1073741823	; 0xc0000001
    3f18:	tstls	r0, #60817408	; 0x3a00000
    3f1c:	msreq	SPSR_fs, r0, lsl #2
    3f20:	beq	1640344 <fchmod@plt+0x163cf00>
    3f24:	mrrc2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    3f28:	andsls	r9, r5, r0, lsl fp
    3f2c:			; <UNDEFINED> instruction: 0xf0002800
    3f30:			; <UNDEFINED> instruction: 0xf8df80ab
    3f34:	andcs	r1, r5, #180, 18	; 0x2d0000
    3f38:	ldrbtmi	r2, [r9], #-0
    3f3c:	svc	0x00baf7fe
    3f40:	strmi	r2, [r3], -r1, lsl #2
    3f44:	mcr	6, 0, r4, cr8, cr8, {1}
    3f48:			; <UNDEFINED> instruction: 0xf0163a10
    3f4c:	tstcs	r1, r9, asr ip	; <UNPREDICTABLE>
    3f50:			; <UNDEFINED> instruction: 0x46509010
    3f54:	blx	bbffb2 <fchmod@plt+0xbbcb6e>
    3f58:	bne	43f7c0 <fchmod@plt+0x43c37c>
    3f5c:			; <UNDEFINED> instruction: 0x46039a10
    3f60:			; <UNDEFINED> instruction: 0xf7ff2001
    3f64:			; <UNDEFINED> instruction: 0xf8d7e928
    3f68:	andcs	r3, r1, #172	; 0xac
    3f6c:	sbcsvs	r4, sl, r0, asr #12
    3f70:			; <UNDEFINED> instruction: 0xff3cf012
    3f74:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3f78:	svcge	0x007cf47f
    3f7c:			; <UNDEFINED> instruction: 0xf0124640
    3f80:	blls	2c3c7c <fchmod@plt+0x2c0838>
    3f84:			; <UNDEFINED> instruction: 0xf0402b00
    3f88:	ldrtmi	r8, [r0], -r5, lsr #2
    3f8c:	cdp2	0, 11, cr15, cr0, cr5, {0}
    3f90:			; <UNDEFINED> instruction: 0xf0402800
    3f94:	blls	4642c0 <fchmod@plt+0x460e7c>
    3f98:			; <UNDEFINED> instruction: 0xf0402b00
    3f9c:	svcls	0x000b81c9
    3fa0:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3fa4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3fa8:			; <UNDEFINED> instruction: 0xf015930a
    3fac:			; <UNDEFINED> instruction: 0xf8dffe83
    3fb0:	ldmpl	fp!, {r2, r5, r8, fp, ip, sp}^
    3fb4:			; <UNDEFINED> instruction: 0xf0156898
    3fb8:			; <UNDEFINED> instruction: 0xf8dffe7d
    3fbc:	stmdavs	fp!, {r2, r4, r5, r8, fp}^
    3fc0:			; <UNDEFINED> instruction: 0xf06f2201
    3fc4:	ldmdapl	r8!, {r0, r8}
    3fc8:	blx	1bc0018 <fchmod@plt+0x1bbcbd4>
    3fcc:	ldmdavs	r2!, {r1, r3, r8, r9, fp, ip, pc}^
    3fd0:	ldrdlt	pc, [r4], -r5
    3fd4:	ldrdhi	pc, [r8], -r3
    3fd8:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    3fdc:	vqdmulh.s<illegal width 8>	d2, d1, d6
    3fe0:	ldm	pc, {r6, pc}^	; <UNPREDICTABLE>
    3fe4:	mvneq	pc, r3, lsl r0	; <UNPREDICTABLE>
    3fe8:	cmpeq	r1, #0, 6
    3fec:	cmneq	r2, #2013265921	; 0x78000001
    3ff0:	orreq	r0, r6, #1275068418	; 0x4c000002
    3ff4:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ff8:	ldrdge	pc, [r4], -r7
    3ffc:			; <UNDEFINED> instruction: 0xf8104478
    4000:	ldmvs	r8!, {r0, r3, ip, pc}^
    4004:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, fp, sp, lr}
    4008:	mcrge	4, 4, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    400c:	stmiaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4010:	sxtab16	r4, r6, r8, ror #8
    4014:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4018:	sxtab16	r4, r2, r8, ror #8
    401c:	bcs	5ee0c <fchmod@plt+0x5b9c8>
    4020:	svcge	0x0039f47f
    4024:	blcs	5fd98 <fchmod@plt+0x5c954>
    4028:	svcge	0x0035f47f
    402c:	stmdblt	fp!, {r0, r3, r8, r9, fp, ip, pc}
    4030:	blvc	8ea87c <fchmod@plt+0x8e7438>
    4034:	svclt	0x00182b00
    4038:	andsls	r4, r1, #27262976	; 0x1a00000
    403c:	ldrtmi	r2, [r8], -r3, lsl #2
    4040:	blx	ff7c00a2 <fchmod@plt+0xff7bcc5e>
    4044:	strmi	r2, [r2], -r1, lsl #2
    4048:	subseq	pc, r8, r7, lsl #2
    404c:			; <UNDEFINED> instruction: 0xf0159210
    4050:	blvc	a02b1c <fchmod@plt+0x9ff6d8>
    4054:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4058:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
    405c:	strmi	r9, [r3], -r0, lsl #14
    4060:			; <UNDEFINED> instruction: 0xf0102040
    4064:	usat	pc, #30, r1, asr #25	; <UNPREDICTABLE>
    4068:	str	r9, [r1, -pc, lsl #20]!
    406c:			; <UNDEFINED> instruction: 0xf43f2b36
    4070:			; <UNDEFINED> instruction: 0xf8dfaee9
    4074:	andcs	r1, r5, #144, 16	; 0x900000
    4078:	ldrbtmi	r2, [r9], #-0
    407c:	svc	0x001af7fe
    4080:	ldrdcs	lr, [r1, -r6]
    4084:			; <UNDEFINED> instruction: 0xf890f012
    4088:	ldrmi	r6, [r9], -r2, ror #16
    408c:			; <UNDEFINED> instruction: 0xf1024638
    4090:			; <UNDEFINED> instruction: 0xf7ff036c
    4094:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    4098:	msrhi	CPSR_s, r0, asr #32
    409c:	andcs	r9, r5, #9216	; 0x2400
    40a0:	blls	372594 <fchmod@plt+0x36f150>
    40a4:	vst2.8	{d6,d8}, [r3 :64], fp
    40a8:			; <UNDEFINED> instruction: 0xf5b34370
    40ac:			; <UNDEFINED> instruction: 0xf0004f80
    40b0:			; <UNDEFINED> instruction: 0xf8df833a
    40b4:	andcs	r1, r0, r4, asr r8
    40b8:			; <UNDEFINED> instruction: 0xf7fe4479
    40bc:	stmdavs	fp!, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    40c0:	strmi	r2, [r2], -r1, lsl #2
    40c4:			; <UNDEFINED> instruction: 0x46174638
    40c8:	andsls	r6, r5, #5898240	; 0x5a0000
    40cc:	blx	fe64012e <fchmod@plt+0xfe63ccea>
    40d0:	andsls	r2, r0, r1, lsl #2
    40d4:			; <UNDEFINED> instruction: 0xf0154650
    40d8:	blls	442a94 <fchmod@plt+0x43f650>
    40dc:			; <UNDEFINED> instruction: 0x46399a15
    40e0:	vst4.8	{d25-d28}, [pc], r0
    40e4:			; <UNDEFINED> instruction: 0xf0063000
    40e8:	ldrt	pc, [ip], sp, lsl #17	; <UNPREDICTABLE>
    40ec:	movwls	r2, #37632	; 0x9300
    40f0:	svcge	0x004a9b0c
    40f4:	ldrtmi	r2, [sl], -r3
    40f8:			; <UNDEFINED> instruction: 0xf7ff6899
    40fc:	stmdacs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    4100:	mcrge	4, 5, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    4104:	vst2.8	{d6,d8}, [r3 :256], fp
    4108:			; <UNDEFINED> instruction: 0xf5b34370
    410c:			; <UNDEFINED> instruction: 0xf47f4f80
    4110:			; <UNDEFINED> instruction: 0xf8dfae99
    4114:	ldrbtmi	r1, [r9], #-2040	; 0xfffff808
    4118:			; <UNDEFINED> instruction: 0xf0102040
    411c:			; <UNDEFINED> instruction: 0x4630fc75
    4120:	stc2l	0, cr15, [r6, #20]!
    4124:	rsbsle	r2, r4, r0, lsl #16
    4128:	ldmdavs	r1!, {r1, r3, r5, r6, fp, sp, lr}^
    412c:	ldmdbcs	r0!, {r0, r1, r4, r7, r8, fp, sp, lr}
    4130:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    4134:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    4138:			; <UNDEFINED> instruction: 0xd16a6193
    413c:			; <UNDEFINED> instruction: 0x46204631
    4140:	blx	ff9c2146 <fchmod@plt+0xff9bed02>
    4144:			; <UNDEFINED> instruction: 0xf8dfe065
    4148:	subcs	r1, r0, r8, asr #15
    414c:			; <UNDEFINED> instruction: 0xf0104479
    4150:	ldmdavs	r3!, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
    4154:	blcs	192e1c <fchmod@plt+0x18f9d8>
    4158:	andge	sp, r2, #9109504	; 0x8b0000
    415c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4160:			; <UNDEFINED> instruction: 0x4710441a
    4164:	andeq	r0, r0, r5, lsr r0
    4168:	andeq	r0, r0, r5, lsr r0
    416c:	andeq	r0, r0, sp, lsl r0
    4170:	andeq	r0, r0, r5, lsr r0
    4174:	andeq	r0, r0, r5, lsr r0
    4178:			; <UNDEFINED> instruction: 0xffffff89
    417c:	andeq	r0, r0, r5, lsr r0
    4180:	ldmdbvs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    4184:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4188:	svcmi	0x0080f5b3
    418c:	strhi	pc, [r6], #0
    4190:	svcmi	0x0020f5b3
    4194:	rschi	pc, r3, #0
    4198:	movwls	r2, #37632	; 0x9300
    419c:			; <UNDEFINED> instruction: 0xf8dfe652
    41a0:			; <UNDEFINED> instruction: 0x46427774
    41a4:	ldrbtmi	r6, [pc], #-2144	; 41ac <fchmod@plt+0xd68>
    41a8:	teqeq	r0, r7, lsl #2	; <UNPREDICTABLE>
    41ac:	blx	14401bc <fchmod@plt+0x143cd78>
    41b0:			; <UNDEFINED> instruction: 0xf8d7b108
    41b4:			; <UNDEFINED> instruction: 0xf8df8038
    41b8:	strbmi	r1, [r2], -r0, ror #14
    41bc:	ldrbtmi	r2, [r9], #-16
    41c0:	stc2	0, cr15, [r2], #-64	; 0xffffffc0
    41c4:			; <UNDEFINED> instruction: 0xf8dfe5fa
    41c8:	andcs	r1, r8, r4, asr r7
    41cc:			; <UNDEFINED> instruction: 0xf0104479
    41d0:			; <UNDEFINED> instruction: 0xe648fc1b
    41d4:	stmiavs	r7!, {r1, r3, r5, r6, fp, sp, lr}
    41d8:	bfieq	r6, r3, #19, #6
    41dc:			; <UNDEFINED> instruction: 0xf043bf44
    41e0:	orrsvs	r0, r3, r8, lsl #6
    41e4:			; <UNDEFINED> instruction: 0x3738f8df
    41e8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    41ec:	stmdble	r2, {r0, r2, r4, r7, r9, lr}
    41f0:	addsmi	r6, r5, #1474560	; 0x168000
    41f4:			; <UNDEFINED> instruction: 0xf8dfd360
    41f8:	strtmi	r0, [r9], -ip, lsr #14
    41fc:	andcc	r4, r4, r8, ror r4
    4200:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    4204:	andcs	r6, r0, #7536640	; 0x730000
    4208:	blcs	c2a658 <fchmod@plt+0xc27214>
    420c:	andvs	r6, sl, r9, ror r0
    4210:			; <UNDEFINED> instruction: 0xf8dfd094
    4214:			; <UNDEFINED> instruction: 0xf8df2714
    4218:	ldrbtmi	r3, [sl], #-1704	; 0xfffff958
    421c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4220:	ldrshmi	r9, [sl], #-177	; 0xffffff4f
    4224:	strhi	pc, [r7], -r0, asr #32
    4228:			; <UNDEFINED> instruction: 0xf50d2000
    422c:	ldc	13, cr7, [sp], #460	; 0x1cc
    4230:	pop	{r1, r8, r9, fp, pc}
    4234:	bvs	fece81fc <fchmod@plt+0xfece4db8>
    4238:	bvs	ffce8e8c <fchmod@plt+0xffce5a48>
    423c:	str	r9, [lr, #788]!	; 0x314
    4240:	ldmdbvs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    4244:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4248:	svcmi	0x0000f5b3
    424c:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    4250:	blcs	1fc44 <fchmod@plt+0x1c800>
    4254:	mrcge	4, 2, APSR_nzcv, cr13, cr15, {1}
    4258:			; <UNDEFINED> instruction: 0x461f9710
    425c:			; <UNDEFINED> instruction: 0x462e4633
    4260:	blvc	ed5adc <fchmod@plt+0xed2698>
    4264:			; <UNDEFINED> instruction: 0xf8dab13b
    4268:	ldmdavs	r8!, {r2, ip}^
    426c:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    4270:			; <UNDEFINED> instruction: 0xf0002800
    4274:	ldmdavs	pc!, {r0, r1, r4, r6, r7, sl, pc}	; <UNPREDICTABLE>
    4278:	mvnsle	r2, r0, lsl #30
    427c:	svcls	0x0010462b
    4280:			; <UNDEFINED> instruction: 0x461e4635
    4284:			; <UNDEFINED> instruction: 0xf8dfe645
    4288:	subcs	r1, r0, r4, lsr #13
    428c:			; <UNDEFINED> instruction: 0xf0104479
    4290:	ldmib	sp, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    4294:	andcs	r3, r3, ip, lsl #4
    4298:			; <UNDEFINED> instruction: 0xf7ff6899
    429c:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    42a0:	svcge	0x0057f43f
    42a4:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    42a8:	andcs	r4, r5, #64, 12	; 0x4000000
    42ac:			; <UNDEFINED> instruction: 0xf7fe4479
    42b0:	ldmvs	r1!, {r1, r9, sl, fp, sp, lr, pc}
    42b4:			; <UNDEFINED> instruction: 0xff96f011
    42b8:	strpl	lr, [r3, #-2499]	; 0xfffff63d
    42bc:			; <UNDEFINED> instruction: 0xf8dfe7a2
    42c0:			; <UNDEFINED> instruction: 0x46381674
    42c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    42c8:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    42cc:	ldmvs	pc, {r0, r1, r3, r5, r6, fp, sp, lr}^	; <UNPREDICTABLE>
    42d0:	ldmdavs	fp!, {r1, r3, r4, r6, fp, sp, lr}^
    42d4:			; <UNDEFINED> instruction: 0x4601685b
    42d8:	andcs	pc, r0, pc, asr #8
    42dc:			; <UNDEFINED> instruction: 0xff92f005
    42e0:	strb	r6, [sp, #-2152]	; 0xfffff798
    42e4:			; <UNDEFINED> instruction: 0x1650f8df
    42e8:	ldmdals	r5, {r0, r2, r9, sp}
    42ec:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    42f0:			; <UNDEFINED> instruction: 0xf7fe930a
    42f4:	smlattcs	r1, r0, sp, lr
    42f8:	ldrtmi	r4, [r8], -r3, lsl #12
    42fc:	bcc	43fb24 <fchmod@plt+0x43c6e0>
    4300:	blx	1fc0360 <fchmod@plt+0x1fbcf1c>
    4304:	andsls	r2, r0, r1, lsl #2
    4308:			; <UNDEFINED> instruction: 0xf0154650
    430c:	mrc	9, 0, APSR_nzcv, cr8, cr3, {2}
    4310:	bls	40ab58 <fchmod@plt+0x407714>
    4314:	andcs	r4, r1, r3, lsl #12
    4318:	svc	0x004cf7fe
    431c:			; <UNDEFINED> instruction: 0xf8d7686a
    4320:	andcs	r1, r2, ip, lsr #1
    4324:	smullvs	r6, r8, r3, r9
    4328:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    432c:	ldr	r6, [sl, #403]	; 0x193
    4330:	subcs	r9, r0, ip, lsl #22
    4334:			; <UNDEFINED> instruction: 0x1604f8df
    4338:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    433c:	blx	1940386 <fchmod@plt+0x193cf42>
    4340:	ldrdhi	pc, [r4], -r5
    4344:			; <UNDEFINED> instruction: 0x3018f8d8
    4348:			; <UNDEFINED> instruction: 0xf10007d9
    434c:	blls	365204 <fchmod@plt+0x361dc0>
    4350:	vst2.8	{d6,d8}, [r3 :64], fp
    4354:			; <UNDEFINED> instruction: 0xf5b34370
    4358:	svclt	0x001c4f00
    435c:			; <UNDEFINED> instruction: 0xf8ad222d
    4360:			; <UNDEFINED> instruction: 0xf00021a0
    4364:	vst1.16	{d24-d27}, [pc], sl
    4368:			; <UNDEFINED> instruction: 0xf0053000
    436c:	strmi	pc, [r7], -sp, lsl #27
    4370:			; <UNDEFINED> instruction: 0xf47f2800
    4374:	ldmdavs	r3!, {r2, r4, r9, sl, fp, sp, pc}^
    4378:	ldrdls	pc, [r4], -r5
    437c:			; <UNDEFINED> instruction: 0xf0002b30
    4380:	blcs	c6565c <fchmod@plt+0xc62218>
    4384:	ldrbthi	pc, [r2], #0	; <UNPREDICTABLE>
    4388:	subcs	r9, r0, ip, lsl #22
    438c:	ldrne	pc, [r0, #2271]!	; 0x8df
    4390:	ldmvs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    4394:	blx	e403de <fchmod@plt+0xe3cf9a>
    4398:			; <UNDEFINED> instruction: 0xf1a26872
    439c:	blcs	185064 <fchmod@plt+0x181c20>
    43a0:	strbthi	pc, [ip], -r0, lsl #4	; <UNPREDICTABLE>
    43a4:			; <UNDEFINED> instruction: 0xf013e8df
    43a8:	ldrsheq	r0, [fp, #27]!
    43ac:	subeq	r0, sp, #1342177285	; 0x50000005
    43b0:	eorseq	r0, r0, #52, 4	; 0x40000003
    43b4:	andcs	r0, r0, #1342177284	; 0x50000004
    43b8:	strbmi	r2, [r0], -r1, asr #3
    43bc:	strls	pc, [r4, #2271]	; 0x8df
    43c0:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    43c4:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    43c8:	subeq	pc, r8, r9, asr #17
    43cc:	ldrbhi	pc, [pc, #704]	; 4694 <fchmod@plt+0x1250>	; <UNPREDICTABLE>
    43d0:			; <UNDEFINED> instruction: 0xf1099f0b
    43d4:			; <UNDEFINED> instruction: 0xf8df0348
    43d8:	andcs	r0, r1, #112, 10	; 0x1c000000
    43dc:			; <UNDEFINED> instruction: 0xf10d2102
    43e0:	ldmdapl	r8!, {r6, r7, r9, fp}
    43e4:			; <UNDEFINED> instruction: 0xf860f012
    43e8:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    43ec:	movwcs	lr, #18902	; 0x49d6
    43f0:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    43f4:	blx	24043e <fchmod@plt+0x23cffa>
    43f8:	stmdavc	r4, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    43fc:	movwcs	r2, #512	; 0x200
    4400:	ldrdeq	pc, [r8], #-137	; 0xffffff77
    4404:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4408:	blx	140458 <fchmod@plt+0x13d014>
    440c:			; <UNDEFINED> instruction: 0xf0132021
    4410:	ldmib	r6, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}^
    4414:	stmdavs	r1!, {r2, fp, ip, sp, lr}
    4418:			; <UNDEFINED> instruction: 0xf8cd2305
    441c:	stmib	sp, {r4, sp, pc}^
    4420:			; <UNDEFINED> instruction: 0xf8d97802
    4424:	strls	r7, [r0, -r8, asr #32]
    4428:	strls	r2, [r1, -r2, lsl #14]
    442c:	andls	r4, pc, r2, lsl #12
    4430:	tstcs	r0, r8, lsl #12
    4434:	cdp2	0, 10, cr15, cr0, cr13, {0}
    4438:	stmdacs	r0, {r0, r1, r2, r3, r9, fp, ip, pc}
    443c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    4440:	strhi	pc, [r9, #704]	; 0x2c0
    4444:	strne	pc, [r8, #-2271]	; 0xfffff721
    4448:			; <UNDEFINED> instruction: 0xf8cb2040
    444c:	ldrbtmi	r2, [r9], #-32	; 0xffffffe0
    4450:	blx	ff6c0498 <fchmod@plt+0xff6bd054>
    4454:			; <UNDEFINED> instruction: 0x46204631
    4458:	blx	6c245c <fchmod@plt+0x6bf018>
    445c:	ldrdeq	pc, [r8], #-137	; 0xffffff77
    4460:	andcs	r2, r0, #-2147483648	; 0x80000000
    4464:	mrsls	r2, LR_svc
    4468:	movwcs	lr, #2509	; 0x9cd
    446c:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    4470:			; <UNDEFINED> instruction: 0x1010f8db
    4474:	stmdavs	fp, {r0, r3, r6, r8, ip, sp, pc}^
    4478:	stmdavs	sl, {r3, sp}
    447c:	smlabbls	r0, r9, r8, r6
    4480:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4484:			; <UNDEFINED> instruction: 0xf0104479
    4488:			; <UNDEFINED> instruction: 0xf8dffabf
    448c:	ldmib	sp, {r2, r3, r6, r7, sl, pc}^
    4490:	ldrbtmi	r1, [r8], #531	; 0x213
    4494:	ldrdeq	pc, [r8], #-136	; 0xffffff78
    4498:	mcr	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    449c:	cdp2	0, 15, cr15, cr2, cr5, {0}
    44a0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    44a4:	strhi	pc, [r6, #64]	; 0x40
    44a8:			; <UNDEFINED> instruction: 0xf8d89b0e
    44ac:	vld4.16	{d0-d3}, [r3], r8
    44b0:			; <UNDEFINED> instruction: 0xf7fe4170
    44b4:			; <UNDEFINED> instruction: 0xf005efc8
    44b8:	stmdacs	r0, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    44bc:	ldrbhi	pc, [r1, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    44c0:	andeq	pc, r0, pc, asr #8
    44c4:	stc2l	0, cr15, [r0], #20
    44c8:			; <UNDEFINED> instruction: 0xf8dbb928
    44cc:			; <UNDEFINED> instruction: 0xf0433018
    44d0:			; <UNDEFINED> instruction: 0xf8cb0380
    44d4:	andcs	r3, r1, r8, lsl r0
    44d8:	stc2l	0, cr15, [sl, #-68]	; 0xffffffbc
    44dc:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    44e0:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    44e4:	svc	0x0080f7fe
    44e8:			; <UNDEFINED> instruction: 0xf0402800
    44ec:	blls	465b14 <fchmod@plt+0x4626d0>
    44f0:			; <UNDEFINED> instruction: 0xf0402b00
    44f4:	ldmdavs	r3!, {r4, r6, r7, r9, pc}^
    44f8:	blcs	c2ad28 <fchmod@plt+0xc278e4>
    44fc:	ldrdhi	pc, [r8], -r2
    4500:	adcshi	pc, r0, #0
    4504:	ldmib	sp, {r1, r4, r5, r8, r9, fp, sp}^
    4508:			; <UNDEFINED> instruction: 0x46401213
    450c:	rsbshi	pc, r1, #0
    4510:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4514:	cdp2	0, 11, cr15, cr6, cr5, {0}
    4518:	stmdacs	r0, {r2, r9, sl, lr}
    451c:	ldrbhi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    4520:	strbmi	r9, [r0], -lr, lsl #22
    4524:	cmnmi	r0, r3, lsr #8	; <UNPREDICTABLE>
    4528:	svc	0x0010f7fe
    452c:	cdp2	0, 10, cr15, cr10, cr5, {0}
    4530:			; <UNDEFINED> instruction: 0xf0402800
    4534:			; <UNDEFINED> instruction: 0xf8df84c8
    4538:	stmdbge	r4!, {r3, r5, sl, ip, sp}^
    453c:	strcs	r6, [r0], #-2482	; 0xfffff64e
    4540:	subvs	r4, ip, fp, ror r4
    4544:	ldcvs	0, cr6, [r8, #816]	; 0x330
    4548:	addvs	r6, sl, r3, ror r8
    454c:	blcs	caad7c <fchmod@plt+0xca7938>
    4550:			; <UNDEFINED> instruction: 0xf8d26008
    4554:			; <UNDEFINED> instruction: 0xf0008008
    4558:			; <UNDEFINED> instruction: 0x46408236
    455c:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4560:			; <UNDEFINED> instruction: 0xf0402800
    4564:	blls	2a5874 <fchmod@plt+0x2a2430>
    4568:	ldmvs	r9, {r1, r2, r3, r9, fp, ip, pc}
    456c:	ldmvs	r8, {r2, r3, r8, r9, fp, ip, pc}
    4570:			; <UNDEFINED> instruction: 0xf852f00a
    4574:	ldmibvs	fp, {r0, r1, r3, r5, r6, fp, sp, lr}
    4578:			; <UNDEFINED> instruction: 0xf10007db
    457c:	blls	264f80 <fchmod@plt+0x261b3c>
    4580:			; <UNDEFINED> instruction: 0xf0402b00
    4584:	ldmdavs	r3!, {r0, r1, r2, r6, r9, pc}^
    4588:			; <UNDEFINED> instruction: 0xf0002b35
    458c:	blls	364ebc <fchmod@plt+0x361a78>
    4590:	vst2.8	{d6,d8}, [r3 :64], fp
    4594:			; <UNDEFINED> instruction: 0xf5b34370
    4598:			; <UNDEFINED> instruction: 0xf0004f80
    459c:			; <UNDEFINED> instruction: 0xf5b38242
    45a0:			; <UNDEFINED> instruction: 0xf0004f20
    45a4:	stmibmi	pc!, {r1, r2, r4, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    45a8:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    45ac:	blx	b405f4 <fchmod@plt+0xb3d1b0>
    45b0:	blmi	ff22ade8 <fchmod@plt+0xff2279a4>
    45b4:	bls	2de7fc <fchmod@plt+0x2db3b8>
    45b8:	ldmvs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    45bc:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    45c0:			; <UNDEFINED> instruction: 0xf0402800
    45c4:	ldmdavs	r3!, {r1, r2, r3, r5, r8, sl, pc}^
    45c8:	blcs	93290 <fchmod@plt+0x8fe4c>
    45cc:	mvnhi	pc, r0, lsl #4
    45d0:	subcs	r6, r0, sl, ror #16
    45d4:	ldmibvs	r3, {r2, r5, r6, r7, r8, fp, lr}
    45d8:	vst3.16	{d20-d22}, [r3 :256], r9
    45dc:	orrsvs	r7, r3, r0, lsl #7
    45e0:	blx	4c0628 <fchmod@plt+0x4bd1e4>
    45e4:			; <UNDEFINED> instruction: 0xf8dfe615
    45e8:	ldrbtmi	sl, [sl], #900	; 0x384
    45ec:	beq	1340a1c <fchmod@plt+0x133d5d8>
    45f0:			; <UNDEFINED> instruction: 0xf0194650
    45f4:	bls	303618 <fchmod@plt+0x3001d4>
    45f8:	ldmpl	r3, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    45fc:			; <UNDEFINED> instruction: 0x46086819
    4600:			; <UNDEFINED> instruction: 0xf7fe910f
    4604:	stmdbls	pc, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4608:	ldrbmi	r4, [r0], -r2, lsl #12
    460c:	stc2l	0, cr15, [r6], {25}
    4610:	ldmvs	r0!, {r8, sp}^
    4614:	stc2	0, cr15, [ip], #-72	; 0xffffffb8
    4618:			; <UNDEFINED> instruction: 0xf1016861
    461c:	strmi	r0, [r1], ip, ror #4
    4620:	cdp2	0, 6, cr15, cr4, cr5, {0}
    4624:			; <UNDEFINED> instruction: 0xf1016861
    4628:	strmi	r0, [r3], -ip, ror #4
    462c:	ldmdavs	fp, {r3, r6, r9, sl, lr}^
    4630:			; <UNDEFINED> instruction: 0xf005930f
    4634:	stmdavs	r0, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4638:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    463c:	ldrmi	r9, [r9], -pc, lsl #22
    4640:	ldrbmi	r4, [r0], -r2, lsl #12
    4644:	stc2	0, cr15, [sl], #100	; 0x64
    4648:			; <UNDEFINED> instruction: 0x3018f8d9
    464c:	andne	pc, r1, #64, 4
    4650:			; <UNDEFINED> instruction: 0xf040421a
    4654:			; <UNDEFINED> instruction: 0xf8df8343
    4658:	ldrbtmi	sl, [sl], #796	; 0x31c
    465c:	subeq	pc, ip, sl, lsl #2
    4660:	stc2	0, cr15, [lr], #100	; 0x64
    4664:	ldrsbeq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    4668:			; <UNDEFINED> instruction: 0xf7fe4641
    466c:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    4670:	mvnshi	pc, #64	; 0x40
    4674:	ldrdcs	pc, [r0], -r9	; <UNPREDICTABLE>
    4678:	ldmibmi	pc!, {r6, sp}	; <UNPREDICTABLE>
    467c:	eorcs	pc, r0, fp, asr #17
    4680:			; <UNDEFINED> instruction: 0xf0104479
    4684:	ldr	pc, [r2, -r1, asr #19]!
    4688:			; <UNDEFINED> instruction: 0x464168f0
    468c:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    4690:			; <UNDEFINED> instruction: 0xf0402800
    4694:	ldmibmi	r9!, {r2, r3, r4, r5, sl, pc}
    4698:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    469c:			; <UNDEFINED> instruction: 0xf9b4f010
    46a0:	ldmib	r6, {r0, r2, r5, r8, r9, sl, sp, lr, pc}^
    46a4:	blge	c2f2cc <fchmod@plt+0xc2be88>
    46a8:	vst1.16	{d20-d22}, [pc], r1
    46ac:	andcs	r5, r1, r0, lsl #4
    46b0:	blge	c3edec <fchmod@plt+0xc3b9a8>
    46b4:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    46b8:			; <UNDEFINED> instruction: 0xf0402800
    46bc:	ldmibmi	r0!, {r1, r3, r4, r5, sl, pc}
    46c0:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    46c4:			; <UNDEFINED> instruction: 0xf9a0f010
    46c8:	ldmib	r6, {r0, r4, r8, r9, sl, sp, lr, pc}^
    46cc:	blge	c2f2f4 <fchmod@plt+0xc2beb0>
    46d0:	vst1.16	{d20-d22}, [pc], r1
    46d4:	andcs	r4, r1, r0, asr #5
    46d8:	blge	c3ee14 <fchmod@plt+0xc3b9d0>
    46dc:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    46e0:			; <UNDEFINED> instruction: 0xf0402800
    46e4:	stmibmi	r7!, {r0, r2, r3, r4, sl, pc}
    46e8:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    46ec:			; <UNDEFINED> instruction: 0xf98cf010
    46f0:			; <UNDEFINED> instruction: 0x4640e6fd
    46f4:			; <UNDEFINED> instruction: 0xf7fe2100
    46f8:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    46fc:	strthi	pc, [r2], #-64	; 0xffffffc0
    4700:	subcs	r4, r0, r1, lsr #19
    4704:			; <UNDEFINED> instruction: 0xf0104479
    4708:			; <UNDEFINED> instruction: 0xe6f0f97f
    470c:	tstcs	r0, r0, asr #12
    4710:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    4714:			; <UNDEFINED> instruction: 0xf0402800
    4718:	ldmibmi	ip, {r1, r5, r7, r8, r9, pc}
    471c:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    4720:			; <UNDEFINED> instruction: 0xf972f010
    4724:	ldmibmi	sl, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}
    4728:			; <UNDEFINED> instruction: 0xf7fe4479
    472c:	stmdavs	fp!, {r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    4730:	strmi	r2, [r2], -r1, lsl #2
    4734:			; <UNDEFINED> instruction: 0x46174638
    4738:	andsls	r6, r5, #5898240	; 0x5a0000
    473c:			; <UNDEFINED> instruction: 0xf860f016
    4740:	andsls	r2, r0, r1, lsl #2
    4744:			; <UNDEFINED> instruction: 0xf0144650
    4748:	blls	444424 <fchmod@plt+0x440fe0>
    474c:			; <UNDEFINED> instruction: 0x46399a15
    4750:	vst4.8	{d25-d28}, [pc], r0
    4754:			; <UNDEFINED> instruction: 0xf0052080
    4758:			; <UNDEFINED> instruction: 0xf7fffd55
    475c:	blls	333574 <fchmod@plt+0x330130>
    4760:	stmiaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4764:	strbmi	r2, [r2], -r3
    4768:			; <UNDEFINED> instruction: 0x4639689f
    476c:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4770:			; <UNDEFINED> instruction: 0xf0002800
    4774:			; <UNDEFINED> instruction: 0xf7fe825e
    4778:	stmdavs	r3, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    477c:	svclt	0x00182b02
    4780:			; <UNDEFINED> instruction: 0xf43f2b28
    4784:	blcs	52fbb0 <fchmod@plt+0x52c76c>
    4788:	cfstrsge	mvf15, [r6, #-252]	; 0xffffff04
    478c:	andcs	r4, r5, #2113536	; 0x204000
    4790:	ldrbtmi	r2, [r9], #-0
    4794:	bl	fe3c2794 <fchmod@plt+0xfe3bf350>
    4798:			; <UNDEFINED> instruction: 0xf0114639
    479c:			; <UNDEFINED> instruction: 0xf8d9fd23
    47a0:	bfieq	r3, r8, #0, #27
    47a4:	sbcshi	pc, r9, #0, 2
    47a8:	ldmdbvs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    47ac:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    47b0:	svcmi	0x0000f5b3
    47b4:	sbchi	pc, r7, #0
    47b8:	andcs	r4, r5, #1949696	; 0x1dc000
    47bc:	ldrbtmi	r2, [r9], #-0
    47c0:	bl	1e427c0 <fchmod@plt+0x1e3f37c>
    47c4:	ldrdcs	pc, [r4], -r9
    47c8:	andls	r2, sl, #1073741824	; 0x40000000
    47cc:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}^
    47d0:			; <UNDEFINED> instruction: 0xf816f016
    47d4:	ldrtmi	r9, [r9], -sl, lsl #20
    47d8:	vst1.8	{d20-d22}, [pc], r3
    47dc:			; <UNDEFINED> instruction: 0xf0053000
    47e0:			; <UNDEFINED> instruction: 0xf44ffd11
    47e4:			; <UNDEFINED> instruction: 0xf0053000
    47e8:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    47ec:	cfldrsge	mvf15, [r1, #-252]	; 0xffffff04
    47f0:	bls	2d74f0 <fchmod@plt+0x2d40ac>
    47f4:	movwls	r5, #43219	; 0xa8d3
    47f8:	blls	33e1f4 <fchmod@plt+0x33adb0>
    47fc:	stmdavs	r0!, {r3, r5, r6, r8, fp, sp, pc}^
    4800:			; <UNDEFINED> instruction: 0xf002689a
    4804:	str	pc, [lr, #2253]!	; 0x8cd
    4808:	blcs	2b454 <fchmod@plt+0x28010>
    480c:	strb	sp, [pc, r9, ror #3]!
    4810:	ldmdbvs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    4814:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4818:	svcmi	0x00c0f5b3
    481c:	blls	378f54 <fchmod@plt+0x375b10>
    4820:	ldrdeq	lr, [r8, -r3]
    4824:	movwcs	lr, #35286	; 0x89d6
    4828:	svclt	0x00084299
    482c:			; <UNDEFINED> instruction: 0xd1c34290
    4830:	blls	37e794 <fchmod@plt+0x37b350>
    4834:	vst2.8	{d6,d8}, [r3 :64], fp
    4838:			; <UNDEFINED> instruction: 0xf5b34370
    483c:			; <UNDEFINED> instruction: 0xd1bb5f80
    4840:	blls	37e784 <fchmod@plt+0x37b340>
    4844:	vst2.8	{d6,d8}, [r3 :64], fp
    4848:			; <UNDEFINED> instruction: 0xf5b34370
    484c:			; <UNDEFINED> instruction: 0xd1b35f00
    4850:	blls	37e7ec <fchmod@plt+0x37b3a8>
    4854:	vst2.8	{d6,d8}, [r3 :64], fp
    4858:			; <UNDEFINED> instruction: 0xf5b34370
    485c:			; <UNDEFINED> instruction: 0xd1ab4f20
    4860:	blvs	62b49c <fchmod@plt+0x628058>
    4864:			; <UNDEFINED> instruction: 0xf0123001
    4868:	blls	383ec4 <fchmod@plt+0x380a80>
    486c:	andcc	r6, r1, #26624	; 0x6800
    4870:	strmi	r4, [r0], r1, lsl #12
    4874:			; <UNDEFINED> instruction: 0xf7fe4638
    4878:			; <UNDEFINED> instruction: 0xf1b0eb82
    487c:	vmlsl.s8	q8, d0, d0
    4880:	blls	3654ec <fchmod@plt+0x3620a8>
    4884:			; <UNDEFINED> instruction: 0x17c14650
    4888:	movwcs	lr, #51667	; 0xc9d3
    488c:	bl	1cd5ddc <fchmod@plt+0x1cd2998>
    4890:	vmull.s8	q8, d0, d1
    4894:	ldrmi	r8, [r2, #769]	; 0x301
    4898:	movweq	lr, #15217	; 0x3b71
    489c:	adcshi	pc, r3, #192, 4
    48a0:	strbmi	r2, [r0], -r0, lsl #6
    48a4:	andcc	pc, sl, r8, lsl #16
    48a8:			; <UNDEFINED> instruction: 0xf7fe68f1
    48ac:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    48b0:	adchi	pc, r5, #0
    48b4:			; <UNDEFINED> instruction: 0xf7fe4640
    48b8:	ldrb	lr, [sp, -r0, lsr #21]!
    48bc:	ldrdeq	fp, [r3], -lr
    48c0:	andeq	r0, r0, r4, lsr #5
    48c4:			; <UNDEFINED> instruction: 0x0003bfbc
    48c8:	andeq	ip, r1, r4, lsr #10
    48cc:	andeq	ip, r1, r8, ror #10
    48d0:	andeq	r0, r0, ip, lsl r3
    48d4:	ldrdeq	r0, [r0], -r8
    48d8:	andeq	ip, r1, sl, ror #11
    48dc:	andeq	ip, r1, r6, lsr #15
    48e0:	strdeq	ip, [r1], -r0
    48e4:	andeq	r8, r2, r4, asr r7
    48e8:	andeq	ip, r1, r2, ror #14
    48ec:	andeq	r0, r0, r8, lsl r3
    48f0:	andeq	r0, r0, r4, lsr r3
    48f4:	andeq	ip, r1, r0, lsl #29
    48f8:	andeq	r8, r2, r4, lsr #11
    48fc:	muleq	r2, ip, r5
    4900:	andeq	ip, r1, r2, asr #11
    4904:	andeq	ip, r1, lr, asr #10
    4908:	muleq	r1, r8, r6
    490c:	muleq	r1, r6, r4
    4910:	andeq	ip, r1, r4, asr #6
    4914:	andeq	fp, r3, sl, ror #30
    4918:	andeq	ip, r1, sl, lsr #3
    491c:	andeq	ip, r1, r8, lsr #9
    4920:	andeq	fp, r3, r8, lsr #30
    4924:	andeq	fp, r3, r4, lsl pc
    4928:	andeq	fp, r3, lr, asr #20
    492c:	andeq	ip, r1, r0, lsr #3
    4930:	andeq	ip, r1, r0, lsr #3
    4934:	andeq	ip, r1, sl, asr r0
    4938:	ldrdeq	ip, [r1], -sl
    493c:	andeq	ip, r1, lr, asr r4
    4940:	andeq	ip, r1, r4, asr r7
    4944:	andeq	fp, r3, ip, asr #26
    4948:	andeq	r0, r0, ip, lsr r3
    494c:	andeq	ip, r1, r6, lsr #9
    4950:	ldrdeq	ip, [r1], -lr
    4954:	andeq	ip, r1, ip, ror #8
    4958:	andeq	fp, r3, lr, ror ip
    495c:	andeq	fp, r3, r0, lsr ip
    4960:	ldrdeq	fp, [r3], -r0
    4964:	andeq	ip, r1, r6, asr r7
    4968:	muleq	r1, r8, r7
    496c:	andeq	fp, r3, r6, lsr #22
    4970:			; <UNDEFINED> instruction: 0x000002b0
    4974:			; <UNDEFINED> instruction: 0x0003bab6
    4978:	andeq	ip, r1, r4, asr #3
    497c:			; <UNDEFINED> instruction: 0x0001c3be
    4980:	andeq	ip, r1, r2, lsr #6
    4984:	andeq	ip, r1, lr, lsl #6
    4988:			; <UNDEFINED> instruction: 0x0001c2b0
    498c:	andeq	ip, r1, sl, ror r3
    4990:	ldrdeq	fp, [r1], -r4
    4994:	andeq	fp, r1, r2, asr #26
    4998:	andeq	ip, r1, r2, lsr #7
    499c:	ldmvs	r9, {r2, r3, r8, r9, fp, ip, pc}
    49a0:	ldmvs	r8, {r1, r3, r8, r9, fp, ip, pc}
    49a4:	bl	fe3429a4 <fchmod@plt+0xfe33f560>
    49a8:			; <UNDEFINED> instruction: 0xf0402800
    49ac:	stmdavs	sl!, {r0, r1, r2, r5, r7, r9, pc}^
    49b0:			; <UNDEFINED> instruction: 0xf8df2040
    49b4:	ldmibvs	r3, {r2, r5, r6, r7, r9, sl, ip}
    49b8:			; <UNDEFINED> instruction: 0xf0434479
    49bc:	orrsvs	r0, r3, r0, asr r3
    49c0:			; <UNDEFINED> instruction: 0xf822f010
    49c4:	strbmi	lr, [r0], -r5, lsr #8
    49c8:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49cc:			; <UNDEFINED> instruction: 0xf43f2800
    49d0:			; <UNDEFINED> instruction: 0xf7feadca
    49d4:	stmdavs	r3, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    49d8:			; <UNDEFINED> instruction: 0xf43f2b26
    49dc:			; <UNDEFINED> instruction: 0xf8dfadc4
    49e0:			; <UNDEFINED> instruction: 0x462016bc
    49e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    49e8:	b	19429e8 <fchmod@plt+0x193f5a4>
    49ec:			; <UNDEFINED> instruction: 0xf0114641
    49f0:			; <UNDEFINED> instruction: 0xf7fefbf9
    49f4:			; <UNDEFINED> instruction: 0xf005ec54
    49f8:	stmdacs	r0, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
    49fc:	cfldrsge	mvf15, [fp, #252]	; 0xfc
    4a00:			; <UNDEFINED> instruction: 0x169cf8df
    4a04:	andcs	r2, r0, r5, lsl #4
    4a08:			; <UNDEFINED> instruction: 0xf7fe4479
    4a0c:			; <UNDEFINED> instruction: 0x4641ea54
    4a10:	blx	ffa40a5e <fchmod@plt+0xffa3d61a>
    4a14:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    4a18:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    4a1c:			; <UNDEFINED> instruction: 0xfff4f00f
    4a20:			; <UNDEFINED> instruction: 0xf8dfe5d1
    4a24:	subcs	r1, r0, r4, lsl #13
    4a28:			; <UNDEFINED> instruction: 0xf00f4479
    4a2c:	stmdavs	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4a30:			; <UNDEFINED> instruction: 0x3678f8df
    4a34:			; <UNDEFINED> instruction: 0xf042698a
    4a38:	orrvs	r0, sl, r0, lsr #4
    4a3c:	ldmpl	r3, {r0, r1, r3, r9, fp, ip, pc}^
    4a40:	ldmvs	r9, {r2, r3, r9, fp, ip, pc}
    4a44:			; <UNDEFINED> instruction: 0xf7fe6890
    4a48:	stmdacs	r0, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    4a4c:	cfldrsge	mvf15, [fp, #252]!	; 0xfc
    4a50:			; <UNDEFINED> instruction: 0x165cf8df
    4a54:	andcs	r2, r0, r5, lsl #4
    4a58:			; <UNDEFINED> instruction: 0xf7fe4479
    4a5c:	ldmvs	r1!, {r2, r3, r5, r9, fp, sp, lr, pc}
    4a60:	blx	ff040aae <fchmod@plt+0xff03d66a>
    4a64:			; <UNDEFINED> instruction: 0x364cf8df
    4a68:	ldmibvs	r2!, {r2, r5, r6, r8, fp, sp, pc}
    4a6c:	ldrbtmi	r2, [fp], #-0
    4a70:	ldcvs	0, cr6, [fp, #288]	; 0x120
    4a74:	andcs	lr, r2, r1, asr #19
    4a78:	strb	r6, [lr, #-11]!
    4a7c:			; <UNDEFINED> instruction: 0x1638f8df
    4a80:	ldrbtmi	r2, [r9], #-128	; 0xffffff80
    4a84:			; <UNDEFINED> instruction: 0xffc0f00f
    4a88:	ldmibvs	r3, {r1, r3, r5, r6, fp, sp, lr}
    4a8c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    4a90:			; <UNDEFINED> instruction: 0xf7ff6193
    4a94:			; <UNDEFINED> instruction: 0xf8d5bbbe
    4a98:	ldrbt	r9, [r5], #-4
    4a9c:			; <UNDEFINED> instruction: 0x161cf8df
    4aa0:			; <UNDEFINED> instruction: 0xf7ff4479
    4aa4:	stmdbls	fp, {r0, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    4aa8:			; <UNDEFINED> instruction: 0xf8df2080
    4aac:	ssatmi	r3, #4, r4, lsl #12
    4ab0:	ldrdls	pc, [r4], -r4
    4ab4:	ldrdcs	pc, [r4], -r8
    4ab8:			; <UNDEFINED> instruction: 0xf8df58cb
    4abc:	ldrbtmi	r1, [r9], #-1544	; 0xfffff9f8
    4ac0:	ldrdge	pc, [r8], -r3
    4ac4:			; <UNDEFINED> instruction: 0xffa0f00f
    4ac8:	ldrdvc	pc, [r0], -r9
    4acc:	ldrtmi	r3, [ip], -r8, lsl #14
    4ad0:			; <UNDEFINED> instruction: 0xf104e00a
    4ad4:			; <UNDEFINED> instruction: 0xf1040120
    4ad8:			; <UNDEFINED> instruction: 0xf0190058
    4adc:	smlalbblt	pc, r0, r3, fp	; <UNPREDICTABLE>
    4ae0:	stccs	8, cr6, [r0], {100}	; 0x64
    4ae4:	addhi	pc, sl, r0
    4ae8:	rscsle	r4, r9, r1, lsr #11
    4aec:	blcs	def80 <fchmod@plt+0xdbb3c>
    4af0:	vnmulvs.f16	s27, s15, s31	; <UNPREDICTABLE>
    4af4:			; <UNDEFINED> instruction: 0xe7f3b91f
    4af8:	svccs	0x0000683f
    4afc:	blvc	ef8ec4 <fchmod@plt+0xef5a80>
    4b00:	mvnsle	r2, r0, lsl #22
    4b04:	ldrdne	pc, [r4], -r8
    4b08:			; <UNDEFINED> instruction: 0xf7fe6878
    4b0c:	stmdacs	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
    4b10:			; <UNDEFINED> instruction: 0xf50dd1f2
    4b14:			; <UNDEFINED> instruction: 0x462378d0
    4b18:	ssatmi	r4, #28, ip, asr #12
    4b1c:	ldrdne	pc, [r8], -fp
    4b20:	eorcs	r4, r1, #32505856	; 0x1f00000
    4b24:			; <UNDEFINED> instruction: 0xf7fe4640
    4b28:	tstcs	r3, r0, ror #20
    4b2c:			; <UNDEFINED> instruction: 0xf0154638
    4b30:	strmi	pc, [r2], -r7, ror #28
    4b34:	andls	r4, sl, #56, 12	; 0x3800000
    4b38:	mrc2	0, 5, pc, cr8, cr5, {0}
    4b3c:	strne	pc, [r8, #2271]	; 0x8df
    4b40:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
    4b44:	andhi	pc, r0, sp, asr #17
    4b48:	addcs	r4, r0, r3, lsl #12
    4b4c:			; <UNDEFINED> instruction: 0xff5cf00f
    4b50:			; <UNDEFINED> instruction: 0xf8dfe409
    4b54:	ldrbtmi	r4, [ip], #-1400	; 0xfffffa88
    4b58:	eorseq	pc, ip, r4, lsl #2
    4b5c:			; <UNDEFINED> instruction: 0xf019900e
    4b60:	blls	3830ac <fchmod@plt+0x37fc68>
    4b64:	blvs	66aba4 <fchmod@plt+0x667760>
    4b68:			; <UNDEFINED> instruction: 0xf0193101
    4b6c:	blls	3430b0 <fchmod@plt+0x33fc6c>
    4b70:			; <UNDEFINED> instruction: 0x2110e9d4
    4b74:			; <UNDEFINED> instruction: 0xf7fe6898
    4b78:	vmlane.f32	s28, s8, s4
    4b7c:	rsbhi	pc, r8, #192, 4
    4b80:	strbne	r9, [r1, sp, lsl #22]!
    4b84:	movwcs	lr, #51667	; 0xc9d3
    4b88:	bl	1cd5618 <fchmod@plt+0x1cd21d4>
    4b8c:	vabdl.s8	q8, d0, d1
    4b90:	addsmi	r8, r4, #268435461	; 0x10000005
    4b94:	movweq	lr, #15217	; 0x3b71
    4b98:	rscshi	pc, r8, r0, asr #5
    4b9c:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    4ba0:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    4ba4:	eorseq	pc, ip, r3, lsl #2
    4ba8:	ldrmi	r9, [ip], -r9
    4bac:	blx	7c0c18 <fchmod@plt+0x7bd7d4>
    4bb0:			; <UNDEFINED> instruction: 0xf0199809
    4bb4:			; <UNDEFINED> instruction: 0xf8dffa05
    4bb8:	bls	2d1f90 <fchmod@plt+0x2ceb4c>
    4bbc:			; <UNDEFINED> instruction: 0xf8526c60
    4bc0:			; <UNDEFINED> instruction: 0xf8d88003
    4bc4:			; <UNDEFINED> instruction: 0xf7fe1008
    4bc8:			; <UNDEFINED> instruction: 0x4604eb76
    4bcc:			; <UNDEFINED> instruction: 0xf0402800
    4bd0:	blls	3653c0 <fchmod@plt+0x361f7c>
    4bd4:	ldrdeq	pc, [r8], -r8
    4bd8:	ldmibvs	r9, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
    4bdc:	bl	17c2bdc <fchmod@plt+0x17bf798>
    4be0:	blx	1440bfe <fchmod@plt+0x143d7ba>
    4be4:			; <UNDEFINED> instruction: 0xf0402800
    4be8:	blls	36543c <fchmod@plt+0x361ff8>
    4bec:	ldrdne	pc, [r8], -r8
    4bf0:	blls	31f060 <fchmod@plt+0x31bc1c>
    4bf4:			; <UNDEFINED> instruction: 0xf0096898
    4bf8:	strbt	pc, [r4], #3343	; 0xd0f	; <UNPREDICTABLE>
    4bfc:	ldrbmi	sl, [r2], -r8, ror #30
    4c00:	ldrbmi	r4, [ip], -r8, asr #12
    4c04:			; <UNDEFINED> instruction: 0xf0014639
    4c08:			; <UNDEFINED> instruction: 0xf8dffecb
    4c0c:	ldrtmi	r1, [sl], -r8, asr #9
    4c10:	ldrbtmi	r2, [r9], #-128	; 0xffffff80
    4c14:	cdp2	0, 15, cr15, cr8, cr15, {0}
    4c18:	bllt	fe982c1c <fchmod@plt+0xfe97f7d8>
    4c1c:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4c20:	subcs	r4, r0, fp, lsr #12
    4c24:	ldrbtmi	r4, [r9], #-1589	; 0xfffff9cb
    4c28:			; <UNDEFINED> instruction: 0xf00f461e
    4c2c:			; <UNDEFINED> instruction: 0xf7fffeed
    4c30:			; <UNDEFINED> instruction: 0xf8d8b91a
    4c34:	vst4.8	{d3-d6}, [r3 :64], r0
    4c38:			; <UNDEFINED> instruction: 0xf5b34370
    4c3c:			; <UNDEFINED> instruction: 0xf47f4f80
    4c40:			; <UNDEFINED> instruction: 0xf8dfaaab
    4c44:	ldrbtmi	r9, [r9], #1176	; 0x498
    4c48:	ldmdbeq	ip!, {r0, r3, r8, ip, sp, lr, pc}
    4c4c:			; <UNDEFINED> instruction: 0xf0194648
    4c50:	ldmvs	r3!, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4c54:	blcs	be2cc8 <fchmod@plt+0xbdf884>
    4c58:	sbchi	pc, r3, r0
    4c5c:	ldrtmi	r2, [r8], -pc, lsr #2
    4c60:	bl	442c60 <fchmod@plt+0x43f81c>
    4c64:			; <UNDEFINED> instruction: 0xf0002800
    4c68:	blne	ff0a50a0 <fchmod@plt+0xff0a1c5c>
    4c6c:	andcc	r4, r1, #59768832	; 0x3900000
    4c70:			; <UNDEFINED> instruction: 0xf0194648
    4c74:	ldmvs	r1!, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}^
    4c78:	bvc	fe5420b4 <fchmod@plt+0xfe53ec70>
    4c7c:	strbtlt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4c80:	tstls	r9, r8, lsl #12
    4c84:	b	d42c84 <fchmod@plt+0xd3f840>
    4c88:			; <UNDEFINED> instruction: 0xf10b44fb
    4c8c:	stmdbls	r9, {r2, r3, r4, r5, r8, fp}
    4c90:	strbmi	r4, [r8], -r2, lsl #12
    4c94:			; <UNDEFINED> instruction: 0xf982f019
    4c98:			; <UNDEFINED> instruction: 0xf0194648
    4c9c:			; <UNDEFINED> instruction: 0xf8dbf991
    4ca0:	ldrbmi	r1, [r2], -r4, asr #32
    4ca4:			; <UNDEFINED> instruction: 0xf7fe2003
    4ca8:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    4cac:			; <UNDEFINED> instruction: 0xf7fed07d
    4cb0:	stmdavs	r3, {r2, r3, r6, r9, fp, sp, lr, pc}
    4cb4:	svclt	0x00182b02
    4cb8:			; <UNDEFINED> instruction: 0xf43f2b28
    4cbc:	blcs	52f678 <fchmod@plt+0x52c234>
    4cc0:	bge	1ac1dc4 <fchmod@plt+0x1abe980>
    4cc4:	ldrne	pc, [ip], #-2271	; 0xfffff721
    4cc8:	andcs	r2, r0, r5, lsl #4
    4ccc:			; <UNDEFINED> instruction: 0xf7fe4479
    4cd0:			; <UNDEFINED> instruction: 0xf8dbe8f2
    4cd4:	ldrtmi	r1, [sl], -r4, asr #32
    4cd8:	blx	fe140d24 <fchmod@plt+0xfe13d8e0>
    4cdc:	strne	pc, [r8], #-2271	; 0xfffff721
    4ce0:	andcs	r4, r9, #80, 12	; 0x5000000
    4ce4:			; <UNDEFINED> instruction: 0xf0194479
    4ce8:	ldrt	pc, [r4], #2393	; 0x959	; <UNPREDICTABLE>
    4cec:			; <UNDEFINED> instruction: 0xf10d2021
    4cf0:			; <UNDEFINED> instruction: 0xf01208c0
    4cf4:	stmdavs	r3!, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    4cf8:	blge	13f458 <fchmod@plt+0x13c014>
    4cfc:	strls	r2, [r0, -r3, lsl #2]
    4d00:	ldrtmi	r9, [r9], -r1, lsl #2
    4d04:	andshi	pc, r0, sp, asr #17
    4d08:	blge	bf444 <fchmod@plt+0xbc000>
    4d0c:	andls	r4, sl, r2, lsl #12
    4d10:	movwcs	r4, #22040	; 0x5618
    4d14:	blx	19c0d50 <fchmod@plt+0x19bd90c>
    4d18:	stmdacs	r0, {r1, r3, r9, fp, ip, pc}
    4d1c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    4d20:	cmphi	sl, r0, asr #5	; <UNPREDICTABLE>
    4d24:			; <UNDEFINED> instruction: 0x46204631
    4d28:			; <UNDEFINED> instruction: 0xf7fe920a
    4d2c:	bls	2c43f8 <fchmod@plt+0x2c0fb4>
    4d30:	stmibmi	lr!, {r6, sp}^
    4d34:	eorcs	pc, r0, r9, asr #17
    4d38:			; <UNDEFINED> instruction: 0xf00f4479
    4d3c:			; <UNDEFINED> instruction: 0xf8d5fe65
    4d40:			; <UNDEFINED> instruction: 0xf7ff9004
    4d44:	blls	3739d0 <fchmod@plt+0x37058c>
    4d48:	ldrdeq	lr, [r4, -r6]
    4d4c:	movwcs	lr, #51667	; 0xc9d3
    4d50:	svclt	0x00084299
    4d54:			; <UNDEFINED> instruction: 0xf47f4290
    4d58:			; <UNDEFINED> instruction: 0xf8d9ad2f
    4d5c:	stmdage	r8!, {r5, ip}^
    4d60:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d64:			; <UNDEFINED> instruction: 0xf47f2800
    4d68:	ldr	sl, [sl, #-3367]!	; 0xfffff2d9
    4d6c:	ldmvs	r0!, {r0, r3, r4, r5, r9, sl, lr}^
    4d70:			; <UNDEFINED> instruction: 0xf87ef012
    4d74:	ldrbtmi	r4, [r9], #-2526	; 0xfffff622
    4d78:	subcs	r6, r0, r2, lsl #20
    4d7c:	eorcs	pc, r0, r9, asr #17
    4d80:	cdp2	0, 4, cr15, cr2, cr15, {0}
    4d84:	ldrdls	pc, [r4], -r5
    4d88:	blt	fffc2d8c <fchmod@plt+0xfffbf948>
    4d8c:	andcs	r4, r5, #3555328	; 0x364000
    4d90:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
    4d94:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d98:	ldmvs	r9, {r2, r3, r8, r9, fp, ip, pc}
    4d9c:	strls	r9, [r0], #-2829	; 0xfffff4f3
    4da0:	movwcs	lr, #51667	; 0xc9d3
    4da4:			; <UNDEFINED> instruction: 0xf982f016
    4da8:			; <UNDEFINED> instruction: 0xf8dae6f8
    4dac:	vst4.8	{d3-d6}, [r3 :64], r0
    4db0:			; <UNDEFINED> instruction: 0xf5b34370
    4db4:			; <UNDEFINED> instruction: 0xf47f4f80
    4db8:	ldmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, fp, sp, pc}^
    4dbc:	ldmib	sp, {r8}^
    4dc0:	addsmi	r2, r9, #48, 6	; 0xc0000000
    4dc4:	addsmi	fp, r0, #8, 30
    4dc8:	stmibge	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    4dcc:			; <UNDEFINED> instruction: 0x0118e9da
    4dd0:	tstcs	r8, #216, 18	; 0x360000
    4dd4:	svclt	0x00084299
    4dd8:			; <UNDEFINED> instruction: 0xf47f4290
    4ddc:			; <UNDEFINED> instruction: 0xf7ffa9dd
    4de0:	bls	2f3460 <fchmod@plt+0x2f001c>
    4de4:	ldmpl	r3, {r2, r6, r7, r8, r9, fp, lr}^
    4de8:			; <UNDEFINED> instruction: 0x46086819
    4dec:			; <UNDEFINED> instruction: 0xf7fe9109
    4df0:	stmdbls	r9, {r7, r8, fp, sp, lr, pc}
    4df4:	strbmi	r4, [r8], -r2, lsl #12
    4df8:			; <UNDEFINED> instruction: 0xf8d0f019
    4dfc:			; <UNDEFINED> instruction: 0x4640e73b
    4e00:	svc	0x00faf7fd
    4e04:	ldmibmi	sp!, {r0, r2, r3, r5, r6, r7, sl, sp, lr, pc}
    4e08:	andcs	r2, r0, r5, lsl #4
    4e0c:			; <UNDEFINED> instruction: 0xf7fe4479
    4e10:	blls	37ef60 <fchmod@plt+0x37bb1c>
    4e14:	andge	pc, r0, sp, asr #17
    4e18:	ldmib	r3, {r0, r3, r4, r5, r9, sl, lr}^
    4e1c:			; <UNDEFINED> instruction: 0xf016230c
    4e20:	ldr	pc, [sp, #-2373]!	; 0xfffff6bb
    4e24:			; <UNDEFINED> instruction: 0x463849b6
    4e28:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4e2c:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e30:			; <UNDEFINED> instruction: 0xf01168b1
    4e34:			; <UNDEFINED> instruction: 0xf7fef9d7
    4e38:	ldmibmi	r2!, {r1, r3, r6, fp, sp, lr, pc}
    4e3c:	andcs	r2, r0, r5, lsl #4
    4e40:			; <UNDEFINED> instruction: 0xf7fe4479
    4e44:	ldmvs	r1!, {r3, r4, r5, fp, sp, lr, pc}
    4e48:			; <UNDEFINED> instruction: 0xf9ccf011
    4e4c:	andcs	r4, r5, #2850816	; 0x2b8000
    4e50:	ldrbtmi	r2, [r9], #-0
    4e54:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e58:			; <UNDEFINED> instruction: 0xf01168b1
    4e5c:	stmibmi	fp!, {r0, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    4e60:	andcs	r2, r0, r5, lsl #4
    4e64:			; <UNDEFINED> instruction: 0xf7fe4479
    4e68:	ldmvs	r1!, {r1, r2, r5, fp, sp, lr, pc}
    4e6c:			; <UNDEFINED> instruction: 0xf9baf011
    4e70:	andcs	r4, r5, #2736128	; 0x29c000
    4e74:	ldrbtmi	r2, [r9], #-0
    4e78:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e7c:			; <UNDEFINED> instruction: 0xf01168b1
    4e80:	blmi	fe94354c <fchmod@plt+0xfe940108>
    4e84:	msrvc	CPSR_c, pc, asr #8
    4e88:	stmiami	r4!, {r0, r1, r5, r7, r9, fp, lr}
    4e8c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4e90:	ldrbtmi	r9, [r8], #-1792	; 0xfffff900
    4e94:			; <UNDEFINED> instruction: 0xf8c0f011
    4e98:	andcs	r4, r5, #2637824	; 0x284000
    4e9c:	ldrbtmi	r2, [r9], #-0
    4ea0:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ea4:			; <UNDEFINED> instruction: 0xf8cd9b0d
    4ea8:	ldrtmi	sl, [r9], -r0
    4eac:	movwcs	lr, #51667	; 0xc9d3
    4eb0:			; <UNDEFINED> instruction: 0xf97af011
    4eb4:	andcs	r4, r5, #2539520	; 0x26c000
    4eb8:	ldrbtmi	r2, [r9], #-0
    4ebc:	svc	0x00faf7fd
    4ec0:			; <UNDEFINED> instruction: 0xf0114639
    4ec4:	ldmibmi	r8, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
    4ec8:	andcs	r4, r5, #32, 12	; 0x2000000
    4ecc:			; <UNDEFINED> instruction: 0xf7fd4479
    4ed0:			; <UNDEFINED> instruction: 0x4641eff2
    4ed4:			; <UNDEFINED> instruction: 0xf986f011
    4ed8:	andcs	r4, r5, #148, 18	; 0x250000
    4edc:	ldrbtmi	r2, [r9], #-0
    4ee0:	svc	0x00e8f7fd
    4ee4:			; <UNDEFINED> instruction: 0xf0114641
    4ee8:	ldmibmi	r1, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    4eec:	andcs	r2, r0, r5, lsl #4
    4ef0:			; <UNDEFINED> instruction: 0xf7fd4479
    4ef4:	strbmi	lr, [r1], -r0, ror #31
    4ef8:			; <UNDEFINED> instruction: 0xf974f011
    4efc:	andcs	r4, r5, #2310144	; 0x234000
    4f00:	ldrbtmi	r2, [r9], #-0
    4f04:	svc	0x00d6f7fd
    4f08:			; <UNDEFINED> instruction: 0xf01168b1
    4f0c:	stmibmi	sl, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    4f10:	andcs	r2, r0, r5, lsl #4
    4f14:			; <UNDEFINED> instruction: 0xf7fd4479
    4f18:	ldmvs	r1!, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4f1c:			; <UNDEFINED> instruction: 0xf962f011
    4f20:	andcs	r4, r5, #2195456	; 0x218000
    4f24:	ldrbtmi	r2, [r9], #-0
    4f28:	svc	0x00c4f7fd
    4f2c:			; <UNDEFINED> instruction: 0xf01168b1
    4f30:	stmibmi	r3, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    4f34:	andcs	r2, r0, r5, lsl #4
    4f38:			; <UNDEFINED> instruction: 0xf7fd4479
    4f3c:	ldmvs	r1!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4f40:			; <UNDEFINED> instruction: 0xf950f011
    4f44:	andcs	r4, r5, #2080768	; 0x1fc000
    4f48:	ldrbtmi	r2, [r9], #-0
    4f4c:	svc	0x00b2f7fd
    4f50:			; <UNDEFINED> instruction: 0xf01168b1
    4f54:	ldmdbmi	ip!, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}^
    4f58:	andcs	r2, r0, r5, lsl #4
    4f5c:			; <UNDEFINED> instruction: 0xf7fd4479
    4f60:	ldmvs	r1!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4f64:	addvc	pc, r0, #1325400064	; 0x4f000000
    4f68:	ldmdage	r1!, {r2, r9, sl, lr}^
    4f6c:	stc2l	0, cr15, [r2, #80]	; 0x50
    4f70:			; <UNDEFINED> instruction: 0xf44f9b0a
    4f74:	ldmvs	r9, {r7, r9, ip, sp, lr}
    4f78:	ldmge	r1!, {r0, r2, r9, sl, lr}
    4f7c:	ldc2	0, cr15, [sl, #80]!	; 0x50
    4f80:	ldrdcc	pc, [r8], -sl
    4f84:	strmi	r4, [r2], -r9, lsr #12
    4f88:			; <UNDEFINED> instruction: 0xf0114620
    4f8c:	stmdbmi	pc!, {r0, r2, r3, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4f90:	andcs	r2, r0, r5, lsl #4
    4f94:			; <UNDEFINED> instruction: 0xf7fd4479
    4f98:	ldmvs	r2!, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    4f9c:			; <UNDEFINED> instruction: 0xf0114641
    4fa0:	stmdbmi	fp!, {r0, r5, r8, fp, ip, sp, lr, pc}^
    4fa4:	andcs	r4, r5, #72, 12	; 0x4800000
    4fa8:			; <UNDEFINED> instruction: 0xf7fd4479
    4fac:	ldmvs	r1!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    4fb0:			; <UNDEFINED> instruction: 0xf918f011
    4fb4:	andcs	r4, r5, #1687552	; 0x19c000
    4fb8:	ldrbtmi	r2, [r9], #-0
    4fbc:	svc	0x007af7fd
    4fc0:			; <UNDEFINED> instruction: 0xf01168b1
    4fc4:	stmdbmi	r4!, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}^
    4fc8:	andcs	r2, r0, r5, lsl #4
    4fcc:			; <UNDEFINED> instruction: 0xf7fd4479
    4fd0:	ldmvs	r1!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4fd4:			; <UNDEFINED> instruction: 0xf906f011
    4fd8:	andcs	r4, r5, #96, 18	; 0x180000
    4fdc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4fe0:	svc	0x0068f7fd
    4fe4:	vst2.32	{d22-d23}, [pc :256], r1
    4fe8:	strmi	r7, [r4], -r0, lsl #5
    4fec:			; <UNDEFINED> instruction: 0xf014a8b1
    4ff0:			; <UNDEFINED> instruction: 0xf8d8fd81
    4ff4:	strmi	r2, [r1], -r8
    4ff8:			; <UNDEFINED> instruction: 0xf0114620
    4ffc:	ldmdbmi	r8, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    5000:	andcs	r2, r0, r5, lsl #4
    5004:			; <UNDEFINED> instruction: 0xf7fd4479
    5008:	ldmvs	r1!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    500c:			; <UNDEFINED> instruction: 0xf8eaf011
    5010:			; <UNDEFINED> instruction: 0x46204954
    5014:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5018:	svc	0x004cf7fd
    501c:			; <UNDEFINED> instruction: 0xf01168b1
    5020:	ldmdbmi	r1, {r0, r5, r6, r7, fp, ip, sp, lr, pc}^
    5024:	stmdals	r9, {r0, r2, r9, sp}
    5028:			; <UNDEFINED> instruction: 0xf7fd4479
    502c:	ldmvs	r1!, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    5030:			; <UNDEFINED> instruction: 0xf8d8f011
    5034:	andcs	r4, r5, #1261568	; 0x134000
    5038:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
    503c:	svc	0x003af7fd
    5040:	strls	r9, [r0], #-2828	; 0xfffff4f4
    5044:	blls	35f2b0 <fchmod@plt+0x35be6c>
    5048:	movwcs	lr, #51667	; 0xc9d3
    504c:			; <UNDEFINED> instruction: 0xf8acf011
    5050:	andcs	r4, r5, #1163264	; 0x11c000
    5054:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
    5058:	svc	0x002cf7fd
    505c:			; <UNDEFINED> instruction: 0xf01168b1
    5060:	blmi	114336c <fchmod@plt+0x113ff28>
    5064:	bicne	pc, r3, r0, asr #4
    5068:	ldrbtmi	r4, [fp], #-2115	; 0xfffff7bd
    506c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    5070:	blmi	10968e0 <fchmod@plt+0x109349c>
    5074:	ldrbtmi	r3, [fp], #-536	; 0xfffffde8
    5078:			; <UNDEFINED> instruction: 0xffcef010
    507c:	vqdmulh.s<illegal width 8>	q10, q0, q0
    5080:	stmdami	r0, {r0, r1, r2, r3, r6, r8, sp}^
    5084:	andls	r4, r0, #2063597568	; 0x7b000000
    5088:			; <UNDEFINED> instruction: 0x461a4478
    508c:	eorcc	r4, ip, #63488	; 0xf800
    5090:			; <UNDEFINED> instruction: 0xf010447b
    5094:	svclt	0x0000ffc1
    5098:	andeq	ip, r1, r0, lsl r4
    509c:	andeq	ip, r1, r6, lsl #4
    50a0:			; <UNDEFINED> instruction: 0x0001c1b8
    50a4:	andeq	ip, r1, sl, lsl r2
    50a8:	andeq	ip, r1, r8, lsr #4
    50ac:	ldrdeq	r0, [r0], -r8
    50b0:	andeq	ip, r1, r8, lsl r2
    50b4:	andeq	fp, r3, r2, lsr #13
    50b8:	muleq	r1, r2, r1
    50bc:	andeq	fp, r1, ip, lsl #20
    50c0:	andeq	r0, r0, r8, lsl r3
    50c4:	andeq	fp, r1, lr, lsl #26
    50c8:	strdeq	ip, [r1], -lr
    50cc:			; <UNDEFINED> instruction: 0x0003b5ba
    50d0:	andeq	fp, r3, lr, ror #10
    50d4:	strdeq	ip, [r1], -sl
    50d8:	andeq	ip, r1, r2, asr #3
    50dc:	andeq	fp, r3, sl, asr #9
    50e0:	andeq	fp, r3, r8, lsl #9
    50e4:	andeq	fp, r1, r8, lsl #17
    50e8:	andeq	fp, r1, r4, lsl #10
    50ec:	strdeq	fp, [r1], -r4
    50f0:	andeq	fp, r1, lr, asr #21
    50f4:	muleq	r1, r6, sp
    50f8:			; <UNDEFINED> instruction: 0x000002b0
    50fc:	andeq	fp, r1, ip, lsl sp
    5100:	muleq	r1, sl, r5
    5104:	andeq	fp, r1, ip, asr #10
    5108:	andeq	fp, r1, lr, asr #7
    510c:	andeq	fp, r1, r0, lsl ip
    5110:	muleq	r1, r6, fp
    5114:	andeq	fp, r1, r0, lsl #13
    5118:	andeq	ip, r1, r2, lsl #15
    511c:	andeq	fp, r1, sl, lsr #13
    5120:	andeq	fp, r1, sl, lsl #25
    5124:	andeq	fp, r1, lr, asr #24
    5128:	andeq	fp, r1, r0, lsl #21
    512c:	andeq	fp, r1, sl, asr #20
    5130:	strdeq	fp, [r1], -ip
    5134:	muleq	r1, sl, lr
    5138:	andeq	fp, r1, ip, lsl fp
    513c:	muleq	r1, lr, sl
    5140:	andeq	fp, r1, ip, lsl #21
    5144:	andeq	fp, r1, sl, asr #20
    5148:	andeq	fp, r1, ip, asr r9
    514c:	andeq	fp, r1, ip, asr #17
    5150:	andeq	fp, r1, r4, lsr #19
    5154:	andeq	fp, r1, lr, ror #18
    5158:	ldrdeq	fp, [r1], -ip
    515c:	andeq	fp, r1, sl, lsl r8
    5160:	andeq	fp, r1, r0, ror r9
    5164:			; <UNDEFINED> instruction: 0x0001bcbe
    5168:	andeq	fp, r1, r0, lsl #26
    516c:	andeq	fp, r1, lr, ror #21
    5170:			; <UNDEFINED> instruction: 0x0001bab2
    5174:	andeq	ip, r1, r6, lsr #11
    5178:	andeq	fp, r1, lr, asr #9
    517c:	andeq	fp, r1, r2, asr #20
    5180:	andeq	ip, r1, ip, lsl #11
    5184:			; <UNDEFINED> instruction: 0x0001b4b4
    5188:	andeq	fp, r1, r8, lsr #20
    518c:	svcmi	0x00f0e92d
    5190:	blhi	c064c <fchmod@plt+0xbd208>
    5194:			; <UNDEFINED> instruction: 0x819cf8df
    5198:	strdlt	r4, [r7], r8
    519c:			; <UNDEFINED> instruction: 0xf0002800
    51a0:			; <UNDEFINED> instruction: 0xf101808c
    51a4:	strmi	r0, [pc], -ip, ror #20
    51a8:	strmi	r4, [r5], -r4, lsl #12
    51ac:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    51b0:	stmibvs	r3, {r3, r5, r6, fp, sp, lr}
    51b4:	strle	r0, [r2, #-1561]!	; 0xfffff9e7
    51b8:			; <UNDEFINED> instruction: 0x46394652
    51bc:			; <UNDEFINED> instruction: 0xf896f005
    51c0:			; <UNDEFINED> instruction: 0xf7fe6840
    51c4:	blmi	17445a0 <fchmod@plt+0x174115c>
    51c8:			; <UNDEFINED> instruction: 0xf8582101
    51cc:	ldmvs	r0!, {r0, r1, sp, lr}
    51d0:	svc	0x001cf7fd
    51d4:	cdp	14, 0, cr1, cr8, cr3, {0}
    51d8:	vmov.i16	d19, #0	; 0x0000
    51dc:	andcs	r8, r0, #134	; 0x86
    51e0:	ldrmi	r2, [r3], r0, lsl #6
    51e4:			; <UNDEFINED> instruction: 0xf8cd469c
    51e8:	stmib	sp, {r3, ip, pc}^
    51ec:			; <UNDEFINED> instruction: 0xf7fdbc00
    51f0:	mrc	14, 0, lr, cr8, cr10, {4}
    51f4:			; <UNDEFINED> instruction: 0xf7fe0a10
    51f8:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
    51fc:	stmdavs	sp!, {r2, r3, r5, r6, r8, ip, lr, pc}
    5200:	bicsle	r2, r5, r0, lsl #26
    5204:			; <UNDEFINED> instruction: 0xf8df4d4d
    5208:			; <UNDEFINED> instruction: 0xf8dfa138
    520c:	ldrbtmi	r9, [sp], #-312	; 0xfffffec8
    5210:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    5214:	blmi	123d290 <fchmod@plt+0x1239e4c>
    5218:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    521c:	subcs	r4, r0, r1, asr r6
    5220:	blx	ffcc1266 <fchmod@plt+0xffcbde22>
    5224:	ldmvs	r0!, {r3, r6, r8, r9, fp, lr}
    5228:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    522c:			; <UNDEFINED> instruction: 0xf7fd6899
    5230:	stmdacs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    5234:	stmdavs	r2!, {r1, r2, r6, r8, ip, lr, pc}^
    5238:	subcs	r4, r0, r9, asr #12
    523c:	vld2.32	{d6,d8}, [r3 :64], r3
    5240:			; <UNDEFINED> instruction: 0xf0437380
    5244:	orrsvs	r0, r3, r0, asr r3
    5248:	blx	ff7c128e <fchmod@plt+0xff7bde4a>
    524c:	stccs	8, cr6, [r0], {36}	; 0x24
    5250:	stmdavs	r3!, {r0, r1, r4, r5, ip, lr, pc}^
    5254:	strtmi	r2, [r9], -r8
    5258:			; <UNDEFINED> instruction: 0xf00f685a
    525c:	stmdavs	r0!, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    5260:	ldrbeq	r6, [sl, #2435]	; 0x983
    5264:			; <UNDEFINED> instruction: 0xf107d5f2
    5268:	ldrtmi	r0, [r9], -ip, ror #4
    526c:			; <UNDEFINED> instruction: 0xf83ef005
    5270:			; <UNDEFINED> instruction: 0xf7fe6840
    5274:	stmdavs	r3!, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
    5278:			; <UNDEFINED> instruction: 0x061b699b
    527c:	ldmdbmi	r3!, {r0, r1, r3, r6, r7, r8, sl, ip, lr, pc}
    5280:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    5284:	blx	ff0412ca <fchmod@plt+0xff03de86>
    5288:	tstcs	r1, fp, lsr #22
    528c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5290:			; <UNDEFINED> instruction: 0xf7fd68b0
    5294:			; <UNDEFINED> instruction: 0xf1b0eebc
    5298:	blle	1087ea0 <fchmod@plt+0x1084a5c>
    529c:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    52a0:	stmdacs	r0, {r0, r2, ip, pc}
    52a4:			; <UNDEFINED> instruction: 0x4658d134
    52a8:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52ac:	stmdavs	r2!, {r4, r5, r8, r9, fp, ip, sp, pc}^
    52b0:			; <UNDEFINED> instruction: 0xf0236993
    52b4:	orrsvs	r0, r3, r0, lsl #7
    52b8:			; <UNDEFINED> instruction: 0xb007e7b0
    52bc:	blhi	c05b8 <fchmod@plt+0xbd174>
    52c0:	svchi	0x00f0e8bd
    52c4:	andcs	r4, r5, #557056	; 0x88000
    52c8:	ldrbtmi	r2, [r9], #-0
    52cc:	ldcl	7, cr15, [r2, #1012]!	; 0x3f4
    52d0:	ldmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}^
    52d4:			; <UNDEFINED> instruction: 0xff86f010
    52d8:	andcs	r4, r5, #491520	; 0x78000
    52dc:	ldrbtmi	r2, [r9], #-0
    52e0:	stcl	7, cr15, [r8, #1012]!	; 0x3f4
    52e4:			; <UNDEFINED> instruction: 0xf01068b1
    52e8:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    52ec:	andcs	r2, r0, r5, lsl #4
    52f0:			; <UNDEFINED> instruction: 0xf7fd4479
    52f4:	ldmvs	r1!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    52f8:			; <UNDEFINED> instruction: 0xff74f010
    52fc:	andcs	r9, r5, #5120	; 0x1400
    5300:			; <UNDEFINED> instruction: 0x46184916
    5304:			; <UNDEFINED> instruction: 0xf7fd4479
    5308:	ldmvs	r1!, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    530c:			; <UNDEFINED> instruction: 0xff6af010
    5310:	andcs	r4, r5, #311296	; 0x4c000
    5314:	ldrbtmi	r2, [r9], #-0
    5318:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    531c:			; <UNDEFINED> instruction: 0xf01068b1
    5320:	ldmdbmi	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    5324:	andcs	r2, r0, r5, lsl #4
    5328:			; <UNDEFINED> instruction: 0xf7fd4479
    532c:	ldmvs	r1!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    5330:			; <UNDEFINED> instruction: 0xff58f010
    5334:	ldrdeq	sl, [r3], -r0
    5338:	andeq	r0, r0, r8, lsl r3
    533c:	andeq	fp, r1, lr, lsl #25
    5340:	andeq	fp, r1, ip, ror #25
    5344:	andeq	fp, r1, sl, lsl #26
    5348:	andeq	r0, r0, ip, lsl r3
    534c:	andeq	fp, r1, sl, lsr ip
    5350:	ldrdeq	fp, [r1], -r2
    5354:	muleq	r1, r6, r6
    5358:	muleq	r1, r4, fp
    535c:	andeq	fp, r1, r0, ror r6
    5360:	andeq	fp, r1, r6, asr #23
    5364:	andeq	fp, r1, ip, asr fp
    5368:			; <UNDEFINED> instruction: 0x4604b538
    536c:			; <UNDEFINED> instruction: 0xf007460d
    5370:			; <UNDEFINED> instruction: 0xf8d4f88d
    5374:	andcs	r3, r3, #172	; 0xac
    5378:	andsvs	r2, sl, ip
    537c:			; <UNDEFINED> instruction: 0xf80af012
    5380:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    5384:	stmib	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr}^
    5388:	andvs	r4, r2, r1, lsl #10
    538c:	cfldr32lt	mvfx6, [r8, #-864]!	; 0xfffffca0
    5390:	andeq	sl, r3, lr, lsl #27
    5394:			; <UNDEFINED> instruction: 0x4604b5f8
    5398:			; <UNDEFINED> instruction: 0x461f4610
    539c:	strmi	r4, [r0, sp, lsl #12]!
    53a0:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    53a4:	cmple	r0, r0, lsl #16
    53a8:	ldmpl	fp, {r0, r1, r2, r5, r9, fp, lr}
    53ac:	orrlt	r6, ip, #28, 16	; 0x1c0000
    53b0:	mlascc	r0, r5, r8, pc	; <UNPREDICTABLE>
    53b4:			; <UNDEFINED> instruction: 0x4606b1b3
    53b8:	addne	pc, r0, pc, asr #8
    53bc:	stc2l	0, cr15, [r4, #-16]!
    53c0:	lslslt	r4, r4, #12
    53c4:	andcs	r4, r5, #540672	; 0x84000
    53c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    53cc:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    53d0:	strmi	r2, [r4], -r1, lsl #2
    53d4:			; <UNDEFINED> instruction: 0xf0154628
    53d8:			; <UNDEFINED> instruction: 0x463afa13
    53dc:	strtmi	r4, [r0], -r1, lsl #12
    53e0:	mcr2	0, 3, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
    53e4:	strtmi	r9, [r8], -r6, lsl #18
    53e8:			; <UNDEFINED> instruction: 0xffbef7ff
    53ec:	strtmi	r2, [r0], -r1, lsl #8
    53f0:	ldmdbmi	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    53f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    53f8:	ldcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    53fc:	strmi	r2, [r6], -r1, lsl #2
    5400:			; <UNDEFINED> instruction: 0xf0154628
    5404:			; <UNDEFINED> instruction: 0x463af9fd
    5408:	ldrtmi	r4, [r0], -r1, lsl #12
    540c:	mrc2	0, 3, pc, cr4, cr5, {0}
    5410:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    5414:	andcs	r4, r5, #245760	; 0x3c000
    5418:			; <UNDEFINED> instruction: 0xf7fd4479
    541c:	bls	200954 <fchmod@plt+0x1fd510>
    5420:			; <UNDEFINED> instruction: 0xf0154639
    5424:	strtmi	pc, [r0], -r9, ror #28
    5428:	stmdbmi	fp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    542c:	andcs	r2, r0, r5, lsl #4
    5430:	ldrbtmi	r2, [r9], #-1026	; 0xfffffbfe
    5434:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    5438:	ldrtmi	r9, [r9], -r7, lsl #20
    543c:	mrc2	0, 1, pc, cr6, cr5, {0}
    5440:	svclt	0x0000e7d5
    5444:	andeq	sl, r3, r6, asr #17
    5448:	andeq	r0, r0, r4, asr #5
    544c:	muleq	r1, lr, fp
    5450:			; <UNDEFINED> instruction: 0x0001bbb6
    5454:	ldrdeq	fp, [r1], -r8
    5458:	andeq	fp, r1, lr, lsl #22
    545c:	mvnsmi	lr, sp, lsr #18
    5460:	ldcmi	6, cr4, [lr, #-48]	; 0xffffffd0
    5464:	cfstr32vc	mvfx15, [r6, #-692]	; 0xfffffd4c
    5468:			; <UNDEFINED> instruction: 0x46064b1d
    546c:	ldmdbmi	sp, {r0, r2, r3, r4, r5, r6, sl, lr}
    5470:	mulcs	r0, r0, r6
    5474:	andcs	r5, r5, #15400960	; 0xeb0000
    5478:	svcge	0x00054479
    547c:	orrls	r6, r5, #1769472	; 0x1b0000
    5480:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5484:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    5488:	ldfmis	f2, [r7, #-4]
    548c:	andls	r4, r3, sp, ror r4
    5490:			; <UNDEFINED> instruction: 0xf0154620
    5494:	blls	103b70 <fchmod@plt+0x10072c>
    5498:	andvc	pc, r0, #1325400064	; 0x4f000000
    549c:	andls	r2, r0, r1, lsl #2
    54a0:			; <UNDEFINED> instruction: 0xf7fd4638
    54a4:	ldmdavs	r1!, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    54a8:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    54ac:			; <UNDEFINED> instruction: 0x4632463b
    54b0:	stmdavs	r9, {r3, r5, r9, sl, lr}
    54b4:	andeq	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    54b8:	stmdami	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    54bc:			; <UNDEFINED> instruction: 0xff6af7ff
    54c0:	blmi	1d7cf4 <fchmod@plt+0x1d48b0>
    54c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    54c8:	blls	fe15f538 <fchmod@plt+0xfe15c0f4>
    54cc:	qaddle	r4, sl, r3
    54d0:	cfstr32vc	mvfx15, [r6, #-52]	; 0xffffffcc
    54d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    54d8:	ldcl	7, cr15, [r8], #1012	; 0x3f4
    54dc:	strdeq	sl, [r3], -ip
    54e0:	andeq	r0, r0, r4, lsr #5
    54e4:			; <UNDEFINED> instruction: 0x0001bbb8
    54e8:	ldrdeq	sl, [r3], -ip
    54ec:	andeq	r0, r0, r0, ror #5
    54f0:	andeq	sl, r3, r4, lsr #15
    54f4:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    54f8:	cfldrdvs	mvd4, [ip, #492]	; 0x1ec
    54fc:	strtmi	fp, [r0], -ip, lsr #2
    5500:			; <UNDEFINED> instruction: 0xf7fd6824
    5504:	stccs	12, cr14, [r0], {122}	; 0x7a
    5508:	blmi	f9cf4 <fchmod@plt+0xf68b0>
    550c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    5510:	cfldr32lt	mvfx6, [r0, #-872]	; 0xfffffc98
    5514:	andeq	sl, r3, r8, lsl ip
    5518:	andeq	sl, r3, r2, lsl #24
    551c:	andgt	pc, ip, #14614528	; 0xdf0000
    5520:	push	{r8, r9, sp}
    5524:			; <UNDEFINED> instruction: 0xf5ad4ff0
    5528:	svcmi	0x00817d0b
    552c:	movwls	r4, #1276	; 0x4fc
    5530:	cdpge	12, 0, cr10, cr5, cr6, {0}
    5534:			; <UNDEFINED> instruction: 0xf85c460d
    5538:	ldrmi	r7, [r2], r7
    553c:	ldrtmi	r4, [r2], -r1, lsr #12
    5540:			; <UNDEFINED> instruction: 0x9789683f
    5544:	streq	pc, [r0, -pc, asr #32]
    5548:	movwcc	lr, #2500	; 0x9c4
    554c:	eorsvs	r6, r3, r3, lsr #1
    5550:			; <UNDEFINED> instruction: 0xf0029002
    5554:			; <UNDEFINED> instruction: 0xf8dffd75
    5558:	ldrbtmi	r8, [r8], #476	; 0x1dc
    555c:	cmple	r7, r0, lsl #16
    5560:			; <UNDEFINED> instruction: 0xf0184620
    5564:	ldmdavs	r0!, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    5568:	blmi	1cf1a10 <fchmod@plt+0x1cee5cc>
    556c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5570:	blcs	1f5e4 <fchmod@plt+0x1c1a0>
    5574:	ldmdbmi	r1!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}^
    5578:	andcs	r2, r0, r5, lsl #4
    557c:	stmdbeq	ip!, {r0, r2, r8, ip, sp, lr, pc}^
    5580:			; <UNDEFINED> instruction: 0xf7fd4479
    5584:			; <UNDEFINED> instruction: 0x4649ec98
    5588:	strmi	r2, [r3], r1, lsl #4
    558c:			; <UNDEFINED> instruction: 0xf0154628
    5590:	stmiavs	r3!, {r0, r2, r4, r8, fp, ip, sp, lr, pc}
    5594:			; <UNDEFINED> instruction: 0x46024651
    5598:			; <UNDEFINED> instruction: 0xf0154658
    559c:	strtmi	pc, [r0], -sp, lsr #27
    55a0:	stc2l	0, cr15, [r8, #-96]!	; 0xffffffa0
    55a4:	ldmvs	r8, {r1, r8, r9, fp, ip, pc}
    55a8:			; <UNDEFINED> instruction: 0xffd0f004
    55ac:			; <UNDEFINED> instruction: 0xf0402800
    55b0:	ldmdavs	r3!, {r2, r3, r4, r7, pc}
    55b4:			; <UNDEFINED> instruction: 0xb12b2205
    55b8:			; <UNDEFINED> instruction: 0xf8584b5f
    55bc:	ldmdavs	fp, {r0, r1, ip, sp}
    55c0:	rsbsle	r2, lr, r0, lsl #22
    55c4:	andcs	r4, r0, lr, asr r9
    55c8:			; <UNDEFINED> instruction: 0xf7fd4479
    55cc:			; <UNDEFINED> instruction: 0x4649ec74
    55d0:	strmi	r2, [r4], -r1, lsl #4
    55d4:			; <UNDEFINED> instruction: 0xf0154628
    55d8:			; <UNDEFINED> instruction: 0x4601f8f1
    55dc:			; <UNDEFINED> instruction: 0xf0104620
    55e0:	ldmdbmi	r8, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    55e4:	ldrbmi	r2, [r8], -r5, lsl #4
    55e8:			; <UNDEFINED> instruction: 0xf7fd4479
    55ec:	ldrbmi	lr, [r1], -r4, ror #24
    55f0:	ldmdavs	r0!, {r0, r1, r9, sl, lr}
    55f4:			; <UNDEFINED> instruction: 0xf015461e
    55f8:	ldrbmi	pc, [r2], -r3, lsl #18	; <UNPREDICTABLE>
    55fc:	strmi	r4, [r7], -r9, asr #12
    5600:			; <UNDEFINED> instruction: 0xf0154628
    5604:			; <UNDEFINED> instruction: 0x4639f8db
    5608:	ldrtmi	r4, [r0], -r2, lsl #12
    560c:	ldc2l	0, cr15, [r4, #-84]!	; 0xffffffac
    5610:			; <UNDEFINED> instruction: 0xf0184620
    5614:	bmi	1344ad8 <fchmod@plt+0x1341694>
    5618:	ldrbtmi	r4, [sl], #-2885	; 0xfffff4bb
    561c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5620:	subsmi	r9, sl, r9, lsl #23
    5624:			; <UNDEFINED> instruction: 0xf50dd16a
    5628:	pop	{r0, r1, r3, r8, sl, fp, ip, sp, lr}
    562c:			; <UNDEFINED> instruction: 0xf0068ff0
    5630:	ldmdavs	r3!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    5634:	ldrdcc	pc, [ip], r3	; <UNPREDICTABLE>
    5638:	ldrdlt	pc, [r0], -r3
    563c:	svceq	0x0000f1bb
    5640:	stmdbmi	r2, {r1, r2, r3, r4, r6, r8, ip, lr, pc}^
    5644:	ldrbmi	r2, [r8], -r5, lsl #4
    5648:	stmdbeq	ip!, {r0, r2, r8, ip, sp, lr, pc}^
    564c:			; <UNDEFINED> instruction: 0xf10d4479
    5650:			; <UNDEFINED> instruction: 0xf7fd0a24
    5654:			; <UNDEFINED> instruction: 0x4649ec30
    5658:	andls	r2, r3, r1, lsl #4
    565c:			; <UNDEFINED> instruction: 0xf0154628
    5660:	blls	10391c <fchmod@plt+0x1004d8>
    5664:	andvc	pc, r0, #1325400064	; 0x4f000000
    5668:	andls	r2, r0, r1, lsl #2
    566c:			; <UNDEFINED> instruction: 0xf7fd4650
    5670:	ldmdbmi	r7!, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    5674:	ldrbmi	r2, [r8], -r5, lsl #4
    5678:			; <UNDEFINED> instruction: 0xf7fd4479
    567c:	tstcs	r1, ip, lsl ip
    5680:	ldmdavs	r0!, {r0, r1, ip, pc}
    5684:			; <UNDEFINED> instruction: 0xf8bcf015
    5688:	ldrbmi	r9, [r2], -r3, lsl #22
    568c:	ldrmi	r4, [r8], -r1, lsl #12
    5690:	ldc2	0, cr15, [r2, #-84]!	; 0xffffffac
    5694:	bls	97b58 <fchmod@plt+0x94714>
    5698:			; <UNDEFINED> instruction: 0xf8584653
    569c:	ldmvs	r2, {r0}
    56a0:			; <UNDEFINED> instruction: 0xf8cd6831
    56a4:	stmiavs	r7!, {ip, sp, pc}
    56a8:			; <UNDEFINED> instruction: 0xf7ff9701
    56ac:	stmdacs	r1, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    56b0:	addsle	r4, r6, r2, lsl #13
    56b4:			; <UNDEFINED> instruction: 0xf0184620
    56b8:			; <UNDEFINED> instruction: 0xf1bafcdd
    56bc:	stcle	15, cr0, [sl]
    56c0:	stmdbmi	r5!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    56c4:			; <UNDEFINED> instruction: 0xf7fd4479
    56c8:	andcs	lr, r1, #251904	; 0x3d800
    56cc:	strmi	r4, [r4], -r9, asr #12
    56d0:			; <UNDEFINED> instruction: 0xf0154628
    56d4:	tstcs	r1, r3, ror r8	; <UNPREDICTABLE>
    56d8:	ldmdavs	r0!, {r0, r2, r9, sl, lr}
    56dc:			; <UNDEFINED> instruction: 0xf890f015
    56e0:	strmi	r4, [r2], -r9, lsr #12
    56e4:			; <UNDEFINED> instruction: 0xf0104620
    56e8:	ldmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    56ec:	andcs	r2, r0, r5, lsl #4
    56f0:			; <UNDEFINED> instruction: 0xf7fd4479
    56f4:			; <UNDEFINED> instruction: 0xf015ebe0
    56f8:			; <UNDEFINED> instruction: 0xe78cfcd9
    56fc:	bl	ff9c36f8 <fchmod@plt+0xff9c02b4>
    5700:	tstcs	r3, r8, lsr #12
    5704:			; <UNDEFINED> instruction: 0xf87cf015
    5708:	blmi	597f64 <fchmod@plt+0x594b20>
    570c:	tstpl	r7, r0, asr #4	; <UNPREDICTABLE>
    5710:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    5714:	strmi	r3, [r5], -r0, asr #4
    5718:			; <UNDEFINED> instruction: 0xf8d06830
    571c:	ldmdami	r2, {r2, r3, r5, r7, lr}
    5720:	ldrbtmi	r6, [r8], #-2084	; 0xfffff7dc
    5724:	strpl	lr, [r0], #-2509	; 0xfffff633
    5728:	ldc2l	0, cr15, [r6], #-64	; 0xffffffc0
    572c:	andeq	sl, r3, ip, lsr r7
    5730:	andeq	r0, r0, r4, lsr #5
    5734:	andeq	sl, r3, lr, lsl #14
    5738:	andeq	r0, r0, r4, asr #5
    573c:	andeq	fp, r1, ip, lsl #23
    5740:	strdeq	fp, [r1], -r8
    5744:	strdeq	fp, [r1], -ip
    5748:	andeq	sl, r3, lr, asr #12
    574c:	andeq	fp, r1, ip, lsr sl
    5750:	andeq	fp, r1, r8, lsr #20
    5754:	andeq	r0, r0, r4, ror r3
    5758:	muleq	r1, r0, sl
    575c:	andeq	fp, r1, ip, lsr sl
    5760:	andeq	fp, r1, r0, lsl #30
    5764:	andeq	fp, r1, r2, lsr r9
    5768:	andeq	sl, r1, sl, lsl lr
    576c:	svcmi	0x00f0e92d
    5770:	stc	3, cr2, [sp, #-0]
    5774:	strmi	r8, [sp], -r2, lsl #22
    5778:	ldrmi	r4, [r7], -r6, ror #29
    577c:	ldrbtmi	r4, [lr], #-3302	; 0xfffff31a
    5780:			; <UNDEFINED> instruction: 0xf10db08d
    5784:	bge	1077dc <fchmod@plt+0x104398>
    5788:	ldmdbpl	r4!, {r8, r9, ip, pc}
    578c:	stmdavs	r4!, {r0, r6, r9, sl, lr}
    5790:			; <UNDEFINED> instruction: 0xf04f940b
    5794:	movwls	r0, #21504	; 0x5400
    5798:	stmib	sp, {r1, ip, pc}^
    579c:	stmib	sp, {r1, r2, r8, r9, ip, sp}^
    57a0:	movwls	r3, #41736	; 0xa308
    57a4:			; <UNDEFINED> instruction: 0xf0029304
    57a8:	stmdacs	r0, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
    57ac:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    57b0:	stmdacs	r0, {r2, fp, ip, pc}
    57b4:	adcshi	pc, r6, r0
    57b8:	cdp2	0, 6, cr15, cr8, cr6, {0}
    57bc:			; <UNDEFINED> instruction: 0xf8d29a04
    57c0:	ldmdavs	fp, {r2, r3, r5, r7, ip, sp}
    57c4:			; <UNDEFINED> instruction: 0xf0002b02
    57c8:			; <UNDEFINED> instruction: 0xf895810c
    57cc:	blcs	11994 <fchmod@plt+0xe550>
    57d0:	addshi	pc, r2, r0, asr #32
    57d4:	blcc	5fa28 <fchmod@plt+0x5c5e4>
    57d8:	vqdmulh.s<illegal width 8>	d18, d0, d1
    57dc:			; <UNDEFINED> instruction: 0xf8928097
    57e0:	blcs	118a8 <fchmod@plt+0xe464>
    57e4:	rscshi	pc, r5, r0, asr #32
    57e8:	ldrdcc	pc, [ip], r2	; <UNPREDICTABLE>
    57ec:	mrcne	8, 6, r6, cr6, cr10, {0}
    57f0:			; <UNDEFINED> instruction: 0x2601bf18
    57f4:	svclt	0x00082a00
    57f8:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    57fc:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
    5800:	strcs	r4, [r1], #-2502	; 0xfffff63a
    5804:	andsvs	r2, ip, r5, lsl #4
    5808:			; <UNDEFINED> instruction: 0x46304479
    580c:	bl	14c3808 <fchmod@plt+0x14c03c4>
    5810:			; <UNDEFINED> instruction: 0xf1054621
    5814:	strmi	r0, [r1], ip, ror #20
    5818:			; <UNDEFINED> instruction: 0xf0149804
    581c:	qsub8mi	pc, r2, r1	; <UNPREDICTABLE>
    5820:	pkhtbmi	r4, r3, r1, asr #12
    5824:			; <UNDEFINED> instruction: 0xf0144628
    5828:	ldrbmi	pc, [r9], -r9, asr #31	; <UNPREDICTABLE>
    582c:	strbmi	r4, [r8], -r2, lsl #12
    5830:	stc2l	0, cr15, [r2], #-84	; 0xffffffac
    5834:	stmdbvs	r3, {r2, fp, ip, pc}
    5838:	blcs	94454 <fchmod@plt+0x91010>
    583c:	mrshi	pc, R10_fiq	; <UNPREDICTABLE>
    5840:			; <UNDEFINED> instruction: 0xf8d36803
    5844:	stccs	0, cr4, [r0], {228}	; 0xe4
    5848:			; <UNDEFINED> instruction: 0xf10dd070
    584c:	and	r0, r2, r0, lsr #18
    5850:	stccs	8, cr6, [r0], {228}	; 0xe4
    5854:	stmdavs	r0!, {r0, r3, r5, r6, ip, lr, pc}
    5858:	blcc	9fb6c <fchmod@plt+0x9c728>
    585c:	ldmle	r7!, {r0, r8, r9, fp, sp}^
    5860:	strbmi	r2, [r9], -r0, lsl #6
    5864:			; <UNDEFINED> instruction: 0x9600461a
    5868:	blx	ffac187a <fchmod@plt+0xffabe436>
    586c:	mvnle	r2, r0, lsl #16
    5870:			; <UNDEFINED> instruction: 0xf0184648
    5874:	bls	2c4710 <fchmod@plt+0x2c12cc>
    5878:	strtmi	r9, [r0], -r4, lsl #18
    587c:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    5880:	mvnle	r2, r0, lsl #16
    5884:	andcs	r9, r0, #4, 22	; 0x1000
    5888:	ldrdcc	pc, [ip], r3	; <UNPREDICTABLE>
    588c:			; <UNDEFINED> instruction: 0x4640601a
    5890:	blx	fe5c18fa <fchmod@plt+0xfe5be4b6>
    5894:	andcs	r4, r5, #2654208	; 0x288000
    5898:	ldrbtmi	r2, [r9], #-0
    589c:	bl	2c3898 <fchmod@plt+0x2c0454>
    58a0:	ldrbmi	r2, [r1], -r1, lsl #4
    58a4:	strtmi	r4, [r8], -r4, lsl #12
    58a8:			; <UNDEFINED> instruction: 0xff88f014
    58ac:	ldrtmi	r9, [r9], -r7, lsl #22
    58b0:	strtmi	r4, [r0], -r2, lsl #12
    58b4:	stc2	0, cr15, [r0], #-84	; 0xffffffac
    58b8:	ldmvs	r8, {r1, r8, r9, fp, ip, pc}
    58bc:	cdp2	0, 6, cr15, cr6, cr4, {0}
    58c0:	stmdacs	r0, {r0, r2, r9, sp}
    58c4:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    58c8:	mulcs	r0, r6, r9
    58cc:			; <UNDEFINED> instruction: 0xf7fd4479
    58d0:			; <UNDEFINED> instruction: 0xf015eaf2
    58d4:	strbmi	pc, [r0], -fp, ror #23	; <UNPREDICTABLE>
    58d8:	blx	ff341942 <fchmod@plt+0xff33e4fe>
    58dc:	blmi	fe39832c <fchmod@plt+0xfe394ee8>
    58e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58e4:	blls	2df954 <fchmod@plt+0x2dc510>
    58e8:			; <UNDEFINED> instruction: 0xf040405a
    58ec:	andlt	r8, sp, sp, ror #1
    58f0:	blhi	c0bec <fchmod@plt+0xbd7a8>
    58f4:	svchi	0x00f0e8bd
    58f8:	mlascc	r0, r2, r8, pc	; <UNPREDICTABLE>
    58fc:			; <UNDEFINED> instruction: 0xf47f2b00
    5900:	ldmvs	r3, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    5904:	blcs	54510 <fchmod@plt+0x510cc>
    5908:	svcge	0x006ef63f
    590c:	beq	1b41d28 <fchmod@plt+0x1b3e8e4>
    5910:	msreq	CPSR_fs, #-2147483648	; 0x80000000
    5914:	ldrbmi	r4, [r1], -r8, lsr #12
    5918:			; <UNDEFINED> instruction: 0xff5cf7fd
    591c:	adcsle	r2, r6, r0, lsl #16
    5920:	ldrb	r9, [ip, -r4, lsl #20]
    5924:	beq	1b41d40 <fchmod@plt+0x1b3e8fc>
    5928:	stmdals	r4, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    592c:	vmlscs.f32	s12, s1, s12
    5930:	blmi	1fb9ad8 <fchmod@plt+0x1fb6694>
    5934:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5938:	cdp	7, 0, cr9, cr8, cr3, {0}
    593c:	ldrbtmi	r8, [fp], #-2576	; 0xfffff5f0
    5940:	ldrmi	r4, [fp], pc, lsr #12
    5944:	ldmdavs	r6!, {r1, sp, lr, pc}^
    5948:	subsle	r2, r6, r0, lsl #28
    594c:	blcs	19fd20 <fchmod@plt+0x19c8dc>
    5950:	ldmvs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5954:			; <UNDEFINED> instruction: 0xf8d3685b
    5958:	stccs	0, cr4, [r0], {228}	; 0xe4
    595c:	strcs	sp, [r0, #-243]	; 0xffffff0d
    5960:	stmiavs	r4!, {r1, sp, lr, pc}^
    5964:	rscle	r2, lr, r0, lsl #24
    5968:	stmiavs	r3, {r5, fp, sp, lr}^
    596c:	blcs	5457c <fchmod@plt+0x51138>
    5970:	movwcs	sp, #2295	; 0x8f7
    5974:	ldrmi	r4, [sl], -r9, asr #12
    5978:			; <UNDEFINED> instruction: 0xf0029500
    597c:	strmi	pc, [r0], r1, ror #22
    5980:	mvnle	r2, r0, lsl #16
    5984:			; <UNDEFINED> instruction: 0xf0184648
    5988:	andcs	pc, r5, #27648	; 0x6c00
    598c:	ldrbmi	r4, [r9], -r0, asr #12
    5990:	b	fe44398c <fchmod@plt+0xfe440548>
    5994:	strmi	r2, [r0], r1, lsl #2
    5998:			; <UNDEFINED> instruction: 0xf0149804
    599c:	ldmvs	r3!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    59a0:	ldmdavs	sl, {r0, r1, r3, r4, r6, fp, sp, lr}^
    59a4:	strbmi	r4, [r0], -r1, lsl #12
    59a8:	blx	fe9c1a06 <fchmod@plt+0xfe9be5c2>
    59ac:	stmdbls	r4, {r1, r3, r9, fp, ip, pc}
    59b0:			; <UNDEFINED> instruction: 0xf7ff4620
    59b4:	stmdacs	r0, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    59b8:			; <UNDEFINED> instruction: 0x463dd1d3
    59bc:	bhi	441224 <fchmod@plt+0x43dde0>
    59c0:	ldrb	r9, [pc, -r3, lsl #30]
    59c4:			; <UNDEFINED> instruction: 0xf0184640
    59c8:	stmdage	r8, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    59cc:	blx	14c1a36 <fchmod@plt+0x14be5f2>
    59d0:	vst1.32	{d30}, [pc], r4
    59d4:			; <UNDEFINED> instruction: 0xf0041080
    59d8:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    59dc:	bls	139c6c <fchmod@plt+0x136828>
    59e0:	blls	bf5f0 <fchmod@plt+0xbc1ac>
    59e4:	andls	r6, r4, r8, lsl r8
    59e8:	ldc2l	0, cr15, [r0, #-24]	; 0xffffffe8
    59ec:			; <UNDEFINED> instruction: 0x3070f895
    59f0:	blcs	2c208 <fchmod@plt+0x28dc4>
    59f4:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    59f8:	mrc	7, 0, lr, cr8, cr14, {3}
    59fc:			; <UNDEFINED> instruction: 0x463d8a10
    5a00:	svcls	0x00039804
    5a04:			; <UNDEFINED> instruction: 0xf8f6f004
    5a08:			; <UNDEFINED> instruction: 0xf47f2800
    5a0c:	stmdals	r4, {r0, r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    5a10:	ldrbeq	r6, [fp, r3, asr #17]
    5a14:			; <UNDEFINED> instruction: 0xf009d434
    5a18:	strbmi	pc, [r0], -fp, asr #22	; <UNPREDICTABLE>
    5a1c:	blx	ac1a86 <fchmod@plt+0xabe642>
    5a20:			; <UNDEFINED> instruction: 0xf018a808
    5a24:	stmdbmi	r2, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    5a28:	andcs	r2, r0, r5, lsl #4
    5a2c:			; <UNDEFINED> instruction: 0xf7fd4479
    5a30:	tstcs	r1, r2, asr #20
    5a34:	stmdals	r4, {r2, r9, sl, lr}
    5a38:	mcr2	0, 7, pc, cr2, cr4, {0}	; <UNPREDICTABLE>
    5a3c:	andcs	r4, r1, #84934656	; 0x5100000
    5a40:	strtmi	r4, [r8], -r6, lsl #12
    5a44:	mrc2	0, 5, pc, cr10, cr4, {0}
    5a48:			; <UNDEFINED> instruction: 0x46024631
    5a4c:			; <UNDEFINED> instruction: 0xf0154620
    5a50:	smlsld	pc, r3, r3, fp	; <UNPREDICTABLE>
    5a54:	andcs	r4, r5, #901120	; 0xdc000
    5a58:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5a5c:	b	ac3a58 <fchmod@plt+0xac0614>
    5a60:	strmi	r4, [r6], -r1, lsr #12
    5a64:			; <UNDEFINED> instruction: 0xf0149804
    5a68:	strmi	pc, [r1], -fp, asr #29
    5a6c:			; <UNDEFINED> instruction: 0xf0154630
    5a70:	stmdals	r4, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
    5a74:			; <UNDEFINED> instruction: 0xf8bef004
    5a78:			; <UNDEFINED> instruction: 0xf47f2800
    5a7c:	strb	sl, [r6, r3, lsl #30]
    5a80:	andne	pc, r0, pc, asr #8
    5a84:	blx	41a9c <fchmod@plt+0x3e658>
    5a88:	cmnlt	r8, r5, lsl #4
    5a8c:	andcs	r4, r0, sl, lsr #18
    5a90:			; <UNDEFINED> instruction: 0xf7fd4479
    5a94:	tstcs	r1, r0, lsl sl
    5a98:	stmdals	r4, {r2, r9, sl, lr}
    5a9c:	mrc2	0, 5, pc, cr0, cr4, {0}
    5aa0:	strtmi	r4, [r0], -r1, lsl #12
    5aa4:	blx	a41b02 <fchmod@plt+0xa3e6be>
    5aa8:	ldr	r9, [r4, r4, lsl #16]!
    5aac:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
    5ab0:	b	43aac <fchmod@plt+0x40668>
    5ab4:	strmi	r2, [r4], -r1, lsl #2
    5ab8:			; <UNDEFINED> instruction: 0xf0149804
    5abc:	strmi	pc, [r1], -r1, lsr #29
    5ac0:			; <UNDEFINED> instruction: 0xf0154620
    5ac4:			; <UNDEFINED> instruction: 0xe6ddfb19
    5ac8:	b	43ac4 <fchmod@plt+0x40680>
    5acc:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    5ad0:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ad4:	andcs	r4, r1, #84934656	; 0x5100000
    5ad8:	strtmi	r4, [r8], -r4, lsl #12
    5adc:	mcr2	0, 3, pc, cr14, cr4, {0}	; <UNPREDICTABLE>
    5ae0:	strtmi	r4, [r0], -r1, lsl #12
    5ae4:	blx	1841b2e <fchmod@plt+0x183e6ea>
    5ae8:	tstcs	r3, r8, lsr #12
    5aec:	mcr2	0, 4, pc, cr8, cr4, {0}	; <UNPREDICTABLE>
    5af0:	blmi	558348 <fchmod@plt+0x554f04>
    5af4:	cmppl	r9, r0, asr #4	; <UNPREDICTABLE>
    5af8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    5afc:			; <UNDEFINED> instruction: 0x46053250
    5b00:			; <UNDEFINED> instruction: 0xf8d09804
    5b04:	ldmdami	r1, {r2, r3, r5, r7, lr}
    5b08:	ldrbtmi	r6, [r8], #-2084	; 0xfffff7dc
    5b0c:	strpl	lr, [r0], #-2509	; 0xfffff633
    5b10:	blx	fe0c1b58 <fchmod@plt+0xfe0be714>
    5b14:	andeq	sl, r3, sl, ror #9
    5b18:	andeq	r0, r0, r4, lsr #5
    5b1c:	andeq	fp, r1, ip, lsr sl
    5b20:	andeq	fp, r1, r2, ror r8
    5b24:	andeq	fp, r1, ip, ror #21
    5b28:	andeq	sl, r3, r8, lsl #7
    5b2c:	andeq	fp, r1, r2, ror r9
    5b30:	andeq	fp, r1, r8, lsr r9
    5b34:	andeq	fp, r1, r6, lsl r8
    5b38:	andeq	fp, r1, r4, asr r8
    5b3c:	andeq	fp, r1, r2, lsl #17
    5b40:			; <UNDEFINED> instruction: 0x0001b8ba
    5b44:	andeq	fp, r1, r8, lsl fp
    5b48:	strdeq	fp, [r1], -r6
    5b4c:	andeq	sl, r1, r2, lsr sl
    5b50:	movweq	lr, #2513	; 0x9d1
    5b54:			; <UNDEFINED> instruction: 0xf8032200
    5b58:			; <UNDEFINED> instruction: 0xf0142c01
    5b5c:	svclt	0x0000b8ab
    5b60:	cfstr32mi	mvfx11, [r6], {16}
    5b64:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    5b68:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    5b6c:	tstcs	r0, r0, lsr #26
    5b70:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b74:	eorvc	r2, r3, r0, lsl #6
    5b78:	svclt	0x0000bd10
    5b7c:	andeq	sl, r3, ip, lsr #11
    5b80:	blmi	ff89870c <fchmod@plt+0xff8952c8>
    5b84:	svcmi	0x00f0e92d
    5b88:			; <UNDEFINED> instruction: 0xf5ad447a
    5b8c:	stclmi	13, cr7, [r0, #52]!	; 0x34
    5b90:	andls	r2, r4, r0, lsl #8
    5b94:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5b98:	orrls	r6, fp, #1769472	; 0x1b0000
    5b9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ba0:	strls	r9, [sp], #-1285	; 0xfffffafb
    5ba4:	blx	f41bd0 <fchmod@plt+0xf3e78c>
    5ba8:			; <UNDEFINED> instruction: 0x462a4bda
    5bac:	stmiapl	fp!, {r5, r9, sl, lr}^
    5bb0:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
    5bb4:	stmiapl	fp!, {r3, r4, r6, r7, r8, r9, fp, lr}^
    5bb8:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    5bbc:	svclt	0x00082b25
    5bc0:	andvc	pc, r0, pc, asr #8
    5bc4:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    5bc8:			; <UNDEFINED> instruction: 0xff58f00c
    5bcc:	mcrr2	0, 0, pc, r2, cr4	; <UNPREDICTABLE>
    5bd0:	ldc2l	0, cr15, [r8, #-52]	; 0xffffffcc
    5bd4:	blmi	ff42cff0 <fchmod@plt+0xff429bac>
    5bd8:	stmiapl	ip!, {r4, r6, r7, fp, lr}^
    5bdc:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    5be0:			; <UNDEFINED> instruction: 0xf0116819
    5be4:	blmi	ff3c4708 <fchmod@plt+0xff3c12c4>
    5be8:	stmiapl	fp!, {r2, r9, fp, ip, pc}^
    5bec:	ldmdavs	fp, {r4, fp, sp, lr}
    5bf0:			; <UNDEFINED> instruction: 0xf0402b00
    5bf4:	stmdacs	r0, {r0, r5, r6, r7, pc}
    5bf8:	msrhi	SPSR_, r0
    5bfc:	andls	r9, ip, #4, 20	; 0x4000
    5c00:			; <UNDEFINED> instruction: 0xac0c9b0c
    5c04:	mvnslt	r6, fp, lsl r8
    5c08:	strcs	sl, [r3], -lr, lsl #26
    5c0c:	movwls	r2, #13056	; 0x3300
    5c10:	strtmi	r9, [sl], -r3, lsl #18
    5c14:	ldrtmi	r6, [r0], -r3, lsr #16
    5c18:			; <UNDEFINED> instruction: 0xf853008f
    5c1c:			; <UNDEFINED> instruction: 0xf7fd1021
    5c20:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    5c24:	cmphi	r3, r0, asr #5	; <UNPREDICTABLE>
    5c28:	vst2.8	{d6,d8}, [r3 :128], fp
    5c2c:			; <UNDEFINED> instruction: 0xf5b34370
    5c30:			; <UNDEFINED> instruction: 0xf0404f00
    5c34:	bls	e61b8 <fchmod@plt+0xe2d74>
    5c38:	andcc	r6, r1, #2293760	; 0x230000
    5c3c:			; <UNDEFINED> instruction: 0xf8539203
    5c40:	blcs	11cd0 <fchmod@plt+0xe88c>
    5c44:	andcs	sp, r0, r4, ror #3
    5c48:	movwls	sl, #27404	; 0x6b0c
    5c4c:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c50:	vstrls	s8, [r5, #-720]	; 0xfffffd30
    5c54:	ldrbtmi	r4, [sl], #-2996	; 0xfffff44c
    5c58:	stmiapl	ip!, {r4, r7, r8, sl, sp, lr}^
    5c5c:			; <UNDEFINED> instruction: 0x46204bb3
    5c60:	movwls	r4, #29819	; 0x747b
    5c64:			; <UNDEFINED> instruction: 0xf8cef018
    5c68:	stmiapl	pc!, {r0, r4, r5, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    5c6c:			; <UNDEFINED> instruction: 0xf0184638
    5c70:	blmi	fec43f9c <fchmod@plt+0xfec40b58>
    5c74:	ldrtmi	r5, [r0], -lr, ror #17
    5c78:			; <UNDEFINED> instruction: 0xf8c4f018
    5c7c:	strls	r4, [r5, #-2990]	; 0xfffff452
    5c80:	stmdavs	r9!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    5c84:	tstls	fp, r8, lsl #12
    5c88:	b	cc3c84 <fchmod@plt+0xcc0840>
    5c8c:	strmi	r9, [r2], -fp, lsl #18
    5c90:			; <UNDEFINED> instruction: 0xf0184620
    5c94:	stmdavs	r9!, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
    5c98:	strmi	r4, [r8], -r8, lsr #23
    5c9c:	tstls	sl, fp, ror r4
    5ca0:			; <UNDEFINED> instruction: 0xf7fd9308
    5ca4:	stmdbls	sl, {r1, r2, r5, r9, fp, sp, lr, pc}
    5ca8:	ldrtmi	r4, [r8], -r2, lsl #12
    5cac:			; <UNDEFINED> instruction: 0xf976f018
    5cb0:	strmi	r6, [r8], -r9, lsr #16
    5cb4:			; <UNDEFINED> instruction: 0xf7fd9109
    5cb8:	stmdbls	r9, {r2, r3, r4, r9, fp, sp, lr, pc}
    5cbc:	ldrtmi	r4, [r0], -r2, lsl #12
    5cc0:			; <UNDEFINED> instruction: 0xf96cf018
    5cc4:	vstrls	d4, [r5, #-632]	; 0xfffffd88
    5cc8:	stmiapl	r9!, {r5, r9, sl, lr}^
    5ccc:			; <UNDEFINED> instruction: 0xf9aaf018
    5cd0:			; <UNDEFINED> instruction: 0xffd6f00d
    5cd4:			; <UNDEFINED> instruction: 0xf00e2000
    5cd8:	bls	1c4dcc <fchmod@plt+0x1c1988>
    5cdc:	movwls	r2, #13056	; 0x3300
    5ce0:	ldmpl	r3, {r1, r4, fp, sp, lr}^
    5ce4:	suble	r2, r5, r0, lsl #22
    5ce8:			; <UNDEFINED> instruction: 0xf7fda828
    5cec:			; <UNDEFINED> instruction: 0x4604e872
    5cf0:			; <UNDEFINED> instruction: 0xf0402800
    5cf4:	stcls	0, cr8, [r6, #-776]	; 0xfffffcf8
    5cf8:	cdpls	8, 0, cr10, cr5, cr8, {1}
    5cfc:	svcls	0x00034b91
    5d00:	ldmpl	r1!, {r1, r3, r5, fp, sp, lr}^
    5d04:	eorcs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    5d08:	blx	ffdc1d50 <fchmod@plt+0xffdbe90c>
    5d0c:	ldc2	0, cr15, [r4], #-32	; 0xffffffe0
    5d10:	stcmi	8, cr6, [sp, #172]	; 0xac
    5d14:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    5d18:			; <UNDEFINED> instruction: 0xf0094637
    5d1c:	ldmdbpl	r5!, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    5d20:	andcs	r4, r5, #141312	; 0x22800
    5d24:	strtmi	r9, [r0], -r7, lsl #18
    5d28:	strcc	r6, [r1], -lr, lsr #16
    5d2c:	ldmpl	fp!, {r1, r2, r3, r5, sp, lr}^
    5d30:			; <UNDEFINED> instruction: 0xf7fd681e
    5d34:	strmi	lr, [r1], -r0, asr #17
    5d38:			; <UNDEFINED> instruction: 0xf0114630
    5d3c:	blmi	fe144e18 <fchmod@plt+0xfe1419d4>
    5d40:	strtmi	r9, [r0], -r8, lsl #18
    5d44:	ldmpl	fp!, {r0, r2, r9, sp}^
    5d48:			; <UNDEFINED> instruction: 0xf7fd681c
    5d4c:			; <UNDEFINED> instruction: 0x4601e8b4
    5d50:			; <UNDEFINED> instruction: 0xf0114620
    5d54:	stmdavs	fp!, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    5d58:	blcc	4dd64 <fchmod@plt+0x4a920>
    5d5c:			; <UNDEFINED> instruction: 0xf010602b
    5d60:	blls	104234 <fchmod@plt+0x100df0>
    5d64:	movwcc	r9, #6662	; 0x1a06
    5d68:	ldmdavs	r2, {r0, r1, r8, r9, ip, pc}
    5d6c:	ldmpl	r3, {r0, r1, r3, r4, r7}^
    5d70:			; <UNDEFINED> instruction: 0xd1b92b00
    5d74:	ldc2	0, cr15, [sl], {8}
    5d78:			; <UNDEFINED> instruction: 0xf7fd980d
    5d7c:	blmi	19bfe7c <fchmod@plt+0x19bca38>
    5d80:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    5d84:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    5d88:			; <UNDEFINED> instruction: 0xdc712b06
    5d8c:			; <UNDEFINED> instruction: 0xdc712b01
    5d90:	addhi	pc, r6, r0, asr #32
    5d94:			; <UNDEFINED> instruction: 0xf8e4f009
    5d98:			; <UNDEFINED> instruction: 0xf85ef00d
    5d9c:	blmi	16d8758 <fchmod@plt+0x16d5314>
    5da0:	ldrbtmi	r2, [sl], #-0
    5da4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5da8:	subsmi	r9, sl, fp, lsl #23
    5dac:	addhi	pc, r4, r0, asr #32
    5db0:	cfstr32vc	mvfx15, [sp, #-52]	; 0xffffffcc
    5db4:	svchi	0x00f0e8bd
    5db8:			; <UNDEFINED> instruction: 0xf0002800
    5dbc:			; <UNDEFINED> instruction: 0xf8df8092
    5dc0:			; <UNDEFINED> instruction: 0xf04f9198
    5dc4:	ldrbtmi	r0, [r9], #2048	; 0x800
    5dc8:	mrscs	r2, R10_usr
    5dcc:	blx	1dc1e2c <fchmod@plt+0x1dbe9e8>
    5dd0:	streq	pc, [r2], -r8, lsl #2
    5dd4:	adcseq	sl, r6, sp, lsl #30
    5dd8:	strtmi	r4, [r8], -r5, lsl #12
    5ddc:	blx	ff1c1e3c <fchmod@plt+0xff1be9f8>
    5de0:	cmplt	r0, #4, 12	; 0x400000
    5de4:	blx	1641e44 <fchmod@plt+0x163ea00>
    5de8:	rsbsmi	pc, r0, r0, lsl #8
    5dec:	svcmi	0x0000f5b0
    5df0:			; <UNDEFINED> instruction: 0x4620d1f3
    5df4:	blx	1341e54 <fchmod@plt+0x133ea10>
    5df8:			; <UNDEFINED> instruction: 0xf7fd4604
    5dfc:			; <UNDEFINED> instruction: 0x4649e97a
    5e00:	strtmi	r3, [r0], #-2052	; 0xfffff7fc
    5e04:	svc	0x00aef7fc
    5e08:	mvnle	r2, r0, lsl #16
    5e0c:	ldmdavs	r8!, {r0, r4, r5, r9, sl, lr}
    5e10:	blx	ff441e5c <fchmod@plt+0xff43ea18>
    5e14:	bleq	2424b4 <fchmod@plt+0x23f070>
    5e18:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5e1c:	eorsvs	r3, r8, r4, lsl #12
    5e20:			; <UNDEFINED> instruction: 0xf8d74620
    5e24:			; <UNDEFINED> instruction: 0xf011a000
    5e28:			; <UNDEFINED> instruction: 0xf84afacd
    5e2c:	strtmi	r0, [r8], -fp
    5e30:	blx	fe741e90 <fchmod@plt+0xfe73ea4c>
    5e34:	stmdacs	r0, {r2, r9, sl, lr}
    5e38:			; <UNDEFINED> instruction: 0x4628d1d4
    5e3c:	blx	ffac1e9e <fchmod@plt+0xffabea5a>
    5e40:			; <UNDEFINED> instruction: 0xf8539b04
    5e44:	movwls	r0, #20228	; 0x4f04
    5e48:			; <UNDEFINED> instruction: 0xd1bd2800
    5e4c:	svceq	0x0000f1b8
    5e50:	stmdbls	sp, {r1, r2, r3, r4, ip, lr, pc}
    5e54:			; <UNDEFINED> instruction: 0xf8419a0d
    5e58:	andls	r0, ip, #40	; 0x28
    5e5c:	vst1.64	{d30-d32}, [pc :64], r0
    5e60:			; <UNDEFINED> instruction: 0xf0043080
    5e64:	adcmi	pc, r0, #1114112	; 0x110000
    5e68:	andcs	fp, r3, r4, lsl pc
    5e6c:	strt	r2, [fp], r4
    5e70:	str	r2, [sp, r5, lsr #22]
    5e74:	ldc2l	0, cr15, [r0, #-20]	; 0xffffffec
    5e78:	andcs	lr, r2, ip, lsl #15
    5e7c:			; <UNDEFINED> instruction: 0xf8a4f010
    5e80:	bls	158b60 <fchmod@plt+0x15571c>
    5e84:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e88:			; <UNDEFINED> instruction: 0xf47f2b00
    5e8c:			; <UNDEFINED> instruction: 0xe768af73
    5e90:	andcs	r4, r5, #835584	; 0xcc000
    5e94:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    5e98:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e9c:			; <UNDEFINED> instruction: 0xf984f010
    5ea0:	vpmin.s8	d20, d0, d16
    5ea4:	ldmdami	r0!, {r1, r4, r5, r8, sp, lr}
    5ea8:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    5eac:	rsbcc	r4, r0, #48128	; 0xbc00
    5eb0:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    5eb4:			; <UNDEFINED> instruction: 0xf8b0f010
    5eb8:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ebc:	andcs	r4, r5, #44, 18	; 0xb0000
    5ec0:			; <UNDEFINED> instruction: 0xf7fc4479
    5ec4:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5ec8:			; <UNDEFINED> instruction: 0xf0116819
    5ecc:	stmdbmi	r9!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5ed0:	andcs	r2, r0, r5, lsl #4
    5ed4:			; <UNDEFINED> instruction: 0xf7fc4479
    5ed8:	stmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5edc:			; <UNDEFINED> instruction: 0xf01059d9
    5ee0:	stmdbmi	r5!, {r0, r7, r8, fp, ip, sp, lr, pc}
    5ee4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5ee8:	svc	0x00e4f7fc
    5eec:	ldmdavs	r9, {r0, r1, r5, fp, sp, lr}
    5ef0:	mrc2	0, 2, pc, cr12, cr1, {0}
    5ef4:	andcs	r4, r5, #540672	; 0x84000
    5ef8:	ldrbtmi	r2, [r9], #-0
    5efc:	svc	0x00daf7fc
    5f00:	ldmibpl	r9, {r0, r1, r5, fp, sp, lr}^
    5f04:			; <UNDEFINED> instruction: 0xf950f010
    5f08:	andeq	sl, r3, r0, ror #1
    5f0c:	andeq	r0, r0, r4, lsr #5
    5f10:	ldrdeq	sl, [r3], -r4
    5f14:	andeq	r0, r0, r0, lsl #7
    5f18:	andeq	r0, r0, ip, lsr #5
    5f1c:	andeq	fp, r1, r4, lsl #16
    5f20:	muleq	r0, r0, r2
    5f24:			; <UNDEFINED> instruction: 0x0003a4ba
    5f28:	andeq	r0, r0, ip, lsl r3
    5f2c:	andeq	fp, r1, r0, lsl #17
    5f30:	ldrdeq	r0, [r0], -r8
    5f34:	andeq	r0, r0, r8, lsl r3
    5f38:			; <UNDEFINED> instruction: 0x000002b0
    5f3c:	andeq	fp, r1, r8, asr r8
    5f40:	andeq	r0, r0, r4, asr r3
    5f44:	andeq	r0, r0, r4, lsl #5
    5f48:	muleq	r0, r0, r3
    5f4c:	andeq	r0, r0, r4, lsr #6
    5f50:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5f54:	andeq	r9, r3, r6, asr #29
    5f58:	andeq	fp, r1, r2, ror #12
    5f5c:	andeq	r0, r0, ip, lsl #7
    5f60:	muleq	r1, sl, r5
    5f64:	andeq	fp, r1, r6, ror #14
    5f68:	andeq	sl, r1, ip, lsl #13
    5f6c:	andeq	fp, r1, r6, asr r6
    5f70:	andeq	fp, r1, r8, lsr #11
    5f74:	andeq	fp, r1, ip, asr #11
    5f78:	andeq	fp, r1, lr, lsl #10
    5f7c:	andeq	fp, r1, r2, asr #11
    5f80:	push	{r0, r1, r7, fp, sp, lr}
    5f84:	blcc	56f4c <fchmod@plt+0x53b08>
    5f88:	blcs	594dc <fchmod@plt+0x56098>
    5f8c:	strmi	fp, [r4], -r3, lsl #1
    5f90:	stmdble	pc!, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5f94:			; <UNDEFINED> instruction: 0xf1004b51
    5f98:	andcs	r0, r5, #108, 14	; 0x1b00000
    5f9c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5fa0:	stmdbmi	pc, {r3, r4, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    5fa4:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    5fa8:	svc	0x0084f7fc
    5fac:	andcs	r4, r1, #59768832	; 0x3900000
    5fb0:	strtmi	r4, [r0], -r6, lsl #12
    5fb4:	stc2	0, cr15, [r2], {20}
    5fb8:			; <UNDEFINED> instruction: 0x46024631
    5fbc:			; <UNDEFINED> instruction: 0xf7fd2001
    5fc0:			; <UNDEFINED> instruction: 0x4628e8fa
    5fc4:	pop	{r0, r1, ip, sp, pc}
    5fc8:	stmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}^
    5fcc:	strcs	r2, [r1, #-0]
    5fd0:			; <UNDEFINED> instruction: 0xf7fc4479
    5fd4:	shsub16mi	lr, r9, r0
    5fd8:	strmi	r4, [r6], -sl, lsr #12
    5fdc:			; <UNDEFINED> instruction: 0xf0144620
    5fe0:	ldrtmi	pc, [r1], -sp, ror #23	; <UNPREDICTABLE>
    5fe4:	strtmi	r4, [r8], -r2, lsl #12
    5fe8:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fec:	andlt	r4, r3, r8, lsr #12
    5ff0:	mvnshi	lr, #12386304	; 0xbd0000
    5ff4:			; <UNDEFINED> instruction: 0xf01068c0
    5ff8:	tstle	r2, r1, lsl #12
    5ffc:	blcs	a0490 <fchmod@plt+0x9d04c>
    6000:	strcs	sp, [r1, #-2052]	; 0xfffff7fc
    6004:	andlt	r4, r3, r8, lsr #12
    6008:	mvnshi	lr, #12386304	; 0xbd0000
    600c:	ldmibeq	r8, {r2, r8, ip, sp, lr, pc}
    6010:	ldmdaeq	r8, {r2, r8, ip, sp, lr, pc}^
    6014:	strbmi	r4, [r1], -r8, asr #12
    6018:			; <UNDEFINED> instruction: 0xf8e4f018
    601c:	ldclle	14, cr1, [r0], #28
    6020:	blmi	c7a490 <fchmod@plt+0xc7704c>
    6024:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6028:	rscle	r2, sl, r0, lsl #22
    602c:	andcs	r4, r5, #770048	; 0xbc000
    6030:			; <UNDEFINED> instruction: 0xf7fc4479
    6034:	tstcs	r1, r0, asr #30
    6038:	strbmi	r4, [r0], -r5, lsl #12
    603c:	blx	feec2090 <fchmod@plt+0xfeebec4c>
    6040:	strmi	r2, [r6], -r1, lsl #2
    6044:			; <UNDEFINED> instruction: 0xf0144620
    6048:			; <UNDEFINED> instruction: 0x4631fbdb
    604c:	strtmi	r4, [r8], -r2, lsl #12
    6050:			; <UNDEFINED> instruction: 0xf015463d
    6054:	sbfx	pc, r1, #16, #21
    6058:	addmi	pc, r0, pc, asr #8
    605c:			; <UNDEFINED> instruction: 0xff14f003
    6060:	mvnlt	r4, r5, lsl #12
    6064:	andcs	r4, r5, #557056	; 0x88000
    6068:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    606c:	svc	0x0022f7fc
    6070:	strmi	r2, [r3], -r1, lsl #2
    6074:	ldrmi	r4, [ip], -r0, lsr #12
    6078:	blx	ff0c20d2 <fchmod@plt+0xff0bec8e>
    607c:	strmi	r2, [r6], -r1, lsl #2
    6080:			; <UNDEFINED> instruction: 0xf0134640
    6084:			; <UNDEFINED> instruction: 0x2101fa97
    6088:	strbmi	r9, [r8], -r1
    608c:	blx	fe4c20e0 <fchmod@plt+0xfe4bec9c>
    6090:	ldrtmi	r9, [r1], -r1, lsl #20
    6094:	strtmi	r4, [r0], -r3, lsl #12
    6098:			; <UNDEFINED> instruction: 0xf808f015
    609c:	ldmdbmi	r5, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    60a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    60a4:	svc	0x0006f7fc
    60a8:	strmi	r2, [r3], -r1, lsl #2
    60ac:	ldrmi	r4, [ip], -r0, lsr #12
    60b0:	blx	fe9c210a <fchmod@plt+0xfe9becc6>
    60b4:	strmi	r2, [r6], -r1, lsl #2
    60b8:			; <UNDEFINED> instruction: 0xf0134640
    60bc:	tstcs	r1, fp, ror sl	; <UNPREDICTABLE>
    60c0:	strbmi	r9, [r8], -r1
    60c4:	blx	1dc2118 <fchmod@plt+0x1dbecd4>
    60c8:	ldrtmi	r9, [r1], -r1, lsl #20
    60cc:	strtmi	r4, [r0], -r3, lsl #12
    60d0:			; <UNDEFINED> instruction: 0xf812f015
    60d4:	svclt	0x0000e775
    60d8:	ldrdeq	r9, [r3], -r8
    60dc:	andeq	r0, r0, r0, ror #6
    60e0:	andeq	fp, r1, r6, lsr #11
    60e4:	andeq	fp, r1, ip, asr #10
    60e8:	andeq	r0, r0, r4, lsl #7
    60ec:	andeq	fp, r1, r0, asr #10
    60f0:	andeq	fp, r1, lr, lsr r5
    60f4:	andeq	fp, r1, r2, lsr r5
    60f8:	mvnsmi	lr, sp, lsr #18
    60fc:	stclmi	0, cr11, [r2, #-624]!	; 0xfffffd90
    6100:	blmi	188e128 <fchmod@plt+0x188ace4>
    6104:	bmi	1897300 <fchmod@plt+0x1893ebc>
    6108:	stmiapl	fp!, {r2, r3, fp, sp, lr}^
    610c:	stmdbmi	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    6110:	tstls	fp, #1769472	; 0x1b0000
    6114:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6118:	strcc	lr, [r0, #-2514]	; 0xfffff62e
    611c:	movwcc	r4, #5241	; 0x1479
    6120:	andsvs	r3, r3, r1, lsl #10
    6124:	stmibvs	r3!, {r0, r2, r4, r6, sp, lr}
    6128:			; <UNDEFINED> instruction: 0xf00e6862
    612c:	stmdavs	r0!, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
    6130:	ldc2	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    6134:	vldrmi.16	s13, [r8, #-326]	; 0xfffffeba	; <UNPREDICTABLE>
    6138:	ldrbtmi	r0, [sp], #-2009	; 0xfffff827
    613c:	ldrbeq	sp, [fp], -r2, asr #10
    6140:	ldmdbmi	r6, {r2, r5, sl, ip, lr, pc}^
    6144:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    6148:	mrrc2	0, 0, pc, lr, cr14	; <UNPREDICTABLE>
    614c:	stmiapl	fp!, {r2, r4, r6, r8, r9, fp, lr}^
    6150:			; <UNDEFINED> instruction: 0xf0136898
    6154:	teqlt	r0, pc, ror #26	; <UNPREDICTABLE>
    6158:	svc	0x00f6f7fc
    615c:	blcs	520170 <fchmod@plt+0x51cd2c>
    6160:	blcs	b5dc8 <fchmod@plt+0xb2984>
    6164:	blmi	13fa764 <fchmod@plt+0x13f7320>
    6168:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    616c:	bcc	4a974 <fchmod@plt+0x47530>
    6170:	bmi	135e2e0 <fchmod@plt+0x135ae9c>
    6174:	andsvs	r3, r9, r1, lsl #18
    6178:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    617c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6180:	subsmi	r9, sl, fp, lsl fp
    6184:	andslt	sp, ip, ip, ror #2
    6188:	ldrhhi	lr, [r0, #141]!	; 0x8d
    618c:	subcs	r4, r0, r7, asr #18
    6190:			; <UNDEFINED> instruction: 0xf00e4479
    6194:	blmi	11c5280 <fchmod@plt+0x11c1e3c>
    6198:	ldmvs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    619c:	stc2l	0, cr15, [sl, #-76]	; 0xffffffb4
    61a0:	sbcsle	r2, r3, r0, lsl #16
    61a4:	svc	0x00d0f7fc
    61a8:	blcs	5201bc <fchmod@plt+0x51cd78>
    61ac:	blcs	b5e14 <fchmod@plt+0xb29d0>
    61b0:	stmdbmi	r0, {r2, r3, r6, r7, ip, lr, pc}^
    61b4:	andcs	r2, r0, r5, lsl #4
    61b8:			; <UNDEFINED> instruction: 0xf7fc4479
    61bc:	stmdavs	r1!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    61c0:			; <UNDEFINED> instruction: 0xf810f010
    61c4:			; <UNDEFINED> instruction: 0x466a4b3c
    61c8:	stmiapl	pc!, {r0, r1, sp}^	; <UNPREDICTABLE>
    61cc:			; <UNDEFINED> instruction: 0xf7fd68b9
    61d0:	stmibvs	r3!, {r2, r4, r8, fp, sp, lr, pc}
    61d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    61d8:			; <UNDEFINED> instruction: 0x069ad1b1
    61dc:	ldmdbmi	r7!, {r0, r1, r2, r5, r8, sl, ip, lr, pc}
    61e0:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    61e4:	ldc2	0, cr15, [r0], {14}
    61e8:			; <UNDEFINED> instruction: 0xf8554b31
    61ec:			; <UNDEFINED> instruction: 0xf8d88003
    61f0:			; <UNDEFINED> instruction: 0xf0130008
    61f4:	bllt	645678 <fchmod@plt+0x642234>
    61f8:	ldrdne	pc, [r8], -r8
    61fc:			; <UNDEFINED> instruction: 0xf7fc68b8
    6200:	strmi	lr, [r6], -r0, ror #30
    6204:	teqle	r6, r0, lsl #16
    6208:			; <UNDEFINED> instruction: 0xf7fc68b8
    620c:	stmdacs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    6210:			; <UNDEFINED> instruction: 0xf7fcd09c
    6214:	stmdavs	r3, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    6218:	addsle	r2, r7, r2, lsl #22
    621c:	ldrtmi	r4, [r0], -r8, lsr #18
    6220:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6224:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    6228:			; <UNDEFINED> instruction: 0xf00f6861
    622c:	stmdbmi	r5!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6230:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    6234:	blx	ffa42276 <fchmod@plt+0xffa3ee32>
    6238:			; <UNDEFINED> instruction: 0xf8554b1d
    623c:	ldrb	r8, [fp, r3]
    6240:	svc	0x0082f7fc
    6244:	blcs	a0258 <fchmod@plt+0x9ce14>
    6248:	blcs	535eb0 <fchmod@plt+0x532a6c>
    624c:	ldmdbmi	lr, {r2, r4, r6, r7, ip, lr, pc}
    6250:	andcs	r4, r5, #48, 12	; 0x3000000
    6254:			; <UNDEFINED> instruction: 0xf7fc4479
    6258:	stmdavs	r1!, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}^
    625c:			; <UNDEFINED> instruction: 0xffc2f00f
    6260:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    6264:	andcs	r4, r5, #409600	; 0x64000
    6268:	ldrbtmi	r2, [r9], #-0
    626c:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    6270:			; <UNDEFINED> instruction: 0xf00f6861
    6274:	ldmdbmi	r6, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6278:	andcs	r2, r0, r5, lsl #4
    627c:			; <UNDEFINED> instruction: 0xf7fc4479
    6280:	stmdavs	r1!, {r1, r3, r4, r9, sl, fp, sp, lr, pc}^
    6284:			; <UNDEFINED> instruction: 0xffaef00f
    6288:	andeq	r9, r3, r4, ror #22
    628c:	andeq	r0, r0, r4, lsr #5
    6290:	andeq	sl, r3, r4, rrx
    6294:	andeq	fp, r1, r4, ror #10
    6298:	andeq	r9, r3, lr, lsr #22
    629c:	andeq	fp, r1, sl, lsr #13
    62a0:	andeq	r0, r0, r8, lsl r3
    62a4:	andeq	sl, r3, r8
    62a8:	andeq	r9, r3, lr, ror #21
    62ac:	andeq	fp, r1, r8, lsl #12
    62b0:	andeq	r0, r0, ip, lsl r3
    62b4:	andeq	fp, r1, r0, lsl #12
    62b8:	ldrdeq	r0, [r0], -r8
    62bc:			; <UNDEFINED> instruction: 0x0001b4ba
    62c0:	andeq	fp, r1, sl, asr #10
    62c4:	andeq	fp, r1, sl, ror #9
    62c8:	andeq	fp, r1, ip, ror #8
    62cc:	andeq	fp, r1, r2, lsr #11
    62d0:	andeq	fp, r1, r0, asr #9
    62d4:	cfldr32mi	mvfx11, [r0], {112}	; 0x70
    62d8:	ldrbtmi	r6, [ip], #-2062	; 0xfffff7f2
    62dc:	stclne	8, cr6, [fp], #-148	; 0xffffff6c
    62e0:	tstlt	r5, r3, lsr #32
    62e4:	tstcs	r1, r0, ror sp
    62e8:	addseq	pc, r8, r6, lsl #2
    62ec:			; <UNDEFINED> instruction: 0xf962f013
    62f0:	strtmi	r4, [fp], -sl, lsl #18
    62f4:			; <UNDEFINED> instruction: 0x46024479
    62f8:			; <UNDEFINED> instruction: 0xf0074630
    62fc:	smlabtcs	r1, r3, ip, pc	; <UNPREDICTABLE>
    6300:			; <UNDEFINED> instruction: 0xf0134630
    6304:			; <UNDEFINED> instruction: 0x4630fdb9
    6308:			; <UNDEFINED> instruction: 0xf0072107
    630c:	stmdavs	r3!, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    6310:	eorvs	r3, r3, r1, lsl #22
    6314:	svclt	0x0000bd70
    6318:	muleq	r3, r6, lr
    631c:	andeq	fp, r1, r0, asr r5
    6320:	bmi	198f3c <fchmod@plt+0x195af8>
    6324:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6328:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    632c:	andle	r2, r0, r3, lsl #22
    6330:	stmdavs	r8, {r4, r5, r6, r8, r9, sl, lr}
    6334:	ldmlt	r6, {r0, r2, ip, sp, lr, pc}
    6338:	andeq	r9, r3, r4, asr #18
    633c:	andeq	r0, r0, ip, lsr #5
    6340:	andcs	fp, r1, #112, 10	; 0x1c000000
    6344:	ldrdmi	lr, [r1], -r1
    6348:	stmdavs	sp, {r3, r7, ip, sp, pc}
    634c:	ldreq	pc, [r8], r0, lsl #2
    6350:	msreq	SPSR_fs, r0, lsl #2
    6354:			; <UNDEFINED> instruction: 0xf014b354
    6358:	tstcs	r1, r1, lsr sl	; <UNPREDICTABLE>
    635c:	ldrtmi	r4, [r0], -r3, lsl #12
    6360:			; <UNDEFINED> instruction: 0xf0139307
    6364:	tstcs	r1, r7, lsr #18	; <UNPREDICTABLE>
    6368:	strtmi	r4, [r0], -r6, lsl #12
    636c:	blx	12423c4 <fchmod@plt+0x123ef80>
    6370:	strmi	r2, [r2], -r1, lsl #2
    6374:	subseq	pc, r8, r4, lsl #2
    6378:			; <UNDEFINED> instruction: 0xf0134614
    637c:	bmi	5447f0 <fchmod@plt+0x5413ac>
    6380:	mrsls	r2, (UNDEF: 20)
    6384:	ldmdbmi	r3, {r1, r3, r4, r5, r6, sl, lr}
    6388:	bmi	4eab94 <fchmod@plt+0x4e7750>
    638c:	blls	1d7578 <fchmod@plt+0x1d4134>
    6390:			; <UNDEFINED> instruction: 0x9600447a
    6394:	andls	r9, r3, r2, lsl #8
    6398:			; <UNDEFINED> instruction: 0xf0074628
    639c:			; <UNDEFINED> instruction: 0x4628fc73
    63a0:	andlt	r2, r8, r7, lsl #2
    63a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    63a8:	ldclt	0, cr15, [sl], {7}
    63ac:	blx	1c2404 <fchmod@plt+0x1befc0>
    63b0:	andls	r2, r7, r1, lsl #2
    63b4:			; <UNDEFINED> instruction: 0xf0134630
    63b8:	bmi	2447b4 <fchmod@plt+0x241370>
    63bc:	blls	1d87e4 <fchmod@plt+0x1d53a0>
    63c0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    63c4:	streq	lr, [r0], #-2509	; 0xfffff633
    63c8:			; <UNDEFINED> instruction: 0xf0074628
    63cc:	ubfx	pc, fp, #24, #7
    63d0:	strdeq	fp, [r1], -r0
    63d4:	ldrdeq	fp, [r1], -r4
    63d8:	andeq	fp, r1, r4, asr #9
    63dc:	muleq	r1, r4, r4
    63e0:	muleq	r1, lr, r4
    63e4:	strdlt	fp, [r5], r0
    63e8:	stmdavs	lr, {r0, r2, r4, sl, fp, lr}
    63ec:	stmdavs	pc, {r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    63f0:	stclne	8, cr6, [fp], #-404	; 0xfffffe6c
    63f4:	bllt	15e588 <fchmod@plt+0x15b144>
    63f8:			; <UNDEFINED> instruction: 0xf1072201
    63fc:	ldrtmi	r0, [r8], -ip, ror #2
    6400:			; <UNDEFINED> instruction: 0xf9dcf014
    6404:	andls	r2, r3, r1, lsl #2
    6408:	addseq	pc, r8, r7, lsl #2
    640c:			; <UNDEFINED> instruction: 0xf8d2f013
    6410:	stmdbmi	sp, {r2, r3, r9, fp, lr}
    6414:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    6418:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    641c:	ldrtmi	r0, [r0], -r0, lsl #10
    6420:	ldc2	0, cr15, [r0], #-28	; 0xffffffe4
    6424:	ldrtmi	r2, [r0], -r1, lsl #2
    6428:	stc2	0, cr15, [r6, #-76]!	; 0xffffffb4
    642c:	tstcs	r7, r0, lsr r6
    6430:	blx	ff5c2456 <fchmod@plt+0xff5bf012>
    6434:	blcc	605c8 <fchmod@plt+0x5d184>
    6438:	andlt	r6, r5, r3, rrx
    643c:	svclt	0x0000bdf0
    6440:	andeq	r9, r3, r4, lsl #27
    6444:	andeq	fp, r1, lr, lsr r4
    6448:	andeq	fp, r1, r8, ror #8
    644c:	addlt	fp, r4, r0, ror r5
    6450:	stmdavs	lr, {r2, r4, sl, fp, lr}
    6454:	stmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}^
    6458:	stmdavs	r5!, {r0, r3, r7, fp, sp, lr}
    645c:	eorvs	r1, r2, sl, ror #24
    6460:	bmi	474c1c <fchmod@plt+0x4717d8>
    6464:	strls	r4, [r2, #-1584]	; 0xfffff9d0
    6468:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    646c:	bmi	3cac74 <fchmod@plt+0x3c7830>
    6470:	ldrbtmi	r4, [sl], #-2319	; 0xfffff6f1
    6474:			; <UNDEFINED> instruction: 0xf0074479
    6478:			; <UNDEFINED> instruction: 0x4629fc39
    647c:			; <UNDEFINED> instruction: 0xf0134630
    6480:	smlabtcs	r1, r9, ip, pc	; <UNPREDICTABLE>
    6484:			; <UNDEFINED> instruction: 0xf0134630
    6488:			; <UNDEFINED> instruction: 0xf106fcf7
    648c:			; <UNDEFINED> instruction: 0xf013002c
    6490:	ldrtmi	pc, [r0], -r3, lsl #26	; <UNPREDICTABLE>
    6494:	ldc2	0, cr15, [r6, #-48]	; 0xffffffd0
    6498:	blcc	6052c <fchmod@plt+0x5d0e8>
    649c:	andlt	r6, r4, r3, lsr #32
    64a0:	svclt	0x0000bd70
    64a4:	andeq	r9, r3, ip, lsl sp
    64a8:	andeq	fp, r1, r0, asr #8
    64ac:	andeq	fp, r1, lr, lsl r4
    64b0:	andeq	fp, r1, ip, lsr #8
    64b4:	mvnsmi	lr, #737280	; 0xb4000
    64b8:	ldcmi	0, cr11, [fp], {135}	; 0x87
    64bc:	ldrbtmi	r6, [ip], #-2061	; 0xfffff7f3
    64c0:	ldrdls	pc, [r4], -r1
    64c4:	ldrdhi	pc, [r8], -r1
    64c8:	ldclne	8, cr6, [r2], #-152	; 0xffffff68
    64cc:	bllt	f9e55c <fchmod@plt+0xf9b118>
    64d0:			; <UNDEFINED> instruction: 0xf1052101
    64d4:			; <UNDEFINED> instruction: 0xf0130058
    64d8:	tstcs	r1, sp, ror #16	; <UNPREDICTABLE>
    64dc:			; <UNDEFINED> instruction: 0xf1054607
    64e0:			; <UNDEFINED> instruction: 0xf0130098
    64e4:	bmi	484688 <fchmod@plt+0x481244>
    64e8:			; <UNDEFINED> instruction: 0x464b4911
    64ec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    64f0:	bmi	426cf8 <fchmod@plt+0x4238b4>
    64f4:	smlsdxls	r2, r9, r4, r4
    64f8:			; <UNDEFINED> instruction: 0x9604447a
    64fc:	strtmi	r9, [r8], -r3
    6500:	blx	ffd42526 <fchmod@plt+0xffd3f0e2>
    6504:	strtmi	r2, [r8], -r1, lsl #2
    6508:	stc2	0, cr15, [r4], {19}
    650c:	strtmi	r2, [r8], -r1, lsl #2
    6510:	ldc2	0, cr15, [r2], #76	; 0x4c
    6514:			; <UNDEFINED> instruction: 0xf00c4628
    6518:	stmdavs	r3!, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    651c:	eorvs	r3, r3, r1, lsl #22
    6520:	pop	{r0, r1, r2, ip, sp, pc}
    6524:	svclt	0x000083f0
    6528:			; <UNDEFINED> instruction: 0x00039cb2
    652c:			; <UNDEFINED> instruction: 0x0001b3bc
    6530:	andeq	fp, r1, ip, lsr #7
    6534:	muleq	r1, r8, r3
    6538:	ldrbmi	lr, [r0, sp, lsr #18]!
    653c:	ldcmi	0, cr11, [ip], {136}	; 0x88
    6540:	stmdavs	sp, {r1, r3, r9, sl, lr}
    6544:			; <UNDEFINED> instruction: 0xf8d1447c
    6548:	tstls	r7, r4
    654c:	ldmib	r2, {r1, r2, r5, fp, sp, lr}^
    6550:	ldclne	8, cr9, [r1], #-8
    6554:	bllt	119e5e0 <fchmod@plt+0x119b19c>
    6558:			; <UNDEFINED> instruction: 0xf1052101
    655c:			; <UNDEFINED> instruction: 0xf0130058
    6560:	tstcs	r1, r9, lsr #16	; <UNPREDICTABLE>
    6564:			; <UNDEFINED> instruction: 0xf1054607
    6568:			; <UNDEFINED> instruction: 0xf0130098
    656c:	bmi	484600 <fchmod@plt+0x4811bc>
    6570:			; <UNDEFINED> instruction: 0x46534911
    6574:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6578:	bmi	42ad80 <fchmod@plt+0x42793c>
    657c:	smlsdxls	r2, r9, r4, r4
    6580:			; <UNDEFINED> instruction: 0x9604447a
    6584:	strtmi	r9, [r8], -r3
    6588:	blx	fec425ae <fchmod@plt+0xfec3f16a>
    658c:	ldrdne	pc, [r0], -r8
    6590:			; <UNDEFINED> instruction: 0xf0134628
    6594:	tstcs	r1, pc, lsr ip	; <UNPREDICTABLE>
    6598:			; <UNDEFINED> instruction: 0xf0134628
    659c:	strtmi	pc, [r8], -sp, ror #24
    65a0:	ldc2	0, cr15, [r0], {12}
    65a4:	blcc	60638 <fchmod@plt+0x5d1f4>
    65a8:	andlt	r6, r8, r3, lsr #32
    65ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    65b0:	andeq	r9, r3, ip, lsr #24
    65b4:	ldrdeq	fp, [r1], -r0
    65b8:	andeq	fp, r1, r4, lsr #6
    65bc:	andeq	fp, r1, r0, lsl r3
    65c0:	addlt	fp, r2, r0, ror r5
    65c4:	stmdavs	lr, {r1, r2, r3, sl, fp, lr}
    65c8:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}
    65cc:	eorvs	r1, r3, fp, ror #24
    65d0:			; <UNDEFINED> instruction: 0x2101b99d
    65d4:	addseq	pc, r8, r6, lsl #2
    65d8:			; <UNDEFINED> instruction: 0xffecf012
    65dc:	stmdbmi	sl, {r0, r3, r9, fp, lr}
    65e0:	strls	r4, [r1, #-1146]	; 0xfffffb86
    65e4:			; <UNDEFINED> instruction: 0x46034479
    65e8:	blmi	22b1f0 <fchmod@plt+0x227dac>
    65ec:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    65f0:	blx	742616 <fchmod@plt+0x73f1d2>
    65f4:	blcc	60688 <fchmod@plt+0x5d244>
    65f8:	andlt	r6, r2, r3, lsr #32
    65fc:	svclt	0x0000bd70
    6600:	andeq	r9, r3, r8, lsr #23
    6604:	ldrdeq	fp, [r1], -r8
    6608:	andeq	fp, r1, r8, ror #5
    660c:	andeq	fp, r1, r6, asr r2
    6610:	cfstr32mi	mvfx11, [sp], {112}	; 0x70
    6614:	ldrbtmi	r6, [ip], #-2061	; 0xfffff7f3
    6618:	stmdavs	r2!, {r1, r2, r3, r6, fp, sp, lr}
    661c:	eorvs	r1, r3, r3, asr ip
    6620:	ldfltp	f3, [r0, #-8]!
    6624:	strtmi	r4, [r8], -r9, lsl #18
    6628:			; <UNDEFINED> instruction: 0xf0074479
    662c:	tstcs	r1, fp, lsr #22	; <UNPREDICTABLE>
    6630:			; <UNDEFINED> instruction: 0xf0134628
    6634:	ldmdavs	r1!, {r0, r5, sl, fp, ip, sp, lr, pc}
    6638:			; <UNDEFINED> instruction: 0xf0074628
    663c:	stmdavs	r3!, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    6640:	eorvs	r3, r3, r1, lsl #22
    6644:	svclt	0x0000bd70
    6648:	andeq	r9, r3, sl, asr fp
    664c:	andeq	fp, r1, r8, asr r2
    6650:	svcmi	0x00f0e92d
    6654:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    6658:	strmi	r8, [r3], -r2, lsl #22
    665c:			; <UNDEFINED> instruction: 0x46084abb
    6660:			; <UNDEFINED> instruction: 0x460c4dbb
    6664:			; <UNDEFINED> instruction: 0xf8df447a
    6668:	adclt	sl, r5, ip, ror #5
    666c:	mcrge	4, 0, r4, cr8, cr13, {3}
    6670:	movwls	r4, #29946	; 0x74fa
    6674:	blmi	fee1027c <fchmod@plt+0xfee0ce38>
    6678:	ldmpl	r3, {r4, r5, r7, r9, sl, lr}^
    667c:			; <UNDEFINED> instruction: 0x9323681b
    6680:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6684:	blx	fefc26ea <fchmod@plt+0xfefbf2a6>
    6688:	blmi	fed59160 <fchmod@plt+0xfed55d1c>
    668c:	movwls	r4, #9339	; 0x247b
    6690:	stmiapl	fp!, {r0, r1, r3, r5, r9, sl, lr}
    6694:	ldmdavs	r9, {r0, r1, r4, r5, r7, r9, fp, lr}
    6698:	movwls	r4, #21626	; 0x547a
    669c:	bcs	441ec4 <fchmod@plt+0x43ea80>
    66a0:	tstls	r6, r8, lsl #12
    66a4:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    66a8:	strmi	r9, [r2], -r6, lsl #18
    66ac:			; <UNDEFINED> instruction: 0xf0174620
    66b0:			; <UNDEFINED> instruction: 0x4658fc75
    66b4:	ldc	7, cr15, [ip, #-1008]	; 0xfffffc10
    66b8:			; <UNDEFINED> instruction: 0x46024659
    66bc:			; <UNDEFINED> instruction: 0xf0174620
    66c0:	strtmi	pc, [r0], -sp, ror #24
    66c4:	ldc2l	0, cr15, [ip], #-92	; 0xffffffa4
    66c8:	ldrdls	pc, [r8], -sp
    66cc:	ldrbmi	r6, [sl], -r3, lsr #17
    66d0:	addcs	r4, r0, r9, asr #12
    66d4:			; <UNDEFINED> instruction: 0xf998f00e
    66d8:	strbmi	r6, [r2], -r1, lsr #17
    66dc:			; <UNDEFINED> instruction: 0xf7fc2003
    66e0:	strmi	lr, [r6], -ip, lsl #29
    66e4:			; <UNDEFINED> instruction: 0xf0402800
    66e8:	blls	326a24 <fchmod@plt+0x3235e0>
    66ec:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    66f0:	svcmi	0x0000f5b3
    66f4:	rscshi	pc, pc, r0
    66f8:	svcmi	0x0020f5b3
    66fc:	rschi	pc, r8, r0, asr #32
    6700:	mrc	6, 0, r4, cr8, cr10, {1}
    6704:	smladcc	r1, r0, sl, r1
    6708:			; <UNDEFINED> instruction: 0xf00e2080
    670c:	svccs	0x001af97d
    6710:			; <UNDEFINED> instruction: 0x4650d07f
    6714:	blx	1dc277a <fchmod@plt+0x1dbf336>
    6718:			; <UNDEFINED> instruction: 0x46509914
    671c:			; <UNDEFINED> instruction: 0xf0173101
    6720:	ldmib	sl, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    6724:	stmiavs	r0!, {r0, r8, sp}
    6728:	stc	7, cr15, [r8], #-1008	; 0xfffffc10
    672c:	vmull.p8	<illegal reg q8.5>, d0, d5
    6730:	ldmib	sp, {r1, r3, r5, r6, r7, pc}^
    6734:			; <UNDEFINED> instruction: 0x17e92314
    6738:	stmib	sp, {r3, r5, r9, sl, lr}^
    673c:	addsmi	r0, r9, #-2147483648	; 0x80000000
    6740:	addsmi	fp, r5, #8, 30
    6744:	stmibmi	r8, {r0, r1, r4, ip, lr, pc}
    6748:	ldrtmi	r2, [r0], -r5, lsl #4
    674c:			; <UNDEFINED> instruction: 0xf7fc4479
    6750:	ldmib	sp, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    6754:	strls	r2, [r0, #-788]	; 0xfffffcec
    6758:			; <UNDEFINED> instruction: 0xf01468a1
    675c:	ldmib	sp, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
    6760:	ldmib	sp, {r2, r4, r8, r9, sp}^
    6764:	addmi	r0, r2, #-2147483648	; 0x80000000
    6768:	vaddw.s8	q10, q8, d11
    676c:	cdpmi	0, 7, cr8, cr15, cr10, {7}
    6770:	ldrbtmi	r4, [lr], #-1577	; 0xfffff9d7
    6774:			; <UNDEFINED> instruction: 0xf0174630
    6778:			; <UNDEFINED> instruction: 0x4630fc39
    677c:	stc2	0, cr15, [r0], #-92	; 0xffffffa4
    6780:	ldmvs	r3!, {r0, r1, r3, r4, r5, r6, r8, fp, lr}
    6784:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6788:			; <UNDEFINED> instruction: 0xf00e2080
    678c:	ldmvs	r3!, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    6790:	blcs	be4804 <fchmod@plt+0xbe13c0>
    6794:	stmdavs	r3!, {r1, r5, ip, lr, pc}
    6798:	stmdbcs	r0, {r0, r3, r4, r6, r9, sl, fp, ip}
    679c:	stmiavs	r0!, {r1, r4, r5, r8, sl, fp, ip, lr, pc}
    67a0:	and	r4, r1, r3, lsl #8
    67a4:	eorle	r3, pc, r1, lsl #18
    67a8:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    67ac:	mvnsle	r2, pc, lsr #20
    67b0:	strtmi	r3, [r0], -r1, lsl #2
    67b4:	ldc2	0, cr15, [sl], {23}
    67b8:	stmiavs	r3!, {r1, r2, r3, r5, r6, r8, fp, lr}
    67bc:	stmdavs	r2!, {r7, sp}
    67c0:			; <UNDEFINED> instruction: 0xf00e4479
    67c4:	blmi	1b44c50 <fchmod@plt+0x1b4180c>
    67c8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    67cc:	ldmvs	r9, {r1, r3, r4, fp, sp, lr}
    67d0:	blx	ff942836 <fchmod@plt+0xff93f3f2>
    67d4:			; <UNDEFINED> instruction: 0xf0174620
    67d8:			; <UNDEFINED> instruction: 0xe777fbf3
    67dc:			; <UNDEFINED> instruction: 0xf0174620
    67e0:	blls	18542c <fchmod@plt+0x181fe8>
    67e4:			; <UNDEFINED> instruction: 0x46086819
    67e8:			; <UNDEFINED> instruction: 0xf7fc9102
    67ec:	stmdbls	r2, {r1, r7, sl, fp, sp, lr, pc}
    67f0:	strtmi	r4, [r0], -r2, lsl #12
    67f4:	blx	ff4c285a <fchmod@plt+0xff4bf416>
    67f8:	addcs	r4, r0, r0, ror #18
    67fc:			; <UNDEFINED> instruction: 0xf00e4479
    6800:	strb	pc, [r0, r3, lsl #18]!	; <UNPREDICTABLE>
    6804:	stmiavs	r0!, {r1, r2, r5, r8, ip, lr, pc}
    6808:	tstcs	r0, r3, lsl #16
    680c:	bicsle	r2, r0, pc, lsr #22
    6810:	ldmdbmi	fp, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    6814:	ldrtmi	r2, [r0], -r5, lsl #4
    6818:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    681c:			; <UNDEFINED> instruction: 0xf7fc4479
    6820:	tstcs	r1, sl, asr #22
    6824:	stmdals	r7, {r0, r2, r9, sl, lr}
    6828:			; <UNDEFINED> instruction: 0xffeaf013
    682c:	ldrbmi	r6, [sl], -r3, lsr #17
    6830:	strtmi	r4, [r8], -r1, lsl #12
    6834:	ldc2	0, cr15, [sl], #-80	; 0xffffffb0
    6838:	blmi	11d9188 <fchmod@plt+0x11d5d44>
    683c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6840:	blls	8e08b0 <fchmod@plt+0x8dd46c>
    6844:	cmnle	pc, sl, asr r0	; <UNPREDICTABLE>
    6848:	eorlt	r4, r5, r0, lsr r6
    684c:	blhi	c1b48 <fchmod@plt+0xbe704>
    6850:	svchi	0x00f0e8bd
    6854:	andcs	r4, r5, #76, 18	; 0x130000
    6858:	ldrtmi	r2, [r0], r0
    685c:			; <UNDEFINED> instruction: 0xf04f4479
    6860:			; <UNDEFINED> instruction: 0xf7fc36ff
    6864:	tstcs	r1, r8, lsr #22
    6868:	stmdals	r7, {r0, r2, r9, sl, lr}
    686c:			; <UNDEFINED> instruction: 0xffc8f013
    6870:	ldrdvc	pc, [r8], -r8
    6874:	ldrbmi	r6, [sl], -r3, lsr #17
    6878:	strmi	r9, [r1], -r0, lsl #14
    687c:			; <UNDEFINED> instruction: 0xf0144628
    6880:	bfi	pc, r5, #24, #2	; <UNPREDICTABLE>
    6884:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    6888:	strmi	r6, [r5], -r3, lsl #16
    688c:	andsle	r2, r8, r2, lsl #22
    6890:	andcs	r4, r5, #1015808	; 0xf8000
    6894:	ldrbtmi	r2, [r9], #-0
    6898:	bl	344890 <fchmod@plt+0x34144c>
    689c:	strmi	r2, [r6], -r1, lsl #2
    68a0:			; <UNDEFINED> instruction: 0xf0139807
    68a4:	stmiavs	r3!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    68a8:	andls	r9, r2, r5, lsl #6
    68ac:			; <UNDEFINED> instruction: 0xf7fc6828
    68b0:	stmdbls	r2, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    68b4:	strmi	r9, [r2], -r5, lsl #22
    68b8:	andls	r4, r0, #48, 12	; 0x3000000
    68bc:			; <UNDEFINED> instruction: 0xf014465a
    68c0:	ldmdbmi	r3!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    68c4:	strcs	r2, [r0], -r0, lsl #1
    68c8:			; <UNDEFINED> instruction: 0xf00e4479
    68cc:			; <UNDEFINED> instruction: 0xe7b3f89d
    68d0:	andcs	r4, r5, #48, 18	; 0xc0000
    68d4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    68d8:			; <UNDEFINED> instruction: 0xf7fc4479
    68dc:	smlattcs	r1, ip, sl, lr
    68e0:	stmdals	r7, {r0, r2, r9, sl, lr}
    68e4:			; <UNDEFINED> instruction: 0xff8cf013
    68e8:	ldrbmi	r6, [sl], -r3, lsr #17
    68ec:	strtmi	r4, [r8], -r1, lsl #12
    68f0:	blx	ff74294a <fchmod@plt+0xff73f506>
    68f4:	stmdbmi	r8!, {r5, r7, r8, r9, sl, sp, lr, pc}
    68f8:	stmiavs	r3!, {r1, r3, r4, r6, r9, sl, lr}
    68fc:	ldrbtmi	r2, [r9], #-16
    6900:			; <UNDEFINED> instruction: 0xf882f00e
    6904:	stmdbmi	r5!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    6908:	ldrtmi	r2, [r0], -r5, lsl #4
    690c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6910:			; <UNDEFINED> instruction: 0xf7fc4479
    6914:	ldrdcs	lr, [r1, -r0]
    6918:	stmdals	r7, {r0, r2, r9, sl, lr}
    691c:			; <UNDEFINED> instruction: 0xff70f013
    6920:	movwls	r6, #22691	; 0x58a3
    6924:			; <UNDEFINED> instruction: 0xf7fc9002
    6928:	stmdavs	r0, {r4, sl, fp, sp, lr, pc}
    692c:	bl	fe7c4924 <fchmod@plt+0xfe7c14e0>
    6930:	blls	16cd40 <fchmod@plt+0x1698fc>
    6934:	strtmi	r4, [r8], -r2, lsl #12
    6938:	ldrbmi	r9, [sl], -r0, lsl #4
    693c:	blx	fedc2996 <fchmod@plt+0xfedbf552>
    6940:			; <UNDEFINED> instruction: 0xf04fe77a
    6944:			; <UNDEFINED> instruction: 0xe77736ff
    6948:	b	ff044940 <fchmod@plt+0xff0414fc>
    694c:	andeq	r9, r3, r4, lsl #12
    6950:	strdeq	r9, [r3], -ip
    6954:	andeq	r9, r3, r8, lsl #22
    6958:	andeq	r0, r0, r4, lsr #5
    695c:			; <UNDEFINED> instruction: 0x000002b0
    6960:	andeq	fp, r1, r8, asr #4
    6964:	ldrdeq	fp, [r1], -r0
    6968:	ldrdeq	sl, [r1], -ip
    696c:	andeq	r9, r3, r6, lsl #20
    6970:	andeq	fp, r1, lr, ror #4
    6974:	andeq	fp, r1, ip, asr #5
    6978:	andeq	r9, r3, lr, lsr #19
    697c:	andeq	fp, r1, ip, lsl r2
    6980:	andeq	fp, r1, r0, ror r1
    6984:	andeq	r9, r3, ip, lsr #8
    6988:	ldrdeq	fp, [r1], -ip
    698c:	andeq	fp, r1, r6, rrx
    6990:	andeq	fp, r1, r8, rrx
    6994:	ldrdeq	fp, [r1], -ip
    6998:	andeq	fp, r1, sl, asr #32
    699c:	strheq	fp, [r1], -r0
    69a0:	mvnsmi	lr, #737280	; 0xb4000
    69a4:			; <UNDEFINED> instruction: 0x46064615
    69a8:	bmi	f581f0 <fchmod@plt+0xf54dac>
    69ac:	blmi	f72be8 <fchmod@plt+0xf6f7a4>
    69b0:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    69b4:	svcmi	0x003c2100
    69b8:	ldrbtmi	r5, [pc], #-2259	; 69c0 <fchmod@plt+0x357c>
    69bc:	movwls	r6, #47131	; 0xb81b
    69c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    69c4:	bl	8c49bc <fchmod@plt+0x8c1578>
    69c8:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    69cc:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    69d0:	ble	adedb8 <fchmod@plt+0xadb974>
    69d4:	bl	fee449cc <fchmod@plt+0xfee41588>
    69d8:	strmi	r6, [r7], -r3, lsl #16
    69dc:	suble	r2, fp, r2, lsl #22
    69e0:	andcs	r4, r5, #835584	; 0xcc000
    69e4:	ldrbtmi	r2, [r9], #-0
    69e8:	b	19449e0 <fchmod@plt+0x194159c>
    69ec:	strmi	r2, [r3], -r1, lsl #2
    69f0:			; <UNDEFINED> instruction: 0x461e4630
    69f4:			; <UNDEFINED> instruction: 0xff04f013
    69f8:	ldmdavs	r8!, {r0, r9, sl, lr}
    69fc:			; <UNDEFINED> instruction: 0xf7fc9107
    6a00:	stmdbls	r7, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    6a04:	strmi	r4, [r3], -sl, lsr #12
    6a08:			; <UNDEFINED> instruction: 0xf0144630
    6a0c:	blmi	a85750 <fchmod@plt+0xa8230c>
    6a10:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6a14:	bmi	a26aa8 <fchmod@plt+0xa23664>
    6a18:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    6a1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a20:	subsmi	r9, sl, fp, lsl #22
    6a24:	andlt	sp, sp, pc, lsr #2
    6a28:	mvnshi	lr, #12386304	; 0xbd0000
    6a2c:			; <UNDEFINED> instruction: 0xf1074823
    6a30:	andcs	r0, r1, #12, 6	; 0x30000000
    6a34:	strcs	r2, [r0], -r2, lsl #2
    6a38:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6a3c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    6a40:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6a44:	ldc2	0, cr15, [r0, #-60]!	; 0xffffffc4
    6a48:	blge	220e30 <fchmod@plt+0x21d9ec>
    6a4c:	movwls	r4, #17954	; 0x4622
    6a50:	movwcs	r4, #22065	; 0x5631
    6a54:	strls	r2, [r0], -r3, lsl #8
    6a58:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6a5c:			; <UNDEFINED> instruction: 0xf00b9401
    6a60:	stmdacs	r0, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6a64:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    6a68:	andcs	sp, r1, pc, lsl #22
    6a6c:	blx	fe042ab0 <fchmod@plt+0xfe03f66c>
    6a70:			; <UNDEFINED> instruction: 0xf7fc68f8
    6a74:			; <UNDEFINED> instruction: 0xe7ceecba
    6a78:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    6a7c:	eorvs	ip, r0, r7, lsl #22
    6a80:	adcvs	r6, r2, r1, rrx
    6a84:			; <UNDEFINED> instruction: 0xf7fce7c7
    6a88:	stmdbmi	lr, {r1, r5, r9, fp, sp, lr, pc}
    6a8c:	ldrtmi	r2, [r0], -r5, lsl #4
    6a90:			; <UNDEFINED> instruction: 0xf7fc4479
    6a94:	bls	2c12dc <fchmod@plt+0x2bde98>
    6a98:			; <UNDEFINED> instruction: 0xf00f4629
    6a9c:	svclt	0x0000fb85
    6aa0:			; <UNDEFINED> instruction: 0x000392b6
    6aa4:	andeq	r0, r0, r4, lsr #5
    6aa8:			; <UNDEFINED> instruction: 0x000397be
    6aac:	muleq	r3, ip, r2
    6ab0:	andeq	fp, r1, r6, asr #2
    6ab4:	andeq	fp, r1, r0, asr #2
    6ab8:	andeq	r9, r3, lr, asr #4
    6abc:	andeq	r0, r0, ip, lsr r3
    6ac0:	andeq	fp, r1, r6, lsr #1
    6ac4:	andeq	fp, r1, r4, rrx
    6ac8:	svcmi	0x00f0e92d
    6acc:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    6ad0:			; <UNDEFINED> instruction: 0xf8df8b08
    6ad4:			; <UNDEFINED> instruction: 0xf8df2cbc
    6ad8:	ldrbtmi	r3, [sl], #-3260	; 0xfffff344
    6adc:	ldcge	8, cr15, [r8], #892	; 0x37c
    6ae0:	ldmpl	r3, {r0, r1, r4, r6, r7, ip, sp, pc}^
    6ae4:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    6ae8:			; <UNDEFINED> instruction: 0xf04f9351
    6aec:	stmdbvs	r3, {r8, r9}
    6af0:	stmib	sp, {sp}^
    6af4:	andsls	r0, r8, r6, lsl r0
    6af8:			; <UNDEFINED> instruction: 0xf0012b00
    6afc:	blcs	1e6b78 <fchmod@plt+0x1e3734>
    6b00:	andhi	pc, ip, r1
    6b04:	blcs	55718 <fchmod@plt+0x522d4>
    6b08:			; <UNDEFINED> instruction: 0x464ebf9e
    6b0c:	blmi	1644c6c <fchmod@plt+0x1641828>
    6b10:	vshl.s8	d3, d8, d0
    6b14:	strmi	r8, [r1, #1974]!	; 0x7b6
    6b18:	stmdbvs	r3!, {r1, r2, r3, ip, lr, pc}
    6b1c:	stmdble	fp, {r0, r8, r9, fp, sp}
    6b20:			; <UNDEFINED> instruction: 0xf0002b02
    6b24:			; <UNDEFINED> instruction: 0xf1048722
    6b28:			; <UNDEFINED> instruction: 0x46300558
    6b2c:			; <UNDEFINED> instruction: 0xf0174629
    6b30:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    6b34:	ldrbthi	pc, [r5], r0, asr #32	; <UNPREDICTABLE>
    6b38:	stccs	8, cr6, [r0], {100}	; 0x64
    6b3c:			; <UNDEFINED> instruction: 0xf8dfd1eb
    6b40:			; <UNDEFINED> instruction: 0xf85a3c5c
    6b44:	ldmdavs	fp, {r0, r1, ip, sp}
    6b48:	vqdmulh.s<illegal width 8>	d2, d0, d1
    6b4c:	ldcge	0, cr8, [r6, #-560]	; 0xfffffdd0
    6b50:	strbmi	r2, [r8], -r0, lsl #2
    6b54:			; <UNDEFINED> instruction: 0xf005462a
    6b58:	stmdacs	r1, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
    6b5c:			; <UNDEFINED> instruction: 0xf0004604
    6b60:			; <UNDEFINED> instruction: 0xf00880af
    6b64:			; <UNDEFINED> instruction: 0x4629f89b
    6b68:			; <UNDEFINED> instruction: 0xf0054648
    6b6c:	blx	fed452b0 <fchmod@plt+0xfed41e6c>
    6b70:	ldmdbeq	fp, {r2, r7, r8, r9, ip, sp, lr, pc}^
    6b74:	svclt	0x00142800
    6b78:	strcs	r4, [r1], #-1564	; 0xfffff9e4
    6b7c:			; <UNDEFINED> instruction: 0xf0402c00
    6b80:	blls	5a8a30 <fchmod@plt+0x5a55ec>
    6b84:			; <UNDEFINED> instruction: 0xf0402b00
    6b88:	strtmi	r8, [r8], -r6, lsl #1
    6b8c:	blx	1cc2bf0 <fchmod@plt+0x1cbf7ac>
    6b90:	stccc	8, cr15, [ip], {223}	; 0xdf
    6b94:	ldrdcs	pc, [ip], -r9
    6b98:			; <UNDEFINED> instruction: 0xf85a2000
    6b9c:	ldrbeq	r3, [r2, r3]
    6ba0:	strbtle	r6, [ip], #-24	; 0xffffffe8
    6ba4:	blne	fff44f28 <fchmod@plt+0xfff41ae4>
    6ba8:	andcs	r2, r0, r5, lsl #4
    6bac:	streq	pc, [ip, -r9, lsl #2]!
    6bb0:			; <UNDEFINED> instruction: 0xf7fc4479
    6bb4:	smlabbcs	r1, r0, r9, lr
    6bb8:	strbmi	r4, [r8], -r4, lsl #12
    6bbc:	mcr2	0, 1, pc, cr0, cr3, {0}	; <UNPREDICTABLE>
    6bc0:	andls	r2, r4, r1, lsl #2
    6bc4:	subseq	pc, r8, r9, lsl #2
    6bc8:	ldc2l	0, cr15, [r4], #72	; 0x48
    6bcc:	strtmi	r9, [r1], -r4, lsl #20
    6bd0:	andcs	r4, r1, r3, lsl #12
    6bd4:	b	ffbc4bcc <fchmod@plt+0xffbc1788>
    6bd8:	bleq	ff344f5c <fchmod@plt+0xff341b18>
    6bdc:			; <UNDEFINED> instruction: 0x4649463a
    6be0:			; <UNDEFINED> instruction: 0xf0034478
    6be4:			; <UNDEFINED> instruction: 0x4648fe33
    6be8:			; <UNDEFINED> instruction: 0xf82ef008
    6bec:	blcc	fef44f70 <fchmod@plt+0xfef41b2c>
    6bf0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6bf4:	blcs	20c68 <fchmod@plt+0x1d824>
    6bf8:	msrhi	CPSR_sc, r0, asr #32
    6bfc:			; <UNDEFINED> instruction: 0x3010f8d9
    6c00:	rsbsle	r2, r1, r3, lsl #22
    6c04:			; <UNDEFINED> instruction: 0xf0402b04
    6c08:			; <UNDEFINED> instruction: 0xf1098750
    6c0c:	strbmi	r0, [r8], -r0, lsr #8
    6c10:			; <UNDEFINED> instruction: 0xf958f00c
    6c14:			; <UNDEFINED> instruction: 0xf0174620
    6c18:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    6c1c:			; <UNDEFINED> instruction: 0xf8dfd15e
    6c20:	ldrbtmi	r2, [sl], #-2960	; 0xfffff470
    6c24:	blne	fe344fa8 <fchmod@plt+0xfe341b64>
    6c28:	strbmi	r2, [r8], -r0, lsl #6
    6c2c:			; <UNDEFINED> instruction: 0xf0074479
    6c30:	strbmi	pc, [r8], -r9, lsr #16	; <UNPREDICTABLE>
    6c34:			; <UNDEFINED> instruction: 0xf926f013
    6c38:	strbmi	r2, [r8], -r0, lsl #6
    6c3c:			; <UNDEFINED> instruction: 0xf8c92107
    6c40:			; <UNDEFINED> instruction: 0xf00630c0
    6c44:			; <UNDEFINED> instruction: 0xf8dfffcd
    6c48:			; <UNDEFINED> instruction: 0xf8df2b70
    6c4c:	ldrbtmi	r3, [sl], #-2888	; 0xfffff4b8
    6c50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c54:	subsmi	r9, sl, r1, asr fp
    6c58:	ldrbhi	pc, [r3, -r0, asr #32]!	; <UNPREDICTABLE>
    6c5c:	ldc	0, cr11, [sp], #332	; 0x14c
    6c60:	pop	{r3, r8, r9, fp, pc}
    6c64:			; <UNDEFINED> instruction: 0x46488ff0
    6c68:			; <UNDEFINED> instruction: 0xf936f001
    6c6c:			; <UNDEFINED> instruction: 0xf43f2800
    6c70:			; <UNDEFINED> instruction: 0xf8dfaf6e
    6c74:			; <UNDEFINED> instruction: 0xf85a3b2c
    6c78:	andsvs	r3, ip, r3
    6c7c:			; <UNDEFINED> instruction: 0xf8dfe767
    6c80:	andcs	r1, r5, #60, 22	; 0xf000
    6c84:			; <UNDEFINED> instruction: 0xf7fc4479
    6c88:			; <UNDEFINED> instruction: 0x4601e916
    6c8c:	andne	pc, r0, pc, asr #8
    6c90:	blx	fee42ca4 <fchmod@plt+0xfee3f860>
    6c94:	strtmi	lr, [r8], -r6, lsl #15
    6c98:			; <UNDEFINED> instruction: 0xf992f017
    6c9c:	blne	845020 <fchmod@plt+0x841bdc>
    6ca0:	strtmi	r2, [r0], -r5, lsl #4
    6ca4:			; <UNDEFINED> instruction: 0xf7fc4479
    6ca8:	tstcs	r1, r6, lsl #18
    6cac:	strbmi	r4, [r8], -r4, lsl #12
    6cb0:	stc2	0, cr15, [r6, #76]!	; 0x4c
    6cb4:			; <UNDEFINED> instruction: 0x46019a18
    6cb8:			; <UNDEFINED> instruction: 0xf0144620
    6cbc:			; <UNDEFINED> instruction: 0xe764fa1d
    6cc0:			; <UNDEFINED> instruction: 0xf0174628
    6cc4:			; <UNDEFINED> instruction: 0x4648f9d7
    6cc8:	blx	ff842ce6 <fchmod@plt+0xff83f8a2>
    6ccc:	ldrdcc	pc, [ip], r9	; <UNPREDICTABLE>
    6cd0:	strbmi	r2, [r8], -r2, lsl #4
    6cd4:			; <UNDEFINED> instruction: 0xf004601a
    6cd8:	ldr	pc, [r4, r5, asr #23]!
    6cdc:	tstcs	r1, r0, lsr #12
    6ce0:	stc2l	0, cr15, [r8], #-72	; 0xffffffb8
    6ce4:	ldr	r4, [sp, r2, lsl #12]
    6ce8:	bne	ff64506c <fchmod@plt+0xff641c28>
    6cec:	ldrbtmi	r2, [r9], #-1
    6cf0:	cdp2	0, 8, cr15, cr10, cr13, {0}
    6cf4:			; <UNDEFINED> instruction: 0xf00c4648
    6cf8:			; <UNDEFINED> instruction: 0xf8d9f8e5
    6cfc:			; <UNDEFINED> instruction: 0xf1b88064
    6d00:			; <UNDEFINED> instruction: 0xf0000f00
    6d04:			; <UNDEFINED> instruction: 0xf6468099
    6d08:			; <UNDEFINED> instruction: 0xf646736e
    6d0c:	vmvn.i32	<illegal reg q8.5>, #26624	; 0x00006800
    6d10:	vqdmlal.s<illegal width 8>	<illegal reg q10.5>, d7, d2[7]
    6d14:	movwls	r4, #57971	; 0xe273
    6d18:	bvc	fe442540 <fchmod@plt+0xfe43f0fc>
    6d1c:	msrvs	SPSR_sc, #73400320	; 0x4600000
    6d20:	vsubl.s8	<illegal reg q12.5>, d0, d15
    6d24:			; <UNDEFINED> instruction: 0xf8df0374
    6d28:	tstls	r0, #160, 20	; 0xa0000
    6d2c:			; <UNDEFINED> instruction: 0xf8df4645
    6d30:	ldrbtmi	r3, [sl], #-2716	; 0xfffff564
    6d34:	eorsge	pc, r4, sp, asr #17
    6d38:	andls	r4, r9, #2063597568	; 0x7b000000
    6d3c:	blvc	beb98c <fchmod@plt+0xbe8548>
    6d40:	cmnle	r6, r0, lsl #30
    6d44:	tstcs	r1, r8, ror #16
    6d48:			; <UNDEFINED> instruction: 0xf10d9719
    6d4c:	stmib	sp, {r2, r5, r6, r9, fp}^
    6d50:	stmib	sp, {r1, r3, r4, r8, r9, sl, ip, sp, lr}^
    6d54:			; <UNDEFINED> instruction: 0x971e771c
    6d58:			; <UNDEFINED> instruction: 0xf88af010
    6d5c:	bcs	fe4425c4 <fchmod@plt+0xfe43f180>
    6d60:			; <UNDEFINED> instruction: 0xf0034649
    6d64:	ldrbmi	pc, [r1], -r3, asr #21	; <UNPREDICTABLE>
    6d68:	andls	r6, r4, r2, asr #16
    6d6c:			; <UNDEFINED> instruction: 0xf7ff4648
    6d70:	andcc	pc, r1, pc, ror #24
    6d74:			; <UNDEFINED> instruction: 0xf10dd073
    6d78:	mrcge	8, 0, r0, cr12, cr12, {7}
    6d7c:			; <UNDEFINED> instruction: 0x46489a1b
    6d80:			; <UNDEFINED> instruction: 0xf10d4641
    6d84:			; <UNDEFINED> instruction: 0xf7ff0b90
    6d88:	ldrtmi	pc, [r0], -fp, lsl #28	; <UNPREDICTABLE>
    6d8c:			; <UNDEFINED> instruction: 0xf83af017
    6d90:			; <UNDEFINED> instruction: 0x4608991b
    6d94:			; <UNDEFINED> instruction: 0xf7fc9105
    6d98:	stmdbls	r5, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    6d9c:	ldrtmi	r4, [r0], -r2, lsl #12
    6da0:			; <UNDEFINED> instruction: 0xf8fcf017
    6da4:			; <UNDEFINED> instruction: 0xf0174630
    6da8:	teqcs	r2, fp, lsl #18	; <UNPREDICTABLE>
    6dac:			; <UNDEFINED> instruction: 0xf0174630
    6db0:	ldmdals	fp, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
    6db4:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6db8:			; <UNDEFINED> instruction: 0x9c1e9b09
    6dbc:	strmi	r9, [r2], -r8, lsl #8
    6dc0:	andls	ip, r6, #3072	; 0xc00
    6dc4:	andls	r1, r5, #10616832	; 0xa20000
    6dc8:			; <UNDEFINED> instruction: 0xf8b3465a
    6dcc:	blls	1b6dd4 <fchmod@plt+0x1b3990>
    6dd0:	andcs	r5, r3, r0, ror #1
    6dd4:	rsbvs	r9, r1, r5, lsl #24
    6dd8:	andgt	pc, r8, r4, lsr #17
    6ddc:			; <UNDEFINED> instruction: 0xf7fc991e
    6de0:	strmi	lr, [r4], -ip, lsl #22
    6de4:	eorsle	r2, pc, r0, lsl #16
    6de8:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6dec:	blcs	a0e00 <fchmod@plt+0x9d9bc>
    6df0:	strthi	pc, [r9], r0, asr #32
    6df4:	ldrdvs	pc, [r0], -r9
    6df8:	and	r3, r1, r8, lsl #12
    6dfc:	biclt	r6, r6, r6, ror r8
    6e00:	ldrhtle	r4, [fp], #81	; 0x51
    6e04:	blcs	1212d8 <fchmod@plt+0x11de94>
    6e08:			; <UNDEFINED> instruction: 0x6e74d9f8
    6e0c:			; <UNDEFINED> instruction: 0xe7f5b91c
    6e10:	stccs	8, cr6, [r0], {36}	; 0x24
    6e14:	blvc	8fb1e4 <fchmod@plt+0x8f7da0>
    6e18:	mvnsle	r2, r0, lsl #22
    6e1c:	stmdavs	r0!, {r0, r3, r5, r6, fp, sp, lr}^
    6e20:	svc	0x00a0f7fb
    6e24:	mvnsle	r2, r0, lsl #16
    6e28:	strbmi	r6, [r8], -r3, lsr #17
    6e2c:			; <UNDEFINED> instruction: 0xf00c60ab
    6e30:	stmdavs	sp!, {r0, r3, r6, fp, ip, sp, lr, pc}
    6e34:	orrle	r2, r2, r0, lsl #26
    6e38:	strbmi	r2, [r8], -r4, lsl #2
    6e3c:			; <UNDEFINED> instruction: 0xffeaf012
    6e40:			; <UNDEFINED> instruction: 0x3010f8d9
    6e44:	ldrdcs	lr, [r7, -lr]
    6e48:			; <UNDEFINED> instruction: 0xf0124648
    6e4c:	strbmi	pc, [r8], -r3, ror #31	; <UNPREDICTABLE>
    6e50:	blx	742e6e <fchmod@plt+0x73fa2a>
    6e54:	ldrdcc	pc, [ip], r9	; <UNPREDICTABLE>
    6e58:	andsvs	r2, sl, r0, lsl #4
    6e5c:			; <UNDEFINED> instruction: 0xf8dfe6f3
    6e60:	ldrbtmi	r3, [fp], #-2416	; 0xfffff690
    6e64:	strb	r6, [r4, fp, lsr #1]!
    6e68:	bls	7b1b90 <fchmod@plt+0x7ae74c>
    6e6c:	ldrmi	r4, [r9], -r8, asr #12
    6e70:	bcc	fe44269c <fchmod@plt+0xfe43f258>
    6e74:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    6e78:			; <UNDEFINED> instruction: 0x465a991b
    6e7c:			; <UNDEFINED> instruction: 0xf7fc2003
    6e80:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    6e84:	mvnhi	pc, #0
    6e88:	ldmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e8c:	blcs	a0ea0 <fchmod@plt+0x9da5c>
    6e90:	strhi	pc, [sl], r0, asr #32
    6e94:	bne	fe442700 <fchmod@plt+0xfe43f2bc>
    6e98:			; <UNDEFINED> instruction: 0xf7fb4640
    6e9c:	stmdacs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6ea0:	cmphi	lr, r0	; <UNPREDICTABLE>
    6ea4:	ldrdcc	pc, [r0], -r8
    6ea8:	addsmi	r9, r3, #57344	; 0xe000
    6eac:	strhi	pc, [r2], #-0
    6eb0:	ldrdlt	pc, [r8], -r5
    6eb4:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6eb8:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    6ebc:	svc	0x0052f7fb
    6ec0:			; <UNDEFINED> instruction: 0xf0002800
    6ec4:			; <UNDEFINED> instruction: 0x46418419
    6ec8:			; <UNDEFINED> instruction: 0xf7fb4658
    6ecc:	cdp	15, 1, cr14, cr9, cr12, {2}
    6ed0:			; <UNDEFINED> instruction: 0x46031a90
    6ed4:			; <UNDEFINED> instruction: 0x46581e1a
    6ed8:	andcs	fp, r1, #24, 30	; 0x60
    6edc:	ldrmi	r9, [r4], -fp, lsl #4
    6ee0:	svc	0x0040f7fb
    6ee4:	cfmsub32ne	mvax0, mvfx4, mvfx15, mvfx3
    6ee8:	eoreq	pc, r0, pc, asr #32
    6eec:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    6ef0:			; <UNDEFINED> instruction: 0xf002970a
    6ef4:	eormi	pc, r0, r9, asr #31
    6ef8:	ldrbhi	pc, [sp, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    6efc:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f00:	subeq	lr, r4, #7168	; 0x1c00
    6f04:	ldrdmi	pc, [r0], -r8
    6f08:			; <UNDEFINED> instruction: 0xf853447b
    6f0c:	blls	38af9c <fchmod@plt+0x387b58>
    6f10:			; <UNDEFINED> instruction: 0xf000429c
    6f14:	andcs	r8, r1, r4, asr #10
    6f18:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}^
    6f1c:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    6f20:	ldrbhi	pc, [r4], #0	; <UNPREDICTABLE>
    6f24:	streq	pc, [r1], #-1
    6f28:	stmdbls	r7, {r0, r1, r2, r8, ip, pc}
    6f2c:	tstls	r2, r0, lsl r0
    6f30:	tstls	r1, sl, lsl #18
    6f34:	tstls	r0, fp, lsl #18
    6f38:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f3c:			; <UNDEFINED> instruction: 0xf00d4479
    6f40:	blls	1464d4 <fchmod@plt+0x143090>
    6f44:	mcr	8, 0, r6, cr10, cr11, {2}
    6f48:	blls	6d5790 <fchmod@plt+0x6d234c>
    6f4c:	bcc	442778 <fchmod@plt+0x43f334>
    6f50:	tstls	r1, #30720	; 0x7800
    6f54:			; <UNDEFINED> instruction: 0xf0002c00
    6f58:	blls	1e8840 <fchmod@plt+0x1e53fc>
    6f5c:	wfieq
    6f60:	bls	2ebb98 <fchmod@plt+0x2e8754>
    6f64:	bvs	44278c <fchmod@plt+0x43f348>
    6f68:			; <UNDEFINED> instruction: 0xf8df9b0a
    6f6c:	andls	r0, r1, #116, 16	; 0x740000
    6f70:	ldrbtmi	r9, [r8], #-2577	; 0xfffff5ef
    6f74:	cdp	3, 1, cr9, cr10, cr2, {0}
    6f78:	andls	r1, r0, #16, 20	; 0x10000
    6f7c:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f80:	bcc	4427ec <fchmod@plt+0x43f3a8>
    6f84:			; <UNDEFINED> instruction: 0xf010447a
    6f88:			; <UNDEFINED> instruction: 0xf8dff995
    6f8c:			; <UNDEFINED> instruction: 0xf8df285c
    6f90:	ldrbtmi	r3, [sl], #-2140	; 0xfffff7a4
    6f94:			; <UNDEFINED> instruction: 0xb01cf8dd
    6f98:	bcs	fe4427c8 <fchmod@plt+0xfe43f384>
    6f9c:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6fa0:	mcr	4, 0, r4, cr11, cr10, {3}
    6fa4:	bls	3517ec <fchmod@plt+0x34e3a8>
    6fa8:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    6fac:	mrc	5, 0, r9, cr10, cr3, {0}
    6fb0:			; <UNDEFINED> instruction: 0xf8cd5a10
    6fb4:	qaddcs	r9, r0, r0
    6fb8:			; <UNDEFINED> instruction: 0xf7fb4608
    6fbc:			; <UNDEFINED> instruction: 0xf8d8eef8
    6fc0:	andcs	r1, sl, r0
    6fc4:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fc8:	bne	442834 <fchmod@plt+0x43f3f0>
    6fcc:			; <UNDEFINED> instruction: 0xf7fb4628
    6fd0:			; <UNDEFINED> instruction: 0xf8d8eeca
    6fd4:	andcs	r4, r5, #0
    6fd8:			; <UNDEFINED> instruction: 0xf0402800
    6fdc:	cdp	2, 1, cr8, cr11, cr6, {4}
    6fe0:			; <UNDEFINED> instruction: 0xf7fb1a10
    6fe4:	strtmi	lr, [fp], -r8, ror #30
    6fe8:	strmi	r2, [r2], -r1, lsl #2
    6fec:			; <UNDEFINED> instruction: 0xf7fc4620
    6ff0:	blls	341410 <fchmod@plt+0x33dfcc>
    6ff4:	ldrdmi	pc, [r0], -r8
    6ff8:			; <UNDEFINED> instruction: 0xf0402b00
    6ffc:	blls	2e7a2c <fchmod@plt+0x2e45e8>
    7000:	blcs	f81c <fchmod@plt+0xc3d8>
    7004:	sbcshi	pc, sl, #0
    7008:	svceq	0x0080f01b
    700c:	sbchi	pc, pc, #64	; 0x40
    7010:	ubfxne	pc, pc, #17, #1
    7014:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    7018:	svc	0x004cf7fb
    701c:	strtmi	r4, [r0], -r2, lsl #12
    7020:			; <UNDEFINED> instruction: 0xf7fc2101
    7024:	blls	2c13dc <fchmod@plt+0x2bdf98>
    7028:	ldrdmi	pc, [r0], -r8
    702c:	blcs	f848 <fchmod@plt+0xc404>
    7030:	rsbhi	pc, r9, #0
    7034:			; <UNDEFINED> instruction: 0x17c0f8df
    7038:	ldrbtmi	r2, [r9], #-0
    703c:	svc	0x003af7fb
    7040:	strtmi	r4, [r0], -r2, lsl #12
    7044:			; <UNDEFINED> instruction: 0xf7fc2101
    7048:	ldrdcs	lr, [r0], #-138	; 0xffffff76
    704c:			; <UNDEFINED> instruction: 0xff1cf002
    7050:			; <UNDEFINED> instruction: 0xf01bb110
    7054:	tstle	lr, r6, lsl #30
    7058:	addvc	pc, r0, pc, asr #8
    705c:			; <UNDEFINED> instruction: 0xff14f002
    7060:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7064:	rscshi	pc, r7, #64	; 0x40
    7068:	andvc	pc, r0, pc, asr #8
    706c:			; <UNDEFINED> instruction: 0xff0cf002
    7070:			; <UNDEFINED> instruction: 0xf0402800
    7074:	subcs	r8, r0, r5, ror #6
    7078:	stmdbeq	r2, {r0, r1, r3, ip, sp, lr, pc}
    707c:			; <UNDEFINED> instruction: 0xff04f002
    7080:	ldrdvc	pc, [r0], -r8
    7084:	stmdacs	r0, {r2, r9, sl, lr}
    7088:	rsbhi	pc, r8, #0
    708c:	svceq	0x0000f1b9
    7090:	cmnhi	r2, #64	; 0x40	; <UNPREDICTABLE>
    7094:	svceq	0x0004f01b
    7098:	msrhi	SPSR_c, #64	; 0x40
    709c:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    70a0:	strbmi	r2, [r8], -r5, lsl #4
    70a4:			; <UNDEFINED> instruction: 0xf7fb4479
    70a8:	tstcs	r1, r6, lsl #30
    70ac:	ldrtmi	r4, [r8], -r2, lsl #12
    70b0:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70b4:			; <UNDEFINED> instruction: 0xf0124628
    70b8:			; <UNDEFINED> instruction: 0xf8dffcf7
    70bc:	andcs	r1, r5, #68, 14	; 0x1100000
    70c0:	ldrdmi	pc, [r0], -r8
    70c4:			; <UNDEFINED> instruction: 0x46034479
    70c8:	tstls	r5, #0
    70cc:	mrc	7, 7, APSR_nzcv, cr2, cr11, {7}
    70d0:			; <UNDEFINED> instruction: 0xf8df9b15
    70d4:	tstcs	r1, r0, lsr r7
    70d8:	strtmi	r9, [r0], -r0
    70dc:			; <UNDEFINED> instruction: 0xf7fc447a
    70e0:			; <UNDEFINED> instruction: 0xf8d8e88e
    70e4:			; <UNDEFINED> instruction: 0xf7fb0000
    70e8:			; <UNDEFINED> instruction: 0x4604ee94
    70ec:			; <UNDEFINED> instruction: 0xf0402800
    70f0:			; <UNDEFINED> instruction: 0xf8df8564
    70f4:	bls	354d4c <fchmod@plt+0x351908>
    70f8:	ldmdavs	r8!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
    70fc:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7100:	strmi	r1, [r6], -r3, asr #24
    7104:	stmdacs	sl, {r0, r2, r3, r4, ip, lr, pc}
    7108:			; <UNDEFINED> instruction: 0x81b7f000
    710c:	svc	0x00def7fb
    7110:			; <UNDEFINED> instruction: 0xf8336803
    7114:	vst4.8	{d3-d6}, [r3 :64], r6
    7118:			; <UNDEFINED> instruction: 0x43235300
    711c:			; <UNDEFINED> instruction: 0xf106d1ed
    7120:			; <UNDEFINED> instruction: 0xf5b30380
    7124:	svclt	0x00287fc0
    7128:	rscle	r4, r6, #52, 12	; 0x3400000
    712c:	svc	0x00bcf7fb
    7130:	ldmdavs	r8!, {r0, r1, fp, sp, lr}
    7134:	eormi	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    7138:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    713c:	strmi	r1, [r6], -r3, asr #24
    7140:	ldmdavs	r8!, {r0, r5, r6, r7, r8, ip, lr, pc}
    7144:	mcr	7, 3, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    7148:			; <UNDEFINED> instruction: 0xf0002800
    714c:			; <UNDEFINED> instruction: 0xf8df82f2
    7150:	andcs	r1, r5, #188, 12	; 0xbc00000
    7154:	ldrbtmi	r2, [r9], #-0
    7158:	mcr	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    715c:			; <UNDEFINED> instruction: 0xf842f00f
    7160:	movwls	r2, #29442	; 0x7302
    7164:	andscs	r9, r0, r4, lsl #22
    7168:			; <UNDEFINED> instruction: 0xf8df9c07
    716c:	ldmdavs	sl, {r2, r5, r7, r9, sl, ip}^
    7170:	mvnscc	pc, #79	; 0x4f
    7174:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    7178:	strls	r3, [r2], #-768	; 0xfffffd00
    717c:			; <UNDEFINED> instruction: 0xf00d9b1b
    7180:	strtmi	pc, [r3], -r3, asr #24
    7184:	blcs	495d94 <fchmod@plt+0x492950>
    7188:	ldm	pc, {r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    718c:	cmpeq	sl, r3, lsl r0	; <UNPREDICTABLE>
    7190:	adceq	r0, sp, r3, lsl r0
    7194:	andseq	r0, r3, r3, lsl r0
    7198:	andseq	r0, r3, r3, lsl r0
    719c:	sbcseq	r0, pc, r3, lsl r0	; <UNPREDICTABLE>
    71a0:	eoreq	r0, r6, r3, lsl r0
    71a4:	andseq	r0, r3, r3, lsl r0
    71a8:	andseq	r0, r3, r3, lsl r0
    71ac:	andseq	r0, r3, r3, lsl r0
    71b0:	adcseq	r0, sl, r3, lsl r0
    71b4:	vqdmulh.s<illegal width 8>	d25, d0, d7
    71b8:			; <UNDEFINED> instruction: 0xf8df210e
    71bc:			; <UNDEFINED> instruction: 0xf8df2658
    71c0:	movwls	r0, #1624	; 0x658
    71c4:			; <UNDEFINED> instruction: 0xf8df447a
    71c8:	eorcc	r3, r4, #84, 12	; 0x5400000
    71cc:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    71d0:			; <UNDEFINED> instruction: 0xff22f00e
    71d4:			; <UNDEFINED> instruction: 0xf0402c79
    71d8:	blls	1e77d0 <fchmod@plt+0x1e438c>
    71dc:			; <UNDEFINED> instruction: 0xf0039c08
    71e0:			; <UNDEFINED> instruction: 0xf8df0780
    71e4:	ldrbtmi	r3, [fp], #-1596	; 0xfffff9c4
    71e8:	stcls	6, cr4, [r6], {164}	; 0xa4
    71ec:			; <UNDEFINED> instruction: 0xf84ccb03
    71f0:	ldmdahi	sl, {r2}
    71f4:	ldmvc	fp, {r0, r2, fp, ip, pc}
    71f8:	tsthi	r2, r1, asr #32
    71fc:	ldmdals	lr, {r0, r1, r7, r9, ip, sp, lr}
    7200:	mrc	7, 3, APSR_nzcv, cr8, cr11, {7}
    7204:			; <UNDEFINED> instruction: 0xf7fbb1f0
    7208:	stmdavs	r3, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    720c:	blcs	98c14 <fchmod@plt+0x957d0>
    7210:			; <UNDEFINED> instruction: 0xf8dfd018
    7214:	andcs	r1, r5, #16, 12	; 0x1000000
    7218:	ldrbtmi	r2, [r9], #-0
    721c:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    7220:	strmi	r2, [r4], -r1, lsl #2
    7224:			; <UNDEFINED> instruction: 0xf0134648
    7228:	bls	7c5ddc <fchmod@plt+0x7c2998>
    722c:	andls	r9, r7, sl, lsl #4
    7230:	ldrdeq	pc, [r0], -r8
    7234:	svc	0x001af7fb
    7238:	stmdbls	r7, {r1, r3, r9, fp, ip, pc}
    723c:	strtmi	r4, [r0], -r3, lsl #12
    7240:			; <UNDEFINED> instruction: 0xff34f013
    7244:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7248:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
    724c:	blgt	ee26c <fchmod@plt+0xeae28>
    7250:	ldmdahi	fp, {r4, r8, ip, lr}
    7254:	subsvs	r9, r1, r5, lsl #20
    7258:	ldmdals	lr, {r0, r1, r4, r8, pc}
    725c:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    7260:			; <UNDEFINED> instruction: 0xf7fbb1f0
    7264:	stmdavs	r3, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7268:	blcs	98c70 <fchmod@plt+0x9582c>
    726c:			; <UNDEFINED> instruction: 0xf8dfd018
    7270:	andcs	r1, r5, #188, 10	; 0x2f000000
    7274:	ldrbtmi	r2, [r9], #-0
    7278:	mrc	7, 0, APSR_nzcv, cr12, cr11, {7}
    727c:	strmi	r2, [r4], -r1, lsl #2
    7280:			; <UNDEFINED> instruction: 0xf0134648
    7284:	bls	7c5d80 <fchmod@plt+0x7c293c>
    7288:	andls	r9, r7, sl, lsl #4
    728c:	ldrdeq	pc, [r0], -r8
    7290:	mcr	7, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    7294:	stmdbls	r7, {r1, r3, r9, fp, ip, pc}
    7298:	strtmi	r4, [r0], -r3, lsl #12
    729c:			; <UNDEFINED> instruction: 0xff06f013
    72a0:	ldmdbls	lr, {r0, r1, r2, r4, r8, r9, fp, ip, sp, pc}
    72a4:			; <UNDEFINED> instruction: 0xf7fb981b
    72a8:	strexhlt	lr, r2, [r8]
    72ac:	strne	pc, [r0, #2271]	; 0x8df
    72b0:	ldrtmi	r2, [r8], -r5, lsl #4
    72b4:			; <UNDEFINED> instruction: 0xf7fb4479
    72b8:	strdcs	lr, [r1, -lr]
    72bc:	strbmi	r4, [r8], -r4, lsl #12
    72c0:	blx	fe7c3314 <fchmod@plt+0xfe7bfed0>
    72c4:	blls	7adb38 <fchmod@plt+0x7aa6f4>
    72c8:	movwls	r9, #41483	; 0xa20b
    72cc:			; <UNDEFINED> instruction: 0xf7fb9007
    72d0:	stmdavs	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    72d4:	mcr	7, 6, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    72d8:	ldmib	sp, {r0, r1, r2, r8, fp, ip, pc}^
    72dc:	strmi	r3, [r7], -sl, lsl #4
    72e0:	strls	r4, [r0, -r0, lsr #12]
    72e4:	mcr2	0, 7, pc, cr2, cr3, {0}	; <UNPREDICTABLE>
    72e8:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    72ec:	andcs	r2, r0, r5, lsl #4
    72f0:			; <UNDEFINED> instruction: 0xf7fb4479
    72f4:	blls	142a7c <fchmod@plt+0x13f638>
    72f8:			; <UNDEFINED> instruction: 0x4601685a
    72fc:			; <UNDEFINED> instruction: 0xf7fb2001
    7300:			; <UNDEFINED> instruction: 0xf8dfef5a
    7304:	bls	2147dc <fchmod@plt+0x211398>
    7308:	cfstrsls	mvf4, [r6], {123}	; 0x7b
    730c:	tstpl	r0, r3, lsl #22
    7310:	ldmib	sp, {r0, r1, r3, r4, fp, pc}^
    7314:	subsvs	r0, r1, r4, lsl #4
    7318:	tsthi	r3, r9, asr #12
    731c:			; <UNDEFINED> instruction: 0xffdaf015
    7320:	ldmdals	lr, {r0, r1, r3, r4, r8, fp, ip, pc}
    7324:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    7328:			; <UNDEFINED> instruction: 0xf0402800
    732c:	mrc	4, 0, r8, cr9, cr3, {1}
    7330:			; <UNDEFINED> instruction: 0xf0100a90
    7334:	adcvs	pc, r8, fp, ror #19
    7338:			; <UNDEFINED> instruction: 0xf00b4648
    733c:	ldrbmi	pc, [r0], -r3, asr #27	; <UNPREDICTABLE>
    7340:	mrc2	0, 4, pc, cr8, cr6, {0}
    7344:			; <UNDEFINED> instruction: 0xf0164630
    7348:	ldrb	pc, [r2, #-3733]!	; 0xfffff16b	; <UNPREDICTABLE>
    734c:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7350:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
    7354:	blgt	ee374 <fchmod@plt+0xeaf30>
    7358:	ldmdahi	fp, {r4, r8, ip, lr}
    735c:	subsvs	r9, r1, r5, lsl #20
    7360:	ldmdals	lr, {r0, r1, r4, r8, pc}
    7364:	stcl	7, cr15, [r6, #1004]	; 0x3ec
    7368:			; <UNDEFINED> instruction: 0xf7fbb1e8
    736c:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7370:	blcs	98b94 <fchmod@plt+0x95750>
    7374:			; <UNDEFINED> instruction: 0xf8dfd017
    7378:	andcs	r1, r5, #200, 8	; 0xc8000000
    737c:	ldrbtmi	r2, [r9], #-0
    7380:	ldc	7, cr15, [r8, #1004]	; 0x3ec
    7384:	strmi	r2, [r4], -r1, lsl #2
    7388:			; <UNDEFINED> instruction: 0xf0134648
    738c:	bls	7c5c78 <fchmod@plt+0x7c2834>
    7390:	andls	r9, r7, sl, lsl #4
    7394:			; <UNDEFINED> instruction: 0xf7fb6838
    7398:	bls	2c2d48 <fchmod@plt+0x2bf904>
    739c:	strmi	r9, [r3], -r7, lsl #18
    73a0:			; <UNDEFINED> instruction: 0xf0134620
    73a4:			; <UNDEFINED> instruction: 0xf8dffe83
    73a8:	andcs	r1, sl, #156, 8	; 0x9c000000
    73ac:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    73b0:	ldc2l	0, cr15, [r4, #88]!	; 0x58
    73b4:			; <UNDEFINED> instruction: 0xf0164650
    73b8:			; <UNDEFINED> instruction: 0xf8dffe03
    73bc:	bls	2145f4 <fchmod@plt+0x2111b0>
    73c0:	cfstrsls	mvf4, [r6], {123}	; 0x7b
    73c4:	tstpl	r0, r3, lsl #22
    73c8:	ldmib	sp, {r0, r1, r3, r4, fp, pc}^
    73cc:	subsvs	r0, r1, r4, lsl #4
    73d0:	tsthi	r3, r9, asr #12
    73d4:			; <UNDEFINED> instruction: 0xff7ef015
    73d8:	ldmdals	lr, {r0, r1, r3, r4, r8, fp, ip, pc}
    73dc:	mrc	7, 3, APSR_nzcv, cr0, cr11, {7}
    73e0:	adcle	r2, r4, r0, lsl #16
    73e4:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    73e8:	andcs	r2, r0, r5, lsl #4
    73ec:			; <UNDEFINED> instruction: 0xf7fb4479
    73f0:	tstcs	r1, r2, ror #26
    73f4:	strbmi	r4, [r8], -r4, lsl #12
    73f8:	blx	c344c <fchmod@plt+0xc0008>
    73fc:	blls	6edc7c <fchmod@plt+0x6ea838>
    7400:	movwls	r9, #20998	; 0x5206
    7404:			; <UNDEFINED> instruction: 0xf7fb9004
    7408:	stmdavs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
    740c:	mcr	7, 1, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    7410:	movwne	lr, #18909	; 0x49dd
    7414:	strmi	r9, [r7], -r6, lsl #20
    7418:	strls	r4, [r0, -r0, lsr #12]
    741c:	mcr2	0, 2, pc, cr6, cr3, {0}	; <UNPREDICTABLE>
    7420:			; <UNDEFINED> instruction: 0xf8dfe785
    7424:	bls	2144dc <fchmod@plt+0x211098>
    7428:	cfstrsls	mvf4, [r6], {123}	; 0x7b
    742c:	tstpl	r0, r3, lsl #22
    7430:	bls	1694a4 <fchmod@plt+0x166060>
    7434:	tsthi	r3, r1, asr r0
    7438:			; <UNDEFINED> instruction: 0xf7fb981e
    743c:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    7440:	svcge	0x0075f43f
    7444:	strne	pc, [ip], #-2271	; 0xfffff721
    7448:	andcs	r2, r0, r5, lsl #4
    744c:			; <UNDEFINED> instruction: 0xf7fb4479
    7450:	tstcs	r1, r2, lsr sp
    7454:	strbmi	r4, [r8], -r4, lsl #12
    7458:			; <UNDEFINED> instruction: 0xf9d2f013
    745c:	andls	r9, r5, #122880	; 0x1e000
    7460:			; <UNDEFINED> instruction: 0xf7fb9004
    7464:	stmdavs	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    7468:	mcr	7, 0, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    746c:	andne	lr, r4, #3620864	; 0x374000
    7470:	strtmi	r4, [r0], -r3, lsl #12
    7474:	mrc2	0, 0, pc, cr10, cr3, {0}
    7478:	stccs	7, cr14, [r0], {89}	; 0x59
    747c:			; <UNDEFINED> instruction: 0xf1b9d14e
    7480:			; <UNDEFINED> instruction: 0xf0400f00
    7484:			; <UNDEFINED> instruction: 0xf01b817f
    7488:	svclt	0x00180f04
    748c:	ldmmi	r2!, {r0, r3, r4, r5, r6, sl, sp}^
    7490:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    7494:	mrc	7, 1, APSR_nzcv, cr8, cr11, {7}
    7498:			; <UNDEFINED> instruction: 0xf43f2800
    749c:			; <UNDEFINED> instruction: 0xf024ad8c
    74a0:	mrc	3, 0, r0, cr8, cr0, {0}
    74a4:	blcs	1a61cec <fchmod@plt+0x1a5e8a8>
    74a8:	ldmdbpl	r3, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    74ac:	msrhi	SPSR_fs, r0
    74b0:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
    74b4:	cdp	8, 1, cr4, cr10, cr10, {7}
    74b8:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
    74bc:	cdp2	0, 5, cr15, cr10, cr15, {0}
    74c0:			; <UNDEFINED> instruction: 0xf73f2c6f
    74c4:	stclcs	14, cr10, [sp], #-540	; 0xfffffde4
    74c8:	svcge	0x0040f73f
    74cc:			; <UNDEFINED> instruction: 0xf43f2c69
    74d0:	bmi	ff932ee8 <fchmod@plt+0xff92faa4>
    74d4:	cmpne	r5, r0, asr #4	; <UNPREDICTABLE>
    74d8:	stmiami	r4!, {r0, r1, r5, r6, r7, r8, r9, fp, lr}^
    74dc:	andscc	r4, r0, #2046820352	; 0x7a000000
    74e0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    74e4:			; <UNDEFINED> instruction: 0xf00e9400
    74e8:	mrc	13, 0, APSR_nzcv, cr10, cr7, {4}
    74ec:	mulcs	r0, r0, sl
    74f0:	stcl	7, cr15, [r0], #1004	; 0x3ec
    74f4:	bls	42b30 <fchmod@plt+0x3f6ec>
    74f8:	tstcs	r1, fp, lsr #12
    74fc:	strtmi	r4, [r0], -r2, lsl #12
    7500:	mrc	7, 3, APSR_nzcv, cr12, cr11, {7}
    7504:	ldmdbls	r2, {r0, r2, r4, r5, r6, r8, sl, sp, lr, pc}
    7508:			; <UNDEFINED> instruction: 0xf7fb980a
    750c:			; <UNDEFINED> instruction: 0x4602ecd4
    7510:	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr, pc}^
    7514:	andcs	r2, r0, r5, lsl #4
    7518:			; <UNDEFINED> instruction: 0xe7f64479
    751c:	cmple	r4, r4, ror #24
    7520:	andcs	r4, r5, #212, 18	; 0x350000
    7524:	ldrbtmi	r2, [r9], #-0
    7528:			; <UNDEFINED> instruction: 0xf7fb9115
    752c:			; <UNDEFINED> instruction: 0xf010ecc4
    7530:			; <UNDEFINED> instruction: 0x4604fe15
    7534:			; <UNDEFINED> instruction: 0xf85ef014
    7538:			; <UNDEFINED> instruction: 0x46079915
    753c:			; <UNDEFINED> instruction: 0xf0002800
    7540:	andcs	r8, r5, #-268435449	; 0xf0000007
    7544:			; <UNDEFINED> instruction: 0xf7fb2000
    7548:	andcs	lr, r4, #46592	; 0xb600
    754c:	ldrtmi	r4, [r8], -r1, lsl #12
    7550:			; <UNDEFINED> instruction: 0xf87ef014
    7554:			; <UNDEFINED> instruction: 0xf0104620
    7558:	str	pc, [ip, #-3757]!	; 0xfffff153
    755c:	andcs	r4, r5, #3244032	; 0x318000
    7560:			; <UNDEFINED> instruction: 0xf7fb4479
    7564:	smlatbcs	r1, r8, ip, lr
    7568:	ldrtmi	r4, [r8], -r2, lsl #12
    756c:	mcr	7, 2, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    7570:	svceq	0x0000f1b9
    7574:	stmibmi	r1, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    7578:	strtmi	r2, [r0], -r5, lsl #4
    757c:	ldrdvc	pc, [r0], -r8
    7580:			; <UNDEFINED> instruction: 0xf7fb4479
    7584:			; <UNDEFINED> instruction: 0x2101ec98
    7588:	ldrtmi	r4, [r8], -r2, lsl #12
    758c:	mrc	7, 1, APSR_nzcv, cr6, cr11, {7}
    7590:			; <UNDEFINED> instruction: 0xf0124628
    7594:	ldmibmi	sl!, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
    7598:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    759c:	strtmi	r4, [r0], -r3, lsl #12
    75a0:			; <UNDEFINED> instruction: 0xf8d89315
    75a4:			; <UNDEFINED> instruction: 0xf7fb4000
    75a8:	blls	5827c8 <fchmod@plt+0x57f384>
    75ac:	ldmibmi	r5!, {r0, r4, r7, r8, sl, sp, lr, pc}
    75b0:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    75b4:	ldcl	7, cr15, [lr], #-1004	; 0xfffffc14
    75b8:	ldr	r4, [r0, #-1538]!	; 0xfffff9fe
    75bc:			; <UNDEFINED> instruction: 0x461849b2
    75c0:			; <UNDEFINED> instruction: 0xf7fb4479
    75c4:			; <UNDEFINED> instruction: 0x4602ec78
    75c8:	cfldr64cs	mvdx14, [sl], #-164	; 0xffffff5c
    75cc:	svcge	0x005ff47f
    75d0:	andcs	r4, r5, #2850816	; 0x2b8000
    75d4:	ldrbtmi	r2, [r9], #-0
    75d8:	stcl	7, cr15, [ip], #-1004	; 0xfffffc14
    75dc:	ldrdne	pc, [r0], -r8
    75e0:	mcr	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    75e4:			; <UNDEFINED> instruction: 0xf8d848aa
    75e8:	andscs	r3, r5, #0
    75ec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    75f0:	ldcl	7, cr15, [r0], {251}	; 0xfb
    75f4:			; <UNDEFINED> instruction: 0xf8d848a7
    75f8:	andscs	r3, r5, #0
    75fc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7600:	stcl	7, cr15, [r8], {251}	; 0xfb
    7604:			; <UNDEFINED> instruction: 0xf8d848a4
    7608:	andscs	r3, r5, #0
    760c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7610:	stcl	7, cr15, [r0], {251}	; 0xfb
    7614:	andcs	r4, r5, #2637824	; 0x284000
    7618:	ldrbtmi	r2, [r9], #-0
    761c:	mcrr	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    7620:	ldrdne	pc, [r0], -r8
    7624:	mcr	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    7628:			; <UNDEFINED> instruction: 0xffe4f013
    762c:	stmdacs	r0, {r2, r9, sl, lr}
    7630:	addshi	pc, r2, #0
    7634:	andcs	r4, r5, #2523136	; 0x268000
    7638:	ldrbtmi	r2, [r9], #-0
    763c:	ldc	7, cr15, [sl], #-1004	; 0xfffffc14
    7640:	strmi	r2, [r1], -r4, lsl #4
    7644:			; <UNDEFINED> instruction: 0xf0144620
    7648:	ldrt	pc, [r4], #2051	; 0x803	; <UNPREDICTABLE>
    764c:	ldmdals	fp, {r1, r2, r3, r4, r8, fp, ip, pc}
    7650:			; <UNDEFINED> instruction: 0xf8eaf00f
    7654:	ldmibmi	r3, {r1, r2, r3, r4, sl, sp, lr, pc}
    7658:	andcs	r2, r0, r5, lsl #4
    765c:	ldrdmi	pc, [r0], -r8
    7660:			; <UNDEFINED> instruction: 0xf7fb4479
    7664:	tstcs	r1, r8, lsr #24
    7668:	strtmi	r4, [r0], -r2, lsl #12
    766c:			; <UNDEFINED> instruction: 0xf7fb2479
    7670:	str	lr, [ip, -r6, asr #27]
    7674:	svceq	0x0004f01b
    7678:	cfldrsge	mvf15, [ip, #-252]	; 0xffffff04
    767c:	andcs	r4, r5, #2260992	; 0x228000
    7680:			; <UNDEFINED> instruction: 0xf8d84648
    7684:	ldrbtmi	r4, [r9], #-0
    7688:	ldc	7, cr15, [r4], {251}	; 0xfb
    768c:	strmi	r2, [r2], -r1, lsl #2
    7690:			; <UNDEFINED> instruction: 0xf7fb4620
    7694:			; <UNDEFINED> instruction: 0x4628edb4
    7698:	blx	1c36e8 <fchmod@plt+0x1c02a4>
    769c:	andcs	r4, r5, #2146304	; 0x20c000
    76a0:	ldrdmi	pc, [r0], -r8
    76a4:			; <UNDEFINED> instruction: 0x46034479
    76a8:	tstls	r5, #72, 12	; 0x4800000
    76ac:	stc	7, cr15, [r2], {251}	; 0xfb
    76b0:	str	r9, [lr, #-2837]	; 0xfffff4eb
    76b4:	mcrrge	11, 4, r9, r0, cr0
    76b8:	addsmi	r9, r3, #61440	; 0xf000
    76bc:	blge	ffe448c0 <fchmod@plt+0xffe4147c>
    76c0:	svcge	0x00419b41
    76c4:	addsmi	r9, r3, #16, 20	; 0x10000
    76c8:	blge	ffcc48cc <fchmod@plt+0xffcc1488>
    76cc:			; <UNDEFINED> instruction: 0xf0022080
    76d0:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    76d4:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    76d8:	ldrdlt	pc, [r8], -r5
    76dc:			; <UNDEFINED> instruction: 0x46584974
    76e0:			; <UNDEFINED> instruction: 0xf7fb4479
    76e4:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
    76e8:	blge	ffb848ec <fchmod@plt+0xffb814a8>
    76ec:	ldrdcc	pc, [r0], -r8
    76f0:	addsmi	r9, r3, #57344	; 0xe000
    76f4:	rscshi	pc, r1, r0
    76f8:	movwcs	r9, #7940	; 0x1f04
    76fc:	ldrmi	r4, [r8], sp, ror #18
    7700:	movwls	r2, #42019	; 0xa423
    7704:	ldrbtmi	r6, [r9], #-2170	; 0xfffff786
    7708:	movwcc	lr, #2509	; 0x9cd
    770c:	blls	6cf754 <fchmod@plt+0x6cc310>
    7710:	strls	r9, [r7], #-1026	; 0xfffffbfe
    7714:			; <UNDEFINED> instruction: 0xf978f00d
    7718:			; <UNDEFINED> instruction: 0xf8cd687b
    771c:	cdp	0, 0, cr8, cr10, cr12, {1}
    7720:			; <UNDEFINED> instruction: 0x23203a10
    7724:	blls	6ec35c <fchmod@plt+0x6e8f18>
    7728:	bcc	442f54 <fchmod@plt+0x43fb10>
    772c:	tstls	r1, #30720	; 0x7800
    7730:	stmdbmi	r1!, {r0, r1, r2, r4, sl, sp, lr, pc}^
    7734:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7738:	bl	fef4572c <fchmod@plt+0xfef422e8>
    773c:	ldc2	0, cr15, [r4, #-56]!	; 0xffffffc8
    7740:			; <UNDEFINED> instruction: 0x4638495e
    7744:			; <UNDEFINED> instruction: 0xf8d82205
    7748:	ldrbtmi	r4, [r9], #-0
    774c:	bl	fecc5740 <fchmod@plt+0xfecc22fc>
    7750:	strmi	r2, [r2], -r1, lsl #2
    7754:	strbtcs	r4, [lr], #-1568	; 0xfffff9e0
    7758:	ldcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    775c:	ldmdbmi	r8, {r0, r1, r2, r4, r7, r9, sl, sp, lr, pc}^
    7760:	andcs	r4, r5, #72, 12	; 0x4800000
    7764:	ldrbtmi	r2, [r9], #-1145	; 0xfffffb87
    7768:	bl	fe94575c <fchmod@plt+0xfe942318>
    776c:	strmi	r2, [r2], -r1, lsl #2
    7770:			; <UNDEFINED> instruction: 0xf7fb4638
    7774:	str	lr, [sl], r4, asr #26
    7778:	andcs	r4, r5, #1343488	; 0x148000
    777c:	strbtcs	r2, [lr], #-0
    7780:			; <UNDEFINED> instruction: 0xe7f14479
    7784:	str	r2, [r2], lr, ror #8
    7788:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
    778c:	svclt	0x0000e692
    7790:	andeq	r9, r3, lr, lsl #3
    7794:	andeq	r0, r0, r4, lsr #5
    7798:	andeq	r9, r3, r4, lsl #3
    779c:	andeq	r0, r0, r0, asr r3
    77a0:	andeq	r0, r0, r0, lsl r3
    77a4:	andeq	fp, r1, ip, lsr #4
    77a8:	andeq	sl, r1, r8, lsl #25
    77ac:	andeq	r0, r0, r0, lsl #7
    77b0:	andeq	lr, r1, r6, lsl #13
    77b4:	andeq	sl, r1, ip, lsr ip
    77b8:	andeq	r9, r3, sl, lsl r0
    77bc:	strdeq	fp, [r1], -r0
    77c0:	andeq	fp, r1, r8, lsl #1
    77c4:	andeq	fp, r1, r6, lsl #2
    77c8:			; <UNDEFINED> instruction: 0x000194b6
    77cc:	andeq	fp, r1, ip, asr #7
    77d0:	andeq	sl, r1, lr, ror #25
    77d4:	andeq	fp, r1, lr, lsr #32
    77d8:	andeq	fp, r1, r0, ror #16
    77dc:			; <UNDEFINED> instruction: 0x0001afb8
    77e0:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    77e4:			; <UNDEFINED> instruction: 0x0001afb8
    77e8:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    77ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    77f0:	ldrdeq	sl, [r1], -r0
    77f4:	andeq	fp, r1, sl, lsr r0
    77f8:	andeq	fp, r1, lr, lsl #1
    77fc:	andeq	fp, r1, ip, asr #2
    7800:	muleq	r1, r4, r6
    7804:	andeq	fp, r1, ip, lsr #5
    7808:	andeq	r0, r0, r4, lsl #6
    780c:	andeq	fp, r1, sl, lsl #5
    7810:	andeq	sl, r1, r0, lsl #27
    7814:	andeq	fp, r1, r4, lsr #11
    7818:	andeq	fp, r1, r0, lsr #7
    781c:	andeq	fp, r1, lr, lsr r5
    7820:	andeq	fp, r1, lr, asr #7
    7824:	strdeq	fp, [r1], -sl
    7828:	strdeq	fp, [r1], -lr
    782c:	ldrdeq	fp, [r1], -sl
    7830:	ldrdeq	fp, [r1], -r4
    7834:	andeq	fp, r1, r4, asr #7
    7838:	andeq	r8, r1, r0, ror #29
    783c:	strdeq	fp, [r1], -r6
    7840:	andeq	fp, r1, r6, lsl #4
    7844:	andeq	fp, r1, r6, lsl #4
    7848:	andeq	r8, r1, r8, lsr #28
    784c:	ldrdeq	fp, [r1], -r4
    7850:	andeq	r8, r1, r0, asr #27
    7854:	andeq	fp, r1, r4, lsr #3
    7858:	muleq	r1, lr, r0
    785c:	andeq	sl, r1, sl, lsr #13
    7860:	andeq	fp, r1, lr, ror r0
    7864:	andeq	fp, r1, ip, lsl #5
    7868:	andeq	fp, r1, r4, ror r0
    786c:	andeq	fp, r1, sl, lsl #1
    7870:	andeq	sl, r1, r0, lsr #21
    7874:	andeq	sl, r1, sl, lsl #30
    7878:	muleq	r1, r0, ip
    787c:	andeq	sl, r1, r4, lsl #27
    7880:	andeq	sl, r1, r2, lsr #27
    7884:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    7888:	andeq	sl, r1, r8, ror #20
    788c:	andeq	sl, r1, r6, lsl #29
    7890:	andeq	sl, r1, lr, lsl #29
    7894:	muleq	r1, r6, lr
    7898:	muleq	r1, lr, lr
    789c:	andeq	sl, r1, sl, lsr #29
    78a0:	andeq	sl, r1, r6, ror #29
    78a4:	andeq	sl, r1, r4, ror #21
    78a8:	andeq	sl, r1, r2, asr #25
    78ac:	ldrdeq	sl, [r1], -r8
    78b0:	andeq	sl, r1, r8, lsl #16
    78b4:	andeq	sl, r1, lr, ror #15
    78b8:	ldrdeq	sl, [r1], -r2
    78bc:	andeq	sl, r1, r2, lsr #20
    78c0:	andeq	sl, r1, r2, ror #20
    78c4:	andeq	sl, r1, ip, lsl sl
    78c8:	andeq	sl, r1, sl, asr #7
    78cc:	addeq	pc, r0, r1, asr #32
    78d0:	streq	pc, [r1], #-1
    78d4:			; <UNDEFINED> instruction: 0xf7ff9007
    78d8:	stmdavs	r3!, {r3, r5, r8, r9, fp, ip, sp, pc}
    78dc:	addsmi	r9, r3, #61440	; 0xf000
    78e0:	svcge	0x000af47f
    78e4:	bls	4219d8 <fchmod@plt+0x41e594>
    78e8:	svclt	0x00044293
    78ec:	movwls	r2, #29460	; 0x7314
    78f0:	svcge	0x0002f47f
    78f4:	blmi	fee009d4 <fchmod@plt+0xfedfd590>
    78f8:	strls	r2, [r7], #-1044	; 0xfffffbec
    78fc:	sfmls	f2, 4, [sp], {5}
    7900:	ldmibmi	r5!, {sp}
    7904:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    7908:			; <UNDEFINED> instruction: 0xf8d84479
    790c:			; <UNDEFINED> instruction: 0xf7fb4000
    7910:	blls	142460 <fchmod@plt+0x13f01c>
    7914:	ldmdavs	fp, {r0, r8, sp}^
    7918:	strtmi	r4, [r0], -r2, lsl #12
    791c:	stcl	7, cr15, [lr], #-1004	; 0xfffffc14
    7920:	stmibmi	lr!, {r5, sl, sp, lr, pc}
    7924:	andcs	r2, r0, r5, lsl #4
    7928:			; <UNDEFINED> instruction: 0xf7fb4479
    792c:	smlabtcs	r3, r4, sl, lr
    7930:	strbmi	r4, [r8], -r7, lsl #12
    7934:			; <UNDEFINED> instruction: 0xff64f012
    7938:	strmi	r2, [r3], -r1, lsl #2
    793c:			; <UNDEFINED> instruction: 0x461e4630
    7940:	mrc2	0, 1, pc, cr8, cr1, {0}
    7944:	strmi	r2, [r2], -r3, lsl #2
    7948:	andls	r4, r5, #32, 12	; 0x2000000
    794c:			; <UNDEFINED> instruction: 0xff58f012
    7950:	andls	r2, r4, r1, lsl #2
    7954:			; <UNDEFINED> instruction: 0xf0114628
    7958:	ldmib	sp, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
    795c:	ldrtmi	r3, [r1], -r4, lsl #4
    7960:	ldrtmi	r4, [r8], -r4, lsl #12
    7964:			; <UNDEFINED> instruction: 0xf00e9400
    7968:	ldmibmi	sp, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    796c:	andcs	r2, r0, r5, lsl #4
    7970:			; <UNDEFINED> instruction: 0xf7fb4479
    7974:	smlatbcs	r3, r0, sl, lr
    7978:	strbmi	r4, [r8], -r5, lsl #12
    797c:			; <UNDEFINED> instruction: 0xff40f012
    7980:	strmi	r2, [r6], -r3, lsl #2
    7984:			; <UNDEFINED> instruction: 0xf0124620
    7988:	andls	pc, r4, fp, lsr pc	; <UNPREDICTABLE>
    798c:			; <UNDEFINED> instruction: 0xf0124620
    7990:	bls	1477cc <fchmod@plt+0x144388>
    7994:			; <UNDEFINED> instruction: 0x46034631
    7998:			; <UNDEFINED> instruction: 0xf00e4628
    799c:	blls	10469b8 <fchmod@plt+0x1043574>
    79a0:	addsmi	r9, r3, #61440	; 0xf000
    79a4:	bge	fee04ba8 <fchmod@plt+0xfee01764>
    79a8:	bls	42e6b4 <fchmod@plt+0x42b270>
    79ac:			; <UNDEFINED> instruction: 0xf47f4293
    79b0:			; <UNDEFINED> instruction: 0xf7ffaab2
    79b4:			; <UNDEFINED> instruction: 0xf8d8bab1
    79b8:	bls	3939c0 <fchmod@plt+0x39057c>
    79bc:	mlasle	r5, r3, r2, r4
    79c0:	blls	10fdcc <fchmod@plt+0x10c988>
    79c4:	blls	6e1b34 <fchmod@plt+0x6de6f0>
    79c8:	stmdbls	sl, {r0, r4, r5, r7, r8, fp, ip, sp, pc}
    79cc:	andscs	r2, r0, r3, lsl #9
    79d0:	strls	r9, [r7], #-1026	; 0xfffffbfe
    79d4:	stmdbls	fp, {r0, r8, ip, pc}
    79d8:	stmibmi	r2, {r8, ip, pc}
    79dc:			; <UNDEFINED> instruction: 0xf00d4479
    79e0:	blls	145a34 <fchmod@plt+0x1425f0>
    79e4:	mcr	8, 0, r6, cr10, cr11, {2}
    79e8:	blls	6d6230 <fchmod@plt+0x6d2dec>
    79ec:	bcc	443218 <fchmod@plt+0x43fdd4>
    79f0:	tstls	r1, #30720	; 0x7800
    79f4:	blt	fec859f8 <fchmod@plt+0xfec825b4>
    79f8:	strcs	r9, [r3, -sl, lsl #18]
    79fc:	andscs	r2, r0, r1, lsl #8
    7a00:	tstls	r1, r2, lsl #14
    7a04:	strls	r4, [r0], #-2424	; 0xfffff688
    7a08:	smlsdxls	r7, r9, r4, r4
    7a0c:			; <UNDEFINED> instruction: 0xf00c940b
    7a10:	movwcs	pc, #4091	; 0xffb	; <UNPREDICTABLE>
    7a14:	blls	12c64c <fchmod@plt+0x129208>
    7a18:	mcr	8, 0, r6, cr10, cr11, {2}
    7a1c:	blls	6d6264 <fchmod@plt+0x6d2e20>
    7a20:	bcc	44324c <fchmod@plt+0x43fe08>
    7a24:	tstls	r1, #30720	; 0x7800
    7a28:	blt	fe705a2c <fchmod@plt+0xfe7025e8>
    7a2c:	bls	3ee734 <fchmod@plt+0x3eb2f0>
    7a30:			; <UNDEFINED> instruction: 0xd1c54293
    7a34:	bls	42e740 <fchmod@plt+0x42b2fc>
    7a38:			; <UNDEFINED> instruction: 0xd1c14293
    7a3c:	strb	r2, [r0, r0, lsl #2]
    7a40:	sfmmi	f2, 2, [sl], #-20	; 0xffffffec
    7a44:	b	dc5a38 <fchmod@plt+0xdc25f4>
    7a48:	strls	r4, [r5], #-1148	; 0xfffffb84
    7a4c:	strmi	r4, [r2], -r1, lsr #12
    7a50:	andls	sl, r4, pc, lsl r8
    7a54:	ldc2	0, cr15, [lr], {10}
    7a58:	ldrdeq	lr, [r4, -sp]
    7a5c:	ldc2	0, cr15, [sl], #40	; 0x28
    7a60:	stmdals	r4, {r0, r1, r5, r6, r8, fp, lr}
    7a64:			; <UNDEFINED> instruction: 0xf00a4479
    7a68:	mrc	12, 0, APSR_nzcv, cr9, cr5, {5}
    7a6c:	stmdals	r4, {r4, r9, fp, ip}
    7a70:	ldc2	0, cr15, [r0], #40	; 0x28
    7a74:	ldmdbls	r1, {r2, fp, ip, pc}
    7a78:	stc2	0, cr15, [ip], #40	; 0x28
    7a7c:			; <UNDEFINED> instruction: 0xf00a9804
    7a80:	ldmdbmi	ip, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    7a84:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7a88:	b	545a7c <fchmod@plt+0x542638>
    7a8c:	strmi	r2, [r4], -r1, lsl #2
    7a90:			; <UNDEFINED> instruction: 0xf0124648
    7a94:			; <UNDEFINED> instruction: 0x4601feb5
    7a98:	tstls	r4, r8, asr #12
    7a9c:			; <UNDEFINED> instruction: 0xff06f012
    7aa0:	strmi	r9, [r2], -r4, lsl #18
    7aa4:			; <UNDEFINED> instruction: 0xf00e4620
    7aa8:	tstcs	r3, pc, ror fp	; <UNPREDICTABLE>
    7aac:			; <UNDEFINED> instruction: 0xf0124648
    7ab0:	strmi	pc, [r4], -r7, lsr #29
    7ab4:			; <UNDEFINED> instruction: 0xf0124648
    7ab8:	blmi	14076a4 <fchmod@plt+0x1404260>
    7abc:	msrvc	CPSR_f, pc, asr #8
    7ac0:			; <UNDEFINED> instruction: 0xf103447b
    7ac4:	blmi	13483cc <fchmod@plt+0x1344f88>
    7ac8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7acc:	stmdami	ip, {lr}^
    7ad0:			; <UNDEFINED> instruction: 0xf00e4478
    7ad4:	blmi	1306560 <fchmod@plt+0x130311c>
    7ad8:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    7adc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7ae0:			; <UNDEFINED> instruction: 0xf016601c
    7ae4:	stmdbmi	r8, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
    7ae8:	strtmi	r2, [r0], -r5, lsl #4
    7aec:			; <UNDEFINED> instruction: 0xf7fb4479
    7af0:	smlattcs	r1, r2, r9, lr
    7af4:	strbmi	r4, [r8], -r6, lsl #12
    7af8:	mcr2	0, 4, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
    7afc:			; <UNDEFINED> instruction: 0x46019a18
    7b00:			; <UNDEFINED> instruction: 0xf0134630
    7b04:			; <UNDEFINED> instruction: 0x4628faf9
    7b08:	blx	fed43b68 <fchmod@plt+0xfed40724>
    7b0c:	andcs	r4, r5, #1032192	; 0xfc000
    7b10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7b14:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b18:	blx	11c3b5a <fchmod@plt+0x11c0716>
    7b1c:	andcs	r4, r5, #60, 18	; 0xf0000
    7b20:			; <UNDEFINED> instruction: 0xf7fb4479
    7b24:	smlabtcs	r1, r8, r9, lr
    7b28:	strbmi	r4, [r8], -r4, lsl #12
    7b2c:	mcr2	0, 3, pc, cr8, cr2, {0}	; <UNPREDICTABLE>
    7b30:	strtmi	r4, [r0], -r1, lsl #12
    7b34:	blx	e43b76 <fchmod@plt+0xe40732>
    7b38:			; <UNDEFINED> instruction: 0x46184936
    7b3c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7b40:			; <UNDEFINED> instruction: 0xf7fbe7ef
    7b44:	ldmdbmi	r4!, {r2, r6, r7, r8, fp, sp, lr, pc}
    7b48:	andcs	r4, r5, #56, 12	; 0x3800000
    7b4c:			; <UNDEFINED> instruction: 0xf7fb4479
    7b50:	ldmdbls	lr, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    7b54:	blx	11c3b96 <fchmod@plt+0x11c0752>
    7b58:	andcs	r4, r1, #48, 18	; 0xc0000
    7b5c:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
    7b60:			; <UNDEFINED> instruction: 0xf7fb4478
    7b64:	stmdami	pc!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7b68:	bne	4433d4 <fchmod@plt+0x43ff90>
    7b6c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    7b70:	b	ff4c5b64 <fchmod@plt+0xff4c2720>
    7b74:	ldmdbls	r1, {r2, r3, r5, fp, lr}
    7b78:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    7b7c:	b	ff345b70 <fchmod@plt+0xff34272c>
    7b80:	andcs	r4, r5, #688128	; 0xa8000
    7b84:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7b88:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b8c:	strtmi	r4, [r0], -r1, lsl #12
    7b90:	stc2l	0, cr15, [r4], #40	; 0x28
    7b94:	andcs	r4, r5, #622592	; 0x98000
    7b98:	ldrbtmi	r2, [r9], #-0
    7b9c:	stmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ba0:	ldmdbls	lr, {r0, r1, r3, r4, r9, fp, ip, pc}
    7ba4:	blx	7c3be6 <fchmod@plt+0x7c07a2>
    7ba8:	strtmi	r4, [r0], -r2, lsr #18
    7bac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7bb0:	stmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bb4:			; <UNDEFINED> instruction: 0xf00e991b
    7bb8:	ldmdbmi	pc, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7bbc:	andcs	r2, r0, r5, lsl #4
    7bc0:			; <UNDEFINED> instruction: 0xf7fb4479
    7bc4:			; <UNDEFINED> instruction: 0xf00ee978
    7bc8:	blls	206804 <fchmod@plt+0x2033c0>
    7bcc:	moveq	pc, #35	; 0x23
    7bd0:	blt	ff645bd4 <fchmod@plt+0xff642790>
    7bd4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7bd8:	andeq	sl, r1, ip, ror r5
    7bdc:	andeq	sl, r1, r4, asr r3
    7be0:			; <UNDEFINED> instruction: 0x0001a2bc
    7be4:	andeq	sl, r1, r8, lsl r5
    7be8:	andeq	sl, r1, ip, ror #9
    7bec:	andeq	sl, r1, r8, lsl #20
    7bf0:	strdeq	sl, [r1], -r4
    7bf4:	andeq	sl, r1, sl, asr #2
    7bf8:	andeq	sl, r1, r8, lsr #25
    7bfc:	andeq	sl, r1, ip, asr ip
    7c00:	muleq	r1, ip, sl
    7c04:	andeq	r0, r0, r0, lsl r3
    7c08:	andeq	sl, r1, r0, ror #3
    7c0c:	andeq	sl, r1, lr, ror #3
    7c10:	andeq	sl, r1, ip, ror r0
    7c14:	andeq	sl, r1, r6, lsr #32
    7c18:	ldrdeq	sl, [r1], -r0
    7c1c:	ldrdeq	sl, [r1], -lr
    7c20:	andeq	sl, r1, r4, lsl #19
    7c24:	andeq	sl, r1, sl, lsl #19
    7c28:	muleq	r1, r2, r9
    7c2c:	muleq	r1, sl, r9
    7c30:	andeq	sl, r1, sl, asr #22
    7c34:	andeq	sl, r1, r2, lsr #5
    7c38:	andeq	sl, r1, r4, ror #15
    7c3c:			; <UNDEFINED> instruction: 0x4604b538
    7c40:	strmi	r2, [sp], -ip
    7c44:	blx	fe9c3c8a <fchmod@plt+0xfe9c0846>
    7c48:	andcc	r6, r8, #6422528	; 0x620000
    7c4c:	stmib	r0, {r2, sp, lr}^
    7c50:	cfldr32lt	mvfx2, [r8, #-4]!
    7c54:			; <UNDEFINED> instruction: 0x4605b530
    7c58:	and	fp, fp, r3, lsl #1
    7c5c:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    7c60:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7c64:	andsle	r2, sl, r2, lsl #22
    7c68:			; <UNDEFINED> instruction: 0xf1046829
    7c6c:			; <UNDEFINED> instruction: 0xf00c002c
    7c70:	ldmiblt	r8, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    7c74:	biclt	r6, ip, ip, ror #16
    7c78:	stmdavs	r2!, {r0, r1, r3, r5, r7, fp, sp, lr}^
    7c7c:	rsbvs	r2, sl, r1, lsl #22
    7c80:	blcs	bbcbc <fchmod@plt+0xb8878>
    7c84:	blcs	3c034 <fchmod@plt+0x38bf0>
    7c88:	bmi	2bc048 <fchmod@plt+0x2b8c04>
    7c8c:	stmdami	sl, {r0, r2, r4, r6, r8, sp}
    7c90:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    7c94:	ldrbtmi	r4, [r8], #-2825	; 0xfffff4f7
    7c98:			; <UNDEFINED> instruction: 0xf00e447b
    7c9c:	stmdavs	r9!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    7ca0:	rsbeq	pc, ip, r4, lsl #2
    7ca4:			; <UNDEFINED> instruction: 0xff2cf00c
    7ca8:	rscle	r2, r3, r0, lsl #16
    7cac:	andlt	r4, r3, r0, lsr #12
    7cb0:	svclt	0x0000bd30
    7cb4:	strdeq	sl, [r1], -lr
    7cb8:	andeq	sl, r1, lr, lsr fp
    7cbc:	andeq	sl, r1, r4, lsr #22
    7cc0:	ldrbmi	lr, [r0, sp, lsr #18]!
    7cc4:	ldmdbmi	ip, {r1, r2, r3, r9, sl, lr}^
    7cc8:	bmi	1733ee0 <fchmod@plt+0x1730a9c>
    7ccc:			; <UNDEFINED> instruction: 0xf8d04479
    7cd0:	stmpl	sl, {r2, r3, r5, r7, ip, sp}
    7cd4:	andls	r6, r3, #1179648	; 0x120000
    7cd8:	andeq	pc, r0, #79	; 0x4f
    7cdc:	bcs	a1e4c <fchmod@plt+0x9ea08>
    7ce0:			; <UNDEFINED> instruction: 0xf04fbf08
    7ce4:	eorle	r0, r2, r0, lsl #20
    7ce8:	andcs	r4, r1, #135266304	; 0x8100000
    7cec:	addvc	pc, r0, pc, asr #8
    7cf0:			; <UNDEFINED> instruction: 0xf00c605a
    7cf4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7cf8:			; <UNDEFINED> instruction: 0xf8d9d16c
    7cfc:	movwcs	r8, #44	; 0x2c
    7d00:	stmdbvs	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7d04:			; <UNDEFINED> instruction: 0xf1b89302
    7d08:	andle	r0, sl, r0, lsl #30
    7d0c:			; <UNDEFINED> instruction: 0xf8d8466f
    7d10:	blcc	93d48 <fchmod@plt+0x90904>
    7d14:	ldmdble	r6, {r0, r8, r9, fp, sp}
    7d18:	ldrdhi	pc, [r4], -r8
    7d1c:	svceq	0x0000f1b8
    7d20:			; <UNDEFINED> instruction: 0xf8d9d1f5
    7d24:			; <UNDEFINED> instruction: 0xf04f30ac
    7d28:	andcs	r0, r2, #0, 20
    7d2c:	bmi	111fe9c <fchmod@plt+0x111ca58>
    7d30:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    7d34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d38:	subsmi	r9, sl, r3, lsl #22
    7d3c:			; <UNDEFINED> instruction: 0x4650d17a
    7d40:	pop	{r2, ip, sp, pc}
    7d44:			; <UNDEFINED> instruction: 0xf8d887f0
    7d48:	ldmdblt	ip, {r3, lr}
    7d4c:	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7d50:	rscle	r2, r1, r0, lsl #24
    7d54:	mlage	r9, r4, r8, pc	; <UNPREDICTABLE>
    7d58:	svceq	0x0000f1ba
    7d5c:	strdcs	sp, [ip], -r7
    7d60:			; <UNDEFINED> instruction: 0xf00f9402
    7d64:	stmdavs	r3!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
    7d68:	strmi	r3, [r5], -r8, lsl #6
    7d6c:	stmib	r0, {r2, sp, lr}^
    7d70:	and	r3, r7, r1, lsl #20
    7d74:	ldrtmi	r4, [r1], -r3, lsr #12
    7d78:			; <UNDEFINED> instruction: 0xf0004638
    7d7c:	strmi	pc, [r2], r7, ror #16
    7d80:	cmple	r3, r0, lsl #16
    7d84:			; <UNDEFINED> instruction: 0xf7ff4628
    7d88:	strmi	pc, [r2], -r5, ror #30
    7d8c:	mvnsle	r2, r0, lsl #16
    7d90:			; <UNDEFINED> instruction: 0xf7fb4628
    7d94:	stmdavs	r3!, {r1, r4, r5, fp, sp, lr, pc}^
    7d98:	ldrdpl	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    7d9c:	sbcsle	r2, r6, r0, lsl #26
    7da0:	ldmvs	sl, {r0, r1, r3, r5, fp, sp, lr}^
    7da4:	andle	r2, r6, r6, lsl #20
    7da8:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    7dac:	stmdavs	fp!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    7db0:	bcs	1a2120 <fchmod@plt+0x19ecdc>
    7db4:	ldmdavs	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7db8:	ldrdcc	pc, [ip], r2	; <UNPREDICTABLE>
    7dbc:	blcs	21e30 <fchmod@plt+0x1e9ec>
    7dc0:			; <UNDEFINED> instruction: 0x4623d0f2
    7dc4:			; <UNDEFINED> instruction: 0x46384631
    7dc8:			; <UNDEFINED> instruction: 0xf840f000
    7dcc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7dd0:	str	sp, [ip, sl, ror #1]!
    7dd4:	strbtmi	r2, [sp], -r0, lsl #6
    7dd8:	movwcc	lr, #2509	; 0x9cd
    7ddc:	orrslt	r9, r6, r2, lsl #6
    7de0:	uqadd16mi	r4, sp, r8
    7de4:	ldrbtmi	r4, [pc], #-1588	; 7dec <fchmod@plt+0x49a8>
    7de8:	ldrtmi	r2, [r9], -r4, lsl #4
    7dec:			; <UNDEFINED> instruction: 0xf0164628
    7df0:	stmdavs	r1!, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    7df4:	strtmi	r2, [r8], -r1, lsl #6
    7df8:	eoreq	pc, ip, #1073741824	; 0x40000000
    7dfc:	stc2l	0, cr15, [r2], #-72	; 0xffffffb8
    7e00:	stccs	8, cr6, [r0], {36}	; 0x24
    7e04:			; <UNDEFINED> instruction: 0x4628d1f0
    7e08:			; <UNDEFINED> instruction: 0xf8daf016
    7e0c:	strbmi	r2, [r8], -r3, lsl #2
    7e10:	ldc2l	0, cr15, [r6], #72	; 0x48
    7e14:	blls	9a24c <fchmod@plt+0x96e08>
    7e18:			; <UNDEFINED> instruction: 0x46024479
    7e1c:	addvc	pc, r0, pc, asr #8
    7e20:	ldc2l	0, cr15, [r2, #48]!	; 0x30
    7e24:			; <UNDEFINED> instruction: 0xf0164628
    7e28:	strb	pc, [r6, -r5, lsr #18]!	; <UNPREDICTABLE>
    7e2c:			; <UNDEFINED> instruction: 0xf7fa4628
    7e30:	ldrb	lr, [ip, -r4, ror #31]!
    7e34:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e38:	muleq	r3, ip, pc	; <UNPREDICTABLE>
    7e3c:	andeq	r0, r0, r4, lsr #5
    7e40:	andeq	r7, r3, r6, lsr pc
    7e44:	andeq	sl, r1, r2, lsl #20
    7e48:	ldrdeq	sl, [r1], -r8
    7e4c:	eorsle	r2, r4, r0, lsl #22
    7e50:			; <UNDEFINED> instruction: 0x4606b5f8
    7e54:	ldmdblt	r1, {r0, r2, r4, r9, sl, lr}
    7e58:	stmdavs	r9, {r0, r4, r5, sp, lr, pc}
    7e5c:	stmdavs	fp, {r0, r3, r4, r5, r6, r8, r9, ip, sp, pc}^
    7e60:	mvnsle	r4, fp, lsr #5
    7e64:	eorcs	r4, r0, r8, lsl r9
    7e68:	shadd16mi	r4, r4, r8
    7e6c:			; <UNDEFINED> instruction: 0xf00c4479
    7e70:	ldrbtmi	pc, [pc], #-3531	; 7e78 <fchmod@plt+0x4a34>	; <UNPREDICTABLE>
    7e74:	and	r6, r5, r0, ror r8
    7e78:	adcmi	r6, r6, #36, 16	; 0x240000
    7e7c:	andle	r6, r1, r0, ror #16
    7e80:	andle	r4, r6, r5, lsl #5
    7e84:	msreq	CPSR_fs, r0, lsl #2
    7e88:			; <UNDEFINED> instruction: 0xf00b463a
    7e8c:	stmdacs	r0, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    7e90:	stmiavs	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    7e94:	tstcs	r3, r1, lsl #10
    7e98:			; <UNDEFINED> instruction: 0xf883681a
    7e9c:	ldmdavs	r0, {r0, r3, r5, ip, lr}
    7ea0:	stc2	0, cr15, [lr], #72	; 0x48
    7ea4:	stmdbmi	sl, {r0, r1, r5, r7, fp, sp, lr}
    7ea8:	ldrbtmi	r6, [r9], #-2139	; 0xfffff7a5
    7eac:			; <UNDEFINED> instruction: 0x4602685b
    7eb0:			; <UNDEFINED> instruction: 0xf00c2020
    7eb4:	strtmi	pc, [r8], -r9, lsr #27
    7eb8:			; <UNDEFINED> instruction: 0x4618bdf8
    7ebc:			; <UNDEFINED> instruction: 0x46314770
    7ec0:	pop	{r3, r5, r9, sl, lr}
    7ec4:			; <UNDEFINED> instruction: 0xe6fb40f8
    7ec8:	andeq	sl, r1, ip, asr #19
    7ecc:	muleq	r1, lr, r9
    7ed0:	andeq	sl, r1, r2, ror r9
    7ed4:	svclt	0x008ef7fa
    7ed8:			; <UNDEFINED> instruction: 0x4607b5f8
    7edc:	blx	1d43f2c <fchmod@plt+0x1d40ae8>
    7ee0:	strmi	r2, [r5], -r0, lsl #12
    7ee4:			; <UNDEFINED> instruction: 0xf004e004
    7ee8:			; <UNDEFINED> instruction: 0xf8d4fad1
    7eec:	subsvs	r3, lr, ip, lsr #1
    7ef0:			; <UNDEFINED> instruction: 0xf0124628
    7ef4:			; <UNDEFINED> instruction: 0x4604fa97
    7ef8:	mvnsle	r2, r0, lsl #16
    7efc:			; <UNDEFINED> instruction: 0xf0124628
    7f00:			; <UNDEFINED> instruction: 0x4621fab9
    7f04:	pop	{r3, r4, r5, r9, sl, lr}
    7f08:			; <UNDEFINED> instruction: 0xe6d940f8
    7f0c:			; <UNDEFINED> instruction: 0x460cb5f0
    7f10:	addlt	r6, r7, sl, asr #17
    7f14:			; <UNDEFINED> instruction: 0x4606493d
    7f18:	ldrbtmi	r4, [r9], #-2877	; 0xfffff4c3
    7f1c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    7f20:			; <UNDEFINED> instruction: 0xf04f9305
    7f24:	movwcs	r0, #768	; 0x300
    7f28:	movwcc	lr, #10701	; 0x29cd
    7f2c:	bcs	22cb44 <fchmod@plt+0x229700>
    7f30:	ldm	pc, {r2, r3, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7f34:	msrcc	CPSR_fxc, #2
    7f38:	movtpl	r4, #45883	; 0xb33b
    7f3c:	andeq	r5, r5, fp, asr fp
    7f40:	andcs	r4, r5, #52, 18	; 0xd0000
    7f44:	ldrbtmi	r2, [r9], #-0
    7f48:	svc	0x00b4f7fa
    7f4c:	stcge	6, cr4, [r2, #-28]	; 0xffffffe4
    7f50:	strtmi	r4, [r8], -r1, lsr #12
    7f54:	blx	fec43f90 <fchmod@plt+0xfec40b4c>
    7f58:			; <UNDEFINED> instruction: 0xf0164628
    7f5c:	tstcs	r1, r1, lsr r8	; <UNPREDICTABLE>
    7f60:			; <UNDEFINED> instruction: 0xf0126820
    7f64:	blls	1470a0 <fchmod@plt+0x143c5c>
    7f68:			; <UNDEFINED> instruction: 0x46024639
    7f6c:			; <UNDEFINED> instruction: 0xf0154630
    7f70:	strtmi	pc, [r8], -pc, ror #31
    7f74:			; <UNDEFINED> instruction: 0xf87ef016
    7f78:	blmi	95a81c <fchmod@plt+0x9573d8>
    7f7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7f80:	blls	161ff0 <fchmod@plt+0x15ebac>
    7f84:	teqle	lr, sl, asr r0
    7f88:	ldcllt	0, cr11, [r0, #28]!
    7f8c:	andcs	r4, r5, #573440	; 0x8c000
    7f90:	ldrbtmi	r2, [r9], #-0
    7f94:	svc	0x008ef7fa
    7f98:	ldrb	r4, [r8, r7, lsl #12]
    7f9c:	andcs	r4, r5, #32, 18	; 0x80000
    7fa0:	ldrbtmi	r2, [r9], #-0
    7fa4:	svc	0x0086f7fa
    7fa8:	ldrb	r4, [r0, r7, lsl #12]
    7fac:	andcs	r4, r5, #475136	; 0x74000
    7fb0:	ldrbtmi	r2, [r9], #-0
    7fb4:	svc	0x007ef7fa
    7fb8:	strb	r4, [r8, r7, lsl #12]
    7fbc:	andcs	r4, r5, #425984	; 0x68000
    7fc0:	ldrbtmi	r2, [r9], #-0
    7fc4:	svc	0x0076f7fa
    7fc8:	strb	r4, [r0, r7, lsl #12]
    7fcc:	andcs	r4, r5, #376832	; 0x5c000
    7fd0:	ldrbtmi	r2, [r9], #-0
    7fd4:	svc	0x006ef7fa
    7fd8:	ldr	r4, [r8, r7, lsl #12]!
    7fdc:	andcs	r4, r5, #20, 18	; 0x50000
    7fe0:	ldrbtmi	r2, [r9], #-0
    7fe4:	svc	0x0066f7fa
    7fe8:	ldr	r4, [r0, r7, lsl #12]!
    7fec:			; <UNDEFINED> instruction: 0xf44f4b11
    7ff0:	ldmdami	r1, {r1, r2, r7, r8, ip, sp, lr}
    7ff4:	andls	r4, r0, #2063597568	; 0x7b000000
    7ff8:			; <UNDEFINED> instruction: 0x461a4478
    7ffc:	andscc	r4, r8, #15360	; 0x3c00
    8000:			; <UNDEFINED> instruction: 0xf00e447b
    8004:			; <UNDEFINED> instruction: 0xf7faf809
    8008:	svclt	0x0000ef62
    800c:	andeq	r7, r3, lr, asr #26
    8010:	andeq	r0, r0, r4, lsr #5
    8014:	andeq	sl, r1, r6, ror r9
    8018:	andeq	r7, r3, ip, ror #25
    801c:	strdeq	sl, [r1], -r2
    8020:	andeq	sl, r1, lr, asr #17
    8024:	muleq	r1, r2, r8
    8028:	muleq	r1, r6, r8
    802c:	andeq	sl, r1, r2, asr #17
    8030:	andeq	sl, r1, r2, asr #17
    8034:	muleq	r1, ip, ip
    8038:	ldrdeq	sl, [r1], -ip
    803c:	andeq	sl, r1, ip, asr #17
    8040:	svcmi	0x00f0e92d
    8044:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    8048:	strmi	r8, [r6], -r4, lsl #22
    804c:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8050:	ldrbtmi	r6, [sl], #-2240	; 0xfffff740
    8054:	stmialt	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8058:	lfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    805c:	svclt	0x00182808
    8060:	ldrbtmi	r2, [fp], #2053	; 0x805
    8064:			; <UNDEFINED> instruction: 0xf8df9306
    8068:	ldmpl	r3, {r2, r4, r7, fp, ip, sp}^
    806c:			; <UNDEFINED> instruction: 0xf8cd681b
    8070:			; <UNDEFINED> instruction: 0xf04f342c
    8074:			; <UNDEFINED> instruction: 0xf89d0300
    8078:	movwls	r3, #29800	; 0x7468
    807c:	movwcs	fp, #8076	; 0x1f8c
    8080:	movwls	r2, #21248	; 0x5300
    8084:	mvnhi	pc, #0, 4
    8088:	tstlt	pc, sp, lsl #12
    808c:	eorsvs	r9, fp, r5, lsl #22
    8090:	tstlt	sl, r6, lsl #20
    8094:	andsvs	r2, r3, r0, lsl #6
    8098:			; <UNDEFINED> instruction: 0xf8d26832
    809c:	ldmdavs	fp, {r2, r3, r5, r7, ip, sp}
    80a0:	vqdmulh.s<illegal width 8>	d2, d0, d4
    80a4:	ldm	pc, {r1, r3, r4, sl, pc}^	; <UNPREDICTABLE>
    80a8:	stmdbeq	r3, {r0, r1, ip, sp, lr, pc}
    80ac:	eoreq	r0, r2, r2, lsr #18
    80b0:	blcs	122504 <fchmod@plt+0x11f0c0>
    80b4:	blcs	7e118 <fchmod@plt+0x7acd4>
    80b8:	tsthi	r4, #0, 4	; <UNPREDICTABLE>
    80bc:	movwls	r2, #21249	; 0x5301
    80c0:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    80c4:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    80c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    80cc:			; <UNDEFINED> instruction: 0xf8dd681a
    80d0:	subsmi	r3, sl, ip, lsr #8
    80d4:	bichi	pc, r2, #64	; 0x40
    80d8:	vadd.i8	d9, d13, d5
    80dc:	ldc	13, cr4, [sp], #208	; 0xd0
    80e0:	pop	{r2, r8, r9, fp, pc}
    80e4:	svcne	0x005a8ff0
    80e8:	vpmax.s8	d2, d0, d2
    80ec:	strtmi	r8, [r8], -fp, lsr #7
    80f0:	mcr2	0, 4, pc, cr8, cr5, {0}	; <UNPREDICTABLE>
    80f4:	strtmi	r2, [r8], -r0, lsr #2
    80f8:	mcr2	0, 5, pc, cr12, cr5, {0}	; <UNPREDICTABLE>
    80fc:			; <UNDEFINED> instruction: 0x46284631
    8100:			; <UNDEFINED> instruction: 0xff04f7ff
    8104:	strtmi	r2, [r8], -sl, lsl #2
    8108:	mcr2	0, 5, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
    810c:	movwls	lr, #10710	; 0x29d6
    8110:	ldmdale	r1!, {r0, r1, r8, r9, fp, sp}
    8114:	svceq	0x0000f1b9
    8118:			; <UNDEFINED> instruction: 0xf8dfd0d2
    811c:			; <UNDEFINED> instruction: 0xf8df37e8
    8120:	ldrbtmi	sl, [fp], #-2024	; 0xfffff818
    8124:			; <UNDEFINED> instruction: 0xf8df9309
    8128:	ldrbtmi	r3, [sl], #2020	; 0x7e4
    812c:	movwls	r4, #33915	; 0x847b
    8130:			; <UNDEFINED> instruction: 0x37dcf8df
    8134:	mcr	4, 0, r4, cr9, cr11, {3}
    8138:	mulcs	ip, r0, sl
    813c:			; <UNDEFINED> instruction: 0xf92af00f
    8140:	ldrdcc	pc, [r4], -r9
    8144:	movwcc	r2, #33282	; 0x8202
    8148:			; <UNDEFINED> instruction: 0xf8c04606
    814c:	stmib	r0, {ip, pc}^
    8150:	ldrtmi	r3, [r0], -r1, lsl #4
    8154:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    8158:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    815c:			; <UNDEFINED> instruction: 0xf8d7d079
    8160:	ldmdavs	r2, {r2, r3, r5, r7, sp}
    8164:	vpmax.s8	d2, d0, d4
    8168:	ldm	pc, {r0, r1, r3, r5, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    816c:	subeq	pc, r1, r2, lsl r0	; <UNPREDICTABLE>
    8170:	strdeq	r0, [pc], #8	; <UNPREDICTABLE>
    8174:	subeq	r0, r1, pc, asr #32
    8178:	andcc	lr, r0, #3555328	; 0x364000
    817c:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    8180:			; <UNDEFINED> instruction: 0xf000429a
    8184:	andcs	r8, ip, r7, ror #4
    8188:	movwls	r2, #17152	; 0x4300
    818c:			; <UNDEFINED> instruction: 0xf902f00f
    8190:	ldrdcc	pc, [r4], -r9
    8194:	movwcc	r2, #33282	; 0x8202
    8198:	andcc	lr, r1, #192, 18	; 0x300000
    819c:			; <UNDEFINED> instruction: 0xf8df4680
    81a0:			; <UNDEFINED> instruction: 0xf8c03774
    81a4:	ldrbtmi	r9, [fp], #-0
    81a8:	bcc	fe4439d0 <fchmod@plt+0xfe44058c>
    81ac:			; <UNDEFINED> instruction: 0x3768f8df
    81b0:	mcr	4, 0, r4, cr8, cr11, {3}
    81b4:			; <UNDEFINED> instruction: 0x46403a10
    81b8:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    81bc:	stmdacs	r0, {r2, r9, sl, lr}
    81c0:	andshi	pc, r0, #0
    81c4:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    81c8:	blcs	12223c <fchmod@plt+0x11edf8>
    81cc:	msrhi	SPSR_, #0, 4
    81d0:			; <UNDEFINED> instruction: 0xf852a202
    81d4:	strmi	r1, [sl], #-35	; 0xffffffdd
    81d8:	svclt	0x00004710
    81dc:	andeq	r0, r0, sp, asr r3
    81e0:			; <UNDEFINED> instruction: 0xffffffdb
    81e4:	andeq	r0, r0, r7, lsr #8
    81e8:	andeq	r0, r0, r5, lsl r4
    81ec:	andeq	r0, r0, sp, asr r3
    81f0:	bcs	1e26e0 <fchmod@plt+0x1df29c>
    81f4:	sbchi	pc, r4, r0, lsl #4
    81f8:			; <UNDEFINED> instruction: 0xf012e8df
    81fc:	strdeq	r0, [r2], #10
    8200:	adcseq	r0, pc, r2, asr #1
    8204:	ldrhteq	r0, [r6], pc
    8208:	ldrsbeq	r0, [ip], #12
    820c:			; <UNDEFINED> instruction: 0x170cf8df
    8210:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8214:	stcge	0, cr2, [fp], {-0}
    8218:	mcr	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    821c:	andls	r2, r4, r1, lsl #2
    8220:			; <UNDEFINED> instruction: 0xf0124638
    8224:	blls	146de0 <fchmod@plt+0x14399c>
    8228:	addvs	pc, r0, #1325400064	; 0x4f000000
    822c:	andls	r2, r0, r1, lsl #2
    8230:			; <UNDEFINED> instruction: 0xf7fa4620
    8234:	qadd8mi	lr, r0, r6
    8238:	svc	0x005af7fa
    823c:	strmi	r4, [r2], -r1, lsr #12
    8240:			; <UNDEFINED> instruction: 0xf0154628
    8244:	ldrtmi	pc, [r0], -fp, lsr #29	; <UNPREDICTABLE>
    8248:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    824c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8250:	ldrtmi	sp, [r0], -r5, lsl #3
    8254:	ldcl	7, cr15, [r0, #1000]	; 0x3e8
    8258:	ldrdcc	pc, [r4], -r9
    825c:	ldrdmi	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    8260:	ands	fp, r8, r4, lsl r9
    8264:			; <UNDEFINED> instruction: 0xb1a468e4
    8268:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}^
    826c:	mvnsle	r2, r6, lsl #22
    8270:	strbmi	r4, [r8], -r1, lsr #12
    8274:	mcrr2	0, 0, pc, r8, cr12	; <UNPREDICTABLE>
    8278:	rscsle	r2, r3, r0, lsl #16
    827c:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}
    8280:	ldrdcc	pc, [ip], r3	; <UNPREDICTABLE>
    8284:	blcs	a22f8 <fchmod@plt+0x9eeb4>
    8288:	svcge	0x0018f43f
    828c:	stccs	8, cr6, [r0], {228}	; 0xe4
    8290:			; <UNDEFINED> instruction: 0xf8d9d1ea
    8294:			; <UNDEFINED> instruction: 0xf8d33004
    8298:	stccs	0, cr4, [r0], {228}	; 0xe4
    829c:	rscshi	pc, fp, r0
    82a0:			; <UNDEFINED> instruction: 0x367cf8df
    82a4:	mcr	4, 0, r4, cr9, cr11, {3}
    82a8:			; <UNDEFINED> instruction: 0xf8df3a10
    82ac:	ldrbtmi	r3, [fp], #-1656	; 0xfffff988
    82b0:	bcc	443ad8 <fchmod@plt+0x440694>
    82b4:			; <UNDEFINED> instruction: 0x3670f8df
    82b8:	mcr	4, 0, r4, cr8, cr11, {3}
    82bc:	mul	r3, r0, sl
    82c0:	stccs	8, cr6, [r0], {228}	; 0xe4
    82c4:	rschi	pc, r7, r0
    82c8:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}^
    82cc:	mvnsle	r2, r6, lsl #22
    82d0:	strbmi	r4, [r8], -r1, lsr #12
    82d4:	ldc2	0, cr15, [r8], {12}
    82d8:	rscsle	r2, r1, r0, lsl #16
    82dc:	ldmdavs	sl, {r0, r1, r5, fp, sp, lr}
    82e0:	ldrdcc	pc, [ip], r2	; <UNPREDICTABLE>
    82e4:	blcs	122358 <fchmod@plt+0x11ef14>
    82e8:	sbcshi	pc, lr, #0, 4
    82ec:			; <UNDEFINED> instruction: 0xf851a102
    82f0:	strmi	r0, [r1], #-35	; 0xffffffdd
    82f4:	svclt	0x00004708
    82f8:	andeq	r0, r0, sp, lsl r1
    82fc:	andeq	r0, r0, pc, ror #3
    8300:			; <UNDEFINED> instruction: 0xffffffc9
    8304:			; <UNDEFINED> instruction: 0x000001b9
    8308:	andeq	r0, r0, sp, lsl r1
    830c:	strbteq	pc, [ip], #-263	; 0xfffffef9	; <UNPREDICTABLE>
    8310:	strtmi	r4, [r0], -r9, asr #12
    8314:	blx	fed4434e <fchmod@plt+0xfed40f0a>
    8318:	stmdacs	r0, {r1, r9, sl, lr}
    831c:	mvnhi	pc, r0, asr #32
    8320:			; <UNDEFINED> instruction: 0x1608f8df
    8324:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8328:	stcl	7, cr15, [r4, #1000]	; 0x3e8
    832c:	andcs	r4, r1, #34603008	; 0x2100000
    8330:	strmi	sl, [r3], -fp, lsl #24
    8334:	movwls	r4, #17976	; 0x4638
    8338:	blx	1044388 <fchmod@plt+0x1040f44>
    833c:	strmi	r2, [r2], -r1, lsl #2
    8340:	addseq	pc, r8, r7, lsl #2
    8344:			; <UNDEFINED> instruction: 0xf0114617
    8348:	andls	pc, r1, r5, lsr r9	; <UNPREDICTABLE>
    834c:	addvs	pc, r0, #1325400064	; 0x4f000000
    8350:	strtmi	r9, [r0], -r4, lsl #22
    8354:	strls	r2, [r0, -r1, lsl #2]
    8358:	svc	0x0002f7fa
    835c:			; <UNDEFINED> instruction: 0xf8dfe76b
    8360:	andcs	r1, r5, #208, 10	; 0x34000000
    8364:			; <UNDEFINED> instruction: 0xe7554479
    8368:	teqlt	r4, r6, lsl #24
    836c:	eoreq	pc, ip, r7, lsl #2
    8370:			; <UNDEFINED> instruction: 0xf00c4649
    8374:	smlabblt	r0, r5, fp, pc	; <UNPREDICTABLE>
    8378:	blls	1e041c <fchmod@plt+0x1dcfd8>
    837c:	teqle	fp, r0, lsl #22
    8380:	ldrbmi	r2, [r1], -r5, lsl #4
    8384:	stcge	0, cr2, [fp], {-0}
    8388:	ldc	7, cr15, [r4, #1000]	; 0x3e8
    838c:	strmi	r2, [r3], -r1, lsl #2
    8390:	movwls	r4, #17976	; 0x4638
    8394:	blx	d443e4 <fchmod@plt+0xd40fa0>
    8398:	ldrne	pc, [r8, #2271]	; 0x8df
    839c:			; <UNDEFINED> instruction: 0xf8d72205
    83a0:			; <UNDEFINED> instruction: 0xf85bc010
    83a4:			; <UNDEFINED> instruction: 0xf8511001
    83a8:	strmi	r1, [r7], -ip, lsr #32
    83ac:			; <UNDEFINED> instruction: 0xf7fa2000
    83b0:	strb	lr, [sl, r2, lsl #27]
    83b4:	eoreq	pc, ip, r7, lsl #2
    83b8:			; <UNDEFINED> instruction: 0xf00c4649
    83bc:	strmi	pc, [r2], -r1, ror #22
    83c0:			; <UNDEFINED> instruction: 0xf0402800
    83c4:			; <UNDEFINED> instruction: 0xf8df8199
    83c8:	andcs	r1, r5, #112, 10	; 0x1c000000
    83cc:			; <UNDEFINED> instruction: 0xf7fa4479
    83d0:	tstcs	r1, r2, ror sp
    83d4:	strmi	sl, [r3], -fp, lsl #24
    83d8:	movwls	r4, #17976	; 0x4638
    83dc:	blx	44442c <fchmod@plt+0x440fe8>
    83e0:	strmi	r2, [r2], -r1, lsl #2
    83e4:	subseq	pc, r8, r7, lsl #2
    83e8:			; <UNDEFINED> instruction: 0xf0114617
    83ec:	str	pc, [ip, r3, ror #17]!
    83f0:	movwcs	sl, #3083	; 0xc0b
    83f4:	ldr	r7, [lr, -r3, lsr #32]
    83f8:	stmdaeq	r0!, {r0, r1, r2, r8, ip, sp, lr, pc}
    83fc:			; <UNDEFINED> instruction: 0xf0154640
    8400:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8404:	mrc	1, 0, sp, cr9, cr3, {3}
    8408:	andcs	r1, r5, #144, 20	; 0x90000
    840c:	ldcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    8410:	str	sl, [r3, -fp, lsl #24]
    8414:	svcne	0x00996913
    8418:			; <UNDEFINED> instruction: 0xf67f2901
    841c:	blcs	173d60 <fchmod@plt+0x17091c>
    8420:	bne	443c8c <fchmod@plt+0x440848>
    8424:	andeq	pc, r0, pc, asr #32
    8428:	strvc	pc, [r8, #-2271]	; 0xfffff721
    842c:	blls	1b8054 <fchmod@plt+0x1b4c10>
    8430:	svclt	0x0008ae0b
    8434:	andcs	r6, r5, #26
    8438:	ldc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    843c:	tstcs	r1, r2, lsr #16
    8440:	ldmdavs	r0, {r2, ip, pc}
    8444:			; <UNDEFINED> instruction: 0xf9dcf012
    8448:			; <UNDEFINED> instruction: 0xf85b6821
    844c:	andcs	r3, r5, #7
    8450:	ldrdvc	pc, [r4], -r9
    8454:	ldmdavs	pc!, {r0, r3, fp, sp, lr}^	; <UNPREDICTABLE>
    8458:			; <UNDEFINED> instruction: 0xf8536909
    845c:	strmi	r1, [r0], r1, lsr #32
    8460:			; <UNDEFINED> instruction: 0xf7fa2000
    8464:	blls	14390c <fchmod@plt+0x1404c8>
    8468:			; <UNDEFINED> instruction: 0xf8cd2101
    846c:	strls	r8, [r1, -r0]
    8470:	ldrtmi	r4, [r0], -r2, lsl #12
    8474:	vst1.8	{d25-d28}, [pc], r2
    8478:			; <UNDEFINED> instruction: 0xf7fa6280
    847c:			; <UNDEFINED> instruction: 0x4630ee72
    8480:	mrc	7, 1, APSR_nzcv, cr6, cr10, {7}
    8484:			; <UNDEFINED> instruction: 0x46024631
    8488:			; <UNDEFINED> instruction: 0xf0154628
    848c:	stmiavs	r4!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}^
    8490:			; <UNDEFINED> instruction: 0xf47f2c00
    8494:			; <UNDEFINED> instruction: 0xf89daf19
    8498:	stcge	0, cr0, [fp], {44}	; 0x2c
    849c:			; <UNDEFINED> instruction: 0xf0002800
    84a0:			; <UNDEFINED> instruction: 0xf8d98130
    84a4:			; <UNDEFINED> instruction: 0xf1b99008
    84a8:			; <UNDEFINED> instruction: 0xf47f0f00
    84ac:	str	sl, [r7], -r6, asr #28
    84b0:	bne	443d18 <fchmod@plt+0x4408d4>
    84b4:	andcs	r2, r0, r5, lsl #4
    84b8:			; <UNDEFINED> instruction: 0xf7faae0b
    84bc:	stmdavs	r2!, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    84c0:	andls	r2, r4, r1, lsl #2
    84c4:			; <UNDEFINED> instruction: 0xf0126810
    84c8:			; <UNDEFINED> instruction: 0xf8d9f99b
    84cc:	blls	1244e4 <fchmod@plt+0x1210a0>
    84d0:	addvs	pc, r0, #1325400064	; 0x4f000000
    84d4:	smlsdxls	r1, pc, r8, r6	; <UNPREDICTABLE>
    84d8:	ldrtmi	r4, [r0], -r1, lsl #12
    84dc:	mrscs	r9, (UNDEF: 17)
    84e0:	mrc	7, 1, APSR_nzcv, cr14, cr10, {7}
    84e4:	cdp	7, 1, cr14, cr8, cr11, {6}
    84e8:	andcs	r1, r5, #144, 20	; 0x90000
    84ec:			; <UNDEFINED> instruction: 0xf107e7e3
    84f0:	strbmi	r0, [r9], -ip, lsr #32
    84f4:	blx	ff14452c <fchmod@plt+0xff1410e8>
    84f8:			; <UNDEFINED> instruction: 0xf109b1d8
    84fc:			; <UNDEFINED> instruction: 0xf8d90218
    8500:	strbmi	r1, [r0], -r4, lsr #32
    8504:	mcr2	0, 4, pc, cr6, cr5, {0}	; <UNPREDICTABLE>
    8508:	stmdacs	r0, {r1, r9, sl, lr}
    850c:	rscshi	pc, r4, r0, asr #32
    8510:	andcs	r9, r5, #147456	; 0x24000
    8514:	stcl	7, cr15, [lr], {250}	; 0xfa
    8518:	stfges	f2, [fp], {1}
    851c:	ldrtmi	r4, [r8], -r3, lsl #12
    8520:			; <UNDEFINED> instruction: 0xf0129304
    8524:	tstcs	r1, sp, ror #18	; <UNPREDICTABLE>
    8528:	strbmi	r4, [r0], -r7, lsl #12
    852c:			; <UNDEFINED> instruction: 0xf842f011
    8530:	stmdbls	r8, {r0, r1, r3, r8, r9, sl, sp, lr, pc}
    8534:	strb	r2, [sl, -r5, lsl #4]
    8538:	blcs	1229cc <fchmod@plt+0x11f588>
    853c:	sbcshi	pc, r7, r0, lsl #4
    8540:			; <UNDEFINED> instruction: 0xf67f2b01
    8544:	ldmvs	r3!, {r3, r4, r5, r9, sl, fp, sp, pc}^
    8548:			; <UNDEFINED> instruction: 0xf43f2b04
    854c:			; <UNDEFINED> instruction: 0xf104ae34
    8550:	strbmi	r0, [r9], -ip, lsr #32
    8554:	blx	fe54458c <fchmod@plt+0xfe541148>
    8558:			; <UNDEFINED> instruction: 0xf43f2800
    855c:	andcs	sl, r5, #44, 28	; 0x2c0
    8560:	bne	fe443dc8 <fchmod@plt+0xfe440984>
    8564:			; <UNDEFINED> instruction: 0xf7fa2000
    8568:	smlatbcs	r1, r6, ip, lr
    856c:	strtmi	r4, [r0], -r3, lsl #12
    8570:			; <UNDEFINED> instruction: 0xf0129307
    8574:	tstcs	r1, r5, asr #18	; <UNPREDICTABLE>
    8578:			; <UNDEFINED> instruction: 0xf1044602
    857c:	andls	r0, r6, #88	; 0x58
    8580:			; <UNDEFINED> instruction: 0xf818f011
    8584:	andcs	r4, r5, #3850240	; 0x3ac000
    8588:			; <UNDEFINED> instruction: 0xf85b6923
    858c:			; <UNDEFINED> instruction: 0xf8511001
    8590:	strmi	r1, [r2], r3, lsr #32
    8594:			; <UNDEFINED> instruction: 0xf7fa2000
    8598:	blls	1c37d8 <fchmod@plt+0x1c0394>
    859c:	andge	pc, r4, sp, asr #17
    85a0:	beq	b449dc <fchmod@plt+0xb41598>
    85a4:	movwls	r2, #257	; 0x101
    85a8:	strmi	r9, [r2], -r7, lsl #22
    85ac:	andls	r4, r2, #80, 12	; 0x5000000
    85b0:	addvs	pc, r0, #1325400064	; 0x4f000000
    85b4:	ldcl	7, cr15, [r4, #1000]	; 0x3e8
    85b8:			; <UNDEFINED> instruction: 0xf7fa4650
    85bc:			; <UNDEFINED> instruction: 0x4651ed9a
    85c0:	strtmi	r4, [r8], -r2, lsl #12
    85c4:	stc2l	0, cr15, [sl], #84	; 0x54
    85c8:			; <UNDEFINED> instruction: 0xf0002f00
    85cc:	blls	128ab0 <fchmod@plt+0x12566c>
    85d0:	eorsvs	r4, ip, r0, asr #12
    85d4:	movwls	r3, #17153	; 0x4301
    85d8:	blx	f465de <fchmod@plt+0xf4319a>
    85dc:	stmdacs	r0, {r2, r9, sl, lr}
    85e0:	cfldrdge	mvd15, [r0, #508]!	; 0x1fc
    85e4:			; <UNDEFINED> instruction: 0xf7fa4640
    85e8:			; <UNDEFINED> instruction: 0xf8d9ec08
    85ec:	eors	r3, r3, r4
    85f0:	blcs	1229c4 <fchmod@plt+0x11f580>
    85f4:	cfldrdge	mvd15, [pc, #252]	; 86f8 <fchmod@plt+0x52b4>
    85f8:	blcc	a2a8c <fchmod@plt+0x9f648>
    85fc:	stmible	r6!, {r0, r2, r8, r9, fp, sp}
    8600:			; <UNDEFINED> instruction: 0xf104e5d9
    8604:	strbmi	r0, [r9], -ip, ror #20
    8608:			; <UNDEFINED> instruction: 0xf00c4650
    860c:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    8610:	cfldrdge	mvd15, [r1, #252]	; 0xfc
    8614:	bne	443e7c <fchmod@plt+0x440a38>
    8618:	andcs	r2, r0, r5, lsl #4
    861c:	mcrr	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    8620:	andcs	r4, r1, #84934656	; 0x5100000
    8624:	strtmi	r4, [r0], -r3, lsl #12
    8628:			; <UNDEFINED> instruction: 0xf0129306
    862c:	smlabtcs	r1, r7, r8, pc	; <UNPREDICTABLE>
    8630:			; <UNDEFINED> instruction: 0xf1044682
    8634:			; <UNDEFINED> instruction: 0xf0100098
    8638:			; <UNDEFINED> instruction: 0xf8cdffbd
    863c:			; <UNDEFINED> instruction: 0xf10da000
    8640:	blls	18aef8 <fchmod@plt+0x187ab4>
    8644:	addvs	pc, r0, #1325400064	; 0x4f000000
    8648:	andls	r2, r1, r1, lsl #2
    864c:			; <UNDEFINED> instruction: 0xf7fa4650
    8650:	ldr	lr, [r1, r8, lsl #27]!
    8654:	andls	r2, r4, #0, 4
    8658:	ldrdmi	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    865c:	rsb	fp, fp, ip, lsl r9
    8660:	stccs	8, cr6, [r0], {228}	; 0xe4
    8664:	stmdavs	r3!, {r1, r2, r5, r6, ip, lr, pc}
    8668:	bcs	1a29d8 <fchmod@plt+0x19f594>
    866c:	ldmdavs	fp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8670:	ldrdcs	pc, [ip], r3	; <UNPREDICTABLE>
    8674:	bcs	a26c4 <fchmod@plt+0x9f280>
    8678:	ldmdavs	r1!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    867c:	stmdavs	fp, {r1, r3, r4, fp, sp, lr}
    8680:	smlalle	r4, sp, sl, r2
    8684:	strbmi	r4, [r8], -r1, lsr #12
    8688:	blx	fc46c0 <fchmod@plt+0xfc127c>
    868c:	rscle	r2, r7, r0, lsl #16
    8690:	andcs	r4, r5, #2785280	; 0x2a8000
    8694:	cdpge	0, 0, cr2, cr11, cr0, {0}
    8698:			; <UNDEFINED> instruction: 0xf7fa4479
    869c:	stmdavs	r1!, {r2, r3, sl, fp, sp, lr, pc}
    86a0:	andls	r2, r4, r1, lsl #4
    86a4:			; <UNDEFINED> instruction: 0xf1006808
    86a8:			; <UNDEFINED> instruction: 0xf012016c
    86ac:			; <UNDEFINED> instruction: 0xf8d9f887
    86b0:	vst4.8	{d20-d23}, [pc], r4
    86b4:	blls	1210bc <fchmod@plt+0x11dc78>
    86b8:	strls	r6, [r1], #-2148	; 0xfffff79c
    86bc:	ldrtmi	r4, [r0], -r1, lsl #12
    86c0:	mrscs	r9, (UNDEF: 17)
    86c4:	stcl	7, cr15, [ip, #-1000]	; 0xfffffc18
    86c8:			; <UNDEFINED> instruction: 0xf7fa4630
    86cc:			; <UNDEFINED> instruction: 0x4631ed12
    86d0:	strtmi	r4, [r8], -r2, lsl #12
    86d4:	stc2l	0, cr15, [r2], #-84	; 0xffffffac
    86d8:			; <UNDEFINED> instruction: 0xf43f2f00
    86dc:	movwcs	sl, #3313	; 0xcf1
    86e0:	strbt	r6, [sp], #59	; 0x3b
    86e4:	stmdacs	r2, {r0, r1, fp, ip, sp}
    86e8:	stcge	6, cr15, [r1, #-508]	; 0xfffffe04
    86ec:	blcc	181a8c <fchmod@plt+0x17e648>
    86f0:			; <UNDEFINED> instruction: 0xf67f2b02
    86f4:	ldrb	sl, [lr, #-3884]	; 0xfffff0d4
    86f8:	andls	r4, r5, #48, 12	; 0x3000000
    86fc:	bl	1f466ec <fchmod@plt+0x1f432a8>
    8700:	stmibmi	pc, {r1, r2, r3, r4, r6, r7, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8704:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8708:	bl	ff5466f8 <fchmod@plt+0xff5432b4>
    870c:	ldrdvs	pc, [r4], -r9
    8710:	addvs	pc, r0, #1325400064	; 0x4f000000
    8714:	ldmdavs	r6!, {r0, r8, sp}^
    8718:	strmi	r9, [r3], -r0, lsl #12
    871c:			; <UNDEFINED> instruction: 0xf7fa4620
    8720:	strtmi	lr, [r0], -r0, lsr #26
    8724:	stcl	7, cr15, [r4], #1000	; 0x3e8
    8728:	strmi	r4, [r2], -r1, lsr #12
    872c:			; <UNDEFINED> instruction: 0xf0154628
    8730:			; <UNDEFINED> instruction: 0xe6b6fc35
    8734:	ldrdcc	pc, [r4], -r9
    8738:	ldrdmi	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    873c:	rsble	r2, lr, r0, lsl #24
    8740:	vmla.f64	d4, d24, d0
    8744:	ldrbtmi	r5, [fp], #-2704	; 0xfffff570
    8748:	bcc	443f70 <fchmod@plt+0x440b2c>
    874c:	ldmvs	sl, {r0, r1, r5, fp, sp, lr}^
    8750:	cmnle	r1, r6, lsl #20
    8754:	ldmdavs	r3!, {r1, r3, r4, fp, sp, lr}
    8758:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    875c:			; <UNDEFINED> instruction: 0xd05b429a
    8760:	strbmi	r4, [r8], -r1, lsr #12
    8764:			; <UNDEFINED> instruction: 0xf9d0f00c
    8768:	subsle	r2, r5, r0, lsl #16
    876c:	ldmdavs	sl, {r0, r1, r5, fp, sp, lr}
    8770:	ldrdcc	pc, [ip], r2	; <UNPREDICTABLE>
    8774:	blcs	1227e8 <fchmod@plt+0x11f3a4>
    8778:	ldm	pc, {r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    877c:	stcmi	0, cr15, [r6, #-12]
    8780:	andeq	r0, r6, sp, asr #6
    8784:	blcs	122b58 <fchmod@plt+0x11f714>
    8788:	ldmdbvs	r3, {r1, r2, r6, ip, lr, pc}
    878c:	stmdale	lr, {r2, r8, r9, fp, sp}^
    8790:	stmdble	r1, {r0, r8, r9, fp, sp}^
    8794:	blcs	122b68 <fchmod@plt+0x11f724>
    8798:	mrc	0, 0, sp, cr8, cr14, {1}
    879c:	andcs	r1, r5, #16, 20	; 0x10000
    87a0:			; <UNDEFINED> instruction: 0xf7fa2000
    87a4:	stmdavs	r2!, {r3, r7, r8, r9, fp, sp, lr, pc}
    87a8:	andls	r2, r6, r1, lsl #2
    87ac:			; <UNDEFINED> instruction: 0xf0126810
    87b0:	stmdavs	r1!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
    87b4:	ldrsbgt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    87b8:			; <UNDEFINED> instruction: 0xf8d92205
    87bc:	stmdavs	r9, {r2, ip, lr}
    87c0:	andcc	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    87c4:	ldrdge	pc, [r4], -r5
    87c8:			; <UNDEFINED> instruction: 0xf8536909
    87cc:	strmi	r1, [r0], r1, lsr #32
    87d0:			; <UNDEFINED> instruction: 0xf7fa2000
    87d4:			; <UNDEFINED> instruction: 0xf8cdeb70
    87d8:			; <UNDEFINED> instruction: 0xf10d8000
    87dc:	tstcs	r1, ip, lsr #16
    87e0:			; <UNDEFINED> instruction: 0xf8cd9b06
    87e4:	strmi	sl, [r2], -r4
    87e8:	andls	r4, r2, #64, 12	; 0x4000000
    87ec:	addvs	pc, r0, #1325400064	; 0x4f000000
    87f0:	ldc	7, cr15, [r6], #1000	; 0x3e8
    87f4:			; <UNDEFINED> instruction: 0xf7fa4640
    87f8:			; <UNDEFINED> instruction: 0x4641ec7c
    87fc:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    8800:			; <UNDEFINED> instruction: 0xf0150a90
    8804:	svccs	0x0000fbcb
    8808:	cfldrdge	mvd15, [sl], {63}	; 0x3f
    880c:	bls	1228a0 <fchmod@plt+0x11f45c>
    8810:	andcc	r6, r1, #1769472	; 0x1b0000
    8814:	eorsvs	r9, fp, r4, lsl #4
    8818:	stccs	8, cr6, [r0], {228}	; 0xe4
    881c:	blls	13ce7c <fchmod@plt+0x139a38>
    8820:			; <UNDEFINED> instruction: 0xf43f2b00
    8824:	blcs	73958 <fchmod@plt+0x70514>
    8828:	svcge	0x0059f47f
    882c:	blcc	181954 <fchmod@plt+0x17e510>
    8830:	ldmible	r2!, {r1, r8, r9, fp, sp}
    8834:	stccs	8, cr6, [r0], {228}	; 0xe4
    8838:	ldrb	sp, [r0, r8, lsl #3]!
    883c:			; <UNDEFINED> instruction: 0xf7fa4640
    8840:	ldrt	lr, [sp], #-2780	; 0xfffff524
    8844:	vst1.16	{d20-d21}, [pc], r0
    8848:	stmdami	r0, {r1, r4, r5, r7, r8, ip, sp, lr}^
    884c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    8850:	eorcc	r4, r8, #64512	; 0xfc00
    8854:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    8858:	blx	ff7c4896 <fchmod@plt+0xff7c1452>
    885c:	bl	dc684c <fchmod@plt+0xdc3408>
    8860:	vst1.8	{d20-d21}, [pc :256], ip
    8864:	blmi	f24ef4 <fchmod@plt+0xf21ab0>
    8868:	ldrbtmi	r9, [sl], #-0
    886c:	eorcc	r4, r8, #3866624	; 0x3b0000
    8870:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    8874:	blx	ff4448b2 <fchmod@plt+0xff44146e>
    8878:	vpmin.s8	d20, d0, d25
    887c:	ldmdami	r9!, {r0, r1, r2, r3, r5, r7, r8, sp}
    8880:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    8884:	eorcc	r4, r8, #56, 22	; 0xe000
    8888:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    888c:	blx	ff1448ca <fchmod@plt+0xff141486>
    8890:	vpmin.s8	d20, d0, d22
    8894:	ldmdami	r6!, {r0, r1, r2, r3, r4, r6, r8, sp}
    8898:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    889c:	eorcc	r4, r8, #54272	; 0xd400
    88a0:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    88a4:	blx	fee448e2 <fchmod@plt+0xfee4149e>
    88a8:	vst1.8	{d20-d21}, [pc :256], r3
    88ac:	ldmdami	r3!, {r1, r8, ip, sp, lr}
    88b0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    88b4:	eorcc	r4, r8, #51200	; 0xc800
    88b8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    88bc:	blx	feb448fa <fchmod@plt+0xfeb414b6>
    88c0:	bmi	c1a114 <fchmod@plt+0xc16cd0>
    88c4:	vtst.8	d20, d0, d16
    88c8:	movwls	r1, #465	; 0x1d1
    88cc:	blmi	bd9abc <fchmod@plt+0xbd6678>
    88d0:	ldrbtmi	r3, [r8], #-552	; 0xfffffdd8
    88d4:			; <UNDEFINED> instruction: 0xf00d447b
    88d8:	bmi	b8775c <fchmod@plt+0xb84318>
    88dc:	msrne	(UNDEF: 107), r0
    88e0:	movwls	r4, #2092	; 0x82c
    88e4:	blmi	b19ad4 <fchmod@plt+0xb16690>
    88e8:	ldrbtmi	r3, [r8], #-552	; 0xfffffdd8
    88ec:			; <UNDEFINED> instruction: 0xf00d447b
    88f0:	svclt	0x0000fb93
    88f4:	andeq	r7, r3, r6, lsl ip
    88f8:	andeq	r7, r3, r6, lsl #24
    88fc:	andeq	r0, r0, r4, lsr #5
    8900:	andeq	r7, r3, r0, lsr #23
    8904:	andeq	sl, r1, lr, lsr #18
    8908:	andeq	sl, r1, r6, asr r9
    890c:	strdeq	sl, [r1], -r4
    8910:			; <UNDEFINED> instruction: 0x0001a8b4
    8914:	andeq	sl, r1, sl, lsl #20
    8918:	ldrdeq	sl, [r1], -r0
    891c:	andeq	sl, r1, sl, asr #14
    8920:	andeq	sl, r1, r8, ror r8
    8924:	andeq	sl, r1, r6, lsr r8
    8928:	strdeq	sl, [r1], -ip
    892c:	andeq	sl, r1, sl, asr r6
    8930:	ldrdeq	sl, [r1], -ip
    8934:	andeq	r0, r0, r8, lsl #5
    8938:	andeq	sl, r1, ip, ror #11
    893c:	andeq	sl, r1, r8, ror #10
    8940:	andeq	sl, r1, lr, asr r4
    8944:	andeq	sl, r1, lr, ror #9
    8948:	andeq	sl, r1, r2, asr #8
    894c:	andeq	r9, r1, r0, lsl #31
    8950:	andeq	sl, r1, sl, lsr #1
    8954:	andeq	sl, r1, r6, lsr #8
    8958:	andeq	sl, r1, r4, ror r0
    895c:	andeq	r9, r1, r2, ror #30
    8960:	andeq	sl, r1, lr, lsl #8
    8964:	andeq	r9, r1, ip, asr #30
    8968:	ldrdeq	sl, [r1], -lr
    896c:	strdeq	sl, [r1], -r6
    8970:	andeq	r9, r1, r4, lsr pc
    8974:	andeq	sl, r1, lr, lsr r3
    8978:	ldrdeq	sl, [r1], -lr
    897c:	andeq	r9, r1, ip, lsl pc
    8980:	andeq	sl, r1, sl, lsl #5
    8984:	andeq	sl, r1, r4, asr #7
    8988:	andeq	r9, r1, r2, lsl #30
    898c:	andeq	sl, r1, r0, asr #3
    8990:	andeq	sl, r1, ip, lsr #7
    8994:	andeq	r9, r1, sl, ror #29
    8998:	andeq	sl, r1, r4, lsr r0
    899c:			; <UNDEFINED> instruction: 0xf00068c0
    89a0:	ldrbmi	r0, [r0, -r1]!
    89a4:	ldrbeq	r6, [fp, r3, asr #17]
    89a8:	stmdbvs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    89ac:	bne	ff022ae0 <fchmod@plt+0xff01f69c>
    89b0:			; <UNDEFINED> instruction: 0xf080fab0
    89b4:	stmdbeq	r0, {r2, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
    89b8:	ldrbmi	r2, [r0, -r0]!
    89bc:	blcs	62dd0 <fchmod@plt+0x5f98c>
    89c0:	blvs	fe0b87cc <fchmod@plt+0xfe0b5388>
    89c4:	ldmvs	r0, {r0, r1, r3, r6, fp, sp, lr}
    89c8:	svclt	0x00861ac0
    89cc:			; <UNDEFINED> instruction: 0xf080fab0
    89d0:	andcs	r0, r0, r0, asr #18
    89d4:	svclt	0x00004770
    89d8:			; <UNDEFINED> instruction: 0x4601b538
    89dc:	bmi	39b618 <fchmod@plt+0x3981d4>
    89e0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    89e4:			; <UNDEFINED> instruction: 0xf00f6818
    89e8:			; <UNDEFINED> instruction: 0x4604fb51
    89ec:	tstlt	r8, r0, lsl #18
    89f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    89f4:	andcs	r4, r5, #147456	; 0x24000
    89f8:			; <UNDEFINED> instruction: 0xf7fa4479
    89fc:	tstcs	r1, ip, asr sl
    8a00:	strtmi	r4, [r0], -r5, lsl #12
    8a04:	mrc2	0, 7, pc, cr12, cr1, {0}
    8a08:	strtmi	r4, [r8], -r1, lsl #12
    8a0c:	blx	1d44a5e <fchmod@plt+0x1d4161a>
    8a10:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    8a14:	andeq	r7, r3, r8, lsl #5
    8a18:	andeq	r0, r0, ip, lsr #5
    8a1c:	andeq	sl, r1, r8, asr #5
    8a20:	blmi	79b29c <fchmod@plt+0x797e58>
    8a24:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    8a28:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    8a2c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    8a30:			; <UNDEFINED> instruction: 0xf04f9303
    8a34:	stmdavs	r3, {r8, r9}
    8a38:			; <UNDEFINED> instruction: 0xf7fa6858
    8a3c:			; <UNDEFINED> instruction: 0xf105eb5a
    8a40:	bge	88ef8 <fchmod@plt+0x85ab4>
    8a44:	andls	r2, r2, r4, lsl r8
    8a48:			; <UNDEFINED> instruction: 0xf1c0bf88
    8a4c:	strtmi	r0, [r8], -sp, asr #8
    8a50:	ldrtcs	fp, [r9], #-3992	; 0xfffff068
    8a54:	mrc2	0, 6, pc, cr10, cr1, {0}
    8a58:	tstcs	r1, r2, lsl #20
    8a5c:	svclt	0x00a84294
    8a60:	strls	r4, [r2], #-1556	; 0xfffff9ec
    8a64:	strtmi	r4, [r8], -r3, lsl #12
    8a68:			; <UNDEFINED> instruction: 0xf011461d
    8a6c:	stmdbmi	ip, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8a70:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    8a74:	strmi	r9, [r2], -r0, lsl #10
    8a78:			; <UNDEFINED> instruction: 0xf7fa2001
    8a7c:	bmi	2838f4 <fchmod@plt+0x2804b0>
    8a80:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    8a84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a88:	subsmi	r9, sl, r3, lsl #22
    8a8c:	andlt	sp, r5, r1, lsl #2
    8a90:			; <UNDEFINED> instruction: 0xf7fabd30
    8a94:	svclt	0x0000ea1c
    8a98:	andeq	r7, r3, r4, asr #4
    8a9c:	andeq	r0, r0, r4, lsr #5
    8aa0:	andeq	sl, r1, lr, ror #4
    8aa4:	andeq	r7, r3, r6, ror #3
    8aa8:	bcs	62eb8 <fchmod@plt+0x5fa74>
    8aac:	stmdavs	sl, {r0, r3, r8, fp, ip, lr, pc}^
    8ab0:	msreq	CPSR_fs, r0, lsl #2
    8ab4:			; <UNDEFINED> instruction: 0xf00ab508
    8ab8:			; <UNDEFINED> instruction: 0xf080fb3b
    8abc:	sbclt	r0, r0, #1
    8ac0:	andcs	fp, r0, r8, lsl #26
    8ac4:	svclt	0x00004770
    8ac8:	blcs	62cdc <fchmod@plt+0x5f898>
    8acc:	stmdbvs	r2, {r0, r2, r3, r4, r8, ip, lr, pc}
    8ad0:	bcs	b5f98 <fchmod@plt+0xb2b54>
    8ad4:	ldmdale	r2, {r0, r1, r7, ip, sp, pc}
    8ad8:	cmnlt	r9, ip, lsl #12
    8adc:	smlabtlt	r8, r0, r9, r6
    8ae0:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}^
    8ae4:	andcs	r4, r5, #1088	; 0x440
    8ae8:	ldrbtmi	r2, [sp], #-0
    8aec:			; <UNDEFINED> instruction: 0xf7fa4629
    8af0:	adcmi	lr, r8, #3702784	; 0x388000
    8af4:	eorvs	sp, r0, fp
    8af8:	andlt	r2, r3, r1
    8afc:	mrcne	13, 6, fp, cr3, cr0, {1}
    8b00:	stmdale	r7, {r2, r8, r9, fp, sp}
    8b04:	andlt	r2, r3, r0
    8b08:	andcs	fp, r0, r0, lsr sp
    8b0c:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    8b10:			; <UNDEFINED> instruction: 0xe7f04478
    8b14:			; <UNDEFINED> instruction: 0xf44f4b07
    8b18:	stmdami	r7, {r0, r2, r7, r8, ip, sp, lr}
    8b1c:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    8b20:	ldrbtmi	r4, [r8], #-2566	; 0xfffff5fa
    8b24:			; <UNDEFINED> instruction: 0xf00d447a
    8b28:	svclt	0x0000fa77
    8b2c:	andeq	sl, r1, r6, lsr r2
    8b30:	andeq	sl, r1, r8, lsl r2
    8b34:	ldrdeq	sl, [r1], -r2
    8b38:	andeq	sl, r1, sl, ror #3
    8b3c:	ldrdeq	sl, [r1], -ip
    8b40:	cfldr32mi	mvfx11, [sp, #-992]	; 0xfffffc20
    8b44:	bllt	1419d40 <fchmod@plt+0x14168fc>
    8b48:	ldrmi	r4, [r6], -pc, lsl #12
    8b4c:			; <UNDEFINED> instruction: 0xf0094604
    8b50:	ldmdami	sl, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8b54:			; <UNDEFINED> instruction: 0xf0114478
    8b58:	stmdbvs	r3, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    8b5c:	stmdble	r4, {r0, r2, r8, r9, fp, sp}
    8b60:	blcs	57780 <fchmod@plt+0x5433c>
    8b64:	strtmi	sp, [r0], -r3, lsl #16
    8b68:	blcs	78350 <fchmod@plt+0x74f0c>
    8b6c:	ldmdbmi	r4, {r2, r3, fp, ip, lr, pc}
    8b70:	andcs	r2, r0, r5, lsl #4
    8b74:			; <UNDEFINED> instruction: 0xf7fa4479
    8b78:			; <UNDEFINED> instruction: 0x4632e99e
    8b7c:	andcs	r4, r1, r1, lsl #12
    8b80:	bl	646b70 <fchmod@plt+0x64372c>
    8b84:	ldcllt	0, cr2, [r8, #4]!
    8b88:	ldrtmi	r3, [sl], -r0, lsr #32
    8b8c:			; <UNDEFINED> instruction: 0xf0152105
    8b90:	stmdacs	r0, {r0, r6, r8, r9, fp, ip, sp, lr, pc}
    8b94:	stmdbmi	fp, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    8b98:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8b9c:	stmdbmi	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8ba0:	andcs	r2, r0, r5, lsl #4
    8ba4:			; <UNDEFINED> instruction: 0xf7fa4479
    8ba8:	blmi	2431c8 <fchmod@plt+0x23fd84>
    8bac:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    8bb0:			; <UNDEFINED> instruction: 0xf00e6819
    8bb4:	svclt	0x0000fffb
    8bb8:	andeq	r7, r3, r4, lsr #2
    8bbc:	andeq	r3, r2, r0, asr #13
    8bc0:	andeq	sl, r1, r0, asr r2
    8bc4:			; <UNDEFINED> instruction: 0x0001a1b2
    8bc8:	muleq	r1, r0, r1
    8bcc:	andeq	r0, r0, ip, lsr #5
    8bd0:	svcmi	0x00f0e92d
    8bd4:	stc	6, cr4, [sp, #-16]!
    8bd8:	andcs	r8, r0, r2, lsl #22
    8bdc:	blmi	12db50c <fchmod@plt+0x12d80c8>
    8be0:	cfstrdmi	mvd4, [fp, #-488]	; 0xfffffe18
    8be4:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    8be8:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    8bec:			; <UNDEFINED> instruction: 0xf04f9303
    8bf0:			; <UNDEFINED> instruction: 0xf0090300
    8bf4:	stmdavs	r3!, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8bf8:	rsbsle	r2, fp, r0, lsl #22
    8bfc:	stmdbmi	r5, {r0, r8, r9, fp, sp, pc}^
    8c00:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    8c04:	mcr	6, 0, r4, cr8, cr8, {0}
    8c08:			; <UNDEFINED> instruction: 0xf0113a90
    8c0c:	blmi	10c7438 <fchmod@plt+0x10c3ff4>
    8c10:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8c14:	vnmla.f32	s8, s16, s2
    8c18:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
    8c1c:	svcmi	0x004058e9
    8c20:	bcs	444448 <fchmod@plt+0x441004>
    8c24:	blx	1cc4c70 <fchmod@plt+0x1cc182c>
    8c28:	ldrbtmi	r4, [pc], #-2878	; 8c30 <fchmod@plt+0x57ec>
    8c2c:			; <UNDEFINED> instruction: 0xf855370c
    8c30:	blls	70c44 <fchmod@plt+0x6d800>
    8c34:	stmdbeq	ip, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    8c38:	svclt	0x00c42b00
    8c3c:	ldrtmi	r2, [r5], -r0, lsl #12
    8c40:	blls	c00bc <fchmod@plt+0xbcc78>
    8c44:			; <UNDEFINED> instruction: 0xf8574649
    8c48:			; <UNDEFINED> instruction: 0xf8532c0c
    8c4c:	ldrbmi	fp, [r8], -r5, lsr #32
    8c50:			; <UNDEFINED> instruction: 0x46044790
    8c54:			; <UNDEFINED> instruction: 0xf1b8b148
    8c58:	eorsle	r0, r2, r0, lsl #30
    8c5c:	eorsle	r2, lr, r0, lsl #28
    8c60:			; <UNDEFINED> instruction: 0x46264658
    8c64:	mrc2	7, 6, pc, cr12, cr15, {7}
    8c68:	blls	5a6f0 <fchmod@plt+0x572ac>
    8c6c:	adcmi	r3, fp, #4194304	; 0x400000
    8c70:			; <UNDEFINED> instruction: 0xb126dce7
    8c74:	ldrdne	pc, [r0], -sl
    8c78:			; <UNDEFINED> instruction: 0xf7fa200a
    8c7c:			; <UNDEFINED> instruction: 0xf857eb2e
    8c80:			; <UNDEFINED> instruction: 0x2c004b0c
    8c84:	mrc	1, 0, sp, cr8, cr5, {6}
    8c88:			; <UNDEFINED> instruction: 0xf0110a90
    8c8c:	stmdbmi	r6!, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
    8c90:	strtmi	r2, [r0], -r5, lsl #4
    8c94:			; <UNDEFINED> instruction: 0xf8da4479
    8c98:			; <UNDEFINED> instruction: 0xf7fa5000
    8c9c:	strmi	lr, [r1], -ip, lsl #18
    8ca0:			; <UNDEFINED> instruction: 0xf00e4628
    8ca4:	bmi	887eb0 <fchmod@plt+0x884a6c>
    8ca8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    8cac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8cb0:	subsmi	r9, sl, r3, lsl #22
    8cb4:	strtmi	sp, [r0], -r5, lsr #2
    8cb8:	ldc	0, cr11, [sp], #20
    8cbc:	pop	{r1, r8, r9, fp, pc}
    8cc0:			; <UNDEFINED> instruction: 0xf0098ff0
    8cc4:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8cc8:	cdp	0, 1, cr13, cr8, cr8, {6}
    8ccc:	andcs	r1, r5, #16, 20	; 0x10000
    8cd0:			; <UNDEFINED> instruction: 0xf7fa4640
    8cd4:			; <UNDEFINED> instruction: 0xf7fae8f0
    8cd8:			; <UNDEFINED> instruction: 0x2e00e9b2
    8cdc:			; <UNDEFINED> instruction: 0xf857d1c0
    8ce0:	ldrtmi	r1, [r0], -r4, lsl #24
    8ce4:			; <UNDEFINED> instruction: 0xf7fa2205
    8ce8:			; <UNDEFINED> instruction: 0xf8dae8e6
    8cec:			; <UNDEFINED> instruction: 0xf7fa1000
    8cf0:	sbfx	lr, ip, #22, #22
    8cf4:	ldrmi	sl, [r8], -r1, lsl #22
    8cf8:	bcc	fe444520 <fchmod@plt+0xfe4410dc>
    8cfc:			; <UNDEFINED> instruction: 0xf9bcf011
    8d00:			; <UNDEFINED> instruction: 0xf7fae785
    8d04:	svclt	0x0000e8e4
    8d08:	andeq	r7, r3, r8, lsl #1
    8d0c:	andeq	r0, r0, r4, lsr #5
    8d10:	andeq	r7, r3, r0, lsl #1
    8d14:			; <UNDEFINED> instruction: 0xfffffdd3
    8d18:	ldrdeq	r0, [r0], -r4
    8d1c:	andeq	sl, r1, sl, ror #3
    8d20:	strdeq	r5, [r3], -sl
    8d24:	andeq	r0, r0, r4, lsr #6
    8d28:	andeq	r8, r1, ip, asr #16
    8d2c:			; <UNDEFINED> instruction: 0x00036fbe
    8d30:	blmi	ff15b848 <fchmod@plt+0xff158404>
    8d34:	push	{r1, r3, r4, r5, r6, sl, lr}
    8d38:	strdlt	r4, [sp], r0
    8d3c:	stmdavs	r4, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d40:	movwls	r6, #47131	; 0xb81b
    8d44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8d48:	ldrbtmi	r4, [fp], #-3008	; 0xfffff440
    8d4c:	stccs	3, cr9, [r0], {3}
    8d50:	msrhi	SPSR_f, r0, asr #32
    8d54:			; <UNDEFINED> instruction: 0xf10d4620
    8d58:			; <UNDEFINED> instruction: 0xf0090b14
    8d5c:	strls	pc, [r4], #-3727	; 0xfffff171
    8d60:	blx	cc4dae <fchmod@plt+0xcc196a>
    8d64:	strtmi	r4, [r1], r2, lsr #13
    8d68:	ldrtmi	r4, [r8], -r7, lsl #12
    8d6c:	blx	16c4dba <fchmod@plt+0x16c1976>
    8d70:	movwlt	r4, #1540	; 0x604
    8d74:			; <UNDEFINED> instruction: 0xf7ff4659
    8d78:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    8d7c:	mcrls	0, 0, sp, cr4, cr5, {7}
    8d80:			; <UNDEFINED> instruction: 0xf0002e00
    8d84:	stflsd	f0, [r5, #-284]	; 0xfffffee4
    8d88:	and	r4, r3, r4, lsr r6
    8d8c:	stccs	8, cr6, [r0], {36}	; 0x24
    8d90:	sbchi	pc, r8, r0
    8d94:	strtmi	r6, [r8], -r1, ror #16
    8d98:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d9c:	mvnsle	r2, r0, lsl #16
    8da0:	movwcc	r6, #6307	; 0x18a3
    8da4:	ldrtmi	r6, [r8], -r3, lsr #1
    8da8:	blx	f44df6 <fchmod@plt+0xf419b2>
    8dac:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8db0:	stmdacs	r0, {r2, r9, sl, lr}
    8db4:			; <UNDEFINED> instruction: 0x4638d1de
    8db8:	blx	1744e06 <fchmod@plt+0x17419c2>
    8dbc:	svceq	0x0000f1b9
    8dc0:			; <UNDEFINED> instruction: 0xf1b9d07f
    8dc4:	vpmax.f32	d16, d0, d12
    8dc8:			; <UNDEFINED> instruction: 0xf1ba8089
    8dcc:	cdpls	15, 0, cr0, cr4, cr12, {0}
    8dd0:	sbchi	pc, r3, r0, lsl #6
    8dd4:	vmovcs.32	d16[0], r4
    8dd8:	tsthi	r8, r0	; <UNPREDICTABLE>
    8ddc:			; <UNDEFINED> instruction: 0xf10d9a03
    8de0:			; <UNDEFINED> instruction: 0xf8df0a18
    8de4:			; <UNDEFINED> instruction: 0xf8529270
    8de8:	ldrbtmi	r8, [r9], #3
    8dec:	andscs	r6, r4, #180, 16	; 0xb40000
    8df0:			; <UNDEFINED> instruction: 0x21014b99
    8df4:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    8df8:			; <UNDEFINED> instruction: 0xf7fa9400
    8dfc:	ldmibmi	r7, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    8e00:	andcs	r2, r0, r5, lsl #4
    8e04:			; <UNDEFINED> instruction: 0xf7fa4479
    8e08:	ldmib	r6, {r1, r2, r4, r6, fp, sp, lr, pc}^
    8e0c:	strmi	r3, [r1], -r1, lsl #4
    8e10:			; <UNDEFINED> instruction: 0xf7fa2001
    8e14:	ldmdavs	r0!, {r4, r6, r7, r8, fp, sp, lr, pc}^
    8e18:	stmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e1c:	ldrbmi	r4, [r0], -r5, lsl #12
    8e20:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e24:			; <UNDEFINED> instruction: 0xf1c04428
    8e28:	cfldr32cs	mvfx0, [fp, #-280]!	; 0xfffffee8
    8e2c:			; <UNDEFINED> instruction: 0xf8d8dd07
    8e30:	stccc	0, cr1, [r1, #-0]
    8e34:			; <UNDEFINED> instruction: 0xf7fa2020
    8e38:	vldmdbcs	fp!, {s28-s107}
    8e3c:			; <UNDEFINED> instruction: 0xf011d1f7
    8e40:			; <UNDEFINED> instruction: 0xf10dfac3
    8e44:			; <UNDEFINED> instruction: 0x46070b14
    8e48:			; <UNDEFINED> instruction: 0xf0114638
    8e4c:	strmi	pc, [r4], -fp, ror #21
    8e50:	ldrbmi	fp, [r9], -r0, lsl #6
    8e54:	mrc2	7, 1, pc, cr8, cr15, {7}
    8e58:	rscsle	r2, r5, r0, lsl #16
    8e5c:	stmdals	r5, {r0, r4, r5, r6, fp, sp, lr}
    8e60:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e64:	mvnle	r2, r0, lsl #16
    8e68:	tstcs	r1, r0, lsr #12
    8e6c:	stc2l	0, cr15, [r8], {17}
    8e70:			; <UNDEFINED> instruction: 0xf7fa4604
    8e74:	bne	b83374 <fchmod@plt+0xb7ff30>
    8e78:	stccs	13, cr3, [r3, #-4]
    8e7c:	strtmi	sp, [r2], -ip, asr #26
    8e80:	andcs	r4, r1, r9, asr #12
    8e84:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e88:			; <UNDEFINED> instruction: 0xf0114638
    8e8c:	strmi	pc, [r4], -fp, asr #21
    8e90:	bicsle	r2, lr, r0, lsl #16
    8e94:			; <UNDEFINED> instruction: 0xf0114638
    8e98:			; <UNDEFINED> instruction: 0xf8d8faed
    8e9c:	andcs	r1, sl, r0
    8ea0:	b	6c6e90 <fchmod@plt+0x6c3a4c>
    8ea4:	mcrcs	8, 0, r6, cr0, cr6, {1}
    8ea8:	stmdbmi	sp!, {r5, r7, r8, ip, lr, pc}^
    8eac:	andcs	r2, r0, r5, lsl #4
    8eb0:	ldrdmi	pc, [r0], -r8
    8eb4:			; <UNDEFINED> instruction: 0xf7f94479
    8eb8:			; <UNDEFINED> instruction: 0x4601effe
    8ebc:			; <UNDEFINED> instruction: 0xf00e4620
    8ec0:	bmi	1a47c94 <fchmod@plt+0x1a44850>
    8ec4:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
    8ec8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ecc:	subsmi	r9, sl, fp, lsl #22
    8ed0:	adcshi	pc, r5, r0, asr #32
    8ed4:	andlt	r2, sp, r0
    8ed8:	svchi	0x00f0e8bd
    8edc:	blx	1d44f28 <fchmod@plt+0x1d41ae4>
    8ee0:	strtmi	r4, [r8], -r5, lsl #12
    8ee4:	blx	fe7c4f30 <fchmod@plt+0xfe7c1aec>
    8ee8:	cmnlt	r8, r4, lsl #12
    8eec:			; <UNDEFINED> instruction: 0xf7ff2100
    8ef0:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8ef4:			; <UNDEFINED> instruction: 0x4620d0f5
    8ef8:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    8efc:			; <UNDEFINED> instruction: 0xf0114628
    8f00:			; <UNDEFINED> instruction: 0x4604fa91
    8f04:	mvnsle	r2, r0, lsl #16
    8f08:			; <UNDEFINED> instruction: 0xf0114628
    8f0c:	blmi	14479e0 <fchmod@plt+0x144459c>
    8f10:			; <UNDEFINED> instruction: 0xf8529a03
    8f14:	strb	r8, [r8, r3]
    8f18:	andcs	r4, r1, r3, asr r9
    8f1c:			; <UNDEFINED> instruction: 0xf7fa4479
    8f20:	ldr	lr, [r7, sl, asr #18]!
    8f24:	stcge	0, cr2, [r4, #-48]	; 0xffffffd0
    8f28:	blx	fe7c4f6a <fchmod@plt+0xfe7c1b26>
    8f2c:			; <UNDEFINED> instruction: 0x8014f8dd
    8f30:	and	r4, r2, r4, lsl #12
    8f34:	ldmdavs	r6!, {r0, r2, r4, r5, r9, sl, lr}
    8f38:	ldmdavs	r1!, {r1, r2, r3, r5, r8, ip, sp, pc}^
    8f3c:			; <UNDEFINED> instruction: 0xf7fa4640
    8f40:	stmdacs	r0, {r1, r2, fp, sp, lr, pc}
    8f44:	andcs	sp, r0, #62976	; 0xf600
    8f48:	andhi	pc, r4, r4, asr #17
    8f4c:			; <UNDEFINED> instruction: 0xf10a6026
    8f50:	adcvs	r0, r2, r1, lsl #20
    8f54:	eorvs	r2, ip, r1, lsl #6
    8f58:	andcs	lr, r5, #36, 14	; 0x900000
    8f5c:	andls	r4, r0, #1097728	; 0x10c000
    8f60:	bmi	10da894 <fchmod@plt+0x10d7450>
    8f64:			; <UNDEFINED> instruction: 0x46204479
    8f68:			; <UNDEFINED> instruction: 0xf7fa447a
    8f6c:	strbmi	lr, [sl], -ip, asr #20
    8f70:	andcs	r4, r1, r1, lsl #12
    8f74:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f78:	vmovcs.16	d0[0], r4
    8f7c:	bls	fd078 <fchmod@plt+0xf9c34>
    8f80:	beq	6453bc <fchmod@plt+0x641f78>
    8f84:	ssat16mi	r4, #4, fp
    8f88:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    8f8c:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8f90:	ldrbtmi	r4, [r9], #1151	; 0x47f
    8f94:	ldmvs	r3!, {r1, r2, sp, lr, pc}
    8f98:	andcs	r4, r1, r9, asr #12
    8f9c:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fa0:	cmnlt	lr, #3538944	; 0x360000
    8fa4:			; <UNDEFINED> instruction: 0x463b68b5
    8fa8:	andscs	r2, r4, #1073741824	; 0x40000000
    8fac:			; <UNDEFINED> instruction: 0xf1ab4650
    8fb0:	strls	r0, [r0, #-1030]	; 0xfffffbfa
    8fb4:	ldm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fb8:			; <UNDEFINED> instruction: 0x46106872
    8fbc:			; <UNDEFINED> instruction: 0xf7fa9203
    8fc0:			; <UNDEFINED> instruction: 0x4605e898
    8fc4:			; <UNDEFINED> instruction: 0xf7fa4650
    8fc8:	blne	1943220 <fchmod@plt+0x193fddc>
    8fcc:	bl	fed2f7e0 <fchmod@plt+0xfed2c39c>
    8fd0:	strble	r0, [r0, #2816]!	; 0xb00
    8fd4:	ldrdne	pc, [r0], -r8
    8fd8:			; <UNDEFINED> instruction: 0xf7fa200a
    8fdc:	ldmdavs	r2!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    8fe0:	andls	r4, r3, #16, 12	; 0x1000000
    8fe4:	stm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fe8:	ldrbmi	r4, [r0], -r4, lsl #12
    8fec:	stm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ff0:	strmi	r9, [r4], #-2563	; 0xfffff5fd
    8ff4:	bleq	128570c <fchmod@plt+0x12822c8>
    8ff8:	bls	102f34 <fchmod@plt+0xffaf0>
    8ffc:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9000:	ldrdne	pc, [r0], -r8
    9004:			; <UNDEFINED> instruction: 0xf7fa200a
    9008:	strb	lr, [lr, -r8, ror #18]
    900c:			; <UNDEFINED> instruction: 0xf8529a03
    9010:	strb	r8, [sl, -r3]
    9014:	stcge	0, cr2, [r4, #-48]	; 0xffffffd0
    9018:	blx	9c505a <fchmod@plt+0x9c1c16>
    901c:			; <UNDEFINED> instruction: 0x8014f8dd
    9020:	ldr	r4, [r0, r4, lsl #12]
    9024:	andcs	r4, r5, #344064	; 0x54000
    9028:	ldrbtmi	r2, [r9], #-0
    902c:	svc	0x0042f7f9
    9030:	bls	dbc84 <fchmod@plt+0xd8840>
    9034:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9038:			; <UNDEFINED> instruction: 0xf00e6819
    903c:			; <UNDEFINED> instruction: 0xf7f9fdb7
    9040:	svclt	0x0000ef46
    9044:	andeq	r6, r3, r4, lsr pc
    9048:	andeq	r0, r0, r4, lsr #5
    904c:	andeq	r6, r3, lr, lsl pc
    9050:	andeq	r0, r0, r4, lsr #6
    9054:	andeq	sl, r1, lr, lsr #23
    9058:	andeq	r8, r1, sl, asr #8
    905c:	muleq	r1, r8, r0
    9060:	andeq	r8, r1, ip, lsr #12
    9064:	andeq	r6, r3, r2, lsr #27
    9068:	andeq	lr, r1, r0, asr #1
    906c:	andeq	r9, r1, r0, ror pc
    9070:	andeq	r9, r1, r0, asr #30
    9074:			; <UNDEFINED> instruction: 0x000182b0
    9078:	andeq	r9, r1, lr, ror #30
    907c:	andeq	r9, r1, sl, lsl #26
    9080:	andeq	r0, r0, ip, lsr #5
    9084:	movwcs	fp, #1328	; 0x530
    9088:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    908c:			; <UNDEFINED> instruction: 0xf8dfb085
    9090:			; <UNDEFINED> instruction: 0x4604c054
    9094:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    9098:			; <UNDEFINED> instruction: 0x46184d14
    909c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    90a0:	andcs	r4, r5, #2030043136	; 0x79000000
    90a4:			; <UNDEFINED> instruction: 0xf8dc447d
    90a8:			; <UNDEFINED> instruction: 0xf8cdc000
    90ac:			; <UNDEFINED> instruction: 0xf04fc00c
    90b0:	stmib	sp, {sl, fp}^
    90b4:	movwls	r3, #9472	; 0x2500
    90b8:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    90bc:	strmi	r4, [r2], -r9, ror #12
    90c0:			; <UNDEFINED> instruction: 0xf7ff6820
    90c4:	bmi	2c85c0 <fchmod@plt+0x2c517c>
    90c8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    90cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90d0:	subsmi	r9, sl, r3, lsl #22
    90d4:	andlt	sp, r5, r1, lsl #2
    90d8:			; <UNDEFINED> instruction: 0xf7f9bd30
    90dc:	svclt	0x0000eef8
    90e0:	ldrdeq	r6, [r3], -r4
    90e4:	andeq	r0, r0, r4, lsr #5
    90e8:	andeq	r9, r1, r4, ror lr
    90ec:	andeq	r9, r1, r8, ror #28
    90f0:	muleq	r3, lr, fp
    90f4:	movwcs	fp, #1328	; 0x530
    90f8:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    90fc:			; <UNDEFINED> instruction: 0xf8dfb085
    9100:			; <UNDEFINED> instruction: 0x4604c054
    9104:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    9108:			; <UNDEFINED> instruction: 0x46184d14
    910c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9110:	andcs	r4, r5, #2030043136	; 0x79000000
    9114:			; <UNDEFINED> instruction: 0xf8dc447d
    9118:			; <UNDEFINED> instruction: 0xf8cdc000
    911c:			; <UNDEFINED> instruction: 0xf04fc00c
    9120:	stmib	sp, {sl, fp}^
    9124:	movwls	r3, #9472	; 0x2500
    9128:	mcr	7, 6, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    912c:	strmi	r4, [r2], -r9, ror #12
    9130:			; <UNDEFINED> instruction: 0xf7ff6820
    9134:	bmi	2c8550 <fchmod@plt+0x2c510c>
    9138:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    913c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9140:	subsmi	r9, sl, r3, lsl #22
    9144:	andlt	sp, r5, r1, lsl #2
    9148:			; <UNDEFINED> instruction: 0xf7f9bd30
    914c:	svclt	0x0000eec0
    9150:	andeq	r6, r3, r4, ror #22
    9154:	andeq	r0, r0, r4, lsr #5
    9158:	andeq	r9, r1, r0, lsr #28
    915c:	andeq	r9, r1, r4, lsl lr
    9160:	andeq	r6, r3, lr, lsr #22
    9164:	movwcs	fp, #1328	; 0x530
    9168:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    916c:			; <UNDEFINED> instruction: 0xf8dfb085
    9170:			; <UNDEFINED> instruction: 0x4604c054
    9174:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    9178:			; <UNDEFINED> instruction: 0x46184d14
    917c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9180:	andcs	r4, r5, #2030043136	; 0x79000000
    9184:			; <UNDEFINED> instruction: 0xf8dc447d
    9188:			; <UNDEFINED> instruction: 0xf8cdc000
    918c:			; <UNDEFINED> instruction: 0xf04fc00c
    9190:	stmib	sp, {sl, fp}^
    9194:	movwls	r3, #9472	; 0x2500
    9198:	mcr	7, 4, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    919c:	strmi	r4, [r2], -r9, ror #12
    91a0:			; <UNDEFINED> instruction: 0xf7ff6820
    91a4:	bmi	2c84e0 <fchmod@plt+0x2c509c>
    91a8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    91ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    91b0:	subsmi	r9, sl, r3, lsl #22
    91b4:	andlt	sp, r5, r1, lsl #2
    91b8:			; <UNDEFINED> instruction: 0xf7f9bd30
    91bc:	svclt	0x0000ee88
    91c0:	strdeq	r6, [r3], -r4
    91c4:	andeq	r0, r0, r4, lsr #5
    91c8:	andeq	r9, r1, r4, asr #27
    91cc:			; <UNDEFINED> instruction: 0x00019db4
    91d0:			; <UNDEFINED> instruction: 0x00036abe
    91d4:	movwcs	fp, #1328	; 0x530
    91d8:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    91dc:			; <UNDEFINED> instruction: 0xf8dfb085
    91e0:			; <UNDEFINED> instruction: 0x4604c054
    91e4:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    91e8:			; <UNDEFINED> instruction: 0x46184d14
    91ec:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    91f0:	andcs	r4, r5, #2030043136	; 0x79000000
    91f4:			; <UNDEFINED> instruction: 0xf8dc447d
    91f8:			; <UNDEFINED> instruction: 0xf8cdc000
    91fc:			; <UNDEFINED> instruction: 0xf04fc00c
    9200:	stmib	sp, {sl, fp}^
    9204:	movwls	r3, #9472	; 0x2500
    9208:	mrc	7, 2, APSR_nzcv, cr4, cr9, {7}
    920c:	strmi	r4, [r2], -r9, ror #12
    9210:			; <UNDEFINED> instruction: 0xf7ff6820
    9214:	bmi	2c8470 <fchmod@plt+0x2c502c>
    9218:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    921c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9220:	subsmi	r9, sl, r3, lsl #22
    9224:	andlt	sp, r5, r1, lsl #2
    9228:			; <UNDEFINED> instruction: 0xf7f9bd30
    922c:	svclt	0x0000ee50
    9230:	andeq	r6, r3, r4, lsl #21
    9234:	andeq	r0, r0, r4, lsr #5
    9238:	andeq	r9, r1, r0, ror sp
    923c:	andeq	r9, r1, r0, ror #26
    9240:	andeq	r6, r3, lr, asr #20
    9244:	movwcs	fp, #1328	; 0x530
    9248:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    924c:			; <UNDEFINED> instruction: 0xf8dfb085
    9250:			; <UNDEFINED> instruction: 0x4604c054
    9254:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    9258:			; <UNDEFINED> instruction: 0x46184d14
    925c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9260:	andcs	r4, r5, #2030043136	; 0x79000000
    9264:			; <UNDEFINED> instruction: 0xf8dc447d
    9268:			; <UNDEFINED> instruction: 0xf8cdc000
    926c:			; <UNDEFINED> instruction: 0xf04fc00c
    9270:	stmib	sp, {sl, fp}^
    9274:	movwls	r3, #9472	; 0x2500
    9278:	mrc	7, 0, APSR_nzcv, cr12, cr9, {7}
    927c:	strmi	r4, [r2], -r9, ror #12
    9280:			; <UNDEFINED> instruction: 0xf7ff6820
    9284:	bmi	2c8400 <fchmod@plt+0x2c4fbc>
    9288:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    928c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9290:	subsmi	r9, sl, r3, lsl #22
    9294:	andlt	sp, r5, r1, lsl #2
    9298:			; <UNDEFINED> instruction: 0xf7f9bd30
    929c:	svclt	0x0000ee18
    92a0:	andeq	r6, r3, r4, lsl sl
    92a4:	andeq	r0, r0, r4, lsr #5
    92a8:	andeq	r9, r1, r8, lsr #26
    92ac:	andeq	r9, r1, ip, lsl sp
    92b0:	ldrdeq	r6, [r3], -lr
    92b4:	movwcs	fp, #1328	; 0x530
    92b8:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    92bc:			; <UNDEFINED> instruction: 0xf8dfb085
    92c0:			; <UNDEFINED> instruction: 0x4604c054
    92c4:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    92c8:			; <UNDEFINED> instruction: 0x46184d14
    92cc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    92d0:	andcs	r4, r5, #2030043136	; 0x79000000
    92d4:			; <UNDEFINED> instruction: 0xf8dc447d
    92d8:			; <UNDEFINED> instruction: 0xf8cdc000
    92dc:			; <UNDEFINED> instruction: 0xf04fc00c
    92e0:	stmib	sp, {sl, fp}^
    92e4:	movwls	r3, #9472	; 0x2500
    92e8:	stcl	7, cr15, [r4, #996]!	; 0x3e4
    92ec:	strmi	r4, [r2], -r9, ror #12
    92f0:			; <UNDEFINED> instruction: 0xf7ff6820
    92f4:	bmi	2c8390 <fchmod@plt+0x2c4f4c>
    92f8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    92fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9300:	subsmi	r9, sl, r3, lsl #22
    9304:	andlt	sp, r5, r1, lsl #2
    9308:			; <UNDEFINED> instruction: 0xf7f9bd30
    930c:	svclt	0x0000ede0
    9310:	andeq	r6, r3, r4, lsr #19
    9314:	andeq	r0, r0, r4, lsr #5
    9318:	andeq	r9, r1, ip, asr #25
    931c:	andeq	r9, r1, r0, asr #25
    9320:	andeq	r6, r3, lr, ror #18
    9324:	push	{r0, r1, fp, sp, lr}
    9328:	strdlt	r4, [r5], r0
    932c:	eorsls	pc, r8, #14614528	; 0xdf0000
    9330:	blcs	1a71c <fchmod@plt+0x172d8>
    9334:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    9338:	addvc	pc, r0, pc, asr #8
    933c:			; <UNDEFINED> instruction: 0xf0094e8b
    9340:			; <UNDEFINED> instruction: 0xf04ffb9d
    9344:			; <UNDEFINED> instruction: 0xf0010a04
    9348:	ldrbtmi	pc, [lr], #-2341	; 0xfffff6db	; <UNPREDICTABLE>
    934c:			; <UNDEFINED> instruction: 0xf83cf011
    9350:	strtmi	r4, [r0], -r4, lsl #12
    9354:			; <UNDEFINED> instruction: 0xf866f011
    9358:			; <UNDEFINED> instruction: 0xb3204680
    935c:	ldrdpl	pc, [r8], -r8
    9360:	mvnsle	r2, r1, lsl #26
    9364:	ldrsbtcc	pc, [r0], r8	; <UNPREDICTABLE>
    9368:	rscsle	r2, r2, r0, lsl #22
    936c:	ldrdcs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
    9370:	ldrdcc	pc, [ip], r8	; <UNPREDICTABLE>
    9374:			; <UNDEFINED> instruction: 0xf8c39203
    9378:	bcs	31380 <fchmod@plt+0x2df3c>
    937c:	rschi	pc, r4, r0
    9380:	ldmvs	fp, {r0, r1, r8, r9, fp, ip, pc}^
    9384:	andsle	r2, r5, r3, lsl #22
    9388:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}^
    938c:	blcs	2dfa0 <fchmod@plt+0x2ab5c>
    9390:			; <UNDEFINED> instruction: 0xf8d8d1f6
    9394:	strtmi	r3, [r0], -ip, lsr #1
    9398:	andsvs	r9, sl, r3, lsl #20
    939c:			; <UNDEFINED> instruction: 0xf842f011
    93a0:	stmdacs	r0, {r7, r9, sl, lr}
    93a4:			; <UNDEFINED> instruction: 0x4620d1da
    93a8:			; <UNDEFINED> instruction: 0xf864f011
    93ac:	andlt	r2, r5, r1
    93b0:	svchi	0x00f0e8bd
    93b4:	stmdals	r3, {r8, r9, sp}
    93b8:			; <UNDEFINED> instruction: 0x4631461a
    93bc:			; <UNDEFINED> instruction: 0xf7fe9500
    93c0:			; <UNDEFINED> instruction: 0x4603fe3f
    93c4:	bicsle	r2, pc, r0, lsl #16
    93c8:	ldrdcs	pc, [ip], r8	; <UNPREDICTABLE>
    93cc:			; <UNDEFINED> instruction: 0xf8df4620
    93d0:			; <UNDEFINED> instruction: 0xf04fa1a0
    93d4:	andsvs	r0, r3, r1, lsl #22
    93d8:			; <UNDEFINED> instruction: 0xf01144fa
    93dc:			; <UNDEFINED> instruction: 0xf8d8f84b
    93e0:	andcs	r3, r4, #172	; 0xac
    93e4:	blls	e1454 <fchmod@plt+0xde010>
    93e8:	stccs	8, cr6, [r0, #-628]	; 0xfffffd8c
    93ec:	tstcs	r1, r0, ror r0
    93f0:			; <UNDEFINED> instruction: 0xf7fe4628
    93f4:	strmi	pc, [r6], -r3, lsr #24
    93f8:			; <UNDEFINED> instruction: 0xf7fe4630
    93fc:	strmi	pc, [r4], -fp, lsr #24
    9400:	subsle	r2, pc, r0, lsl #16
    9404:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    9408:			; <UNDEFINED> instruction: 0xf8d4b123
    940c:	ldmdavs	fp, {r2, r3, r5, r7, ip, sp}
    9410:	suble	r2, pc, r0, lsl #22
    9414:			; <UNDEFINED> instruction: 0xf8d3686b
    9418:	ldmdblt	pc, {r5, r6, r7, ip, sp, lr}	; <UNPREDICTABLE>
    941c:	ldmvs	pc!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    9420:	rscle	r2, r9, r0, lsl #30
    9424:	ldmvs	fp, {r0, r1, r3, r4, r5, fp, sp, lr}^
    9428:	mvnsle	r2, r6, lsl #22
    942c:			; <UNDEFINED> instruction: 0x46284639
    9430:	blx	1ac5466 <fchmod@plt+0x1ac2022>
    9434:	rscsle	r2, r2, r0, lsl #16
    9438:	ldmdavs	ip, {r0, r1, r3, r4, r5, fp, sp, lr}
    943c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    9440:	rscle	r2, ip, r0, lsl #22
    9444:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    9448:	blcs	234bc <fchmod@plt+0x20078>
    944c:	ldrtmi	sp, [r0], -r7, ror #3
    9450:	stc2l	7, cr15, [r0, #-1016]	; 0xfffffc08
    9454:			; <UNDEFINED> instruction: 0xf8d46ee1
    9458:	andcs	r3, r4, #172	; 0xac
    945c:	andsvs	r9, sl, r3, lsl #2
    9460:	blls	f596c <fchmod@plt+0xf2528>
    9464:	blcs	e37d8 <fchmod@plt+0xe0394>
    9468:	blls	fd5f8 <fchmod@plt+0xfa1b4>
    946c:	movwls	r6, #14427	; 0x385b
    9470:	mvnsle	r2, r0, lsl #22
    9474:	andcs	r4, r5, #64512	; 0xfc00
    9478:	andcs	r4, r0, pc, lsr sp
    947c:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9480:			; <UNDEFINED> instruction: 0x4629447d
    9484:			; <UNDEFINED> instruction: 0xf7f96837
    9488:			; <UNDEFINED> instruction: 0xf104ed16
    948c:	strtmi	r0, [r2], -ip, ror #6
    9490:	ldrtmi	r4, [r8], -r1, lsl #12
    9494:	blx	fe0454cc <fchmod@plt+0xfe042088>
    9498:	andcs	r4, r5, #42991616	; 0x2900000
    949c:	ldmdavs	r4!, {sp}
    94a0:	stc	7, cr15, [r8, #-996]	; 0xfffffc1c
    94a4:	strtmi	r4, [r0], -r1, lsl #12
    94a8:			; <UNDEFINED> instruction: 0xf87ef00e
    94ac:	andlt	r2, r5, r0
    94b0:	svchi	0x00f0e8bd
    94b4:	rsbeq	pc, ip, r4, lsl #2
    94b8:			; <UNDEFINED> instruction: 0xf00b4629
    94bc:	stmdacs	r0, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    94c0:	strb	sp, [r4, r8, lsr #1]
    94c4:			; <UNDEFINED> instruction: 0xf7fe4630
    94c8:	stmiavs	sp!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    94cc:	orrle	r2, lr, r0, lsl #26
    94d0:	ldrbtmi	r4, [ip], #-3114	; 0xfffff3d6
    94d4:			; <UNDEFINED> instruction: 0xf0144620
    94d8:	stcls	12, cr15, [r3, #-596]	; 0xfffffdac
    94dc:	strtmi	r4, [r9], -r0, lsr #12
    94e0:	ldc2	7, cr15, [r4, #-1016]	; 0xfffffc08
    94e4:			; <UNDEFINED> instruction: 0xf0144620
    94e8:	stmdbmi	r5!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    94ec:	andcs	r2, r0, r5, lsl #4
    94f0:			; <UNDEFINED> instruction: 0xf7f94479
    94f4:	stmiavs	r1!, {r5, r6, r7, sl, fp, sp, lr, pc}
    94f8:	ldc2l	0, cr15, [lr, #68]!	; 0x44
    94fc:	andcs	r4, r5, #540672	; 0x84000
    9500:	ldrbtmi	r2, [r9], #-0
    9504:	ldcl	7, cr15, [r6], {249}	; 0xf9
    9508:	andcs	r6, r1, #2818048	; 0x2b0000
    950c:	msreq	SPSR_fs, r3, lsl #2
    9510:	ldrmi	r4, [r8], -r4, lsl #12
    9514:			; <UNDEFINED> instruction: 0xf952f011
    9518:	msreq	SPSR_fs, r8, lsl #2
    951c:	strmi	r2, [r5], -r1, lsl #4
    9520:			; <UNDEFINED> instruction: 0xf0114640
    9524:	strtmi	pc, [r9], -fp, asr #18
    9528:	strtmi	r4, [r0], -r2, lsl #12
    952c:	cdp2	0, 3, cr15, cr12, cr12, {0}
    9530:	stmdals	r3, {r8, r9, sp}
    9534:			; <UNDEFINED> instruction: 0x4651461a
    9538:	andlt	pc, r0, sp, asr #17
    953c:	stc2	7, cr15, [r0, #1016]	; 0x3f8
    9540:			; <UNDEFINED> instruction: 0xf43f2800
    9544:			; <UNDEFINED> instruction: 0xe790af50
    9548:	andsvs	r9, sl, r3, lsl #20
    954c:	stmdbmi	lr, {r0, r8, r9, sl, sp, lr, pc}
    9550:	andcs	r2, r0, r5, lsl #4
    9554:			; <UNDEFINED> instruction: 0xf7f94479
    9558:	blmi	344818 <fchmod@plt+0x3413d4>
    955c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9560:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    9564:	blx	8c55a6 <fchmod@plt+0x8c2162>
    9568:	andeq	r6, r3, r8, lsr r9
    956c:	andeq	r6, r3, lr, lsr lr
    9570:			; <UNDEFINED> instruction: 0x00036db0
    9574:	andeq	r0, r0, r4, lsr #6
    9578:	andeq	r8, r1, r0, rrx
    957c:			; <UNDEFINED> instruction: 0x00036cb6
    9580:	andeq	r9, r1, r0, asr #21
    9584:	ldrdeq	r9, [r1], -lr
    9588:	andeq	r9, r1, r0, ror #15
    958c:	andeq	r0, r0, ip, lsr #5
    9590:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    9594:	ldrbtmi	r4, [sp], #-3345	; 0xfffff2ef
    9598:	andcs	fp, r5, r4, lsr #19
    959c:			; <UNDEFINED> instruction: 0xf99af008
    95a0:			; <UNDEFINED> instruction: 0xf7f96840
    95a4:	blmi	3c4adc <fchmod@plt+0x3c1698>
    95a8:	andcs	r4, r5, #229376	; 0x38000
    95ac:	stmiapl	fp!, {r5, r9, sl, lr}^
    95b0:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    95b4:	ldcl	7, cr15, [lr], #-996	; 0xfffffc1c
    95b8:	strtmi	r4, [r8], -r1, lsl #12
    95bc:			; <UNDEFINED> instruction: 0xfff4f00d
    95c0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    95c4:	andcs	r4, r5, #8, 18	; 0x20000
    95c8:	ldrbtmi	r2, [r9], #-0
    95cc:	ldcl	7, cr15, [r2], #-996	; 0xfffffc1c
    95d0:	stmiapl	fp!, {r1, r2, r8, r9, fp, lr}^
    95d4:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    95d8:	blx	ffa45618 <fchmod@plt+0xffa421d4>
    95dc:	ldrdeq	r6, [r3], -r2
    95e0:	andeq	r0, r0, r4, lsr #6
    95e4:	andeq	r7, r1, r0, lsr pc
    95e8:	andeq	r9, r1, sl, ror #14
    95ec:	andeq	r0, r0, ip, lsr #5
    95f0:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    95f4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    95f8:			; <UNDEFINED> instruction: 0xf008b9eb
    95fc:			; <UNDEFINED> instruction: 0xf008fa3d
    9600:	strmi	pc, [r4], -r3, lsr #19
    9604:	stmiavs	r3!, {r6, r8, ip, sp, pc}
    9608:	tstle	r2, r6, lsl #22
    960c:			; <UNDEFINED> instruction: 0xf7f96860
    9610:	stmdavs	r4!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    9614:	mvnsle	r2, r0, lsl #24
    9618:	andcs	r4, r5, #14336	; 0x3800
    961c:	andcs	r4, r0, lr, lsl #18
    9620:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    9624:			; <UNDEFINED> instruction: 0xf7f9681c
    9628:	strmi	lr, [r1], -r6, asr #24
    962c:			; <UNDEFINED> instruction: 0xf00d4620
    9630:			; <UNDEFINED> instruction: 0x2000ffbb
    9634:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9638:	andcs	r2, r0, r5, lsl #4
    963c:			; <UNDEFINED> instruction: 0xf7f94479
    9640:	blmi	204730 <fchmod@plt+0x2012ec>
    9644:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9648:			; <UNDEFINED> instruction: 0xf00e6819
    964c:	svclt	0x0000faaf
    9650:	andeq	r6, r3, r2, ror r6
    9654:	andeq	r0, r0, r4, lsr #6
    9658:			; <UNDEFINED> instruction: 0x00017ebe
    965c:	strdeq	r9, [r1], -r8
    9660:	andeq	r0, r0, ip, lsr #5
    9664:			; <UNDEFINED> instruction: 0x4604b570
    9668:	ldcmi	8, cr6, [r0, #-0]
    966c:	teqlt	r0, sp, ror r4
    9670:	stmdblt	r6!, {r1, r2, r5, r6, fp, sp, lr}
    9674:	cdp2	0, 13, cr15, cr14, cr15, {0}
    9678:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
    967c:	stmdbmi	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9680:	andcs	r2, r0, r5, lsl #4
    9684:			; <UNDEFINED> instruction: 0xf7f94479
    9688:	blmi	2c46e8 <fchmod@plt+0x2c12a4>
    968c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9690:			; <UNDEFINED> instruction: 0xf00e6819
    9694:	stmdbmi	r8, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
    9698:	ldrtmi	r2, [r0], -r5, lsl #4
    969c:			; <UNDEFINED> instruction: 0xf7f94479
    96a0:	stmdavs	r1!, {r1, r3, sl, fp, sp, lr, pc}
    96a4:			; <UNDEFINED> instruction: 0xf00c462a
    96a8:	svclt	0x0000fd7f
    96ac:	strdeq	r6, [r3], -ip
    96b0:	andeq	r9, r1, r0, lsr #19
    96b4:	andeq	r0, r0, ip, lsr #5
    96b8:	andeq	r9, r1, ip, lsr #19
    96bc:			; <UNDEFINED> instruction: 0x4604b570
    96c0:	ldcmi	8, cr6, [r0, #-0]
    96c4:	teqlt	r0, sp, ror r4
    96c8:	stmdblt	r6!, {r1, r2, r5, r6, fp, sp, lr}
    96cc:			; <UNDEFINED> instruction: 0xffc0f012
    96d0:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
    96d4:	stmdbmi	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    96d8:	andcs	r2, r0, r5, lsl #4
    96dc:			; <UNDEFINED> instruction: 0xf7f94479
    96e0:	blmi	2c4690 <fchmod@plt+0x2c124c>
    96e4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    96e8:			; <UNDEFINED> instruction: 0xf00e6819
    96ec:	stmdbmi	r8, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    96f0:	ldrtmi	r2, [r0], -r5, lsl #4
    96f4:			; <UNDEFINED> instruction: 0xf7f94479
    96f8:	stmdavs	r1!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    96fc:			; <UNDEFINED> instruction: 0xf00c462a
    9700:	svclt	0x0000fd53
    9704:	andeq	r6, r3, r4, lsr #11
    9708:	muleq	r1, r0, r9
    970c:	andeq	r0, r0, ip, lsr #5
    9710:	muleq	r1, ip, r9
    9714:			; <UNDEFINED> instruction: 0x4604b570
    9718:	ldcmi	8, cr6, [r0, #-0]
    971c:	teqlt	r0, sp, ror r4
    9720:	stmdblt	r6!, {r1, r2, r5, r6, fp, sp, lr}
    9724:			; <UNDEFINED> instruction: 0xf842f008
    9728:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
    972c:	stmdbmi	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9730:	andcs	r2, r0, r5, lsl #4
    9734:			; <UNDEFINED> instruction: 0xf7f94479
    9738:	blmi	2c4638 <fchmod@plt+0x2c11f4>
    973c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9740:			; <UNDEFINED> instruction: 0xf00e6819
    9744:	stmdbmi	r8, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
    9748:	ldrtmi	r2, [r0], -r5, lsl #4
    974c:			; <UNDEFINED> instruction: 0xf7f94479
    9750:	stmdavs	r1!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    9754:			; <UNDEFINED> instruction: 0xf00c462a
    9758:	svclt	0x0000fd27
    975c:	andeq	r6, r3, ip, asr #10
    9760:	andeq	r9, r1, r0, lsl #19
    9764:	andeq	r0, r0, ip, lsr #5
    9768:	andeq	r9, r1, ip, lsl #19
    976c:	blmi	81bff0 <fchmod@plt+0x818bac>
    9770:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    9774:	addlt	fp, r8, r0, ror r5
    9778:	mrcmi	8, 0, r5, cr14, cr3, {6}
    977c:	movwls	r6, #30747	; 0x781b
    9780:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9784:	tstlt	r9, #2113929216	; 0x7e000000
    9788:	strmi	r6, [r4], -r5, asr #16
    978c:	vmlage.f64	d11, d4, d5
    9790:	ldrtmi	sl, [r2], -r1, lsl #16
    9794:			; <UNDEFINED> instruction: 0xff52f00f
    9798:	strtmi	r2, [r8], -r0, lsl #16
    979c:	bmi	5c03c8 <fchmod@plt+0x5bcf84>
    97a0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    97a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    97a8:	subsmi	r9, sl, r7, lsl #22
    97ac:	andlt	sp, r8, ip, lsl r1
    97b0:	ldmdbmi	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    97b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    97b8:	bl	1f477a4 <fchmod@plt+0x1f44360>
    97bc:	strmi	r6, [r1], -r2, lsr #16
    97c0:			; <UNDEFINED> instruction: 0xf00c4630
    97c4:	shsub16mi	pc, r0, pc	; <UNPREDICTABLE>
    97c8:			; <UNDEFINED> instruction: 0xffc6f00c
    97cc:	strb	r2, [r6, r1]!
    97d0:	andcs	r4, r5, #180224	; 0x2c000
    97d4:	ldrbtmi	r2, [r9], #-0
    97d8:	bl	1b477c4 <fchmod@plt+0x1b44380>
    97dc:	ldmpl	r3!, {r0, r3, r8, r9, fp, lr}^
    97e0:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    97e4:			; <UNDEFINED> instruction: 0xf9e2f00e
    97e8:	bl	1c477d4 <fchmod@plt+0x1c44390>
    97ec:	strdeq	r6, [r3], -r8
    97f0:	andeq	r0, r0, r4, lsr #5
    97f4:	andeq	r6, r3, r4, ror #9
    97f8:	andeq	r6, r3, r6, asr #9
    97fc:	andeq	r9, r1, lr, ror #18
    9800:	andeq	r9, r1, sl, lsr #18
    9804:	andeq	r0, r0, ip, lsr #5
    9808:	blmi	1b9c1c4 <fchmod@plt+0x1b98d80>
    980c:	push	{r1, r3, r4, r5, r6, sl, lr}
    9810:	strdlt	r4, [pc], r0
    9814:	ldmpl	r3, {r0, r1, r2, fp, sp, lr}^
    9818:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
    981c:	movwls	r6, #55323	; 0xd81b
    9820:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9824:	svccs	0x000044f8
    9828:	adcshi	pc, r9, r0
    982c:	strmi	r6, [r6], -r5, asr #16
    9830:			; <UNDEFINED> instruction: 0xf0002d00
    9834:	stmvs	r3, {r2, r4, r5, r7, pc}
    9838:			; <UNDEFINED> instruction: 0xf0002b00
    983c:	stmiavs	r3, {r4, r5, r7, pc}^
    9840:			; <UNDEFINED> instruction: 0xf0402b00
    9844:	stclmi	0, cr8, [r1], #-688	; 0xfffffd50
    9848:	ldrbtmi	r4, [ip], #-2145	; 0xfffff79f
    984c:	ldrcc	r4, [r0], #1144	; 0x478
    9850:			; <UNDEFINED> instruction: 0xf854e004
    9854:	stmdacs	r0, {r5, r8, r9, sl, fp}
    9858:	adchi	pc, r9, r0
    985c:			; <UNDEFINED> instruction: 0xf7f94629
    9860:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    9864:	svcvc	0x0023d1f5
    9868:	cmnle	r8, r0, lsl #22
    986c:	teqlt	r3, fp, lsr r8
    9870:			; <UNDEFINED> instruction: 0x46384958
    9874:			; <UNDEFINED> instruction: 0xf7f94479
    9878:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    987c:			; <UNDEFINED> instruction: 0xf10dd146
    9880:			; <UNDEFINED> instruction: 0x46400810
    9884:	ldc2	0, cr15, [r8], {20}
    9888:	ldmdavc	fp!, {r0, r1, r2, r4, r5, r7, fp, sp, lr}
    988c:	ldmdbmi	r2, {r0, r1, r3, r5, r8, ip, sp, pc}^
    9890:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    9894:	b	19c7880 <fchmod@plt+0x19c443c>
    9898:	vstrge.16	s22, [r7, #-496]	; 0xfffffe10	; <UNPREDICTABLE>
    989c:			; <UNDEFINED> instruction: 0xf0144628
    98a0:	strbmi	pc, [r0], -fp, lsl #25	; <UNPREDICTABLE>
    98a4:	stc2	0, cr15, [lr], {20}
    98a8:	strtmi	fp, [r8], -r0, lsl #3
    98ac:	stc2	0, cr15, [sl], {20}
    98b0:	cmple	r5, r0, lsl #16
    98b4:	bmi	1263f3c <fchmod@plt+0x1260af8>
    98b8:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    98bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    98c0:	subsmi	r9, sl, sp, lsl #22
    98c4:	andlt	sp, pc, sl, ror r1	; <UNPREDICTABLE>
    98c8:	mvnshi	lr, #12386304	; 0xbd0000
    98cc:			; <UNDEFINED> instruction: 0xf0144628
    98d0:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    98d4:	stmdbvs	r0!, {r1, r6, ip, lr, pc}
    98d8:			; <UNDEFINED> instruction: 0xf10de7ed
    98dc:	vstrge.16	s0, [r7, #-80]	; 0xffffffb0	; <UNPREDICTABLE>
    98e0:			; <UNDEFINED> instruction: 0x464a4639
    98e4:			; <UNDEFINED> instruction: 0xf00f4628
    98e8:	stmdacs	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    98ec:	ldmdbmi	ip!, {r0, r3, r4, r6, r7, r9, fp, ip, lr, pc}
    98f0:	andcs	r2, r0, r5, lsl #4
    98f4:			; <UNDEFINED> instruction: 0xf7f94479
    98f8:	ldmvs	r2!, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    98fc:	strbmi	r4, [r8], -r1, lsl #12
    9900:	cdp2	0, 14, cr15, cr0, cr12, {0}
    9904:			; <UNDEFINED> instruction: 0xf00c4648
    9908:	strb	pc, [sl, r7, lsr #30]	; <UNPREDICTABLE>
    990c:			; <UNDEFINED> instruction: 0xf10dad0a
    9910:			; <UNDEFINED> instruction: 0x46390810
    9914:	strbmi	r4, [r0], -sl, lsr #12
    9918:	cdp2	0, 9, cr15, cr0, cr15, {0}
    991c:	ble	fecd3924 <fchmod@plt+0xfecd04e0>
    9920:	andcs	r4, r5, #48, 18	; 0xc0000
    9924:	ldrbtmi	r2, [r9], #-0
    9928:	b	ff147914 <fchmod@plt+0xff1444d0>
    992c:			; <UNDEFINED> instruction: 0x46016832
    9930:			; <UNDEFINED> instruction: 0xf00c4628
    9934:	strtmi	pc, [r8], -r7, asr #29
    9938:			; <UNDEFINED> instruction: 0xff0ef00c
    993c:	stmdbmi	sl!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    9940:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9944:	b	fedc7930 <fchmod@plt+0xfedc44ec>
    9948:	stmdavs	r2!, {r3, r5, r8, r9, fp, lr}
    994c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9950:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    9954:	blx	feac59a2 <fchmod@plt+0xfeac255e>
    9958:			; <UNDEFINED> instruction: 0xe7876837
    995c:	str	r6, [sl, r0, ror #18]!
    9960:	strbmi	r4, [r0], -r9, lsr #12
    9964:	ldc2	0, cr15, [lr], #-80	; 0xffffffb0
    9968:	strmi	r2, [r6], -r2, lsl #2
    996c:			; <UNDEFINED> instruction: 0xf00f4640
    9970:	tstcs	r2, r1, lsr #28	; <UNPREDICTABLE>
    9974:	strtmi	r4, [r8], -r2, lsl #12
    9978:			; <UNDEFINED> instruction: 0xf00f9203
    997c:	ldmdbmi	ip, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    9980:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    9984:	strmi	r9, [r3], -r0, lsl #12
    9988:			; <UNDEFINED> instruction: 0xf00b2001
    998c:	mcrcs	8, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    9990:	stmiavs	r0!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    9994:	svclt	0x0014dc8f
    9998:	stmiavs	r0!, {r5, r6, fp, sp, lr}
    999c:	ldmdbmi	r5, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    99a0:	andcs	r2, r0, r5, lsl #4
    99a4:			; <UNDEFINED> instruction: 0xf7f94479
    99a8:			; <UNDEFINED> instruction: 0xf00eea86
    99ac:	ldmdbmi	r2, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    99b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    99b4:	b	1fc79a0 <fchmod@plt+0x1fc455c>
    99b8:			; <UNDEFINED> instruction: 0xf8f8f00e
    99bc:	b	fe1c79a8 <fchmod@plt+0xfe1c4564>
    99c0:	andeq	r6, r3, ip, asr r4
    99c4:	andeq	r0, r0, r4, lsr #5
    99c8:	andeq	r6, r3, r4, asr #8
    99cc:	ldrdeq	r4, [r3], -sl
    99d0:	andeq	ip, r1, r4, lsr #25
    99d4:			; <UNDEFINED> instruction: 0x000194b4
    99d8:	muleq	r1, r6, r4
    99dc:	andeq	r6, r3, lr, lsr #7
    99e0:	andeq	r9, r1, r0, lsr r8
    99e4:	strdeq	r9, [r1], -lr
    99e8:	andeq	r9, r1, sl, asr #16
    99ec:	andeq	r0, r0, ip, lsr #5
    99f0:	andeq	r9, r1, sl, lsr r8
    99f4:	muleq	r1, ip, r7
    99f8:	andeq	r9, r1, sl, lsr #16
    99fc:			; <UNDEFINED> instruction: 0x4605b5f8
    9a00:	cdpmi	0, 1, cr2, cr14, cr8, {0}
    9a04:	bl	9c79f0 <fchmod@plt+0x9c45ac>
    9a08:			; <UNDEFINED> instruction: 0x4604447e
    9a0c:	strtmi	fp, [r8], -r0, lsl #6
    9a10:			; <UNDEFINED> instruction: 0xf00d4d1b
    9a14:	bmi	708d78 <fchmod@plt+0x705934>
    9a18:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    9a1c:	smlsdxcs	r0, sl, r4, r4
    9a20:	eorvs	r6, r7, fp, ror #17
    9a24:	rscvs	r3, fp, r1, lsl #6
    9a28:	ldmdavs	r0, {r5, r6, sp, lr}
    9a2c:	andvs	r6, r4, r4, lsl r0
    9a30:	ldmdavs	r2, {r1, r4, r5, r6, fp, ip, lr}
    9a34:	ble	1a488 <fchmod@plt+0x17044>
    9a38:	ldmdbmi	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    9a3c:	ldrtmi	r2, [r8], -r5, lsl #4
    9a40:			; <UNDEFINED> instruction: 0xf7f94479
    9a44:			; <UNDEFINED> instruction: 0xf011ea38
    9a48:	movwcs	pc, #6999	; 0x1b57	; <UNPREDICTABLE>
    9a4c:	lfmlt	f7, 2, [r8, #172]!	; 0xac
    9a50:	andcs	r4, r5, #245760	; 0x3c000
    9a54:			; <UNDEFINED> instruction: 0xf7f94479
    9a58:	strmi	lr, [r4], -lr, lsr #20
    9a5c:	bl	1d47a48 <fchmod@plt+0x1d44604>
    9a60:			; <UNDEFINED> instruction: 0xf7f96800
    9a64:	strmi	lr, [r1], -r4, lsl #22
    9a68:			; <UNDEFINED> instruction: 0xf0114620
    9a6c:	blmi	288788 <fchmod@plt+0x285344>
    9a70:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    9a74:	andsvc	r4, sl, #28, 12	; 0x1c00000
    9a78:	svclt	0x0000e7c9
    9a7c:	andeq	r6, r3, r0, ror #4
    9a80:	andeq	r6, r3, ip, ror r7
    9a84:	andeq	r6, r3, r8, ror #11
    9a88:	strdeq	r0, [r0], -ip
    9a8c:	andeq	r9, r1, r8, lsl pc
    9a90:			; <UNDEFINED> instruction: 0x00019ebc
    9a94:	andeq	r6, r3, r2, lsr #14
    9a98:			; <UNDEFINED> instruction: 0x460cb570
    9a9c:	addlt	r4, r2, r0, lsl sp
    9aa0:			; <UNDEFINED> instruction: 0x46034e10
    9aa4:	ldrbtmi	r4, [sp], #-2320	; 0xfffff6f0
    9aa8:	andcs	r2, r0, r5, lsl #4
    9aac:	movwls	r4, #5241	; 0x1479
    9ab0:	b	47a9c <fchmod@plt+0x44658>
    9ab4:	stmibpl	sl!, {r1, r3, r5, r9, sl, lr}
    9ab8:	blls	5b344 <fchmod@plt+0x57f00>
    9abc:	ldmdavs	r2, {r1, r4, fp, sp, lr}
    9ac0:	blx	6c5b0e <fchmod@plt+0x6c26ca>
    9ac4:	stmdami	sl, {r0, r3, r9, fp, lr}
    9ac8:	blls	5b354 <fchmod@plt+0x57f10>
    9acc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    9ad0:	blx	ffc45b0e <fchmod@plt+0xffc426ca>
    9ad4:	andlt	r4, r2, r0, lsr #12
    9ad8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9adc:	svclt	0x0000e78e
    9ae0:	andeq	r6, r3, r2, asr #3
    9ae4:	andeq	r0, r0, ip, lsr #5
    9ae8:	andeq	r9, r1, r8, asr #29
    9aec:	ldrdeq	r9, [r1], -r0
    9af0:	ldrdeq	r9, [r1], -r6
    9af4:			; <UNDEFINED> instruction: 0x460cb570
    9af8:	addlt	r4, r2, r0, lsl sp
    9afc:			; <UNDEFINED> instruction: 0x46034e10
    9b00:	ldrbtmi	r4, [sp], #-2320	; 0xfffff6f0
    9b04:	andcs	r2, r0, r5, lsl #4
    9b08:	movwls	r4, #5241	; 0x1479
    9b0c:	ldmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b10:	stmibpl	sl!, {r1, r3, r5, r9, sl, lr}
    9b14:	blls	5b3a0 <fchmod@plt+0x57f5c>
    9b18:	ldmdavs	r2, {r1, r4, fp, sp, lr}
    9b1c:	blx	ffb45b68 <fchmod@plt+0xffb42724>
    9b20:	stmdami	sl, {r0, r3, r9, fp, lr}
    9b24:	blls	5b3b0 <fchmod@plt+0x57f6c>
    9b28:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    9b2c:	blx	ff0c5b6a <fchmod@plt+0xff0c2726>
    9b30:	andlt	r4, r2, r0, lsr #12
    9b34:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9b38:	svclt	0x0000e760
    9b3c:	andeq	r6, r3, r6, ror #2
    9b40:	andeq	r0, r0, ip, lsr #5
    9b44:			; <UNDEFINED> instruction: 0x00019eb4
    9b48:	andeq	r9, r1, r4, ror lr
    9b4c:	andeq	r9, r1, sl, ror lr
    9b50:	mvnsmi	lr, sp, lsr #18
    9b54:	ldcmi	6, cr4, [pc], {6}
    9b58:	ldrbtmi	r4, [ip], #-3871	; 0xfffff0e1
    9b5c:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    9b60:	ldmdbmi	lr, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
    9b64:	andcs	r2, r0, r5, lsl #4
    9b68:			; <UNDEFINED> instruction: 0xf7f94479
    9b6c:	blmi	744204 <fchmod@plt+0x740dc0>
    9b70:	stmdavs	r9!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    9b74:	ldc	7, cr15, [r8], {249}	; 0xf9
    9b78:	orrlt	r6, fp, r3, lsr #18
    9b7c:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9b80:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}^
    9b84:	tstcs	r1, r2, asr #12
    9b88:			; <UNDEFINED> instruction: 0xf7f96828
    9b8c:	stmdbvs	r3!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    9b90:			; <UNDEFINED> instruction: 0xf7f96858
    9b94:	stmdbvs	r3!, {r1, r4, r5, r8, fp, sp, lr, pc}
    9b98:			; <UNDEFINED> instruction: 0x6123681b
    9b9c:	mvnsle	r2, r0, lsl #22
    9ba0:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    9ba4:	stmdblt	r3, {r0, r1, r3, r4, r9, fp, ip, sp, lr}^
    9ba8:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    9bac:	blcs	23f20 <fchmod@plt+0x20adc>
    9bb0:	ldrtmi	fp, [r0], -ip, lsl #30
    9bb4:	pop	{r0, sp}
    9bb8:	stmdbmi	sp, {r4, r5, r6, r7, r8, pc}
    9bbc:	andcs	r2, r0, r5, lsl #4
    9bc0:			; <UNDEFINED> instruction: 0xf7f94479
    9bc4:	blmi	1c41ac <fchmod@plt+0x1c0d68>
    9bc8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9bcc:	bl	ffb47bb8 <fchmod@plt+0xffb44774>
    9bd0:	svclt	0x0000e7ea
    9bd4:	andeq	r6, r3, sl, lsr r6
    9bd8:	andeq	r6, r3, ip, lsl #2
    9bdc:	andeq	r9, r1, ip, ror lr
    9be0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9be4:	andeq	sl, r1, r0, lsl #4
    9be8:	strdeq	r6, [r3], -r2
    9bec:	andeq	r6, r3, sl, ror #11
    9bf0:	andeq	r9, r1, r0, asr lr
    9bf4:	stmvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    9bf8:	svclt	0x00182b02
    9bfc:	andle	r2, r0, r0
    9c00:			; <UNDEFINED> instruction: 0x4604bd38
    9c04:	andmi	pc, r0, pc, asr #8
    9c08:			; <UNDEFINED> instruction: 0xf93ef000
    9c0c:	ldmdblt	r8!, {r0, r2, r9, sp}^
    9c10:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    9c14:	stmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c18:	strmi	r2, [r5], -r1, lsl #2
    9c1c:			; <UNDEFINED> instruction: 0xf0104620
    9c20:	strtmi	pc, [r9], -pc, ror #27
    9c24:	andcs	r4, r1, r2, lsl #12
    9c28:	b	ff147c14 <fchmod@plt+0xff1447d0>
    9c2c:	ldclt	0, cr2, [r8, #-4]!
    9c30:	andcs	r4, r0, r8, lsl #18
    9c34:			; <UNDEFINED> instruction: 0xf7f94479
    9c38:	tstcs	r1, lr, lsr r9
    9c3c:	strtmi	r4, [r0], -r5, lsl #12
    9c40:	ldc2l	0, cr15, [lr, #64]	; 0x40
    9c44:	strtmi	r4, [r8], -r1, lsl #12
    9c48:	blx	15c5c94 <fchmod@plt+0x15c2850>
    9c4c:	ldclt	0, cr2, [r8, #-0]
    9c50:	andeq	r9, r1, sl, ror lr
    9c54:	andeq	r9, r1, r8, lsl lr
    9c58:			; <UNDEFINED> instruction: 0x4607b5f8
    9c5c:	strmi	r2, [sp], -ip
    9c60:			; <UNDEFINED> instruction: 0xf00d4616
    9c64:			; <UNDEFINED> instruction: 0x4604fb97
    9c68:	eorvs	r4, r6, r8, lsr r6
    9c6c:	blx	feac5caa <fchmod@plt+0xfeac2866>
    9c70:	strtmi	r4, [r8], -r3, lsl #12
    9c74:			; <UNDEFINED> instruction: 0xf00d60a3
    9c78:	strmi	pc, [r3], -r5, lsr #23
    9c7c:	rsbvs	r4, r3, r0, lsr #12
    9c80:	svclt	0x0000bdf8
    9c84:			; <UNDEFINED> instruction: 0x4604b510
    9c88:			; <UNDEFINED> instruction: 0xf7f96840
    9c8c:	stmiavs	r0!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    9c90:	ldm	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c94:	pop	{r5, r9, sl, lr}
    9c98:			; <UNDEFINED> instruction: 0xf7f94010
    9c9c:	svclt	0x0000b8ab
    9ca0:			; <UNDEFINED> instruction: 0x4606b570
    9ca4:	stmiblt	r1, {r0, r2, r3, r9, sl, lr}^
    9ca8:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    9cac:	ldrtmi	r4, [r3], -sp, lsl #18
    9cb0:	ldrbtmi	r2, [r9], #-1
    9cb4:	cdp2	0, 10, cr15, cr8, cr10, {0}
    9cb8:			; <UNDEFINED> instruction: 0xf00d200c
    9cbc:	strmi	pc, [r4], -fp, ror #22
    9cc0:			; <UNDEFINED> instruction: 0xf00d4630
    9cc4:	blmi	248ac8 <fchmod@plt+0x245684>
    9cc8:	eorvc	r2, r5, #0, 2
    9ccc:	eorvs	r4, r1, fp, ror r4
    9cd0:	andsvs	r6, ip, sl, lsl r8
    9cd4:	andsvs	r6, r4, r0, rrx
    9cd8:	bmi	1392a0 <fchmod@plt+0x135e5c>
    9cdc:			; <UNDEFINED> instruction: 0xe7e5447a
    9ce0:	andeq	r9, r1, r2, lsr lr
    9ce4:	andeq	r9, r1, r2, lsr lr
    9ce8:	andeq	r6, r3, ip, lsr r3
    9cec:	strdeq	r9, [r1], -r8
    9cf0:	push	{r3, r6, r8, r9, fp, lr}
    9cf4:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    9cf8:	cmnlt	ip, #28, 16	; 0x1c0000
    9cfc:	strmi	r4, [r5], -r6, asr #30
    9d00:			; <UNDEFINED> instruction: 0x8118f8df
    9d04:			; <UNDEFINED> instruction: 0xf8df2600
    9d08:	ldrbtmi	r9, [pc], #-280	; 9d10 <fchmod@plt+0x68cc>
    9d0c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    9d10:	strbmi	lr, [r9], -r5
    9d14:			; <UNDEFINED> instruction: 0xf00a461e
    9d18:	stmdavs	r4!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    9d1c:	stmiavs	sl!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
    9d20:	stmdavs	r3!, {r0, r3, r4, r5, r9, sl, lr}^
    9d24:	andcc	r2, r1, #8
    9d28:	cdp2	0, 6, cr15, cr14, cr10, {0}
    9d2c:	stmdavs	r0!, {r0, r3, r5, r7, fp, sp, lr}^
    9d30:	mrscc	r2, R9_usr
    9d34:	stmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d38:	stmdacs	r0, {r0, r1, r9, sl, lr}
    9d3c:			; <UNDEFINED> instruction: 0xf894d1ed
    9d40:	strbmi	ip, [r1], -r8
    9d44:	andcs	r6, r8, sl, lsr #17
    9d48:			; <UNDEFINED> instruction: 0xf1bc2601
    9d4c:	mvnle	r0, r0, lsl #30
    9d50:	cdp2	0, 5, cr15, cr10, cr10, {0}
    9d54:	stccs	8, cr6, [r0], {36}	; 0x24
    9d58:	ldmdblt	lr, {r0, r5, r6, r7, r8, ip, lr, pc}
    9d5c:	ldrtmi	r2, [r0], -r0, lsl #12
    9d60:			; <UNDEFINED> instruction: 0x87f0e8bd
    9d64:	blcs	ca3f18 <fchmod@plt+0xca0ad4>
    9d68:	blcs	d799d0 <fchmod@plt+0xd7658c>
    9d6c:	stmiavs	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9d70:	stmdbmi	ip!, {r3, sp}
    9d74:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    9d78:	cdp2	0, 4, cr15, cr6, cr10, {0}
    9d7c:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    9d80:	svccs	0x0000681f
    9d84:			; <UNDEFINED> instruction: 0xf8dfd0eb
    9d88:			; <UNDEFINED> instruction: 0xf8df80a4
    9d8c:	ldrbtmi	r9, [r8], #164	; 0xa4
    9d90:	strd	r4, [r2], -r9
    9d94:	svccs	0x0000683f
    9d98:	bvc	efe124 <fchmod@plt+0xeface0>
    9d9c:	rscsle	r2, r9, r0, lsl #22
    9da0:	ldrdge	pc, [r4], -r7
    9da4:	ldrbmi	r4, [r0], -r1, asr #12
    9da8:	b	fedc7d94 <fchmod@plt+0xfedc4950>
    9dac:	streq	lr, [sl], #-2976	; 0xfffff460
    9db0:	ldrsblt	fp, [r4, #16]!
    9db4:	andeq	lr, r4, #10240	; 0x2800
    9db8:	stccc	0, cr14, [r1], {1}
    9dbc:			; <UNDEFINED> instruction: 0xf812d019
    9dc0:	stmdbcs	pc!, {r0, r8, sl, fp, ip}	; <UNPREDICTABLE>
    9dc4:			; <UNDEFINED> instruction: 0x4653d0f9
    9dc8:	strbmi	r4, [r9], -r2, lsr #12
    9dcc:			; <UNDEFINED> instruction: 0xf00a2040
    9dd0:			; <UNDEFINED> instruction: 0xf8d5fe1b
    9dd4:	ldmdavs	r9!, {r3, sp, pc}^
    9dd8:			; <UNDEFINED> instruction: 0xf10a4622
    9ddc:			; <UNDEFINED> instruction: 0xf7f90001
    9de0:	stmdacs	r0, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    9de4:	ldrd	sp, [sp], -r6
    9de8:			; <UNDEFINED> instruction: 0xf7f94650
    9dec:	strmi	lr, [r4], -r2, lsl #19
    9df0:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9df4:	andcs	r4, r0, #87031808	; 0x5300000
    9df8:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    9dfc:	cdp2	0, 0, cr15, cr4, cr10, {0}
    9e00:	ldrdge	pc, [r8], -r5
    9e04:	ldrbmi	r4, [r2], -ip, lsl #18
    9e08:	strcs	r2, [r0], -r8
    9e0c:			; <UNDEFINED> instruction: 0xf00a4479
    9e10:			; <UNDEFINED> instruction: 0xe7a4fdfb
    9e14:			; <UNDEFINED> instruction: 0x000364b2
    9e18:	strdeq	r9, [r1], -r6
    9e1c:	andeq	r9, r1, r8, lsr #28
    9e20:	andeq	r9, r1, r2, lsl lr
    9e24:	ldrdeq	r9, [r1], -r2
    9e28:	andeq	r6, r3, sl, lsr #8
    9e2c:	andeq	r9, r1, sl, ror #27
    9e30:	strdeq	r9, [r1], -r0
    9e34:	andeq	r9, r1, r6, lsl #27
    9e38:	muleq	r1, r0, sp
    9e3c:	andsle	r2, r4, r1, lsl #16
    9e40:	andle	r2, ip, r2, lsl #16
    9e44:	strlt	fp, [r0, #-368]	; 0xfffffe90
    9e48:	blmi	27605c <fchmod@plt+0x272c18>
    9e4c:	bmi	252344 <fchmod@plt+0x24ef00>
    9e50:	ldrbtmi	r9, [fp], #-0
    9e54:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
    9e58:			; <UNDEFINED> instruction: 0xf00c4478
    9e5c:	stmdami	r7, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9e60:			; <UNDEFINED> instruction: 0x47704478
    9e64:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    9e68:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    9e6c:			; <UNDEFINED> instruction: 0x47704478
    9e70:	andeq	r9, r1, lr, ror #26
    9e74:	muleq	r1, lr, r6
    9e78:	andeq	r9, r1, r0, lsl #27
    9e7c:	andeq	r9, r1, r8, asr sp
    9e80:	andeq	r9, r1, r6, asr sp
    9e84:	andeq	r9, r1, r8, asr #26
    9e88:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    9e8c:	b	c23f00 <fchmod@plt+0xc20abc>
    9e90:	svclt	0x000c0303
    9e94:	andcs	r2, r0, r1
    9e98:	svclt	0x00004770
    9e9c:	andeq	r6, r3, r2, lsr #6
    9ea0:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    9ea4:	tstmi	r8, #1245184	; 0x130000
    9ea8:			; <UNDEFINED> instruction: 0x47706010
    9eac:	andeq	r6, r3, sl, lsl #6
    9eb0:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    9eb4:	b	8e3f08 <fchmod@plt+0x8e0ac4>
    9eb8:	andsvs	r0, r0, r0
    9ebc:	svclt	0x00004770
    9ec0:	strdeq	r6, [r3], -sl
    9ec4:	blmi	91c758 <fchmod@plt+0x919314>
    9ec8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9ecc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    9ed0:	stcmi	14, cr10, [r2], #-8
    9ed4:	ldmdavs	fp, {r9, sp}
    9ed8:			; <UNDEFINED> instruction: 0xf04f9305
    9edc:	stcmi	3, cr0, [r0, #-0]
    9ee0:	ldrbtmi	r4, [ip], #-2848	; 0xfffff4e0
    9ee4:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    9ee8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    9eec:	ands	r9, r6, r4, lsl #4
    9ef0:	mrrcne	8, 6, r6, sl, cr3
    9ef4:	stmdavs	sl!, {r1, r4, ip, lr, pc}^
    9ef8:	andeq	lr, r2, #208896	; 0x33000
    9efc:	stmdavs	sl!, {r1, r2, r3, r8, ip, lr, pc}
    9f00:			; <UNDEFINED> instruction: 0xd10b4393
    9f04:	stmiblt	fp!, {r1, r8, r9, fp, ip, pc}^
    9f08:	strmi	r6, [r8], -r1, lsr #16
    9f0c:			; <UNDEFINED> instruction: 0xf7f99101
    9f10:	stmdbls	r1, {r4, r5, r6, r7, fp, sp, lr, pc}
    9f14:	ldrtmi	r4, [r0], -r2, lsl #12
    9f18:			; <UNDEFINED> instruction: 0xf840f014
    9f1c:	ldrcc	r6, [r0], #-2339	; 0xfffff6dd
    9f20:	mvnle	r2, r0, lsl #22
    9f24:			; <UNDEFINED> instruction: 0xf0144630
    9f28:	ldrtmi	pc, [r0], -fp, asr #16	; <UNPREDICTABLE>
    9f2c:			; <UNDEFINED> instruction: 0xf89af014
    9f30:	blmi	25c76c <fchmod@plt+0x259328>
    9f34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9f38:	blls	163fa8 <fchmod@plt+0x160b64>
    9f3c:	qaddle	r4, sl, r6
    9f40:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    9f44:	ldrtmi	r2, [r0], -ip, lsr #2
    9f48:			; <UNDEFINED> instruction: 0xff84f013
    9f4c:			; <UNDEFINED> instruction: 0xf7f8e7dc
    9f50:	svclt	0x0000efbe
    9f54:	andeq	r5, r3, r0, lsr #27
    9f58:	andeq	r0, r0, r4, lsr #5
    9f5c:	andeq	r4, r3, r2, lsl r9
    9f60:	andeq	r6, r3, r8, asr #5
    9f64:	andeq	r9, r1, r2, lsl #26
    9f68:	andeq	r5, r3, r4, lsr sp
    9f6c:	svcmi	0x00f0e92d
    9f70:	ldmdbmi	r0!, {r1, r3, r7, r9, sl, lr}^
    9f74:	strmi	fp, [r6], -r5, lsl #1
    9f78:			; <UNDEFINED> instruction: 0xf8cd4479
    9f7c:			; <UNDEFINED> instruction: 0xf7f8a008
    9f80:	blmi	1b85b50 <fchmod@plt+0x1b8270c>
    9f84:	movwls	r4, #13435	; 0x347b
    9f88:	suble	r2, pc, r0, lsl #16
    9f8c:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
    9f90:	ldrdlt	pc, [ip, pc]!	; <UNPREDICTABLE>
    9f94:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
    9f98:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    9f9c:	strdcs	r4, [ip, -r8]!
    9fa0:			; <UNDEFINED> instruction: 0xf7f84630
    9fa4:	stclmi	15, cr14, [r8], #-136	; 0xffffff78
    9fa8:	ldrbtmi	r4, [ip], #-1615	; 0xfffff9b1
    9fac:	strmi	r1, [r2], r5, lsl #23
    9fb0:	ldrtmi	r4, [r1], -sl, lsr #12
    9fb4:			; <UNDEFINED> instruction: 0xf7f94638
    9fb8:	stmdblt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    9fbc:			; <UNDEFINED> instruction: 0xf7f94638
    9fc0:	adcmi	lr, r8, #152, 16	; 0x980000
    9fc4:			; <UNDEFINED> instruction: 0xf854d010
    9fc8:	svccs	0x00007f10
    9fcc:	ldmdbmi	pc, {r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    9fd0:	ldrtmi	r2, [r8], -r5, lsl #4
    9fd4:			; <UNDEFINED> instruction: 0xf7f84479
    9fd8:	ldclcs	15, cr14, [sl, #440]!	; 0x1b8
    9fdc:	ldrtmi	r4, [r2], -r9, lsr #12
    9fe0:	mvnscs	fp, r8, lsr #30
    9fe4:	stc2l	0, cr15, [r2, #52]!	; 0x34
    9fe8:			; <UNDEFINED> instruction: 0xb1b86860
    9fec:			; <UNDEFINED> instruction: 0xf8d89a02
    9ff0:	mrslt	r3, (UNDEF: 66)
    9ff4:			; <UNDEFINED> instruction: 0xf8c84318
    9ff8:			; <UNDEFINED> instruction: 0xf89a0000
    9ffc:	cmplt	r3, r0
    a000:	streq	pc, [r1], -sl, lsl #2
    a004:	b	903f38 <fchmod@plt+0x900af4>
    a008:			; <UNDEFINED> instruction: 0xf89a0000
    a00c:			; <UNDEFINED> instruction: 0xf8c83000
    a010:	blcs	a018 <fchmod@plt+0x6bd4>
    a014:	strdlt	sp, [r5], -r4
    a018:	svchi	0x00f0e8bd
    a01c:	andcs	r4, r5, #93323264	; 0x5900000
    a020:	svc	0x0048f7f8
    a024:			; <UNDEFINED> instruction: 0xf0116821
    a028:	strb	pc, [r6, r1, asr #16]!	; <UNPREDICTABLE>
    a02c:	andcs	r4, r5, #72, 18	; 0x120000
    a030:	ldrbtmi	r4, [r9], #-3400	; 0xfffff2b8
    a034:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
    a038:	svc	0x003cf7f8
    a03c:			; <UNDEFINED> instruction: 0xb11cf8df
    a040:	ldrbtmi	r4, [sp], #-3911	; 0xfffff0b9
    a044:	ldrbtmi	r4, [sl], #3655	; 0xe47
    a048:	ldrbtmi	r4, [pc], #-1275	; a050 <fchmod@plt+0x6c0c>
    a04c:	andls	r4, r2, lr, ror r4
    a050:	mcr2	0, 7, pc, cr12, cr0, {0}	; <UNPREDICTABLE>
    a054:	strmi	r9, [r2], -r2, lsl #18
    a058:			; <UNDEFINED> instruction: 0xf7f92001
    a05c:			; <UNDEFINED> instruction: 0xf04fe8ac
    a060:	strd	r3, [r4], -pc	; <UNPREDICTABLE>
    a064:	svcmi	0x0010f855
    a068:	eorsle	r2, r9, r0, lsl #24
    a06c:	mrrcne	8, 6, r6, sl, cr11
    a070:	bmi	f7e088 <fchmod@plt+0xf7ac44>
    a074:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    a078:			; <UNDEFINED> instruction: 0xd1f34393
    a07c:	stmiavs	r9!, {r0, r2, r9, sp}^
    a080:	ldrbmi	r2, [r4], -r0
    a084:	svc	0x0016f7f8
    a088:			; <UNDEFINED> instruction: 0xf99cf00d
    a08c:	pkhtbmi	r4, r0, r1, asr #12
    a090:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a094:	bvc	a1baa0 <fchmod@plt+0xa1865c>
    a098:	mrc2	7, 6, pc, cr0, cr15, {7}
    a09c:	ldrbmi	r6, [r9], -fp, lsr #16
    a0a0:	andls	pc, r0, sp, asr #17
    a0a4:	andcs	r4, r1, r2, lsl #12
    a0a8:	stm	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0ac:	andcs	lr, r0, sl
    a0b0:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    a0b4:			; <UNDEFINED> instruction: 0x4631463b
    a0b8:	andls	pc, r0, sp, asr #17
    a0bc:	andcs	r4, r1, r2, lsl #12
    a0c0:	ldmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0c4:	andcs	r4, r0, r1, lsr #12
    a0c8:	ldm	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0cc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a0d0:	strbmi	sp, [r0], -sp, ror #3
    a0d4:	mrc	7, 4, APSR_nzcv, cr0, cr8, {7}
    a0d8:	svcmi	0x0010f855
    a0dc:	bicle	r2, r5, r0, lsl #24
    a0e0:	andcs	r4, r5, #557056	; 0x88000
    a0e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a0e8:	mcr	7, 7, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    a0ec:	andcs	r4, r1, r1, lsl #12
    a0f0:	stmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0f4:	blmi	7b1508 <fchmod@plt+0x7ae0c4>
    a0f8:	ldmdbmi	lr, {r0, r2, r9, sp}
    a0fc:	stmiapl	fp!, {r5, r9, sl, lr}^
    a100:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    a104:	mrc	7, 6, APSR_nzcv, cr6, cr8, {7}
    a108:	strtmi	r4, [r8], -r1, lsl #12
    a10c:	blx	1346148 <fchmod@plt+0x1342d04>
    a110:	andcs	r4, r5, #409600	; 0x64000
    a114:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a118:	mcr	7, 6, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    a11c:			; <UNDEFINED> instruction: 0xf7ff9002
    a120:	stmdbls	r2, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a124:	andcs	r4, r1, r2, lsl #12
    a128:	stmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a12c:			; <UNDEFINED> instruction: 0xf7f84620
    a130:	svclt	0x0000efda
    a134:	andeq	r9, r1, r4, lsl #25
    a138:	andeq	r5, r3, r4, ror #25
    a13c:	andeq	r7, r1, r0, asr #23
    a140:	andeq	r9, r1, lr, ror #27
    a144:	andeq	r6, r3, r0, lsl r2
    a148:	andeq	r4, r3, sl, asr #16
    a14c:	ldrdeq	r9, [r1], -r8
    a150:	ldrdeq	r9, [r1], -r2
    a154:			; <UNDEFINED> instruction: 0x000347b2
    a158:	ldrdeq	fp, [r1], -r6
    a15c:	andeq	r9, r1, r8, lsl #25
    a160:	andeq	fp, r1, lr, asr r2
    a164:	andeq	r9, r1, r4, lsl #25
    a168:	andeq	r6, r3, r8, lsr r1
    a16c:	strdeq	r9, [r1], -sl
    a170:	andeq	r0, r0, r4, lsr #6
    a174:	andeq	r7, r1, r0, ror #7
    a178:	andeq	r9, r1, lr, asr #24
    a17c:			; <UNDEFINED> instruction: 0x4603b510
    a180:	ldmdami	r3, {r1, r4, sl, fp, lr}
    a184:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    a188:			; <UNDEFINED> instruction: 0xf7f86063
    a18c:	tstlt	r0, r2, asr pc
    a190:	ldmiblt	r3!, {r0, r1, fp, ip, sp, lr}
    a194:	bmi	3f95dc <fchmod@plt+0x3f6198>
    a198:	stmdavs	r1!, {r0, r1, r2, r3, r8, r9, fp, lr}
    a19c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    a1a0:	bvc	6c21c0 <fchmod@plt+0x6bed7c>
    a1a4:	svclt	0x00022a01
    a1a8:	ldmdavs	sl, {r4, r9, sl, lr}^
    a1ac:	ldmdbvs	sl, {r0, r4, r8, r9, lr}
    a1b0:	bcs	16df8 <fchmod@plt+0x139b4>
    a1b4:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a1b8:	blmi	23e570 <fchmod@plt+0x23b12c>
    a1bc:	andsvs	r4, r9, fp, ror r4
    a1c0:	pop	{r4, r8, sl, fp, ip, sp, pc}
    a1c4:	tstcs	r1, r0, lsl r0
    a1c8:	mrclt	7, 6, APSR_nzcv, cr0, cr15, {7}
    a1cc:	andeq	r6, r3, r8, lsr #32
    a1d0:	andeq	r9, r1, sl, asr #24
    a1d4:	andeq	r9, r1, r0, asr sl
    a1d8:	andeq	r4, r3, r6, asr r6
    a1dc:	strdeq	r5, [r3], -r0
    a1e0:	strmi	r6, [r8], -r3, lsl #19
    a1e4:	svclt	0x00181e19
    a1e8:			; <UNDEFINED> instruction: 0xf7ff2101
    a1ec:	svclt	0x0000bebf
    a1f0:	stmibvs	r1, {r0, r1, r9, fp, lr}
    a1f4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    a1f8:	movweq	lr, #6691	; 0x1a23
    a1fc:			; <UNDEFINED> instruction: 0x47706013
    a200:			; <UNDEFINED> instruction: 0x00035fb8
    a204:	blmi	6b7244 <fchmod@plt+0x6b3e00>
    a208:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    a20c:			; <UNDEFINED> instruction: 0xf8dfb083
    a210:	stmdbge	r5, {r2, r5, r6, lr, pc}
    a214:	ldmdavs	fp, {r3, r4, r9, fp, lr}
    a218:			; <UNDEFINED> instruction: 0xf85144fc
    a21c:			; <UNDEFINED> instruction: 0xf85c4b04
    a220:	b	c12230 <fchmod@plt+0xc0edec>
    a224:	ldmdavs	r2, {r0, r1, r8, r9}
    a228:			; <UNDEFINED> instruction: 0xf04f9201
    a22c:	mrsls	r0, R8_usr
    a230:	ldmdbmi	r2, {r3, r4, r8, ip, lr, pc}
    a234:	andcs	r2, r0, r5, lsl #4
    a238:			; <UNDEFINED> instruction: 0xf7f84479
    a23c:			; <UNDEFINED> instruction: 0xf010ee3c
    a240:	stmdbls	r0, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    a244:			; <UNDEFINED> instruction: 0xf0104620
    a248:	bmi	389e34 <fchmod@plt+0x3869f0>
    a24c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a250:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a254:	subsmi	r9, sl, r1, lsl #22
    a258:	andlt	sp, r3, r7, lsl #2
    a25c:			; <UNDEFINED> instruction: 0x4010e8bd
    a260:	ldrbmi	fp, [r0, -r3]!
    a264:			; <UNDEFINED> instruction: 0xf00b4620
    a268:			; <UNDEFINED> instruction: 0xf7f8ffb7
    a26c:	svclt	0x0000ee30
    a270:	andeq	r5, r3, r2, lsr #31
    a274:	andeq	r5, r3, r0, asr sl
    a278:	andeq	r0, r0, r4, lsr #5
    a27c:	andeq	r9, r1, r4, lsr #23
    a280:	andeq	r5, r3, sl, lsl sl
    a284:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    a288:			; <UNDEFINED> instruction: 0x4604447b
    a28c:	bicseq	r6, fp, #1769472	; 0x1b0000
    a290:			; <UNDEFINED> instruction: 0xf7f8d505
    a294:	stmdavs	r3, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    a298:	svclt	0x00082b01
    a29c:	strtmi	r2, [r0], -r0, lsl #8
    a2a0:	svclt	0x0000bd10
    a2a4:	andeq	r5, r3, r4, lsr #30
    a2a8:	tstcs	r0, r0, ror r5
    a2ac:	stc2l	7, cr15, [r6], {253}	; 0xfd
    a2b0:	ldrbtmi	r4, [lr], #-3596	; 0xfffff1f4
    a2b4:	strtmi	r4, [r8], -r5, lsl #12
    a2b8:	stc2l	7, cr15, [ip], {253}	; 0xfd
    a2bc:	cmnlt	r0, r4, lsl #12
    a2c0:	ldmpl	r3!, {r0, r3, r8, r9, fp, lr}^
    a2c4:	blcs	24338 <fchmod@plt+0x20ef4>
    a2c8:	ldmdavs	sl, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    a2cc:			; <UNDEFINED> instruction: 0xd1f94294
    a2d0:			; <UNDEFINED> instruction: 0xf7fd4628
    a2d4:	strdcs	pc, [r1], -pc	; <UNPREDICTABLE>
    a2d8:			; <UNDEFINED> instruction: 0x4628bd70
    a2dc:	ldc2l	7, cr15, [sl, #1012]!	; 0x3f4
    a2e0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    a2e4:			; <UNDEFINED> instruction: 0x000359b6
    a2e8:	andeq	r0, r0, r0, ror r3
    a2ec:	ldrblt	r6, [r0, #-2243]!	; 0xfffff73d
    a2f0:	addlt	r4, r2, r4, lsl #12
    a2f4:			; <UNDEFINED> instruction: 0x460db31b
    a2f8:	ldrmi	r6, [r1], -r6, asr #16
    a2fc:	andcs	r4, r3, #40, 12	; 0x2800000
    a300:	blx	1746348 <fchmod@plt+0x1742f04>
    a304:			; <UNDEFINED> instruction: 0x46324916
    a308:			; <UNDEFINED> instruction: 0x46034479
    a30c:			; <UNDEFINED> instruction: 0xf00a2008
    a310:	stmiavs	r3!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    a314:			; <UNDEFINED> instruction: 0xb1a86818
    a318:	ldmdavs	fp, {r0, r3, r4, r7, fp, sp, lr}^
    a31c:	stmdavs	r2, {r0, r2, r3, r5, fp, sp, lr}^
    a320:	svclt	0x001842a9
    a324:	orrslt	r4, fp, r4, lsl #12
    a328:			; <UNDEFINED> instruction: 0xb1a9685b
    a32c:	stmdavs	r5!, {r0, r3, r6, fp, sp, lr}^
    a330:	tstls	r0, r8
    a334:	strls	r4, [r1, #-2315]	; 0xfffff6f5
    a338:			; <UNDEFINED> instruction: 0xf00a4479
    a33c:	strtmi	pc, [r0], -r5, ror #22
    a340:	ldcllt	0, cr11, [r0, #-8]!
    a344:	ldmdavs	fp, {r0, r3, r4, r7, fp, sp, lr}^
    a348:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    a34c:	mvnle	r2, r0, lsl #22
    a350:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    a354:	mvnle	r2, r0, lsl #18
    a358:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
    a35c:	svclt	0x0000e7e7
    a360:	strdeq	sl, [r1], -ip
    a364:	strdeq	sl, [r1], -r0
    a368:	andeq	r2, r2, sl, ror #4
    a36c:	andeq	r2, r2, r2, ror #4
    a370:	andeq	r2, r2, sl, asr r2
    a374:	blmi	cdcc44 <fchmod@plt+0xcd9800>
    a378:	push	{r1, r3, r4, r5, r6, sl, lr}
    a37c:			; <UNDEFINED> instruction: 0x468043f0
    a380:	adclt	r4, r1, r1, lsr r8
    a384:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    a388:	tstls	pc, #1769472	; 0x1b0000
    a38c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a390:	stmib	sp, {r8, r9, sp}^
    a394:	movwls	r3, #13057	; 0x3301
    a398:	mcr	7, 2, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    a39c:	suble	r2, r7, r0, lsl #16
    a3a0:			; <UNDEFINED> instruction: 0xf10dad01
    a3a4:			; <UNDEFINED> instruction: 0x46060910
    a3a8:			; <UNDEFINED> instruction: 0x4640e017
    a3ac:	mcr	7, 5, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    a3b0:	strmi	r4, [r2], -r1, asr #12
    a3b4:			; <UNDEFINED> instruction: 0xf0134628
    a3b8:			; <UNDEFINED> instruction: 0x4628fdf1
    a3bc:	mcr2	0, 0, pc, cr0, cr3, {0}	; <UNPREDICTABLE>
    a3c0:	strbmi	r9, [sl], -r3, lsl #18
    a3c4:			; <UNDEFINED> instruction: 0xf7f82003
    a3c8:	ldmdblt	r8, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a3cc:			; <UNDEFINED> instruction: 0xf0139b08
    a3d0:			; <UNDEFINED> instruction: 0xd1260f49
    a3d4:			; <UNDEFINED> instruction: 0xb1ae7826
    a3d8:	teqcs	sl, r6, ror #24
    a3dc:			; <UNDEFINED> instruction: 0xf7f84630
    a3e0:	strmi	lr, [r4], -r4, lsl #26
    a3e4:	strtmi	r1, [r8], -r7, lsr #23
    a3e8:	stc2	0, cr15, [ip, #-76]	; 0xffffffb4
    a3ec:			; <UNDEFINED> instruction: 0x4631463a
    a3f0:			; <UNDEFINED> instruction: 0xf0134628
    a3f4:	svccs	0x0000fdd3
    a3f8:	ldrdcs	sp, [pc, -r7]!
    a3fc:			; <UNDEFINED> instruction: 0xf0134628
    a400:	ldrb	pc, [r2, r9, lsr #26]	; <UNPREDICTABLE>
    a404:			; <UNDEFINED> instruction: 0xf0134628
    a408:			; <UNDEFINED> instruction: 0x4630fe35
    a40c:	blmi	35cc50 <fchmod@plt+0x35980c>
    a410:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a414:	blls	7e4484 <fchmod@plt+0x7e1040>
    a418:	qaddle	r4, sl, r7
    a41c:	pop	{r0, r5, ip, sp, pc}
    a420:			; <UNDEFINED> instruction: 0x462883f0
    a424:	mcr2	0, 1, pc, cr6, cr3, {0}	; <UNPREDICTABLE>
    a428:	strb	r2, [pc, r1]!
    a42c:	stcl	7, cr15, [lr, #-992]	; 0xfffffc20
    a430:	andcs	r4, r5, #114688	; 0x1c000
    a434:			; <UNDEFINED> instruction: 0xf7f84479
    a438:			; <UNDEFINED> instruction: 0xf00bed3e
    a43c:	svclt	0x0000feb5
    a440:	strdeq	r5, [r3], -r0
    a444:	andeq	r0, r0, r4, lsr #5
    a448:	andeq	sl, r1, r2, ror #3
    a44c:	andeq	r5, r3, r8, asr r8
    a450:	andeq	sl, r1, ip, lsr r1
    a454:			; <UNDEFINED> instruction: 0x2600b5f0
    a458:	addlt	r4, r3, ip, lsl sp
    a45c:	svcmi	0x001d4c1c
    a460:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    a464:	and	r4, r2, pc, ror r4
    a468:	svcmi	0x0004f855
    a46c:	strtmi	fp, [r0], -r4, lsl #3
    a470:			; <UNDEFINED> instruction: 0xff80f7ff
    a474:	mvnsle	r2, r0, lsl #16
    a478:	ldrtmi	r2, [r9], -r5, lsl #4
    a47c:	ldc	7, cr15, [sl, #-992]	; 0xfffffc20
    a480:			; <UNDEFINED> instruction: 0xf0106829
    a484:			; <UNDEFINED> instruction: 0xf855fe13
    a488:	strcc	r4, [r1], -r4, lsl #30
    a48c:	mvnle	r2, r0, lsl #24
    a490:	andlt	fp, r3, lr, lsl #18
    a494:	bmi	439c5c <fchmod@plt+0x436818>
    a498:	ldmdbmi	r0, {r0, r1, r4, r5, r9, sl, lr}
    a49c:	ldrbtmi	r2, [sl], #-1285	; 0xfffffafb
    a4a0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    a4a4:			; <UNDEFINED> instruction: 0xf7f84620
    a4a8:	stmdbmi	sp, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    a4ac:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    a4b0:	strtmi	r4, [r0], -r5, lsl #12
    a4b4:	ldcl	7, cr15, [lr], #992	; 0x3e0
    a4b8:			; <UNDEFINED> instruction: 0x46294632
    a4bc:	andcs	r4, r2, r3, lsl #12
    a4c0:	pop	{r0, r1, ip, sp, pc}
    a4c4:			; <UNDEFINED> instruction: 0xf7ff40f0
    a4c8:	svclt	0x0000be9d
    a4cc:	andeq	r4, r3, r4, ror #10
    a4d0:	andeq	sl, r1, lr, lsl r1
    a4d4:	andeq	sl, r1, r0, lsr #2
    a4d8:	andeq	sl, r1, r2, lsl r1
    a4dc:	andeq	sl, r1, sl, asr #2
    a4e0:	andeq	sl, r1, sl, ror r1
    a4e4:	bmi	21d108 <fchmod@plt+0x219cc4>
    a4e8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a4ec:	ldmdavs	sl, {r1, sp, lr, pc}^
    a4f0:	andle	r4, r4, r2, lsl #5
    a4f4:	blcs	24568 <fchmod@plt+0x21124>
    a4f8:			; <UNDEFINED> instruction: 0x4618d1f9
    a4fc:	andcs	r4, r1, r0, ror r7
    a500:	svclt	0x00004770
    a504:	andeq	r5, r3, r0, lsl #15
    a508:	andeq	r0, r0, r0, ror r3
    a50c:			; <UNDEFINED> instruction: 0x4604b538
    a510:	addpl	pc, r0, pc, asr #8
    a514:			; <UNDEFINED> instruction: 0xf7ff4d0b
    a518:	ldrbtmi	pc, [sp], #-3255	; 0xfffff349	; <UNPREDICTABLE>
    a51c:	andcs	fp, r1, r8, lsl #2
    a520:			; <UNDEFINED> instruction: 0x4620bd38
    a524:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    a528:	mvnsle	r2, r0, lsl #16
    a52c:	stmdavs	r2!, {r1, r2, r8, r9, fp, lr}
    a530:	ldmdavs	r1, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a534:	ldmdavs	sl, {r1, sp, lr, pc}^
    a538:	smlalsle	r4, r0, r1, r2
    a53c:	blcs	245b0 <fchmod@plt+0x2116c>
    a540:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
    a544:	andeq	r5, r3, lr, asr #14
    a548:	andeq	r0, r0, r0, ror r3
    a54c:			; <UNDEFINED> instruction: 0x4604b538
    a550:	stcmi	0, cr2, [ip, #-64]	; 0xffffffc0
    a554:	ldc2	7, cr15, [r8], {255}	; 0xff
    a558:	tstlt	r8, sp, ror r4
    a55c:	ldclt	0, cr2, [r8, #-4]!
    a560:			; <UNDEFINED> instruction: 0xf7ff4620
    a564:	stmdacs	r0, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    a568:	blmi	1fed50 <fchmod@plt+0x1fb90c>
    a56c:	stmiapl	fp!, {r1, r5, fp, sp, lr}^
    a570:	and	r6, r2, r1, lsl r8
    a574:	addsmi	r6, r1, #5898240	; 0x5a0000
    a578:	ldmdavs	fp, {r4, r5, r6, r7, ip, lr, pc}
    a57c:	mvnsle	r2, r0, lsl #22
    a580:	svclt	0x0000bd38
    a584:	andeq	r5, r3, r0, lsl r7
    a588:	andeq	r0, r0, r0, ror r3
    a58c:	andvs	pc, r0, pc, asr #8
    a590:	ldcllt	7, cr15, [sl], #-1020	; 0xfffffc04
    a594:			; <UNDEFINED> instruction: 0xf00fb570
    a598:	strcs	pc, [r0, #-3863]	; 0xfffff0e9
    a59c:	and	r4, r5, r6, lsl #12
    a5a0:			; <UNDEFINED> instruction: 0xff74f001
    a5a4:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    a5a8:	sbcsvs	r6, sp, sp, lsl r0
    a5ac:			; <UNDEFINED> instruction: 0xf00f4630
    a5b0:			; <UNDEFINED> instruction: 0x4604ff39
    a5b4:	mvnsle	r2, r0, lsl #16
    a5b8:	pop	{r4, r5, r9, sl, lr}
    a5bc:			; <UNDEFINED> instruction: 0xf00f4070
    a5c0:	svclt	0x0000bf59
    a5c4:	push	{r1, r6, fp, sp, lr}
    a5c8:	strdlt	r4, [r4], r0
    a5cc:	strmi	r4, [r8], r4, lsl #12
    a5d0:	tstcs	r3, r8, lsl #12
    a5d4:			; <UNDEFINED> instruction: 0xf0109203
    a5d8:	stmdbmi	r0!, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
    a5dc:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    a5e0:	vst1.8	{d20-d22}, [pc], r3
    a5e4:			; <UNDEFINED> instruction: 0xf00a7000
    a5e8:	stmdavs	r7!, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}^
    a5ec:			; <UNDEFINED> instruction: 0xf7f84638
    a5f0:			; <UNDEFINED> instruction: 0xf8d8ed80
    a5f4:			; <UNDEFINED> instruction: 0xb1ac4064
    a5f8:	blvc	8dbe18 <fchmod@plt+0x8d89d4>
    a5fc:			; <UNDEFINED> instruction: 0x46384632
    a600:	stmdavs	r5!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}^
    a604:			; <UNDEFINED> instruction: 0xf7f84629
    a608:			; <UNDEFINED> instruction: 0x4603eed6
    a60c:	ldmdblt	r3!, {r3, r5, r9, sl, lr}
    a610:	stcl	7, cr15, [lr, #-992]!	; 0xfffffc20
    a614:	stmdble	r2, {r4, r5, r7, r9, lr}
    a618:	blcs	be1ccc <fchmod@plt+0xbde888>
    a61c:	stmdavs	r4!, {r2, r3, ip, lr, pc}
    a620:	mvnle	r2, r0, lsl #24
    a624:	vst2.8	{d20,d22}, [pc], lr
    a628:	ldrbtmi	r7, [r9], #-0
    a62c:			; <UNDEFINED> instruction: 0xf9ecf00a
    a630:	andlt	r2, r4, r0
    a634:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a638:	tstcs	r3, r0, asr #12
    a63c:			; <UNDEFINED> instruction: 0xf8e0f010
    a640:	strtmi	r4, [fp], -r8, lsl #18
    a644:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    a648:	vst4.8	{d25-d28}, [pc], r0
    a64c:			; <UNDEFINED> instruction: 0xf00a7000
    a650:	ldrdcs	pc, [r1], -fp
    a654:	pop	{r2, ip, sp, pc}
    a658:	svclt	0x000081f0
    a65c:	muleq	r1, sl, r0
    a660:	muleq	r1, sl, r0
    a664:	andeq	sl, r1, r6, asr r0
    a668:			; <UNDEFINED> instruction: 0x4604b5f0
    a66c:	addlt	r6, r3, r2, asr #16
    a670:	cmnlt	r1, #13631488	; 0xd00000
    a674:	strtmi	r2, [r8], -r3, lsl #2
    a678:			; <UNDEFINED> instruction: 0xf0109201
    a67c:	bls	88988 <fchmod@plt+0x85544>
    a680:	ldmdbmi	fp, {r0, r1, r9, sl, lr}
    a684:	andvc	pc, r0, pc, asr #8
    a688:	ldrbtmi	r4, [r9], #-3866	; 0xfffff0e6
    a68c:			; <UNDEFINED> instruction: 0xf9bcf00a
    a690:			; <UNDEFINED> instruction: 0xf00c4620
    a694:	ldrbtmi	pc, [pc], #-2979	; a69c <fchmod@plt+0x7258>	; <UNPREDICTABLE>
    a698:	ldrtmi	r4, [r0], -r6, lsl #12
    a69c:	blx	fe9c66d6 <fchmod@plt+0xfe9c3292>
    a6a0:	strmi	r2, [r4], -r3, lsl #2
    a6a4:			; <UNDEFINED> instruction: 0xf010b1c0
    a6a8:	ldrtmi	pc, [r9], -fp, lsr #17	; <UNPREDICTABLE>
    a6ac:	vst1.8	{d20-d22}, [pc], r2
    a6b0:			; <UNDEFINED> instruction: 0xf00a7000
    a6b4:	adcmi	pc, r5, #2768896	; 0x2a4000
    a6b8:	ldrtmi	sp, [r0], -pc, ror #1
    a6bc:	blx	fe7c66f6 <fchmod@plt+0xfe7c32b2>
    a6c0:	vst2.8	{d20,d22}, [pc]!
    a6c4:	ldrbtmi	r7, [r9], #-0
    a6c8:			; <UNDEFINED> instruction: 0xf99ef00a
    a6cc:	andlt	r2, r3, r1
    a6d0:	blmi	2b9e98 <fchmod@plt+0x2b6a54>
    a6d4:			; <UNDEFINED> instruction: 0xe7d4447b
    a6d8:			; <UNDEFINED> instruction: 0xf00c4630
    a6dc:	stmdbmi	r8, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    a6e0:	andvc	pc, r0, pc, asr #8
    a6e4:			; <UNDEFINED> instruction: 0xf00a4479
    a6e8:	strtmi	pc, [r0], -pc, lsl #19
    a6ec:	svclt	0x0000e7ef
    a6f0:	andeq	sl, r1, r2, asr r0
    a6f4:	andeq	sl, r1, lr, rrx
    a6f8:	andeq	sl, r1, sl, rrx
    a6fc:	andeq	r1, r2, r0, ror #29
    a700:	andeq	sl, r1, r8, rrx
    a704:	mvnsmi	lr, sp, lsr #18
    a708:	addlt	r4, r2, r4, lsl r6
    a70c:	strmi	r6, [r7], -r2, asr #16
    a710:	eorsle	r2, r9, r0, lsl #18
    a714:	tstcs	r3, r8, lsl #12
    a718:			; <UNDEFINED> instruction: 0xf0109201
    a71c:	bls	888e8 <fchmod@plt+0x854a4>
    a720:	stmdbmi	r0!, {r0, r1, r9, sl, lr}
    a724:	andvc	pc, r0, pc, asr #8
    a728:			; <UNDEFINED> instruction: 0xf00a4479
    a72c:	ldmdavs	r8!, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
    a730:	ldcl	7, cr15, [lr], {248}	; 0xf8
    a734:	mvnlt	r4, r6, lsl #12
    a738:	ldrdhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a73c:	stmdavs	r3!, {r3, r4, r5, r6, r7, sl, lr}^
    a740:	vst1.16	{d20-d22}, [pc], r1
    a744:	ldmdavs	sl, {ip, sp, lr}^
    a748:			; <UNDEFINED> instruction: 0xf95ef00a
    a74c:	ldmdavs	r8!, {r0, r1, r5, r6, fp, sp, lr}^
    a750:	ldmdavs	sp, {r1, r4, r5, r9, sl, lr}^
    a754:			; <UNDEFINED> instruction: 0xf7f84629
    a758:	strmi	lr, [r3], -lr, lsr #28
    a75c:	ldmdblt	r3!, {r3, r5, r9, sl, lr}
    a760:	stcl	7, cr15, [r6], {248}	; 0xf8
    a764:	stmdble	r2, {r4, r5, r7, r9, lr}
    a768:	blcs	be1e1c <fchmod@plt+0xbde9d8>
    a76c:	stmdavs	r4!, {r0, r1, r2, r3, ip, lr, pc}
    a770:	mvnle	r2, r0, lsl #24
    a774:	vst2.8	{d20,d22}, [pc]!
    a778:	ldrbtmi	r7, [r9], #-0
    a77c:			; <UNDEFINED> instruction: 0xf944f00a
    a780:	andlt	r2, r2, r0
    a784:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a788:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    a78c:	stmdbmi	r9, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a790:	andvc	pc, r0, pc, asr #8
    a794:			; <UNDEFINED> instruction: 0xf00a4479
    a798:	andcs	pc, r1, r7, lsr r9	; <UNPREDICTABLE>
    a79c:	pop	{r1, ip, sp, pc}
    a7a0:	svclt	0x000081f0
    a7a4:	andeq	sl, r1, r0, asr #32
    a7a8:	andeq	sl, r1, ip, asr #32
    a7ac:	andeq	sl, r1, lr, asr #32
    a7b0:	andeq	r1, r2, sl, lsr #28
    a7b4:	andeq	sl, r1, ip, lsl r0
    a7b8:	mcrvs	5, 2, fp, cr4, cr0, {3}
    a7bc:	stmdavs	sp, {r2, r3, r4, r5, r7, r8, ip, sp, pc}^
    a7c0:	and	r4, r1, r6, lsl #12
    a7c4:	orrslt	r6, r4, r4, lsr #16
    a7c8:	strtmi	r6, [r9], -r0, ror #16
    a7cc:	b	ff2c87b4 <fchmod@plt+0xff2c5370>
    a7d0:	mvnsle	r2, r0, lsl #16
    a7d4:	ldrtmi	r2, [r0], -r3, lsl #2
    a7d8:			; <UNDEFINED> instruction: 0xf812f010
    a7dc:	stmdavs	r3!, {r2, r8, fp, lr}^
    a7e0:			; <UNDEFINED> instruction: 0x46024479
    a7e4:			; <UNDEFINED> instruction: 0xf00a2010
    a7e8:	movwcs	pc, #6415	; 0x190f	; <UNPREDICTABLE>
    a7ec:	ldcllt	3, cr7, [r0, #-140]!	; 0xffffff74
    a7f0:	andeq	sl, r1, r0
    a7f4:	mvnsmi	lr, sp, lsr #18
    a7f8:	cdpvs	0, 4, cr11, cr5, cr2, {4}
    a7fc:			; <UNDEFINED> instruction: 0xf8dfb1fd
    a800:	svcmi	0x00118044
    a804:	ldrbtmi	r4, [pc], #-1272	; a80c <fchmod@plt+0x73c8>
    a808:	stmdavs	fp!, {r0, r1, r2, sp, lr, pc}^
    a80c:	stmdavs	r4!, {r0, r9, sl, ip, pc}^
    a810:			; <UNDEFINED> instruction: 0xf00a9400
    a814:	stmdavs	sp!, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    a818:	smlabbcs	r0, sp, r1, fp
    a81c:			; <UNDEFINED> instruction: 0xf00c6868
    a820:	strbmi	pc, [r2], -r7, lsr #22	; <UNPREDICTABLE>
    a824:			; <UNDEFINED> instruction: 0x46044639
    a828:	stmibvs	r3!, {r7, sp}
    a82c:	streq	pc, [r4], -r3, asr #32
    a830:			; <UNDEFINED> instruction: 0x61a669e3
    a834:	mvnle	r2, r0, lsl #22
    a838:	mvnvs	r6, fp, lsr #17
    a83c:	andlt	lr, r2, r5, ror #15
    a840:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a844:	andeq	sl, r1, ip, lsr r1
    a848:	strdeq	r9, [r1], -lr
    a84c:			; <UNDEFINED> instruction: 0x460cb570
    a850:	strmi	fp, [r5], -r4, lsl #1
    a854:			; <UNDEFINED> instruction: 0x46114616
    a858:	andcs	r4, r3, #32, 12	; 0x2000000
    a85c:			; <UNDEFINED> instruction: 0xffaef00f
    a860:	strmi	r2, [r2], -r1, lsl #2
    a864:	subseq	pc, r8, r4, lsl #2
    a868:			; <UNDEFINED> instruction: 0xf00e9203
    a86c:	smlatbcs	r1, r3, lr, pc	; <UNPREDICTABLE>
    a870:			; <UNDEFINED> instruction: 0xf1049002
    a874:			; <UNDEFINED> instruction: 0xf00e0098
    a878:	ldmib	sp, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    a87c:	strtmi	r3, [r9], -r2, lsl #4
    a880:	stmdami	r9, {ip, pc}
    a884:			; <UNDEFINED> instruction: 0xf00c4478
    a888:			; <UNDEFINED> instruction: 0x4631fc75
    a88c:	andcs	r4, r1, #32, 12	; 0x2000000
    a890:			; <UNDEFINED> instruction: 0xff94f00f
    a894:	strmi	r4, [r2], -r9, lsr #12
    a898:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    a89c:	pop	{r2, ip, sp, pc}
    a8a0:			; <UNDEFINED> instruction: 0xf00c4070
    a8a4:	svclt	0x0000bd07
    a8a8:	andeq	r9, r1, r0, lsr #31
    a8ac:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    a8b0:			; <UNDEFINED> instruction: 0x46054918
    a8b4:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
    a8b8:	strlt	r4, [r0, #-2840]	; 0xfffff4e8
    a8bc:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
    a8c0:	ldmdbmi	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    a8c4:	ldmdavs	r2, {r2, r3, r5, r6, r9, sl, lr}
    a8c8:			; <UNDEFINED> instruction: 0xf04f9205
    a8cc:	strtmi	r0, [r0], -r0, lsl #4
    a8d0:	ldmdapl	lr, {r9, sp}^
    a8d4:	ldmibvs	r9, {r0, r1, r4, r5, fp, sp, lr}^
    a8d8:	ldc2l	0, cr15, [ip, #-28]	; 0xffffffe4
    a8dc:			; <UNDEFINED> instruction: 0x46206833
    a8e0:			; <UNDEFINED> instruction: 0xf00769d9
    a8e4:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    a8e8:	ldmdavs	r9, {r1, r2, r3, fp, lr}
    a8ec:			; <UNDEFINED> instruction: 0xf0104478
    a8f0:			; <UNDEFINED> instruction: 0x4601fcf1
    a8f4:			; <UNDEFINED> instruction: 0xf0074620
    a8f8:	stmdbmi	fp, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    a8fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a900:	stc2l	0, cr15, [r8, #-28]!	; 0xffffffe4
    a904:	strtmi	r4, [r9], -r0, lsr #12
    a908:	ldc2l	0, cr15, [r6, #-28]!	; 0xffffffe4
    a90c:			; <UNDEFINED> instruction: 0xf0074620
    a910:	svclt	0x0000fe0f
    a914:			; <UNDEFINED> instruction: 0x000353b2
    a918:	andeq	r0, r0, r4, lsr #5
    a91c:	andeq	r5, r3, r8, lsr #7
    a920:	andeq	r0, r0, ip, lsr #5
    a924:	andeq	sl, r1, ip, rrx
    a928:	andeq	sl, r1, r2, rrx
    a92c:	stmiavs	r4, {r4, r8, sl, ip, sp, pc}^
    a930:	blx	84696e <fchmod@plt+0x84352a>
    a934:	ldclt	0, cr6, [r0, #-128]	; 0xffffff80
    a938:	andcs	r4, r5, #344064	; 0x54000
    a93c:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    a940:	ldcmi	0, cr2, [r4], {-0}
    a944:	b	fedc892c <fchmod@plt+0xfedc54e8>
    a948:	bmi	51d59c <fchmod@plt+0x51a158>
    a94c:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    a950:	ldrbtmi	r4, [sl], #-3347	; 0xfffff2ed
    a954:	andcs	r4, r1, r1, lsl #12
    a958:	stc	7, cr15, [ip], #-992	; 0xfffffc20
    a95c:	andcs	r4, r5, #278528	; 0x44000
    a960:	ldrbtmi	r2, [r9], #-0
    a964:	b	fe9c894c <fchmod@plt+0xfe9c5508>
    a968:	andcs	r4, r1, r1, lsl #12
    a96c:	stc	7, cr15, [r2], #-992	; 0xfffffc20
    a970:	stmdbmi	sp, {r0, r1, r5, r9, sl, lr}
    a974:	stmdbpl	r3!, {r0, r2, r9, sp}^
    a978:	ldrbtmi	r2, [r9], #-0
    a97c:			; <UNDEFINED> instruction: 0xf7f8681c
    a980:			; <UNDEFINED> instruction: 0x4601ea9a
    a984:			; <UNDEFINED> instruction: 0xf00c4620
    a988:	andcs	pc, r0, pc, lsl #28
    a98c:	bl	feac8974 <fchmod@plt+0xfeac5530>
    a990:	andeq	sl, r1, r6, lsr #32
    a994:	andeq	r5, r3, ip, lsl r3
    a998:	andeq	sl, r1, sl, asr #32
    a99c:	andeq	r1, r2, r2, asr #17
    a9a0:	andeq	r0, r0, r4, lsr #6
    a9a4:	andeq	sl, r1, r6, asr #32
    a9a8:	andeq	r6, r1, r6, ror #22
    a9ac:	andcs	r4, r5, #933888	; 0xe4000
    a9b0:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    a9b4:	ldcmi	0, cr2, [r8], #-0
    a9b8:	b	1f489a0 <fchmod@plt+0x1f4555c>
    a9bc:	ldrbtmi	r4, [ip], #-2615	; 0xfffff5c9
    a9c0:			; <UNDEFINED> instruction: 0x4601447a
    a9c4:			; <UNDEFINED> instruction: 0xf7f82001
    a9c8:	ldmdbmi	r5!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    a9cc:	andcs	r2, r0, r5, lsl #4
    a9d0:			; <UNDEFINED> instruction: 0xf7f84479
    a9d4:			; <UNDEFINED> instruction: 0x4601ea70
    a9d8:			; <UNDEFINED> instruction: 0xf7f82001
    a9dc:	ldmdbmi	r1!, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    a9e0:	andcs	r2, r0, r5, lsl #4
    a9e4:			; <UNDEFINED> instruction: 0xf7f84479
    a9e8:	strmi	lr, [r1], -r6, ror #20
    a9ec:			; <UNDEFINED> instruction: 0xf7f82001
    a9f0:	pushmi	{r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    a9f4:	andcs	r2, r0, r5, lsl #4
    a9f8:			; <UNDEFINED> instruction: 0xf7f84479
    a9fc:			; <UNDEFINED> instruction: 0x4601ea5c
    aa00:			; <UNDEFINED> instruction: 0xf7f82001
    aa04:	stmdbmi	r9!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    aa08:	andcs	r2, r0, r5, lsl #4
    aa0c:			; <UNDEFINED> instruction: 0xf7f84479
    aa10:			; <UNDEFINED> instruction: 0x4601ea52
    aa14:			; <UNDEFINED> instruction: 0xf7f82001
    aa18:	stmdbmi	r5!, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    aa1c:	andcs	r2, r0, r5, lsl #4
    aa20:			; <UNDEFINED> instruction: 0xf7f84479
    aa24:	bmi	90534c <fchmod@plt+0x901f08>
    aa28:			; <UNDEFINED> instruction: 0x4601447a
    aa2c:			; <UNDEFINED> instruction: 0xf7f82001
    aa30:	stmdbmi	r1!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    aa34:	andcs	r2, r0, r5, lsl #4
    aa38:			; <UNDEFINED> instruction: 0xf7f84479
    aa3c:	bmi	805334 <fchmod@plt+0x801ef0>
    aa40:			; <UNDEFINED> instruction: 0x4601447a
    aa44:			; <UNDEFINED> instruction: 0xf7f82001
    aa48:	ldmdbmi	sp, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    aa4c:	andcs	r2, r0, r5, lsl #4
    aa50:			; <UNDEFINED> instruction: 0xf7f84479
    aa54:			; <UNDEFINED> instruction: 0x4601ea30
    aa58:			; <UNDEFINED> instruction: 0xf7f82001
    aa5c:	ldmdbmi	r9, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    aa60:	andcs	r2, r0, r5, lsl #4
    aa64:			; <UNDEFINED> instruction: 0xf7f84479
    aa68:	strmi	lr, [r1], -r6, lsr #20
    aa6c:			; <UNDEFINED> instruction: 0xf7f82001
    aa70:	blmi	585900 <fchmod@plt+0x5824bc>
    aa74:	andcs	r4, r5, #344064	; 0x54000
    aa78:	stmiapl	r3!, {sp}^
    aa7c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    aa80:	b	648a68 <fchmod@plt+0x645624>
    aa84:	strtmi	r4, [r0], -r1, lsl #12
    aa88:	stc2	0, cr15, [lr, #48]	; 0x30
    aa8c:			; <UNDEFINED> instruction: 0xf7f82000
    aa90:	svclt	0x0000eb2a
    aa94:	andeq	sl, r1, r2, ror r0
    aa98:	andeq	r5, r3, sl, lsr #5
    aa9c:	andeq	r1, r2, r4, asr r8
    aaa0:	andeq	sl, r1, ip, ror r0
    aaa4:	andeq	sl, r1, r8, asr #17
    aaa8:	andeq	sl, r1, r8, lsr #18
    aaac:	muleq	r1, r0, r9
    aab0:			; <UNDEFINED> instruction: 0x0001a9b8
    aab4:	andeq	r9, r1, r0, lsr #28
    aab8:	andeq	sl, r1, r4, asr sl
    aabc:	strheq	fp, [r1], -ip
    aac0:	strheq	fp, [r1], -ip
    aac4:	andeq	fp, r1, r0, asr #3
    aac8:	andeq	r0, r0, r4, lsr #6
    aacc:	andeq	r6, r1, r4, ror #20
    aad0:			; <UNDEFINED> instruction: 0x460db570
    aad4:	andcs	r6, r8, r6, asr #19
    aad8:	mrrc2	0, 0, pc, ip, cr12	; <UNPREDICTABLE>
    aadc:	strtmi	r4, [r8], -r4, lsl #12
    aae0:	ldc2l	0, cr15, [r0], #-48	; 0xffffffd0
    aae4:	andcs	r6, r0, #7536640	; 0x730000
    aae8:	andcs	lr, r0, r4, asr #19
    aaec:	rsbsvs	r6, r4, ip, lsl r0
    aaf0:	svclt	0x0000bd70
    aaf4:	mvnsmi	lr, sp, lsr #18
    aaf8:	strmi	r4, [r8], -r6, lsl #12
    aafc:			; <UNDEFINED> instruction: 0xf7f84688
    ab00:	strdcc	lr, [r2], -r8
    ab04:	mcrr2	0, 0, pc, r6, cr12	; <UNPREDICTABLE>
    ab08:	strmi	r4, [r7], -r1, asr #12
    ab0c:	b	1848af4 <fchmod@plt+0x18456b0>
    ab10:			; <UNDEFINED> instruction: 0xf7f84640
    ab14:			; <UNDEFINED> instruction: 0x1c79eaee
    ab18:	andcs	r1, r0, fp, lsr r8
    ab1c:			; <UNDEFINED> instruction: 0x463b7058
    ab20:			; <UNDEFINED> instruction: 0xb322783a
    ab24:	ldmdavc	ip, {r2, r3, r5, r9, fp, sp}^
    ab28:	streq	pc, [r1, #-259]	; 0xfffffefd
    ab2c:	stfcsd	f5, [ip], #-144	; 0xffffff70
    ab30:	stccs	15, cr11, [r0], {24}
    ab34:	eorle	r7, r4, r8, lsl r0
    ab38:	eorle	r4, r2, sp, lsl #5
    ab3c:	svccs	0x0002f813
    ab40:	mvnle	r2, r0, lsl #20
    ab44:	orrslt	r7, r3, fp, lsr r8
    ab48:			; <UNDEFINED> instruction: 0x463c4d13
    ab4c:			; <UNDEFINED> instruction: 0x4621447d
    ab50:			; <UNDEFINED> instruction: 0xf00d4630
    ab54:			; <UNDEFINED> instruction: 0x4601fa9b
    ab58:			; <UNDEFINED> instruction: 0xf00f4628
    ab5c:	strtmi	pc, [r0], -sp, ror #26
    ab60:	b	ff1c8b48 <fchmod@plt+0xff1c5704>
    ab64:	ldrmi	r1, [ip], #-3139	; 0xfffff3bd
    ab68:	blcs	28bfc <fchmod@plt+0x257b8>
    ab6c:	ldrtmi	sp, [r8], -pc, ror #3
    ab70:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ab74:	ldmdblt	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab78:	strtmi	r4, [fp], -r2, lsr #12
    ab7c:	bicsle	r2, r1, r0, lsl #20
    ab80:	stmdbmi	r6, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ab84:	andcs	r2, r0, r5, lsl #4
    ab88:			; <UNDEFINED> instruction: 0xf7f84479
    ab8c:	ldmdavs	r1!, {r2, r4, r7, r8, fp, sp, lr, pc}
    ab90:			; <UNDEFINED> instruction: 0xf00d4642
    ab94:	svclt	0x0000f80b
    ab98:	andeq	r5, r3, r8, ror #12
    ab9c:	ldrdeq	fp, [r1], -ip
    aba0:	strmi	fp, [r8], -r8, lsl #10
    aba4:			; <UNDEFINED> instruction: 0xf8c0f00c
    aba8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    abac:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
    abb0:	andeq	r5, r3, sl, ror #8
    abb4:			; <UNDEFINED> instruction: 0x4608b510
    abb8:			; <UNDEFINED> instruction: 0xf8b6f00c
    abbc:	ldrbtmi	r4, [ip], #-3076	; 0xfffff3fc
    abc0:	stmdami	r4, {r0, r1, r9, sl, lr}
    abc4:	ldrbtmi	r6, [r8], #-35	; 0xffffffdd
    abc8:			; <UNDEFINED> instruction: 0xf8d0f00c
    abcc:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
    abd0:	andeq	r5, r3, r6, asr r4
    abd4:	andeq	sl, r1, r6, lsr pc
    abd8:	strlt	r2, [r8, #-0]
    abdc:	blx	fe2c6c18 <fchmod@plt+0xfe2c37d4>
    abe0:	stmdbmi	r4, {r0, r9, sp}
    abe4:	pop	{r2, fp, lr}
    abe8:	ldrbtmi	r4, [r9], #-8
    abec:			; <UNDEFINED> instruction: 0xf7f84478
    abf0:	svclt	0x0000ba91
    abf4:	strheq	fp, [r1], -r2
    abf8:	strheq	fp, [r1], -r4
    abfc:			; <UNDEFINED> instruction: 0xf00db508
    ac00:	pop	{r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    ac04:			; <UNDEFINED> instruction: 0xf00c4008
    ac08:	svclt	0x0000bb37
    ac0c:	strmi	r6, [r8], -r3, lsl #19
    ac10:	svclt	0x00181e19
    ac14:			; <UNDEFINED> instruction: 0xf7ff2101
    ac18:	svclt	0x0000b843
    ac1c:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
    ac20:	ldrbtmi	r4, [lr], #-3626	; 0xfffff1d6
    ac24:	eorsle	r2, sp, r0, lsl #24
    ac28:	stccs	8, cr6, [r0, #-276]	; 0xfffffeec
    ac2c:			; <UNDEFINED> instruction: 0x4628d13a
    ac30:			; <UNDEFINED> instruction: 0xff24f007
    ac34:			; <UNDEFINED> instruction: 0xf0064620
    ac38:	stmvs	r3, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    ac3c:	blcs	19c454 <fchmod@plt+0x199010>
    ac40:			; <UNDEFINED> instruction: 0xf00fd125
    ac44:	strmi	pc, [r5], -r1, asr #23
    ac48:			; <UNDEFINED> instruction: 0xf00f4628
    ac4c:	orrslt	pc, r0, fp, ror #23
    ac50:	blcs	65064 <fchmod@plt+0x61c20>
    ac54:	blvs	fe10143c <fchmod@plt+0xfe0fdff8>
    ac58:	mvnsle	r4, r3, lsr #5
    ac5c:			; <UNDEFINED> instruction: 0xf7ff2001
    ac60:	andcs	pc, r5, #311296	; 0x4c000
    ac64:	ldmdbmi	sl, {r4, r6, r8, r9, ip, sp, pc}
    ac68:	ldrbtmi	r2, [r9], #-0
    ac6c:	stmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac70:			; <UNDEFINED> instruction: 0xf0106861
    ac74:			; <UNDEFINED> instruction: 0x4628fa1b
    ac78:	blx	fff46cbe <fchmod@plt+0xfff4387a>
    ac7c:			; <UNDEFINED> instruction: 0xf0064620
    ac80:			; <UNDEFINED> instruction: 0xf006fee1
    ac84:			; <UNDEFINED> instruction: 0xf008ff47
    ac88:	andcs	pc, r0, r7, ror #17
    ac8c:	ldmdbmi	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    ac90:	strtmi	r2, [r8], -r5, lsl #4
    ac94:			; <UNDEFINED> instruction: 0xf7f84479
    ac98:	stmdavs	r1!, {r1, r2, r3, r8, fp, sp, lr, pc}^
    ac9c:	blx	1c6ce4 <fchmod@plt+0x1c38a0>
    aca0:	ldcllt	0, cr2, [r0, #-0]
    aca4:	andcs	r4, r5, #12, 18	; 0x30000
    aca8:	ldrbtmi	r2, [r9], #-0
    acac:	stmdb	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    acb0:	ldmpl	r3!, {r1, r3, r8, r9, fp, lr}^
    acb4:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    acb8:			; <UNDEFINED> instruction: 0xff78f00c
    acbc:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    acc0:	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acc4:			; <UNDEFINED> instruction: 0xf00b6861
    acc8:	svclt	0x0000fa6f
    accc:	andeq	r5, r3, r6, asr #32
    acd0:	andeq	fp, r1, lr, lsl #1
    acd4:	andeq	fp, r1, r8, lsr r0
    acd8:	andeq	fp, r1, r2
    acdc:	andeq	r0, r0, ip, lsr #5
    ace0:	andeq	fp, r1, r2, ror r0
    ace4:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
    ace8:	ldrbtmi	r4, [lr], #-3611	; 0xfffff1e5
    acec:	stmdavs	r5, {r2, r7, r8, ip, sp, pc}^
    acf0:			; <UNDEFINED> instruction: 0xf006b975
    acf4:	strtmi	pc, [r0], -r1, asr #29
    acf8:	cdp2	0, 8, cr15, cr4, cr6, {0}
    acfc:	blcs	a4f10 <fchmod@plt+0xa1acc>
    ad00:	blcc	17ed74 <fchmod@plt+0x17b930>
    ad04:	stmdale	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
    ad08:			; <UNDEFINED> instruction: 0xff04f006
    ad0c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    ad10:	andcs	r4, r5, #294912	; 0x48000
    ad14:	ldrbtmi	r2, [r9], #-0
    ad18:	stmia	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad1c:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    ad20:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    ad24:			; <UNDEFINED> instruction: 0xff42f00c
    ad28:	strtmi	r4, [r8], -lr, lsl #18
    ad2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ad30:	stmia	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad34:			; <UNDEFINED> instruction: 0xf00b4621
    ad38:	stmdbmi	fp, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
    ad3c:	strtmi	r2, [r8], -r5, lsl #4
    ad40:			; <UNDEFINED> instruction: 0xf7f84479
    ad44:			; <UNDEFINED> instruction: 0x4605e8b8
    ad48:			; <UNDEFINED> instruction: 0xf0064620
    ad4c:	strtmi	pc, [r1], -pc, lsr #26
    ad50:	strtmi	r4, [r8], -r2, lsl #12
    ad54:	blx	a46d88 <fchmod@plt+0xa43944>
    ad58:	andeq	r4, r3, lr, ror pc
    ad5c:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    ad60:	andeq	r0, r0, ip, lsr #5
    ad64:	andeq	fp, r1, sl, rrx
    ad68:	andeq	fp, r1, r4, lsr r0
    ad6c:	mvnsmi	lr, sp, lsr #18
    ad70:	stmdavc	fp, {r2, r3, r9, sl, lr}
    ad74:	stmdbmi	r2, {r2, r7, ip, sp, pc}^
    ad78:	blcs	1a1d688 <fchmod@plt+0x1a1a244>
    ad7c:			; <UNDEFINED> instruction: 0xf8df4479
    ad80:	stmpl	sl, {r3, r8, pc}
    ad84:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
    ad88:			; <UNDEFINED> instruction: 0xf04f9203
    ad8c:	eorle	r0, r5, r0, lsl #4
    ad90:			; <UNDEFINED> instruction: 0xf7f84606
    ad94:	andcs	lr, r8, #3571712	; 0x368000
    ad98:	bl	3539a0 <fchmod@plt+0x35055c>
    ad9c:	andvs	r0, r3, r2, lsl #2
    ada0:	strtmi	r4, [r0], -r5, lsl #12
    ada4:	svc	0x00eaf7f7
    ada8:	adcmi	r9, r2, #8192	; 0x2000
    adac:	ldmdavc	r2, {r2, r3, r4, r6, ip, lr, pc}
    adb0:	bcs	ecc4 <fchmod@plt+0xb880>
    adb4:	movwcs	fp, #7960	; 0x1f18
    adb8:	cmple	r5, r0, lsl #22
    adbc:	blcs	8a4e70 <fchmod@plt+0x8a1a2c>
    adc0:			; <UNDEFINED> instruction: 0xf009d052
    adc4:	bmi	c8a5d8 <fchmod@plt+0xc87194>
    adc8:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    adcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    add0:	subsmi	r9, sl, r3, lsl #22
    add4:	andlt	sp, r4, r1, asr r1
    add8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    addc:	andcs	r4, r5, #44, 18	; 0xb0000
    ade0:	stcmi	0, cr2, [ip], #-0
    ade4:	cfstrsmi	mvf4, [ip, #-484]!	; 0xfffffe1c
    ade8:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    adec:	svcmi	0x002c4a2b
    adf0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    adf4:	ldrbtmi	r4, [pc], #-1149	; adfc <fchmod@plt+0x79b8>
    adf8:	strcs	r3, [r1], -ip, lsl #8
    adfc:	andcs	r4, r1, r1, lsl #12
    ae00:	ldmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae04:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
    ae08:			; <UNDEFINED> instruction: 0xf854e003
    ae0c:			; <UNDEFINED> instruction: 0xf8546c0c
    ae10:	andcs	r1, r5, #4, 24	; 0x400
    ae14:			; <UNDEFINED> instruction: 0xf7f82000
    ae18:	strcc	lr, [ip], #-2126	; 0xfffff7b2
    ae1c:	ldrtmi	r4, [r2], -fp, lsr #12
    ae20:	andls	r4, r0, r9, lsr r6
    ae24:			; <UNDEFINED> instruction: 0xf7f82001
    ae28:			; <UNDEFINED> instruction: 0xf854e9c6
    ae2c:	stccs	12, cr5, [r0, #-32]	; 0xffffffe0
    ae30:	ldmdbmi	sp, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    ae34:	strtmi	r2, [r8], -r5, lsl #4
    ae38:			; <UNDEFINED> instruction: 0xf7f84479
    ae3c:			; <UNDEFINED> instruction: 0x4601e83c
    ae40:			; <UNDEFINED> instruction: 0xf7f82001
    ae44:	blmi	68552c <fchmod@plt+0x6820e8>
    ae48:	andcs	r4, r5, #409600	; 0x64000
    ae4c:			; <UNDEFINED> instruction: 0xf8584628
    ae50:	ldrbtmi	r3, [r9], #-3
    ae54:			; <UNDEFINED> instruction: 0xf7f8681c
    ae58:	strmi	lr, [r1], -lr, lsr #16
    ae5c:			; <UNDEFINED> instruction: 0xf00c4620
    ae60:	strtmi	pc, [r8], -r3, lsr #23
    ae64:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae68:	andcs	r4, r5, #294912	; 0x48000
    ae6c:	ldrbtmi	r2, [r9], #-0
    ae70:	stmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae74:			; <UNDEFINED> instruction: 0xf00c6831
    ae78:			; <UNDEFINED> instruction: 0xf7f8fe99
    ae7c:	svclt	0x0000e828
    ae80:	andeq	r4, r3, ip, ror #29
    ae84:	andeq	r0, r0, r4, lsr #5
    ae88:	andeq	r4, r3, r4, ror #29
    ae8c:	muleq	r3, lr, lr
    ae90:	andeq	fp, r1, r8, lsl r0
    ae94:	andeq	r3, r3, r4, lsl ip
    ae98:	andeq	fp, r1, r0
    ae9c:	andeq	r1, r2, r2, lsr #8
    aea0:	andeq	fp, r1, r2, rrx
    aea4:	andeq	sl, r1, r6, asr #31
    aea8:	andeq	fp, r1, r0, lsr r0
    aeac:	andeq	r0, r0, r4, lsr #6
    aeb0:	andeq	r6, r1, lr, lsl #13
    aeb4:	andeq	fp, r1, r6, rrx
    aeb8:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    aebc:	strtmi	r4, [r5], -r4, lsl #12
    aec0:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    aec4:	svc	0x0098f7f7
    aec8:			; <UNDEFINED> instruction: 0xf7f74628
    aecc:	stccs	15, cr14, [r0], {150}	; 0x96
    aed0:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    aed4:	svclt	0x00004770
    aed8:			; <UNDEFINED> instruction: 0x4608b510
    aedc:			; <UNDEFINED> instruction: 0xf006460c
    aee0:	smlattlt	r0, fp, fp, pc	; <UNPREDICTABLE>
    aee4:	stmdbmi	r4, {r4, r8, sl, fp, ip, sp, pc}
    aee8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    aeec:	svc	0x00e2f7f7
    aef0:			; <UNDEFINED> instruction: 0xf00c4621
    aef4:	svclt	0x0000fe5b
    aef8:	andeq	fp, r1, r2, lsl r0
    aefc:			; <UNDEFINED> instruction: 0x460cb538
    af00:	stmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    af04:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    af08:	stmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af0c:	stmdavs	r0!, {r2, sp, lr, pc}^
    af10:	ldm	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af14:	stmdblt	r0, {r0, r2, r9, sl, lr}^
    af18:	stccs	8, cr6, [r0], {36}	; 0x24
    af1c:	stmdami	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    af20:	ldrhtmi	lr, [r8], -sp
    af24:			; <UNDEFINED> instruction: 0xf7f84478
    af28:	stmdbmi	r7, {r0, r1, r2, r4, r5, r9, fp, ip, sp, pc}
    af2c:	andcs	r2, r0, r5, lsl #4
    af30:			; <UNDEFINED> instruction: 0xf7f74479
    af34:	stmdavs	r1!, {r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    af38:			; <UNDEFINED> instruction: 0xf00b462a
    af3c:	svclt	0x0000f935
    af40:	andeq	fp, r1, sl, lsl r0
    af44:	strdeq	sl, [r1], -ip
    af48:	andeq	fp, r1, r4
    af4c:	svcmi	0x00f0e92d
    af50:	vpush	{s8-s163}
    af54:	blmi	fe72db64 <fchmod@plt+0xfe72a720>
    af58:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    af5c:	ldmpl	r3, {r0, r1, r3, r4, r7, sl, fp, lr}^
    af60:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    af64:	movwls	r6, #30747	; 0x781b
    af68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af6c:	stmib	sp, {r8, r9, sp}^
    af70:	movwls	r3, #25348	; 0x6304
    af74:			; <UNDEFINED> instruction: 0xf0002900
    af78:	stmdavs	r7, {r1, r4, r8, pc}^
    af7c:			; <UNDEFINED> instruction: 0xf0402f00
    af80:	blmi	fe4eb3c0 <fchmod@plt+0xfe4e7f7c>
    af84:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    af88:			; <UNDEFINED> instruction: 0xf00c9301
    af8c:	ldmibmi	r1, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    af90:			; <UNDEFINED> instruction: 0x46054479
    af94:	mrc	7, 5, APSR_nzcv, cr4, cr7, {7}
    af98:	stmdacs	r0, {r2, r9, sl, lr}
    af9c:	rscshi	pc, r7, r0
    afa0:			; <UNDEFINED> instruction: 0xf00b9700
    afa4:	strcs	pc, [r0, #-2451]	; 0xfffff66d
    afa8:	tstcs	r4, r4
    afac:			; <UNDEFINED> instruction: 0xf0074630
    afb0:	ldrhlt	pc, [r8, #153]	; 0x99	; <UNPREDICTABLE>
    afb4:			; <UNDEFINED> instruction: 0xf7f84620
    afb8:	stmdacs	sl, {r4, r9, fp, sp, lr, pc}
    afbc:	svclt	0x00084606
    afc0:	rscsle	r3, r2, r1, lsl #10
    afc4:	mvnsle	r1, r3, asr #24
    afc8:			; <UNDEFINED> instruction: 0xf7f84620
    afcc:	bmi	fe0c5484 <fchmod@plt+0xfe0c2040>
    afd0:	ldrbtmi	r4, [sl], #-2941	; 0xfffff483
    afd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    afd8:	subsmi	r9, sl, r7, lsl #22
    afdc:	sbcshi	pc, r5, r0, asr #32
    afe0:	andlt	r9, r9, r0, lsl #16
    afe4:	blhi	c62e0 <fchmod@plt+0xc2e9c>
    afe8:	svchi	0x00f0e8bd
    afec:	eorle	r2, r5, r3, lsr #28
    aff0:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    aff4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aff8:			; <UNDEFINED> instruction: 0xf0124640
    affc:	and	pc, fp, r3, lsl #30
    b000:			; <UNDEFINED> instruction: 0xf990f007
    b004:			; <UNDEFINED> instruction: 0xf1b6b9b8
    b008:	svclt	0x00183fff
    b00c:	svclt	0x00142e0a
    b010:	andcs	r2, r0, r1
    b014:	adchi	pc, lr, r0
    b018:			; <UNDEFINED> instruction: 0x46404631
    b01c:			; <UNDEFINED> instruction: 0xff1af012
    b020:			; <UNDEFINED> instruction: 0xf7f84620
    b024:	ldrdcs	lr, [r4, -sl]
    b028:	strmi	r2, [r6], -sl, lsl #16
    b02c:			; <UNDEFINED> instruction: 0xf007d1e8
    b030:	rorlt	pc, r9, r9	; <UNPREDICTABLE>
    b034:			; <UNDEFINED> instruction: 0xf1093501
    b038:	strb	r0, [r4, r1, lsl #18]!
    b03c:			; <UNDEFINED> instruction: 0xf7f84620
    b040:			; <UNDEFINED> instruction: 0xf1b0e9cc
    b044:	svclt	0x00183fff
    b048:	adcle	r2, sl, sl, lsl #16
    b04c:			; <UNDEFINED> instruction: 0xf7f84620
    b050:			; <UNDEFINED> instruction: 0xf1b0e9c4
    b054:	svclt	0x00183fff
    b058:	mvnle	r2, sl, lsl #16
    b05c:	strbmi	lr, [r0], -r1, lsr #15
    b060:			; <UNDEFINED> instruction: 0xffaef012
    b064:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
    b068:	addeq	r4, r9, r8, lsr r6
    b06c:			; <UNDEFINED> instruction: 0xf9a2f00c
    b070:	vstrls	d9, [r6, #-16]
    b074:	bl	157c80 <fchmod@plt+0x15483c>
    b078:	ldrbmi	r0, [sp, #-2819]	; 0xfffff4fd
    b07c:	rsbsle	r4, r4, #7340032	; 0x700000
    b080:	cdp	3, 0, cr2, cr8, cr1, {0}
    b084:			; <UNDEFINED> instruction: 0xf04f4a10
    b088:	ldrbmi	r0, [ip], -r0, lsl #20
    b08c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b090:	mul	sl, fp, r6
    b094:	svceq	0x0000f1ba
    b098:			; <UNDEFINED> instruction: 0xf04fd005
    b09c:			; <UNDEFINED> instruction: 0xf04f0a00
    b0a0:			; <UNDEFINED> instruction: 0xf8050300
    b0a4:	adcmi	r3, ip, #256	; 0x100
    b0a8:	stmdavc	r8!, {r2, r3, r4, r8, fp, ip, lr, pc}
    b0ac:	bl	1dc96c <fchmod@plt+0x1d9528>
    b0b0:	strcc	r0, [r1, #-2312]	; 0xfffff6f8
    b0b4:	suble	r2, r7, ip, asr r8
    b0b8:			; <UNDEFINED> instruction: 0xf0072104
    b0bc:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    b0c0:			; <UNDEFINED> instruction: 0xf1bad1e8
    b0c4:	mvnle	r0, r0, lsl #30
    b0c8:	bleq	874fc <fchmod@plt+0x840b8>
    b0cc:			; <UNDEFINED> instruction: 0xf10842ac
    b0d0:			; <UNDEFINED> instruction: 0xf8c90804
    b0d4:			; <UNDEFINED> instruction: 0xf04f6000
    b0d8:	bl	1cd8e4 <fchmod@plt+0x1ca4a0>
    b0dc:	b	13cd504 <fchmod@plt+0x13ca0c0>
    b0e0:	stmiale	r2!, {r0, r1, r3, r7, fp}^
    b0e4:	bmi	44694c <fchmod@plt+0x443508>
    b0e8:			; <UNDEFINED> instruction: 0x463e44b8
    b0ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b0f0:	movwcs	r7, #43	; 0x2b
    b0f4:	andcc	pc, r0, r9, asr #17
    b0f8:	svceq	0x0004f856
    b0fc:			; <UNDEFINED> instruction: 0xf00cb110
    b100:	eorsvs	pc, r0, r1, ror #18
    b104:	ldrhle	r4, [r7, #80]!	; 0x50
    b108:	strls	r2, [r3, -r0, lsl #2]
    b10c:			; <UNDEFINED> instruction: 0xf00c4608
    b110:	bmi	ccaf6c <fchmod@plt+0xcc7b28>
    b114:	stmdage	r3, {r1, r4, r5, r8, fp, lr}
    b118:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b11c:	cdp2	0, 1, cr15, cr8, cr12, {0}
    b120:	ldmdavs	r8, {r0, r8, r9, fp, ip, pc}
    b124:	suble	r2, r6, r0, lsl #16
    b128:	cdp2	0, 6, cr15, cr10, cr11, {0}
    b12c:	stmdals	r3, {r0, r8, r9, fp, ip, pc}
    b130:	bvs	6e51a4 <fchmod@plt+0x6e1d60>
    b134:	blls	1cf9c <fchmod@plt+0x19b58>
    b138:	movwls	r4, #771	; 0x303
    b13c:	cdp2	0, 7, cr15, cr14, cr11, {0}
    b140:			; <UNDEFINED> instruction: 0xf00a2001
    b144:	str	pc, [ip, -r1, asr #30]!
    b148:	strtmi	r9, [r9], -r4, lsl #20
    b14c:	ldrtmi	r9, [r0], -r6, lsl #22
    b150:			; <UNDEFINED> instruction: 0x3c013a01
    b154:	bne	ff491fc8 <fchmod@plt+0xff48eb84>
    b158:	mcr	7, 2, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    b15c:	addsmi	r1, ip, #1712	; 0x6b0
    b160:	cdp	8, 1, cr13, cr8, cr1, {5}
    b164:			; <UNDEFINED> instruction: 0x46354a10
    b168:			; <UNDEFINED> instruction: 0xf100e7be
    b16c:			; <UNDEFINED> instruction: 0xf04f0904
    b170:	ldr	r0, [r9, r4, lsl #16]!
    b174:			; <UNDEFINED> instruction: 0xf47f3601
    b178:	ldmdbmi	sl, {r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    b17c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b180:	mrc	7, 4, APSR_nzcv, cr8, cr7, {7}
    b184:			; <UNDEFINED> instruction: 0xf00b4629
    b188:			; <UNDEFINED> instruction: 0xf7f7f80f
    b18c:	ldmdbmi	r6, {r5, r7, r9, sl, fp, sp, lr, pc}
    b190:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b194:	mcr	7, 4, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    b198:			; <UNDEFINED> instruction: 0xf00b4629
    b19c:	ldmdbmi	r3, {r0, r1, r5, fp, ip, sp, lr, pc}
    b1a0:	andcs	r2, r0, r5, lsl #4
    b1a4:			; <UNDEFINED> instruction: 0xf7f74479
    b1a8:	blmi	286bc8 <fchmod@plt+0x283784>
    b1ac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b1b0:			; <UNDEFINED> instruction: 0xf00c6819
    b1b4:	stmdbmi	lr, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    b1b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b1bc:	mrc	7, 3, APSR_nzcv, cr10, cr7, {7}
    b1c0:	ldc2l	0, cr15, [r4], #48	; 0x30
    b1c4:	andeq	r4, r3, r0, lsl sp
    b1c8:	andeq	r0, r0, r4, lsr #5
    b1cc:	andeq	r4, r3, r6, lsl #26
    b1d0:	andeq	r0, r0, ip, lsr #5
    b1d4:	ldrdeq	lr, [r1], -r4
    b1d8:	muleq	r3, r6, ip
    b1dc:	andeq	fp, r1, ip, ror #10
    b1e0:	ldrdeq	r3, [r3], -r2
    b1e4:	strdeq	sl, [r1], -lr
    b1e8:	andeq	sl, r1, sl, asr #27
    b1ec:	andeq	sl, r1, r8, lsl #22
    b1f0:	strdeq	sl, [r1], -r2
    b1f4:	svcmi	0x00f0e92d
    b1f8:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    b1fc:	ldrmi	r8, [ip], -r4, lsl #22
    b200:	strmi	r4, [r7], -sp, lsl #21
    b204:	strmi	r4, [r8], sp, lsl #23
    b208:	tstcs	r3, sl, ror r4
    b20c:			; <UNDEFINED> instruction: 0xf8dfb089
    b210:	ldmpl	r3, {r4, r5, r9, sp, pc}^
    b214:	ldrbtmi	r9, [sl], #3350	; 0xd16
    b218:	movwls	r6, #30747	; 0x781b
    b21c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b220:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    b224:	stmib	sp, {r8, r9, sp}^
    b228:	strtmi	r3, [r8], -r4, lsl #6
    b22c:			; <UNDEFINED> instruction: 0xf00f9306
    b230:	strmi	pc, [r2], -r7, ror #21
    b234:	svceq	0x0000f1b9
    b238:	addshi	pc, pc, r0
    b23c:	ldrdcc	pc, [r4], -r9
    b240:	stmibmi	r0, {r0, r1, r3, r4, r6, fp, sp, lr}
    b244:	addvc	pc, r0, pc, asr #8
    b248:			; <UNDEFINED> instruction: 0xf0094479
    b24c:	stmdbvs	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    b250:	svclt	0x001842a5
    b254:	stmdble	r6, {r0, r8, r9, fp, sp}
    b258:	bleq	b47670 <fchmod@plt+0xb4422c>
    b25c:			; <UNDEFINED> instruction: 0x46584631
    b260:	stc2	0, cr15, [lr], {9}
    b264:	bmi	1e3980c <fchmod@plt+0x1e363c8>
    b268:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
    b26c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b270:	subsmi	r9, sl, r7, lsl #22
    b274:	sbcshi	pc, sp, r0, asr #32
    b278:	ldc	0, cr11, [sp], #36	; 0x24
    b27c:	pop	{r2, r8, r9, fp, pc}
    b280:	usub8mi	r8, r8, r0
    b284:			; <UNDEFINED> instruction: 0xf0094631
    b288:	stmdacs	r0, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    b28c:	strtmi	sp, [r8], -fp, ror #1
    b290:			; <UNDEFINED> instruction: 0xf928f7ff
    b294:	mvnle	r2, r0, lsl #16
    b298:	svceq	0x0000f1b9
    b29c:			; <UNDEFINED> instruction: 0xf8d9d070
    b2a0:	andcc	r0, r8, r4
    b2a4:			; <UNDEFINED> instruction: 0xf91ef7ff
    b2a8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    b2ac:			; <UNDEFINED> instruction: 0x4649d1db
    b2b0:			; <UNDEFINED> instruction: 0xf0094630
    b2b4:	stmdacs	r0, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    b2b8:	blge	13f614 <fchmod@plt+0x13c1d0>
    b2bc:	mcr	8, 0, r6, cr8, cr1, {1}
    b2c0:			; <UNDEFINED> instruction: 0x46183a10
    b2c4:			; <UNDEFINED> instruction: 0xf8f8f00a
    b2c8:	beq	446b30 <fchmod@plt+0x4436ec>
    b2cc:	mrc2	0, 3, pc, cr8, cr2, {0}
    b2d0:	andcs	r4, r5, #1540096	; 0x178000
    b2d4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    b2d8:	stcl	7, cr15, [ip, #988]!	; 0x3dc
    b2dc:	strmi	r2, [r3], -r1, lsl #2
    b2e0:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx8
    b2e4:			; <UNDEFINED> instruction: 0xf00f3a10
    b2e8:	smlabbcs	r1, fp, sl, pc	; <UNPREDICTABLE>
    b2ec:			; <UNDEFINED> instruction: 0xf1054603
    b2f0:	mcr	0, 0, r0, cr8, cr8, {2}
    b2f4:			; <UNDEFINED> instruction: 0xf00e3a90
    b2f8:	ldmdbmi	r5, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}^
    b2fc:			; <UNDEFINED> instruction: 0xf8d52205
    b300:	stcls	0, cr12, [r6, #-64]	; 0xffffffc0
    b304:	ldrbmi	r9, [r8], -r3
    b308:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    b30c:	eorne	pc, ip, r1, asr r8	; <UNPREDICTABLE>
    b310:	ldcl	7, cr15, [r0, #988]	; 0x3dc
    b314:	vnmls.f64	d9, d8, d3
    b318:	vmov	r2, s19
    b31c:	stmib	sp, {r4, r9, fp, ip}^
    b320:	ldrtmi	r5, [r8], -r0
    b324:	mrc2	0, 0, pc, cr4, cr2, {0}
    b328:	beq	446b90 <fchmod@plt+0x44374c>
    b32c:	mcr2	0, 5, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
    b330:	andcs	r4, r5, #72, 18	; 0x120000
    b334:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    b338:	ldc	7, cr15, [ip, #988]!	; 0x3dc
    b33c:	strmi	r2, [r5], -r1, lsl #2
    b340:			; <UNDEFINED> instruction: 0xf00f4620
    b344:	tstcs	r1, sp, asr sl	; <UNPREDICTABLE>
    b348:			; <UNDEFINED> instruction: 0xf1044602
    b34c:	andls	r0, r3, #88	; 0x58
    b350:			; <UNDEFINED> instruction: 0xf930f00e
    b354:	ldrdmi	pc, [r4], -r9
    b358:	bls	dcc04 <fchmod@plt+0xd97c0>
    b35c:	strls	r6, [r0], #-2148	; 0xfffff79c
    b360:	ldrtmi	r4, [r8], -r3, lsl #12
    b364:	ldc2l	0, cr15, [r4, #72]!	; 0x48
    b368:			; <UNDEFINED> instruction: 0xf7ff4630
    b36c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    b370:	svcge	0x0079f47f
    b374:	andeq	pc, r0, r8, asr #17
    b378:	blmi	e05154 <fchmod@plt+0xe01d10>
    b37c:			; <UNDEFINED> instruction: 0xe760447b
    b380:	bleq	4477bc <fchmod@plt+0x444378>
    b384:			; <UNDEFINED> instruction: 0x46586831
    b388:			; <UNDEFINED> instruction: 0xf896f00a
    b38c:			; <UNDEFINED> instruction: 0xf0124658
    b390:	ldmdbmi	r2!, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
    b394:	strbmi	r2, [r8], -r5, lsl #4
    b398:			; <UNDEFINED> instruction: 0xf7f74479
    b39c:	smlabbcs	r1, ip, sp, lr
    b3a0:	strtmi	r4, [r8], -r3, lsl #12
    b3a4:	bcc	fe446bcc <fchmod@plt+0xfe443788>
    b3a8:	blx	ac73ec <fchmod@plt+0xac3fa8>
    b3ac:	strmi	r2, [r3], -r1, lsl #2
    b3b0:	subseq	pc, r8, r5, lsl #2
    b3b4:	bcc	446bdc <fchmod@plt+0x443798>
    b3b8:			; <UNDEFINED> instruction: 0xf8fcf00e
    b3bc:	andcs	r4, r5, #36, 18	; 0x90000
    b3c0:			; <UNDEFINED> instruction: 0xc010f8d5
    b3c4:	andls	r9, r3, r6, lsl #26
    b3c8:			; <UNDEFINED> instruction: 0xf85a4648
    b3cc:			; <UNDEFINED> instruction: 0xf8511001
    b3d0:			; <UNDEFINED> instruction: 0xf7f7102c
    b3d4:	blls	10699c <fchmod@plt+0x103558>
    b3d8:	bcs	446c40 <fchmod@plt+0x4437fc>
    b3dc:	bne	fe446c44 <fchmod@plt+0xfe443800>
    b3e0:	andpl	lr, r0, sp, asr #19
    b3e4:			; <UNDEFINED> instruction: 0xf0124638
    b3e8:			; <UNDEFINED> instruction: 0x4658fdb3
    b3ec:	mcr2	0, 2, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
    b3f0:	blcs	25dc4 <fchmod@plt+0x22980>
    b3f4:	ldmdbmi	sl, {r3, r4, r5, r7, ip, lr, pc}
    b3f8:	strbmi	r2, [r8], -r5, lsl #4
    b3fc:			; <UNDEFINED> instruction: 0xf7f74479
    b400:	tstcs	r1, sl, asr sp
    b404:	strtmi	r4, [r0], -r5, lsl #12
    b408:			; <UNDEFINED> instruction: 0xf9faf00f
    b40c:	andls	r2, r3, r1, lsl #2
    b410:	subseq	pc, r8, r4, lsl #2
    b414:			; <UNDEFINED> instruction: 0xf8cef00e
    b418:	strtmi	r9, [r9], -r3, lsl #20
    b41c:	ldrtmi	r4, [r8], -r3, lsl #12
    b420:	ldc2	0, cr15, [r6, #72]	; 0x48
    b424:	andpl	pc, r0, pc, asr #8
    b428:	stc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    b42c:	addsle	r2, fp, r0, lsl #16
    b430:			; <UNDEFINED> instruction: 0xf7f7e719
    b434:	svclt	0x0000ed4c
    b438:	andeq	r4, r3, r0, ror #20
    b43c:	andeq	r0, r0, r4, lsr #5
    b440:	andeq	r4, r3, r2, asr sl
    b444:	andeq	fp, r1, r0, asr #11
    b448:	strdeq	r4, [r3], -lr
    b44c:	andeq	fp, r1, r6, lsl #11
    b450:	andeq	r0, r0, r8, lsl #5
    b454:	andeq	fp, r1, r6, asr #10
    b458:	andeq	r1, r2, r8, lsr r2
    b45c:	andeq	fp, r1, r4, asr #9
    b460:	andeq	fp, r1, r4, lsr r4
    b464:			; <UNDEFINED> instruction: 0x4604b510
    b468:			; <UNDEFINED> instruction: 0xf810f001
    b46c:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    b470:	tstlt	r2, sl, lsl sl
    b474:	stmdami	r4, {r4, r8, sl, fp, ip, sp, pc}
    b478:	andcs	r4, r1, #34603008	; 0x2100000
    b47c:	pop	{r1, r3, r4, r9, ip, sp, lr}
    b480:	ldrbtmi	r4, [r8], #-16
    b484:	ldmlt	sl!, {r0, r1, r2, r3, ip, sp, lr, pc}^
    b488:	andeq	r4, r3, r2, asr sp
    b48c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b490:	strmi	fp, [pc], -r4, lsl #1
    b494:	ldmib	sp, {r1, r2, r4, r9, sl, lr}^
    b498:	ldrmi	r9, [sp], -lr, lsl #16
    b49c:			; <UNDEFINED> instruction: 0xf7ff4604
    b4a0:			; <UNDEFINED> instruction: 0xf8dff821
    b4a4:	ldrbtmi	sl, [sl], #992	; 0x3e0
    b4a8:			; <UNDEFINED> instruction: 0xf0402800
    b4ac:	adcsmi	r8, r4, #1073741834	; 0x4000000a
    b4b0:	sbchi	pc, r3, r0
    b4b4:	vfnmsne.f16	s13, s20, s7	; <UNPREDICTABLE>
    b4b8:	stmdale	sl, {r2, r9, fp, sp}^
    b4bc:	svceq	0x0000f1b9
    b4c0:	stccs	0, cr13, [r0, #-104]	; 0xffffff98
    b4c4:	msrhi	CPSR_sxc, r0
    b4c8:	ldrdcc	pc, [r4], -r9
    b4cc:	strtmi	r2, [r0], -r3, lsl #2
    b4d0:	andls	r6, r2, #5898240	; 0x5a0000
    b4d4:			; <UNDEFINED> instruction: 0xf994f00f
    b4d8:	bls	9dc8c <fchmod@plt+0x9a848>
    b4dc:			; <UNDEFINED> instruction: 0x46034479
    b4e0:	addvc	pc, r0, pc, asr #8
    b4e4:	blx	fe447510 <fchmod@plt+0xfe4440cc>
    b4e8:	strbmi	r4, [r8], -r9, lsr #12
    b4ec:	blx	34751a <fchmod@plt+0x3440d6>
    b4f0:			; <UNDEFINED> instruction: 0xf0002800
    b4f4:	stmdbvs	r3!, {r0, r2, r3, r6, r8, pc}
    b4f8:	bcs	53368 <fchmod@plt+0x4ff24>
    b4fc:	orrhi	pc, pc, r0, asr #4
    b500:			; <UNDEFINED> instruction: 0xf0002b05
    b504:			; <UNDEFINED> instruction: 0xf8d480be
    b508:	tstlt	fp, ip, lsr #1
    b50c:	blcs	a5580 <fchmod@plt+0xa213c>
    b510:	msrhi	SPSR_fsx, r0
    b514:	subsle	r2, r5, r0, lsl #28
    b518:	rsbsle	r2, sp, r0, lsl #26
    b51c:	andcs	r4, r5, #3588096	; 0x36c000
    b520:	ldrbtmi	r2, [r9], #-0
    b524:	stcl	7, cr15, [r6], {247}	; 0xf7
    b528:	strmi	r2, [r3], -r1, lsl #2
    b52c:	ldrmi	r4, [ip], -r0, lsr #12
    b530:			; <UNDEFINED> instruction: 0xf966f00f
    b534:	strtmi	r6, [r1], -fp, ror #16
    b538:			; <UNDEFINED> instruction: 0x4602685b
    b53c:			; <UNDEFINED> instruction: 0xf0129810
    b540:	ldmibmi	r3, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}^
    b544:	addvc	pc, r0, pc, asr #8
    b548:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    b54c:	blx	1747578 <fchmod@plt+0x1744134>
    b550:	andcs	lr, r5, #25
    b554:	stmibmi	pc, {r0, r2, r3, r4, r5, r8, r9, ip, sp, pc}^	; <UNPREDICTABLE>
    b558:			; <UNDEFINED> instruction: 0xf7f74479
    b55c:	smlatbcs	r1, ip, ip, lr
    b560:	strtmi	r4, [r0], -r3, lsl #12
    b564:			; <UNDEFINED> instruction: 0xf00f461c
    b568:	stmdavs	fp!, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
    b56c:	ldmdavs	fp, {r0, r5, r9, sl, lr}^
    b570:	ldmdals	r0, {r1, r9, sl, lr}
    b574:	stc2l	0, cr15, [ip], #72	; 0x48
    b578:	vst2.<illegal width 64>	{d20,d22}, [pc], r7
    b57c:	strcs	r7, [r0, #-128]	; 0xffffff80
    b580:			; <UNDEFINED> instruction: 0xf0094479
    b584:	stmibmi	r5, {r0, r6, r9, fp, ip, sp, lr, pc}^
    b588:	vst1.8	{d20-d22}, [pc :128], sl
    b58c:	ldrbtmi	r7, [r9], #-128	; 0xffffff80
    b590:	blx	ec75bc <fchmod@plt+0xec4178>
    b594:	ldrdcc	pc, [r0], -r8
    b598:			; <UNDEFINED> instruction: 0xf8c83301
    b59c:	strtmi	r3, [r8], -r0
    b5a0:	pop	{r2, ip, sp, pc}
    b5a4:	ldmibmi	lr!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b5a8:			; <UNDEFINED> instruction: 0xf7f74479
    b5ac:	smlabbcs	r1, r4, ip, lr
    b5b0:	strtmi	r4, [r0], -r5, lsl #12
    b5b4:			; <UNDEFINED> instruction: 0xf924f00f
    b5b8:	strmi	r4, [r2], -r9, lsr #12
    b5bc:			; <UNDEFINED> instruction: 0xf0129810
    b5c0:	ldrb	pc, [r9, r7, asr #25]	; <UNPREDICTABLE>
    b5c4:	addvs	pc, r0, pc, asr #8
    b5c8:	mrrc2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    b5cc:	adcle	r2, r3, r0, lsl #16
    b5d0:			; <UNDEFINED> instruction: 0xf7fe4620
    b5d4:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    b5d8:	stmdbvs	r3!, {r1, r2, r3, r4, r7, r8, ip, lr, pc}
    b5dc:	addsle	r2, fp, r4, lsl #22
    b5e0:	andcs	r4, r5, #176, 18	; 0x2c0000
    b5e4:			; <UNDEFINED> instruction: 0xf7f74479
    b5e8:	tstcs	r1, r6, ror #24
    b5ec:	strtmi	r4, [r0], -r5, lsl #12
    b5f0:			; <UNDEFINED> instruction: 0xf906f00f
    b5f4:	strmi	r2, [r0], r1, lsl #2
    b5f8:			; <UNDEFINED> instruction: 0xf00f4638
    b5fc:	strbmi	pc, [r1], -r1, lsl #18	; <UNPREDICTABLE>
    b600:	strtmi	r4, [r8], -r2, lsl #12
    b604:	ldc2l	0, cr15, [r8, #-60]!	; 0xffffffc4
    b608:			; <UNDEFINED> instruction: 0xf7ff4620
    b60c:	blmi	fe9cb2c0 <fchmod@plt+0xfe9c7e7c>
    b610:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    b614:			; <UNDEFINED> instruction: 0xe7c260de
    b618:	andcs	r4, r5, #164, 18	; 0x290000
    b61c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b620:	mcrr	7, 15, pc, r8, cr7	; <UNPREDICTABLE>
    b624:	strmi	r2, [r5], -r1, lsl #2
    b628:			; <UNDEFINED> instruction: 0xf00f4620
    b62c:	strtmi	pc, [r9], -r9, ror #17
    b630:	ldmdals	r0, {r1, r9, sl, lr}
    b634:	stc2	0, cr15, [ip], {18}
    b638:	andcs	lr, r5, #34340864	; 0x20c0000
    b63c:			; <UNDEFINED> instruction: 0xf0002d00
    b640:	ldmibmi	fp, {r0, r1, r2, r3, r4, r6, r7, pc}
    b644:			; <UNDEFINED> instruction: 0xf7f74479
    b648:	tstcs	r1, r6, lsr ip
    b64c:	strtmi	r4, [r0], -r3, lsl #12
    b650:			; <UNDEFINED> instruction: 0xf00f461c
    b654:	stmdavs	fp!, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    b658:	ldmdavs	fp, {r0, r5, r9, sl, lr}^
    b65c:	ldmdals	r0, {r1, r9, sl, lr}
    b660:	ldc2l	0, cr15, [r6], #-72	; 0xffffffb8
    b664:	movwcs	r9, #6413	; 0x190d
    b668:	vst1.8	{d18-d21}, [pc], r0
    b66c:	ldrmi	r7, [r5], -r0, lsl #1
    b670:	ldmibmi	r0, {r0, r1, r3, ip, sp, lr}
    b674:			; <UNDEFINED> instruction: 0xf0094479
    b678:	strtmi	pc, [r8], -r7, asr #19
    b67c:	pop	{r2, ip, sp, pc}
    b680:			; <UNDEFINED> instruction: 0xf8d487f0
    b684:	blcs	1795c <fchmod@plt+0x14518>
    b688:	rschi	pc, r6, r0
    b68c:	stfcsd	f3, [r0, #-952]	; 0xfffffc48
    b690:	sbchi	pc, sp, r0
    b694:	andcs	r4, r5, #136, 18	; 0x220000
    b698:	ldrbtmi	r2, [r9], #-0
    b69c:	stc	7, cr15, [sl], {247}	; 0xf7
    b6a0:	strmi	r2, [r3], -r1, lsl #2
    b6a4:	ldrmi	r4, [ip], -r0, lsr #12
    b6a8:			; <UNDEFINED> instruction: 0xf8aaf00f
    b6ac:	strtmi	r6, [r1], -fp, ror #16
    b6b0:			; <UNDEFINED> instruction: 0x4602685b
    b6b4:			; <UNDEFINED> instruction: 0xf0129810
    b6b8:	stmibmi	r0, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
    b6bc:	addvc	pc, r0, pc, asr #8
    b6c0:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    b6c4:			; <UNDEFINED> instruction: 0xf9a0f009
    b6c8:	bmi	1f85444 <fchmod@plt+0x1f82000>
    b6cc:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    b6d0:	ldmdblt	r2!, {r1, r4, fp, sp, lr}
    b6d4:	ldrdcs	pc, [ip], r4	; <UNPREDICTABLE>
    b6d8:	sbcsle	r2, r8, r0, lsl #20
    b6dc:	bcs	a572c <fchmod@plt+0xa22e8>
    b6e0:	ldmdavs	r8, {r0, r2, r4, r6, r7, r8, ip, lr, pc}^
    b6e4:	blls	313af8 <fchmod@plt+0x3106b4>
    b6e8:	andsvs	r2, r8, r1, lsl #10
    b6ec:			; <UNDEFINED> instruction: 0xf888f00f
    b6f0:	ldrbtmi	r4, [r9], #-2420	; 0xfffff68c
    b6f4:	vst1.8	{d20-d22}, [pc], r2
    b6f8:			; <UNDEFINED> instruction: 0xf0097080
    b6fc:	strb	pc, [lr, -r5, lsl #19]	; <UNPREDICTABLE>
    b700:	vst2.16	{d20,d22}, [pc :256], r1
    b704:	strcs	r7, [r3, #-128]	; 0xffffff80
    b708:			; <UNDEFINED> instruction: 0xf0094479
    b70c:			; <UNDEFINED> instruction: 0x4628f97d
    b710:	pop	{r2, ip, sp, pc}
    b714:	strdcs	r8, [r3, -r0]
    b718:			; <UNDEFINED> instruction: 0xf00f4620
    b71c:	stmdbmi	fp!, {r0, r4, r5, r6, fp, ip, sp, lr, pc}^
    b720:			; <UNDEFINED> instruction: 0x46024479
    b724:	addvc	pc, r0, pc, asr #8
    b728:			; <UNDEFINED> instruction: 0xf96ef009
    b72c:	eoreq	pc, ip, r4, lsl #2
    b730:			; <UNDEFINED> instruction: 0xf0094649
    b734:	stmdacs	r0, {r0, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    b738:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {3}
    b73c:	andcs	r4, r5, #100, 18	; 0x190000
    b740:			; <UNDEFINED> instruction: 0xf7f74479
    b744:			; <UNDEFINED> instruction: 0x2101ebb8
    b748:	strtmi	r4, [r0], -r5, lsl #12
    b74c:			; <UNDEFINED> instruction: 0xf858f00f
    b750:	andls	r2, r2, r1, lsl #2
    b754:	subseq	pc, r8, r4, lsl #2
    b758:			; <UNDEFINED> instruction: 0xff2cf00d
    b75c:	strtmi	r9, [r9], -r2, lsl #20
    b760:	ldmdals	r0, {r0, r1, r9, sl, lr}
    b764:	blx	ffd477b6 <fchmod@plt+0xffd44372>
    b768:	andpl	pc, r0, pc, asr #8
    b76c:	blx	fe34976e <fchmod@plt+0xfe34632a>
    b770:	rsble	r2, pc, r0, lsl #16
    b774:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    b778:	blcs	1257ec <fchmod@plt+0x1223a8>
    b77c:	strcs	fp, [r2, #-3980]	; 0xfffff074
    b780:	ldmdbmi	r5, {r0, r8, sl, sp}^
    b784:	addvc	pc, r0, pc, asr #8
    b788:			; <UNDEFINED> instruction: 0xf0094479
    b78c:			; <UNDEFINED> instruction: 0xe6faf93d
    b790:	andcs	r4, r5, #1343488	; 0x148000
    b794:			; <UNDEFINED> instruction: 0xf7f74479
    b798:			; <UNDEFINED> instruction: 0xf8d9eb8e
    b79c:	tstcs	r3, r4
    b7a0:	andls	r6, r3, #5373952	; 0x520000
    b7a4:	strtmi	r4, [r0], -r3, lsl #12
    b7a8:			; <UNDEFINED> instruction: 0xf00f461c
    b7ac:	tstcs	r1, r9, lsr #16	; <UNPREDICTABLE>
    b7b0:			; <UNDEFINED> instruction: 0xf1059002
    b7b4:			; <UNDEFINED> instruction: 0xf00d0018
    b7b8:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    b7bc:	strtmi	r3, [r1], -r2, lsl #4
    b7c0:	ldmdals	r0, {ip, pc}
    b7c4:	blx	ff147816 <fchmod@plt+0xff1443d2>
    b7c8:	andpl	pc, r0, pc, asr #8
    b7cc:	blx	17497ce <fchmod@plt+0x174638a>
    b7d0:	eorsle	r2, sp, r0, lsl #16
    b7d4:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    b7d8:	blcs	12584c <fchmod@plt+0x122408>
    b7dc:	strcs	fp, [r2, #-3980]	; 0xfffff074
    b7e0:	stmdbmi	r0, {r0, r8, sl, sp}^
    b7e4:	addvc	pc, r0, pc, asr #8
    b7e8:			; <UNDEFINED> instruction: 0xf0094479
    b7ec:	strb	pc, [sl], sp, lsl #18	; <UNPREDICTABLE>
    b7f0:	vst2.8	{d20,d22}, [pc :256]!
    b7f4:	strcs	r7, [r1, #-128]	; 0xffffff80
    b7f8:			; <UNDEFINED> instruction: 0xf0094479
    b7fc:	strb	pc, [lr], r5, lsl #18	; <UNPREDICTABLE>
    b800:	ldrbtmi	r4, [r9], #-2362	; 0xfffff6c6
    b804:	bl	15c97e8 <fchmod@plt+0x15c63a4>
    b808:	strmi	r2, [r5], -r1, lsl #2
    b80c:			; <UNDEFINED> instruction: 0xf00e4620
    b810:	qsub8mi	pc, r9, r7	; <UNPREDICTABLE>
    b814:	ldmdals	r0, {r1, r9, sl, lr}
    b818:	blx	fe6c786a <fchmod@plt+0xfe6c4426>
    b81c:	ldmdbmi	r4!, {r1, r5, r8, r9, sl, sp, lr, pc}
    b820:	addvc	pc, r0, pc, asr #8
    b824:	ldrbtmi	r2, [r9], #-1283	; 0xfffffafd
    b828:			; <UNDEFINED> instruction: 0xf8eef009
    b82c:	ldmdbmi	r1!, {r0, r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}
    b830:	strtmi	r2, [r8], -r5, lsl #4
    b834:			; <UNDEFINED> instruction: 0xf7f74479
    b838:	tstcs	r1, lr, lsr fp
    b83c:	strtmi	r4, [r0], -r5, lsl #12
    b840:			; <UNDEFINED> instruction: 0xffdef00e
    b844:	strmi	r4, [r2], -r9, lsr #12
    b848:			; <UNDEFINED> instruction: 0xf0129810
    b84c:	ldr	pc, [r4, -r1, lsl #23]!
    b850:	strb	r4, [r6, r5, lsl #12]
    b854:	ldr	r4, [r4, r5, lsl #12]
    b858:	strtmi	r2, [r0], -r3, lsl #2
    b85c:			; <UNDEFINED> instruction: 0xffd0f00e
    b860:	strtmi	r4, [r0], -r3, lsl #12
    b864:			; <UNDEFINED> instruction: 0xf00f461c
    b868:	blmi	9098f4 <fchmod@plt+0x9064b0>
    b86c:	bicsvc	pc, pc, pc, asr #8
    b870:	ldrbtmi	r4, [fp], #-2594	; 0xfffff5de
    b874:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    b878:	stmdami	r1!, {r0, ip, pc}
    b87c:			; <UNDEFINED> instruction: 0xf00a4478
    b880:	svclt	0x0000fbcb
    b884:	andeq	r4, r3, r2, asr #15
    b888:	andeq	fp, r1, r8, ror #8
    b88c:	andeq	fp, r1, r2, ror #12
    b890:	muleq	r1, sl, r6
    b894:	andeq	fp, r1, r8, lsr #13
    b898:	ldrdeq	fp, [r1], -r4
    b89c:	ldrdeq	fp, [r1], -sl
    b8a0:	andeq	fp, r1, ip, lsl #13
    b8a4:	andeq	fp, r1, r4, ror r5
    b8a8:	andeq	r4, r3, r2, asr #23
    b8ac:	muleq	r1, lr, r5
    b8b0:	andeq	fp, r1, r0, lsl #5
    b8b4:	andeq	fp, r1, r4, lsr #5
    b8b8:	ldrdeq	fp, [r1], -r6
    b8bc:	andeq	fp, r1, r6, lsl r4
    b8c0:	andeq	r0, r0, r8, lsr r3
    b8c4:	andeq	fp, r1, lr, lsl #8
    b8c8:	andeq	fp, r1, ip, lsl #3
    b8cc:	muleq	r1, ip, r2
    b8d0:	andeq	fp, r1, r0, lsr #5
    b8d4:			; <UNDEFINED> instruction: 0x000348be
    b8d8:	andeq	fp, r1, r0, lsr #4
    b8dc:	andeq	fp, r1, r0, ror #3
    b8e0:	andeq	r4, r3, lr, asr r8
    b8e4:	andeq	fp, r1, r0, asr #3
    b8e8:	andeq	fp, r1, r8, lsr r3
    b8ec:	strdeq	fp, [r1], -r6
    b8f0:	ldrdeq	fp, [r1], -lr
    b8f4:	andeq	fp, r1, r8, ror r2
    b8f8:			; <UNDEFINED> instruction: 0x0001b1b6
    b8fc:	andeq	fp, r1, r6, lsr #17
    b900:	ldrdeq	fp, [r1], -ip
    b904:			; <UNDEFINED> instruction: 0x4604b510
    b908:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
    b90c:	ldrdcs	pc, [ip], r4	; <UNPREDICTABLE>
    b910:	movwcc	r6, #6419	; 0x1913
    b914:	ldflts	f6, [r0, #-76]	; 0xffffffb4
    b918:	blmi	ff9de0b8 <fchmod@plt+0xff9dac74>
    b91c:	mvnsmi	lr, #737280	; 0xb4000
    b920:	rscslt	r4, r1, r9, ror r4
    b924:	ldrbtmi	r4, [sl], #-2789	; 0xfffff51b
    b928:	stmiapl	fp, {r1, r2, r9, ip, pc}^
    b92c:	ldmdavs	fp, {r2, r4, r9, sl, lr}
    b930:			; <UNDEFINED> instruction: 0xf04f936f
    b934:	blmi	ff88c53c <fchmod@plt+0xff8890f8>
    b938:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b93c:	bmi	ff877eb0 <fchmod@plt+0xff874a6c>
    b940:	ldrbtmi	r4, [sl], #-3037	; 0xfffff423
    b944:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b948:	subsmi	r9, sl, pc, ror #22
    b94c:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
    b950:	pop	{r0, r4, r5, r6, ip, sp, pc}
    b954:			; <UNDEFINED> instruction: 0xf7fe83f0
    b958:	blmi	ff70b1d4 <fchmod@plt+0xff707d90>
    b95c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b960:	blcs	125fd4 <fchmod@plt+0x122b90>
    b964:	blcs	829a0 <fchmod@plt+0x7f55c>
    b968:	cmphi	r8, r0, lsl #6	; <UNPREDICTABLE>
    b96c:	ldrdcs	r4, [r1, #167]	; 0xa7
    b970:	movwls	r4, #2263	; 0x8d7
    b974:	blmi	ff5dcb64 <fchmod@plt+0xff5d9720>
    b978:	ldrbtmi	r3, [r8], #-532	; 0xfffffdec
    b97c:			; <UNDEFINED> instruction: 0xf00a447b
    b980:	svcne	0x005afb4b
    b984:	svclt	0x00982a01
    b988:	stmiale	pc!, {r0, r8, sl, sp}^	; <UNPREDICTABLE>
    b98c:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    b990:	stccs	8, cr6, [r0], {28}
    b994:			; <UNDEFINED> instruction: 0xf8dfd03f
    b998:	strcs	r8, [r5], -r4, asr #6
    b99c:	ldrbtmi	r4, [r8], #4048	; 0xfd0
    b9a0:	ands	r4, r4, pc, ror r4
    b9a4:			; <UNDEFINED> instruction: 0x46414632
    b9a8:			; <UNDEFINED> instruction: 0xf7f72000
    b9ac:	smlabbcs	r1, r4, sl, lr
    b9b0:	stmdavs	r0!, {r0, r7, r9, sl, lr}^
    b9b4:			; <UNDEFINED> instruction: 0xff24f00e
    b9b8:	strmi	r4, [r2], -r9, asr #12
    b9bc:			; <UNDEFINED> instruction: 0xf7f72001
    b9c0:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    b9c4:	ldrdcc	pc, [ip], r3	; <UNPREDICTABLE>
    b9c8:	andsvs	r6, sp, r4, lsr #16
    b9cc:	stmdavs	r0!, {r2, r3, r4, r8, r9, ip, sp, pc}^
    b9d0:	ldc2l	0, cr15, [ip, #-0]
    b9d4:			; <UNDEFINED> instruction: 0xf8d36863
    b9d8:	ldmdbvs	sl, {r2, r3, r5, r7, ip, sp}
    b9dc:			; <UNDEFINED> instruction: 0xddf32a01
    b9e0:	bls	19e8cc <fchmod@plt+0x19b488>
    b9e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b9e8:	blcs	e605c <fchmod@plt+0xe2c18>
    b9ec:	stcle	0, cr13, [r4], {218}	; 0xda
    b9f0:	tstle	r5, r2, lsl #22
    b9f4:			; <UNDEFINED> instruction: 0x46394632
    b9f8:	svcne	0x001ae7d6
    b9fc:	ldmible	r9!, {r1, r9, fp, sp}^
    ba00:	ldrhcs	r4, [r5, #168]	; 0xa8
    ba04:	movwls	r4, #2232	; 0x8b8
    ba08:	blmi	fee1cbf8 <fchmod@plt+0xfee197b4>
    ba0c:	ldrbtmi	r3, [r8], #-532	; 0xfffffdec
    ba10:			; <UNDEFINED> instruction: 0xf00a447b
    ba14:	bmi	fedca620 <fchmod@plt+0xfedc71dc>
    ba18:	movwls	sl, #23306	; 0x5b0a
    ba1c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ba20:	stmdals	r7, {r0, r1, r2, r8, r9, sp}
    ba24:	cdp2	0, 2, cr15, cr4, cr14, {0}
    ba28:	stmdacs	r0, {r2, r9, sl, lr}
    ba2c:	svcls	0x0007d15f
    ba30:			; <UNDEFINED> instruction: 0xf00e4638
    ba34:	blls	18b308 <fchmod@plt+0x187ec4>
    ba38:	ldmdavs	fp, {r3, r4, sp, lr}
    ba3c:	rscsle	r2, r0, r0, lsl #22
    ba40:	stcge	14, cr9, [fp, #-32]	; 0xffffffe0
    ba44:			; <UNDEFINED> instruction: 0xf0006830
    ba48:	ldmdavs	r3!, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
    ba4c:	bmi	fe7a5d34 <fchmod@plt+0xfe7a28f0>
    ba50:	ldrdvs	pc, [ip], r3	; <UNPREDICTABLE>
    ba54:	movteq	lr, #2816	; 0xb00
    ba58:			; <UNDEFINED> instruction: 0xf10368f9
    ba5c:	blls	18ea6c <fchmod@plt+0x18b628>
    ba60:	strbmi	r7, [r1, #-564]!	; 0xfffffdcc
    ba64:			; <UNDEFINED> instruction: 0xf101589e
    ba68:	rscsvs	r0, sl, r1, lsl #4
    ba6c:	ldmibvs	r6!, {r1, r2, r4, r5, fp, sp, lr}
    ba70:	vhadd.u8	d22, d0, d30
    ba74:	bmi	fe7ebce8 <fchmod@plt+0xfe7e88a4>
    ba78:	ldrbtmi	r6, [sl], #-252	; 0xffffff04
    ba7c:	movwcc	r6, #6163	; 0x1813
    ba80:	blcs	1a3ad4 <fchmod@plt+0x1a0690>
    ba84:	rschi	pc, r2, r0, lsl #4
    ba88:	tstcs	r3, r5, lsl #30
    ba8c:	ldcmi	12, cr4, [fp, #616]	; 0x268
    ba90:	ldrbtmi	r6, [ip], #-2104	; 0xfffff7c8
    ba94:	cdp2	0, 11, cr15, cr4, cr14, {0}
    ba98:	ldmib	r4, {r0, r2, r3, r4, r5, r6, sl, lr}^
    ba9c:	stmdavs	ip!, {r1, r9, sl, ip, sp}
    baa0:	stmib	sp, {r0, r1, r2, r4, r7, r8, fp, lr}^
    baa4:	ldrbtmi	r6, [r9], #-1024	; 0xfffffc00
    baa8:	andcs	r4, r1, r2, lsl #12
    baac:			; <UNDEFINED> instruction: 0xffacf008
    bab0:	ldmdbvs	fp, {r0, r1, r3, r4, r5, fp, sp, lr}
    bab4:	vqdmulh.s<illegal width 8>	d2, d0, d7
    bab8:	stmdage	ip, {r0, r1, r4, r5, r7, pc}
    babc:	stmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bac0:			; <UNDEFINED> instruction: 0xb3289b05
    bac4:	andcs	r6, r0, #1769472	; 0x1b0000
    bac8:			; <UNDEFINED> instruction: 0xf8d32002
    bacc:	andsvs	r3, sl, ip, lsr #1
    bad0:	blx	1ec7b00 <fchmod@plt+0x1ec46bc>
    bad4:	bls	19e8c4 <fchmod@plt+0x19b480>
    bad8:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    badc:			; <UNDEFINED> instruction: 0xf47f2b00
    bae0:	stmdals	r7, {r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    bae4:	stc2l	0, cr15, [r4, #56]	; 0x38
    bae8:	stmdacs	r0, {r2, r9, sl, lr}
    baec:	blls	1ffd70 <fchmod@plt+0x1fc92c>
    baf0:	blcs	25d64 <fchmod@plt+0x22920>
    baf4:	svcge	0x0023f43f
    baf8:	vst1.32	{d20-d21}, [pc], r2
    bafc:	stmmi	r2, {r0, r3, r4, r7, r8, ip, sp, lr}
    bb00:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    bb04:	andscc	r4, r4, #132096	; 0x20400
    bb08:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    bb0c:	blx	fe147b3c <fchmod@plt+0xfe1446f8>
    bb10:	tstcs	r1, r8, lsl r8
    bb14:	cdp2	0, 7, cr15, cr4, cr14, {0}
    bb18:	stmdbls	r6, {r0, r2, r3, r4, r5, r6, r8, r9, fp, lr}
    bb1c:	strmi	r5, [r2], -r9, asr #17
    bb20:			; <UNDEFINED> instruction: 0xf00aa80c
    bb24:	blls	30aad0 <fchmod@plt+0x30768c>
    bb28:	blcs	11a738 <fchmod@plt+0x1172f4>
    bb2c:	adcshi	pc, r0, r0, lsl #4
    bb30:			; <UNDEFINED> instruction: 0xf003e8df
    bb34:			; <UNDEFINED> instruction: 0x03262c31
    bb38:	blls	14bb4c <fchmod@plt+0x148708>
    bb3c:			; <UNDEFINED> instruction: 0xf0016818
    bb40:	stcls	12, cr15, [r6, #-68]	; 0xffffffbc
    bb44:	blmi	1cd4360 <fchmod@plt+0x1cd0f1c>
    bb48:	ldmdbmi	r3!, {sp}^
    bb4c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    bb50:			; <UNDEFINED> instruction: 0xf7f7681c
    bb54:			; <UNDEFINED> instruction: 0x4601e9b0
    bb58:			; <UNDEFINED> instruction: 0xf00b4620
    bb5c:	blmi	1c0aff8 <fchmod@plt+0x1c07bb4>
    bb60:	andcs	r4, r5, #1818624	; 0x1bc000
    bb64:	stmiapl	fp!, {sp}^
    bb68:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    bb6c:	stmib	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb70:	strtmi	r4, [r0], -r1, lsl #12
    bb74:	ldc2	0, cr15, [r8, #-44]	; 0xffffffd4
    bb78:			; <UNDEFINED> instruction: 0xf00a2001
    bb7c:	ldrb	pc, [r0, -r5, lsr #20]	; <UNPREDICTABLE>
    bb80:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    bb84:	ldrdeq	pc, [r0], #131	; 0x83
    bb88:	rsble	r2, ip, r0, lsl #16
    bb8c:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    bb90:	blcs	26004 <fchmod@plt+0x22bc0>
    bb94:	bls	17fef0 <fchmod@plt+0x17caac>
    bb98:			; <UNDEFINED> instruction: 0xf8d36813
    bb9c:	blcs	17ea4 <fchmod@plt+0x14a60>
    bba0:	ldmdavs	r0, {r0, r1, r2, r4, r5, ip, lr, pc}
    bba4:			; <UNDEFINED> instruction: 0xf0032101
    bba8:	strb	pc, [sl, r3, lsl #17]	; <UNPREDICTABLE>
    bbac:	bl	fec92cc0 <fchmod@plt+0xfec8f87c>
    bbb0:			; <UNDEFINED> instruction: 0xf77f0f43
    bbb4:	blmi	16f7960 <fchmod@plt+0x16f451c>
    bbb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bbbc:	stmdble	pc, {r1, r8, r9, fp, sp}	; <UNPREDICTABLE>
    bbc0:	ldmdbvs	r2!, {r0, r1, r2, r9, sl, fp, ip, pc}
    bbc4:			; <UNDEFINED> instruction: 0xf8d2b162
    bbc8:	smlalbtlt	r2, sl, r0, r0
    bbcc:	ldmdavs	r8!, {r3, r8, r9, sl, fp, ip, pc}
    bbd0:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    bbd4:	movwcs	r6, #10546	; 0x2932
    bbd8:	eorsvs	r6, sl, r4, lsr r1
    bbdc:	ldrb	r6, [r3, -fp, lsr #32]
    bbe0:	movwcc	r4, #6481	; 0x1951
    bbe4:	blcs	19e530 <fchmod@plt+0x19b0ec>
    bbe8:			; <UNDEFINED> instruction: 0xf04f4479
    bbec:	ldrbtmi	r0, [sl], #-1024	; 0xfffffc00
    bbf0:	sbcsvs	r6, r4, fp
    bbf4:	svcge	0x0048f67f
    bbf8:	mvnscs	r4, sp, asr #20
    bbfc:	andmi	lr, r1, sp, asr #19
    bc00:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    bc04:	andscc	r4, r4, #76800	; 0x12c00
    bc08:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    bc0c:			; <UNDEFINED> instruction: 0xf00a4478
    bc10:	blls	18a424 <fchmod@plt+0x186fe0>
    bc14:			; <UNDEFINED> instruction: 0xf7fa6818
    bc18:			; <UNDEFINED> instruction: 0xe792ff57
    bc1c:	ldrt	r2, [r5], r2, lsl #10
    bc20:	tstcs	r3, r5, lsl #24
    bc24:			; <UNDEFINED> instruction: 0xf00e6820
    bc28:	stmdavs	r4!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    bc2c:	vst1.16	{d20-d21}, [pc], r3
    bc30:	blmi	10e823c <fchmod@plt+0x10e4df8>
    bc34:	ldrbtmi	r6, [sl], #-2340	; 0xfffff6dc
    bc38:	andscc	r4, r4, #2063597568	; 0x7b000000
    bc3c:	andls	r9, r0, r1, lsl #8
    bc40:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    bc44:			; <UNDEFINED> instruction: 0xf9e8f00a
    bc48:	stmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc4c:	mvncs	r4, lr, lsr sl
    bc50:	andmi	lr, r1, sp, asr #19
    bc54:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    bc58:	andscc	r4, r4, #60, 22	; 0xf000
    bc5c:	ldrbtmi	r4, [fp], #-2108	; 0xfffff7c4
    bc60:			; <UNDEFINED> instruction: 0xf00a4478
    bc64:	ldmdbmi	fp!, {r0, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    bc68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    bc6c:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc70:	tstcs	r1, r5, lsl #26
    bc74:	stmdavs	r8!, {r2, r9, sl, lr}
    bc78:	stc2l	0, cr15, [r2, #56]	; 0x38
    bc7c:	stmdavs	r8!, {r0, r9, sl, lr}
    bc80:			; <UNDEFINED> instruction: 0xf00e9109
    bc84:	stmdbls	r9, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
    bc88:	strtmi	r4, [r0], -r2, lsl #12
    bc8c:	blx	fe347cbc <fchmod@plt+0xfe344878>
    bc90:	vadd.i8	d20, d0, d13
    bc94:	stflss	f1, [r6], {41}	; 0x29
    bc98:	blmi	c1e55c <fchmod@plt+0xc1b118>
    bc9c:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
    bca0:	ldrbtmi	r4, [fp], #-2095	; 0xfffff7d1
    bca4:	stmdavs	r4!, {r2, r4, r9, ip, sp}
    bca8:	stmibvs	r4!, {r3, r4, r5, r6, sl, lr}
    bcac:			; <UNDEFINED> instruction: 0xf00a9400
    bcb0:	svclt	0x0000f9b3
    bcb4:	andeq	r4, r3, r8, asr #6
    bcb8:	andeq	r0, r0, r4, lsr #5
    bcbc:	andeq	r4, r3, r2, asr #6
    bcc0:	andeq	r0, r0, ip, lsl #7
    bcc4:	andeq	r4, r3, r6, lsr #6
    bcc8:	andeq	r0, r0, ip, lsr #5
    bccc:	andeq	fp, r1, r8, lsr #15
    bcd0:	ldrdeq	fp, [r1], -lr
    bcd4:	andeq	r5, r1, ip, lsl #23
    bcd8:	andeq	r4, r3, r6, asr #16
    bcdc:	andeq	fp, r1, lr, lsl r3
    bce0:	andeq	fp, r1, r0, ror #5
    bce4:	andeq	fp, r1, r4, lsl r7
    bce8:	andeq	fp, r1, sl, asr #32
    bcec:	strdeq	r5, [r1], -r8
    bcf0:			; <UNDEFINED> instruction: 0x000347b8
    bcf4:			; <UNDEFINED> instruction: 0x000345ba
    bcf8:	andeq	r4, r3, r2, asr #14
    bcfc:	muleq	r3, ip, r5
    bd00:	andeq	fp, r1, lr, ror #5
    bd04:	andeq	fp, r1, sl, lsl r6
    bd08:	andeq	sl, r1, r0, asr pc
    bd0c:	andeq	fp, r1, r2, asr r3
    bd10:	andeq	r0, r0, r8, ror #6
    bd14:	andeq	r0, r0, r4, lsr #6
    bd18:	muleq	r1, r2, r9
    bd1c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bd20:	andeq	r5, r1, ip, lsl #19
    bd24:	andeq	r4, r3, ip, ror r4
    bd28:	andeq	r4, r3, ip, asr #8
    bd2c:	andeq	r4, r3, r6, ror #11
    bd30:	andeq	fp, r1, sl, lsl r5
    bd34:	andeq	fp, r1, lr, asr #2
    bd38:	andeq	sl, r1, ip, asr #28
    bd3c:	andeq	fp, r1, r6, ror #9
    bd40:	muleq	r1, r4, r1
    bd44:	andeq	sl, r1, r6, lsl lr
    bd48:	andeq	fp, r1, r6, asr #9
    bd4c:	strheq	fp, [r1], -lr
    bd50:	strdeq	sl, [r1], -r8
    bd54:	andeq	fp, r1, sl, lsl #3
    bd58:	andeq	fp, r1, lr, ror r4
    bd5c:	andeq	r5, r1, r6, ror #16
    bd60:			; <UNDEFINED> instruction: 0x0001adb0
    bd64:	mvnsmi	lr, sp, lsr #18
    bd68:	mrrcmi	0, 8, fp, ip, cr2
    bd6c:			; <UNDEFINED> instruction: 0xf0034605
    bd70:	blmi	170a2d4 <fchmod@plt+0x1706e90>
    bd74:	andcs	r4, r0, ip, ror r4
    bd78:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    bd7c:	rsbsle	r2, sl, r0, lsl #22
    bd80:	cdp2	0, 7, cr15, cr12, cr6, {0}
    bd84:	blx	19c9d86 <fchmod@plt+0x19c6942>
    bd88:	ldc2l	0, cr15, [ip], #-28	; 0xffffffe4
    bd8c:	ldmdami	r6, {r0, r2, r4, r6, r8, r9, fp, lr}^
    bd90:	ldrbtmi	r5, [r8], #-2278	; 0xfffff71a
    bd94:	ldmdavs	r9, {r0, r1, r4, r5, fp, sp, lr}
    bd98:			; <UNDEFINED> instruction: 0xf9ecf00b
    bd9c:	stmiapl	r3!, {r0, r1, r4, r6, r8, r9, fp, lr}^
    bda0:	teqlt	r3, #1769472	; 0x1b0000
    bda4:	blcs	25e58 <fchmod@plt+0x22a14>
    bda8:			; <UNDEFINED> instruction: 0xf00ed17b
    bdac:	strmi	pc, [r4], -sp, lsl #22
    bdb0:			; <UNDEFINED> instruction: 0xf00e4620
    bdb4:	biclt	pc, r0, r7, lsr fp	; <UNPREDICTABLE>
    bdb8:	ldmibvs	fp, {r0, r1, r4, r5, fp, sp, lr}
    bdbc:	andle	r2, r6, r4, lsl #22
    bdc0:	blcs	c2eec <fchmod@plt+0xbfaa8>
    bdc4:	stmdbvs	r3, {r0, r1, r2, r4, r5, r6, r8, ip, lr, pc}
    bdc8:	blcs	5a9dc <fchmod@plt+0x57598>
    bdcc:			; <UNDEFINED> instruction: 0xf8d0d903
    bdd0:	blcs	180d8 <fchmod@plt+0x14c94>
    bdd4:	stmvs	r3, {r2, r3, r5, r6, r7, ip, lr, pc}
    bdd8:	mvnle	r2, r1, lsl #22
    bddc:	blx	10c9de2 <fchmod@plt+0x10c699e>
    bde0:			; <UNDEFINED> instruction: 0xf00e4620
    bde4:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    bde8:	strtmi	sp, [r0], -r6, ror #3
    bdec:	blx	10c7e2e <fchmod@plt+0x10c49ea>
    bdf0:	stmdavs	r9!, {r0, r2, r5, sp, lr, pc}
    bdf4:	suble	r2, sl, r0, lsl #18
    bdf8:	strcc	r4, [r4, #-3901]	; 0xfffff0c3
    bdfc:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    be00:			; <UNDEFINED> instruction: 0xf944f00c
    be04:			; <UNDEFINED> instruction: 0x8010f8d0
    be08:			; <UNDEFINED> instruction: 0xf1b84604
    be0c:	tstle	r6, r0, lsl #30
    be10:	ldrtmi	r6, [r9], -r3, lsl #16
    be14:			; <UNDEFINED> instruction: 0xf00f6858
    be18:	stmdacs	r0, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    be1c:			; <UNDEFINED> instruction: 0x4620d156
    be20:	blx	849e26 <fchmod@plt+0x8469e2>
    be24:	ldrdcs	pc, [ip], r4	; <UNPREDICTABLE>
    be28:	blne	149f84 <fchmod@plt+0x146b40>
    be2c:	movwcc	r6, #6419	; 0x1913
    be30:	stmdbcs	r0, {r0, r1, r4, r8, sp, lr}
    be34:	ldmdavs	r3!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
    be38:	blcs	a64ac <fchmod@plt+0xa3068>
    be3c:			; <UNDEFINED> instruction: 0xf007d024
    be40:			; <UNDEFINED> instruction: 0xf7ffff1f
    be44:			; <UNDEFINED> instruction: 0xf003fd69
    be48:			; <UNDEFINED> instruction: 0xf007f88b
    be4c:	andcs	pc, r0, r5, lsl #16
    be50:	pop	{r1, ip, sp, pc}
    be54:	svcne	0x005a81f0
    be58:	stmdale	ip!, {r0, r9, fp, sp}
    be5c:	blcs	126070 <fchmod@plt+0x122c2c>
    be60:	stmdbvs	r3, {r3, r8, r9, sl, fp, ip, sp, pc}
    be64:	blcs	ffe7c <fchmod@plt+0xfca38>
    be68:	stmdbvs	r3, {r1, r5, r7, r8, ip, lr, pc}
    be6c:	addsle	r2, pc, r1, lsl #22
    be70:			; <UNDEFINED> instruction: 0xd1b32b00
    be74:	vst1.32	{d30}, [pc :64], ip
    be78:			; <UNDEFINED> instruction: 0xf7fe3080
    be7c:	stmdacs	r0, {r0, r2, fp, ip, sp, lr, pc}
    be80:	andcs	fp, r3, r4, lsl pc
    be84:	ldrb	r2, [fp, -r4]!
    be88:	cdp2	0, 11, cr15, cr2, cr2, {0}
    be8c:			; <UNDEFINED> instruction: 0x4608e7d7
    be90:	andcs	r4, r5, #24, 18	; 0x60000
    be94:			; <UNDEFINED> instruction: 0xf7f74479
    be98:	ldmdavs	r3!, {r1, r2, r3, fp, sp, lr, pc}
    be9c:			; <UNDEFINED> instruction: 0xf00b6819
    bea0:	ldmdbmi	r5, {r0, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    bea4:	andcs	r2, r0, r5, lsl #4
    bea8:			; <UNDEFINED> instruction: 0xf7f74479
    beac:	ldmdavs	r3!, {r2, fp, sp, lr, pc}
    beb0:			; <UNDEFINED> instruction: 0xf00b6819
    beb4:	bmi	48b8a8 <fchmod@plt+0x488464>
    beb8:	ldmdami	r1, {r0, r1, r3, r5, r6, r8, sp}
    bebc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    bec0:	eorcc	r4, r4, #16, 22	; 0x4000
    bec4:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    bec8:			; <UNDEFINED> instruction: 0xf8a6f00a
    becc:	andcs	r4, r5, #229376	; 0x38000
    bed0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    bed4:	svc	0x00eef7f6
    bed8:	cdp2	0, 6, cr15, cr8, cr11, {0}
    bedc:	strdeq	r3, [r3], -r4
    bee0:	andeq	r0, r0, r0, lsl #7
    bee4:	andeq	r0, r0, ip, lsr #5
    bee8:	andeq	fp, r1, r6, lsl #2
    beec:	andeq	r0, r0, ip, asr #6
    bef0:	andeq	r5, r1, ip, lsr #12
    bef4:	andeq	fp, r1, r0, asr r0
    bef8:	andeq	fp, r1, r4
    befc:	andeq	fp, r1, lr, asr r2
    bf00:	muleq	r1, r4, fp
    bf04:	andeq	r5, r1, r2, asr #12
    bf08:	andeq	fp, r1, r2, asr #32
    bf0c:	blmi	d1e7e0 <fchmod@plt+0xd1b39c>
    bf10:	push	{r1, r3, r4, r5, r6, sl, lr}
    bf14:			; <UNDEFINED> instruction: 0x46884ff0
    bf18:	addlt	r4, r5, r2, lsr r9
    bf1c:	pkhtbmi	r5, r3, r3, asr #17
    bf20:	eorcs	r4, r0, r9, ror r4
    bf24:	movwls	r6, #14363	; 0x381b
    bf28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bf2c:	movwls	r2, #8962	; 0x2302
    bf30:	stc2l	0, cr15, [sl, #-32]!	; 0xffffffe0
    bf34:	ldrdcc	pc, [r0], -fp
    bf38:	ldrdmi	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    bf3c:	svcge	0x0002b18c
    bf40:	stmdavs	r2!, {r9, sl, sp}
    bf44:	blcs	126298 <fchmod@plt+0x122e54>
    bf48:	strls	sp, [r1], -r8, lsl #2
    bf4c:	ldmdavs	r5, {r0, r1, r3, r4, r6, r9, sl, lr}
    bf50:			; <UNDEFINED> instruction: 0x46224639
    bf54:	strls	r4, [r0, #-1600]	; 0xfffff9c0
    bf58:			; <UNDEFINED> instruction: 0xf94cf7ff
    bf5c:	stccs	8, cr6, [r0], {228}	; 0xe4
    bf60:			; <UNDEFINED> instruction: 0xf8dbd1ef
    bf64:	cmplt	r5, #44	; 0x2c
    bf68:	ldrsbtge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    bf6c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    bf70:	strd	r4, [r1], -sl
    bf74:	tstlt	r5, #7143424	; 0x6d0000
    bf78:	blcs	1a632c <fchmod@plt+0x1a2ee8>
    bf7c:	stmiavs	lr!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    bf80:	vst1.16	{d20-d22}, [pc :64], r1
    bf84:	ldmdavs	r3!, {r7, ip, sp, lr}^
    bf88:			; <UNDEFINED> instruction: 0xf008685a
    bf8c:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    bf90:	ldrdmi	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    bf94:	rscle	r2, sp, r0, lsl #24
    bf98:	ldmvs	r3, {r1, r5, fp, sp, lr}^
    bf9c:	tstle	r8, r4, lsl #22
    bfa0:	ldrbmi	r9, [fp], -r1, lsl #12
    bfa4:			; <UNDEFINED> instruction: 0x46496817
    bfa8:	strbmi	r4, [r0], -r2, lsr #12
    bfac:			; <UNDEFINED> instruction: 0xf7ff9700
    bfb0:	stmiavs	r4!, {r0, r5, r8, fp, ip, sp, lr, pc}^
    bfb4:	mvnle	r2, r0, lsl #24
    bfb8:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    bfbc:	bmi	300734 <fchmod@plt+0x2fd2f0>
    bfc0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    bfc4:	ldmpl	r3, {r1, fp, ip, pc}^
    bfc8:	blls	e6038 <fchmod@plt+0xe2bf4>
    bfcc:	qaddle	r4, sl, r2
    bfd0:	pop	{r0, r2, ip, sp, pc}
    bfd4:			; <UNDEFINED> instruction: 0xf7f68ff0
    bfd8:	svclt	0x0000ef7a
    bfdc:	andeq	r3, r3, r8, asr sp
    bfe0:	andeq	r0, r0, r4, lsr #5
    bfe4:	andeq	fp, r1, r8, asr r0
    bfe8:	andeq	fp, r1, ip, lsl r0
    bfec:	andeq	r3, r3, r6, lsr #25
    bff0:	svcmi	0x00f0e92d
    bff4:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    bff8:	tstcs	r3, r6, lsl #22
    bffc:	strtcc	pc, [ip], #-2271	; 0xfffff721
    c000:	cfmadd32	mvax4, mvfx4, mvfx10, mvfx0
    c004:			; <UNDEFINED> instruction: 0xf8df2a10
    c008:	addslt	r2, r5, r8, lsr #8
    c00c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c010:	tstls	r3, #1769472	; 0x1b0000
    c014:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c018:	stmib	sp, {r8, r9, sp}^
    c01c:	tstls	r2, #16, 6	; 0x40000000
    c020:			; <UNDEFINED> instruction: 0xf00e930e
    c024:	strmi	pc, [r2], -sp, ror #23
    c028:	svceq	0x0000f1ba
    c02c:	mvnhi	pc, r0
    c030:	tstcs	r3, r6
    c034:			; <UNDEFINED> instruction: 0xf00e4650
    c038:	bls	1cafcc <fchmod@plt+0x1c7b88>
    c03c:	ldmibmi	sp!, {r0, r1, r9, sl, lr}^
    c040:	ldrbtmi	r2, [r9], #-32	; 0xffffffe0
    c044:	stc2l	0, cr15, [r0], #32
    c048:	ldrdcc	pc, [ip], -r8	; <UNPREDICTABLE>
    c04c:	blcs	30c78 <fchmod@plt+0x2d834>
    c050:	bicshi	pc, r7, r0
    c054:			; <UNDEFINED> instruction: 0xf04f4bf8
    c058:	bmi	ffe0ec68 <fchmod@plt+0xffe0b824>
    c05c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c060:	bcc	fe44788c <fchmod@plt+0xfe444448>
    c064:	cdp	3, 0, cr2, cr9, cr0, {0}
    c068:	movwls	r2, #47632	; 0xba10
    c06c:	stmib	sp, {r4, r9, fp, sp, pc}^
    c070:	and	r3, r5, r7, lsl #4
    c074:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}^
    c078:	blcs	30ca4 <fchmod@plt+0x2d860>
    c07c:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    c080:	ldmvs	fp, {r0, r3, r8, r9, fp, ip, pc}^
    c084:	blcs	5ac94 <fchmod@plt+0x57850>
    c088:	stmibmi	sp!, {r2, r4, r5, r6, r7, fp, ip, lr, pc}^
    c08c:	addvc	pc, r0, pc, asr #8
    c090:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    c094:	ldc2	0, cr15, [r8], #32
    c098:			; <UNDEFINED> instruction: 0xf88d9808
    c09c:			; <UNDEFINED> instruction: 0xf0114037
    c0a0:	blls	28bb6c <fchmod@plt+0x288728>
    c0a4:	ldmvs	sp, {r0, r1, r2, r3, sl, ip, pc}
    c0a8:			; <UNDEFINED> instruction: 0xf0002d00
    c0ac:	blmi	ff96c754 <fchmod@plt+0xff969310>
    c0b0:			; <UNDEFINED> instruction: 0xf8cd46a1
    c0b4:	ldrbtmi	fp, [fp], #-40	; 0xffffffd8
    c0b8:	bcc	4478e0 <fchmod@plt+0x44449c>
    c0bc:	ldrbtmi	r4, [fp], #-3042	; 0xfffff41e
    c0c0:	bcc	fe4478e8 <fchmod@plt+0xfe4444a4>
    c0c4:	vst2.16	{d22-d23}, [pc :128], fp
    c0c8:	cdp	0, 1, cr7, cr8, cr0, {4}
    c0cc:	ldmdavs	sl, {r4, r9, fp, ip}^
    c0d0:	ldc2	0, cr15, [sl], {8}
    c0d4:	mlami	r9, r5, r8, pc	; <UNPREDICTABLE>
    c0d8:			; <UNDEFINED> instruction: 0xf0402c00
    c0dc:	strtmi	r8, [r1], -pc, ror #2
    c0e0:			; <UNDEFINED> instruction: 0xf7fb4628
    c0e4:	svcge	0x000ffdab
    c0e8:	bleq	e48524 <fchmod@plt+0xe450e0>
    c0ec:	teqeq	r7, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    c0f0:	ldrtmi	r9, [fp], -r6, lsl #6
    c0f4:			; <UNDEFINED> instruction: 0x469b465f
    c0f8:	ands	r4, r3, r6, lsl #12
    c0fc:	ldrbmi	r9, [r2], -r8, lsl #22
    c100:	strbmi	r9, [r1], -r6, lsl #24
    c104:	movwls	r9, #18179	; 0x4703
    c108:	stmib	sp, {r8, r9, sp}^
    c10c:	strls	fp, [r2, #-1024]	; 0xfffffc00
    c110:			; <UNDEFINED> instruction: 0xf9bcf7ff
    c114:	strmi	r4, [r4], -r1, lsl #11
    c118:			; <UNDEFINED> instruction: 0x4681bf38
    c11c:	svceq	0x0003f1b9
    c120:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    c124:			; <UNDEFINED> instruction: 0xf7fb4630
    c128:	stmdacs	r0, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    c12c:	ldrtmi	sp, [r0], -r6, ror #3
    c130:	blt	fe44799c <fchmod@plt+0xfe444558>
    c134:	mcr2	7, 6, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    c138:	svcls	0x0008686b
    c13c:	ldrdvs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    c140:	sub	fp, r1, r6, lsr r9
    c144:			; <UNDEFINED> instruction: 0xf1b968f6
    c148:	svclt	0x00180f03
    c14c:	eorsle	r2, fp, r0, lsl #28
    c150:	ldmvs	sl, {r0, r1, r4, r5, fp, sp, lr}^
    c154:	mvnsle	r2, r6, lsl #20
    c158:	tstcs	r3, r8, lsl r8
    c15c:	blx	144819e <fchmod@plt+0x1444d5a>
    c160:			; <UNDEFINED> instruction: 0x46024659
    c164:	addvc	pc, r0, pc, asr #8
    c168:	mcrr2	0, 0, pc, lr, cr8	; <UNPREDICTABLE>
    c16c:	ldmdbvs	r1!, {r0, r1, r4, r5, fp, sp, lr}^
    c170:	ldmdavs	r8, {r1, r3, r5, r9, sl, lr}
    c174:			; <UNDEFINED> instruction: 0xf008302c
    c178:	stmdacs	r0, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
    c17c:	tsthi	r7, r0	; <UNPREDICTABLE>
    c180:	stmdbge	pc, {r1, r4, r5, fp, sp, lr}	; <UNPREDICTABLE>
    c184:	ldmdavs	r0, {r0, r1, r4, r5, r9, sl, lr}
    c188:	tstls	r0, lr, lsl #20
    c18c:	andls	r4, r3, #68157440	; 0x4100000
    c190:	eorseq	pc, r7, #1073741827	; 0x40000003
    c194:	andls	r9, r1, #4, 14	; 0x100000
    c198:	strls	r4, [r2, #-1618]	; 0xfffff9ae
    c19c:			; <UNDEFINED> instruction: 0xf976f7ff
    c1a0:	strmi	r2, [r4], -r1, lsl #16
    c1a4:	ldmdavs	r3!, {r0, r1, r2, r8, ip, lr, pc}
    c1a8:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
    c1ac:			; <UNDEFINED> instruction: 0xf1babf08
    c1b0:	svclt	0x00080f00
    c1b4:	strmi	r2, [r1, #1027]!	; 0x403
    c1b8:	svclt	0x003868f6
    c1bc:			; <UNDEFINED> instruction: 0xf1b946a1
    c1c0:	svclt	0x00180f03
    c1c4:	bicle	r2, r3, r0, lsl #28
    c1c8:	strbmi	r4, [sl], -r1, lsr #11
    c1cc:	bne	fe447a34 <fchmod@plt+0xfe4445f0>
    c1d0:	addvc	pc, r0, pc, asr #8
    c1d4:	ssat16mi	fp, #2, r8
    c1d8:	ldc2	0, cr15, [r6], {8}
    c1dc:			; <UNDEFINED> instruction: 0xf1b968ad
    c1e0:	svclt	0x00180f03
    c1e4:			; <UNDEFINED> instruction: 0xf47f2d00
    c1e8:			; <UNDEFINED> instruction: 0xf8ddaf6d
    c1ec:	vst4.8	{d27-d30}, [pc :128], r8
    c1f0:			; <UNDEFINED> instruction: 0xf7fd5080
    c1f4:	cmplt	r8, r9, asr #28	; <UNPREDICTABLE>
    c1f8:	ldrbtmi	r4, [fp], #-2964	; 0xfffff46c
    c1fc:	blcs	166270 <fchmod@plt+0x162e2c>
    c200:	andcs	fp, r2, #140, 30	; 0x230
    c204:	ldrmi	r2, [r1, #513]	; 0x201
    c208:	rschi	pc, lr, r0, asr #1
    c20c:			; <UNDEFINED> instruction: 0xf89d980f
    c210:	stmdacs	r0, {r0, r1, r2, r4, r5, ip, sp}
    c214:	sbcshi	pc, sp, r0
    c218:	movwls	r2, #24835	; 0x6103
    c21c:	blx	ffc4825c <fchmod@plt+0xffc44e18>
    c220:	stmibmi	fp, {r1, r2, r8, r9, fp, ip, pc}
    c224:	andls	r4, r0, sl, asr #12
    c228:	addvc	pc, r0, pc, asr #8
    c22c:			; <UNDEFINED> instruction: 0xf0084479
    c230:			; <UNDEFINED> instruction: 0xf1bafbeb
    c234:	andle	r0, r4, r0, lsl #30
    c238:	mlascc	r7, sp, r8, pc	; <UNPREDICTABLE>
    c23c:			; <UNDEFINED> instruction: 0xf43f2b00
    c240:			; <UNDEFINED> instruction: 0xf1b9af19
    c244:	vmax.f32	d0, d0, d3
    c248:	movwge	r8, #8419	; 0x20e3
    c24c:	eorcs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    c250:			; <UNDEFINED> instruction: 0x47184413
    c254:	andeq	r0, r0, r1, lsl r0
    c258:	andeq	r0, r0, r3, lsr r1
    c25c:	andeq	r0, r0, r7, lsl r0
    c260:			; <UNDEFINED> instruction: 0xfffffe21
    c264:	movwcs	r4, #5835	; 0x16cb
    c268:	ldclmi	3, cr9, [sl], #-28	; 0xffffffe4
    c26c:	ldmdbmi	sl!, {r0, r9, sp}^
    c270:	mrc	4, 0, r4, cr10, cr12, {3}
    c274:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    c278:	mrc2	0, 4, pc, cr0, cr1, {0}
    c27c:	cdp	3, 1, cr2, cr10, cr1, {0}
    c280:			; <UNDEFINED> instruction: 0xf1080a10
    c284:	strbmi	r0, [r1], -ip, lsr #4
    c288:	blx	7482c8 <fchmod@plt+0x744e84>
    c28c:	andcs	r4, r5, #34603008	; 0x2100000
    c290:	strls	r2, [r6], #-0
    c294:	mcr	7, 0, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    c298:	andcs	r9, r5, #98304	; 0x18000
    c29c:	andcs	r4, r0, r4, lsl #12
    c2a0:	mcr	7, 0, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    c2a4:	svc	0x0024f7f6
    c2a8:	strmi	r4, [r2], -r1, lsr #12
    c2ac:	beq	447b1c <fchmod@plt+0x4446d8>
    c2b0:	mrc2	0, 3, pc, cr4, cr1, {0}
    c2b4:	beq	447b24 <fchmod@plt+0x4446e0>
    c2b8:			; <UNDEFINED> instruction: 0xf0099909
    c2bc:	blls	3ca6b8 <fchmod@plt+0x3c7274>
    c2c0:			; <UNDEFINED> instruction: 0xf0002b00
    c2c4:	stclmi	0, cr8, [r5], #-548	; 0xfffffddc
    c2c8:	ldrbtmi	r9, [ip], #-2056	; 0xfffff7f8
    c2cc:	mrc2	0, 3, pc, cr8, cr1, {0}
    c2d0:	andcs	r2, r0, r5, lsl #4
    c2d4:	strls	r4, [r6], #-1569	; 0xfffff9df
    c2d8:	stcl	7, cr15, [ip, #984]!	; 0x3d8
    c2dc:	andcs	r9, r5, #98304	; 0x18000
    c2e0:	andcs	r4, r0, r4, lsl #12
    c2e4:	stcl	7, cr15, [r6, #984]!	; 0x3d8
    c2e8:	svc	0x0002f7f6
    c2ec:	strmi	r4, [r2], -r1, lsr #12
    c2f0:	beq	447b60 <fchmod@plt+0x44471c>
    c2f4:	mrc2	0, 2, pc, cr2, cr1, {0}
    c2f8:			; <UNDEFINED> instruction: 0x46089912
    c2fc:			; <UNDEFINED> instruction: 0xf7f69106
    c300:	stmdbls	r6, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c304:	cfmsub32	mvax0, mvfx4, mvfx10, mvfx2
    c308:			; <UNDEFINED> instruction: 0xf0110a10
    c30c:	blls	28bc30 <fchmod@plt+0x2887ec>
    c310:	movwls	r6, #39003	; 0x985b
    c314:			; <UNDEFINED> instruction: 0xf47f2b00
    c318:			; <UNDEFINED> instruction: 0xf1bbaeb3
    c31c:	tstle	r9, r0, lsl #30
    c320:	ldrdcc	pc, [ip], r8	; <UNPREDICTABLE>
    c324:	ldmdavs	fp, {r0, r1, r4, r5, r8, ip, sp, pc}
    c328:	bleq	889bc <fchmod@plt+0x85578>
    c32c:	blx	fe30ae22 <fchmod@plt+0xfe3079de>
    c330:	blne	1706c74 <fchmod@plt+0x1703830>
    c334:	bls	2f2f58 <fchmod@plt+0x2efb14>
    c338:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    c33c:	svclt	0x000c2a00
    c340:			; <UNDEFINED> instruction: 0xf0032300
    c344:	tstlt	r3, r1, lsl #6
    c348:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    c34c:	stmdals	r8, {r1, r3, r4, r8, sp, lr}
    c350:	mrc2	0, 4, pc, cr0, cr1, {0}
    c354:	bcc	447bc4 <fchmod@plt+0x444780>
    c358:	ldrbmi	r4, [sl], -r2, asr #18
    c35c:	ldrbtmi	r2, [r9], #-32	; 0xffffffe0
    c360:	ldmdavs	fp, {r2, r3, r4, r7, fp, sp, lr}
    c364:			; <UNDEFINED> instruction: 0xf0089400
    c368:	bmi	100b0ac <fchmod@plt+0x1007c68>
    c36c:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    c370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c374:	subsmi	r9, sl, r3, lsl fp
    c378:	ldrbmi	sp, [r8], -r8, asr #2
    c37c:	ldc	0, cr11, [sp], #84	; 0x54
    c380:	pop	{r1, r2, r8, r9, fp, pc}
    c384:	blls	3f034c <fchmod@plt+0x3ecf08>
    c388:	blcs	32bbc <fchmod@plt+0x2f778>
    c38c:	sadd16mi	fp, sl, r8
    c390:	svclt	0x00089b07
    c394:			; <UNDEFINED> instruction: 0xf1bb2301
    c398:	andls	r0, fp, #1, 30
    c39c:			; <UNDEFINED> instruction: 0xf04fbf28
    c3a0:	movwls	r0, #31489	; 0x7b01
    c3a4:	ldrtmi	lr, [r0], -r6, ror #12
    c3a8:	ldc2	7, cr15, [r4, #1004]	; 0x3ec
    c3ac:	cdp	7, 1, cr14, cr9, cr12, {0}
    c3b0:	vst1.8	{d17-d18}, [pc :64], r0
    c3b4:			; <UNDEFINED> instruction: 0xf0087080
    c3b8:	strb	pc, [r3], r7, lsr #22	; <UNPREDICTABLE>
    c3bc:	vst2.8	{d20,d22}, [pc :128], fp
    c3c0:			; <UNDEFINED> instruction: 0xf8dd7080
    c3c4:			; <UNDEFINED> instruction: 0xf04fb028
    c3c8:	ldrbtmi	r0, [r9], #-2307	; 0xfffff6fd
    c3cc:	blx	7483f6 <fchmod@plt+0x744fb2>
    c3d0:	stmdami	r7!, {r0, r2, r3, r8, r9, sl, sp, lr, pc}
    c3d4:			; <UNDEFINED> instruction: 0xe7244478
    c3d8:	andcs	r4, r2, #622592	; 0x98000
    c3dc:	beq	447c4c <fchmod@plt+0x444808>
    c3e0:			; <UNDEFINED> instruction: 0xf0114479
    c3e4:			; <UNDEFINED> instruction: 0xe645fddb
    c3e8:	vst2.8	{d20,d22}, [pc :128], r3
    c3ec:	ldrmi	r7, [r1], r0, lsl #1
    c3f0:			; <UNDEFINED> instruction: 0xf0084479
    c3f4:	str	pc, [r9, -r9, lsl #22]
    c3f8:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    c3fc:	ssatmi	lr, #10, pc, lsl #12	; <UNPREDICTABLE>
    c400:	blge	445fdc <fchmod@plt+0x442b98>
    c404:	bleq	c8548 <fchmod@plt+0xc5104>
    c408:	str	r9, [r0, r8, lsl #6]!
    c40c:	ldcl	7, cr15, [lr, #-984]	; 0xfffffc28
    c410:	vst1.8	{d20-d21}, [pc :64], fp
    c414:	blmi	6e8904 <fchmod@plt+0x6e54c0>
    c418:	ldrbtmi	r4, [sl], #-2075	; 0xfffff7e5
    c41c:	ldrbtmi	r3, [fp], #-564	; 0xfffffdcc
    c420:			; <UNDEFINED> instruction: 0xf8cd4478
    c424:			; <UNDEFINED> instruction: 0xf0099000
    c428:	svclt	0x0000fdf7
    c42c:	andeq	r0, r0, r4, lsr #5
    c430:	andeq	r3, r3, ip, asr ip
    c434:	andeq	sl, r1, r6, ror #30
    c438:	andeq	sl, r1, ip, asr #31
    c43c:	andeq	sl, r1, r6, ror #31
    c440:	andeq	sl, r1, sl, lsr pc
    c444:	andeq	sl, r1, lr, lsr #30
    c448:	andeq	sl, r1, lr, lsr #31
    c44c:	andeq	r3, r3, sl, lsr lr
    c450:	andeq	sl, r1, r8, ror lr
    c454:	andeq	sl, r1, ip, asr lr
    c458:	andeq	lr, r1, sl, lsl ip
    c45c:	andeq	sl, r1, r2, lsl lr
    c460:	andeq	r3, r3, sl, lsl #29
    c464:	andeq	sl, r1, sl, lsr #27
    c468:	strdeq	r3, [r3], -sl
    c46c:	andeq	sl, r1, sl, lsr ip
    c470:	andeq	r5, r1, ip, ror r7
    c474:	muleq	r1, ip, r7
    c478:	andeq	sl, r1, ip, lsl #25
    c47c:			; <UNDEFINED> instruction: 0x000201ba
    c480:	andeq	sl, r1, r2, lsl #26
    c484:	andeq	sl, r1, sl, asr #25
    c488:	andeq	sl, r1, r8, lsr r6
    c48c:			; <UNDEFINED> instruction: 0xf8d0b538
    c490:	smlatblt	r5, ip, r0, r5
    c494:			; <UNDEFINED> instruction: 0x4604bd38
    c498:			; <UNDEFINED> instruction: 0xf00b2018
    c49c:			; <UNDEFINED> instruction: 0xf8c4f8e5
    c4a0:	stmib	r0, {r2, r3, r5, r7}^
    c4a4:	andvc	r5, r5, #0, 10
    c4a8:	strpl	lr, [r3, #-2496]	; 0xfffff640
    c4ac:	ldflts	f6, [r8, #-276]!	; 0xfffffeec
    c4b0:	svcmi	0x00f0e92d
    c4b4:	bmi	105dd14 <fchmod@plt+0x105a8d0>
    c4b8:	blmi	105dd34 <fchmod@plt+0x105a8f0>
    c4bc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    c4c0:	ldrdls	pc, [r0, -pc]
    c4c4:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    c4c8:	movwls	r6, #14363	; 0x381b
    c4cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c4d0:	suble	r2, r4, r0, lsl #18
    c4d4:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    c4d8:	blmi	f1dcfc <fchmod@plt+0xf1a8b8>
    c4dc:	ldrbtmi	r4, [r8], #1548	; 0x60c
    c4e0:	movwls	r4, #5243	; 0x147b
    c4e4:	stmiavs	r4!, {r1, sp, lr, pc}^
    c4e8:	eorsle	r2, r8, r0, lsl #24
    c4ec:	ldmvs	r9, {r0, r1, r5, fp, sp, lr}^
    c4f0:	stmdbcs	r1, {r1, r8, fp, ip, sp}
    c4f4:			; <UNDEFINED> instruction: 0xf8d3d8f7
    c4f8:	mrscs	fp, (UNDEF: 3)
    c4fc:			; <UNDEFINED> instruction: 0xf00e4658
    c500:			; <UNDEFINED> instruction: 0x4641f97f
    c504:	eorcs	r4, r0, r2, lsl #12
    c508:	blx	1fc8530 <fchmod@plt+0x1fc50ec>
    c50c:			; <UNDEFINED> instruction: 0x3010f8db
    c510:	stmible	r8!, {r1, r8, r9, fp, sp}^
    c514:			; <UNDEFINED> instruction: 0xf7fd4658
    c518:	strmi	pc, [r2], r5, ror #31
    c51c:	cmple	r0, r0, lsl #16
    c520:			; <UNDEFINED> instruction: 0xf8594a2b
    c524:	ldmdavs	r2, {r1, sp}
    c528:	stmdale	pc!, {r0, r9, fp, sp}	; <UNPREDICTABLE>
    c52c:	beq	248968 <fchmod@plt+0x245524>
    c530:	ldrbmi	r4, [r1], -r8, lsr #12
    c534:	ldc2l	0, cr15, [r6, #-68]!	; 0xffffffbc
    c538:	ldrtmi	r4, [r9], -sl, lsr #12
    c53c:			; <UNDEFINED> instruction: 0xf7ff4658
    c540:	ldmiblt	r8!, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    c544:	ldrdcs	pc, [ip], fp	; <UNPREDICTABLE>
    c548:	ldmdavs	r2, {r1, r4, r8, ip, sp, pc}
    c54c:	andsle	r2, r3, r1, lsl #20
    c550:	addmi	r6, r3, #3342336	; 0x330000
    c554:	eorsvs	fp, r0, r8, lsl #31
    c558:	stccs	8, cr6, [r0], {228}	; 0xe4
    c55c:	bmi	780c7c <fchmod@plt+0x77d838>
    c560:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    c564:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c568:	subsmi	r9, sl, r3, lsl #22
    c56c:	andlt	sp, r5, r3, lsr #2
    c570:	svchi	0x00f0e8bd
    c574:	mvnle	r2, r1, lsl #16
    c578:	ldrbmi	r4, [r1], -r8, lsr #12
    c57c:	ldc2l	0, cr15, [r6, #-68]	; 0xffffffbc
    c580:	andcs	r6, r1, r3, lsr r8
    c584:	svclt	0x00884283
    c588:			; <UNDEFINED> instruction: 0xe7e56030
    c58c:			; <UNDEFINED> instruction: 0xf7fb4638
    c590:	stmdacs	r0, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
    c594:	bmi	4408c4 <fchmod@plt+0x43d480>
    c598:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    c59c:	andge	pc, r0, r2, asr #17
    c5a0:	ldrbmi	lr, [r8], -r4, asr #15
    c5a4:			; <UNDEFINED> instruction: 0xf00e2103
    c5a8:	stmdbls	r1, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    c5ac:	eorcs	r4, r0, r2, lsl #12
    c5b0:	blx	ac85d8 <fchmod@plt+0xac5194>
    c5b4:			; <UNDEFINED> instruction: 0xf7f6e797
    c5b8:	svclt	0x0000ec8a
    c5bc:	andeq	r3, r3, sl, lsr #15
    c5c0:	andeq	r0, r0, r4, lsr #5
    c5c4:	andeq	r3, r3, r2, lsr #15
    c5c8:	andeq	sl, r1, r2, lsl #25
    c5cc:	andeq	sl, r1, r0, lsr #25
    c5d0:	andeq	r0, r0, r0, asr r3
    c5d4:	andeq	r3, r3, r6, lsl #14
    c5d8:	andeq	r0, r0, r0, lsl r3
    c5dc:			; <UNDEFINED> instruction: 0x460cb538
    c5e0:			; <UNDEFINED> instruction: 0x46054914
    c5e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c5e8:	bl	fef4a5c8 <fchmod@plt+0xfef47184>
    c5ec:	ldmdbmi	r2, {r3, r5, r8, ip, sp, pc}
    c5f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c5f4:	bl	fedca5d4 <fchmod@plt+0xfedc7190>
    c5f8:			; <UNDEFINED> instruction: 0xbd38b900
    c5fc:	vst2.8	{d20,d22}, [pc]
    c600:	ldrbtmi	r6, [r9], #-128	; 0xffffff80
    c604:	blx	4862c <fchmod@plt+0x451e8>
    c608:			; <UNDEFINED> instruction: 0xf7f64628
    c60c:	ldmdblt	r8!, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    c610:	strtmi	r4, [sl], -fp, lsl #18
    c614:	pop	{r1, sp}
    c618:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
    c61c:	ldmiblt	r4!, {r3, ip, sp, lr, pc}^
    c620:	andcs	r4, r5, #8, 18	; 0x20000
    c624:	ldrbtmi	r2, [r9], #-0
    c628:	mcrr	7, 15, pc, r4, cr6	; <UNPREDICTABLE>
    c62c:			; <UNDEFINED> instruction: 0xf0094629
    c630:	svclt	0x0000fdd9
    c634:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    c638:	andeq	r5, r1, lr, lsr #5
    c63c:	muleq	r1, lr, fp
    c640:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    c644:	andeq	sl, r1, r2, lsr #23
    c648:	svcmi	0x00f0e92d
    c64c:	stfs	f2, [sp, #-12]!
    c650:	strmi	r8, [r3], r4, lsl #22
    c654:	blcs	ff24a9d8 <fchmod@plt+0xff247594>
    c658:	blcc	ff24a9dc <fchmod@plt+0xff247598>
    c65c:	adclt	r4, r9, sl, ror r4
    c660:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c664:			; <UNDEFINED> instruction: 0xf04f9327
    c668:			; <UNDEFINED> instruction: 0xf00e0300
    c66c:			; <UNDEFINED> instruction: 0xf8dff8c9
    c670:			; <UNDEFINED> instruction: 0xf10b1bb8
    c674:	ldrbtmi	r0, [r9], #-812	; 0xfffffcd4
    c678:	bcc	447ea0 <fchmod@plt+0x444a5c>
    c67c:	andcs	r4, r1, r2, lsl #12
    c680:			; <UNDEFINED> instruction: 0xf9c2f008
    c684:			; <UNDEFINED> instruction: 0x3010f8db
    c688:	blcs	fe84aa0c <fchmod@plt+0xfe8475c8>
    c68c:	blcs	5b29c <fchmod@plt+0x57e58>
    c690:	andls	r4, r3, #2046820352	; 0x7a000000
    c694:	cmphi	sl, r0, asr #4	; <UNPREDICTABLE>
    c698:	blcs	fe54aa1c <fchmod@plt+0xfe5475d8>
    c69c:	mrc	6, 0, r4, cr8, cr8, {2}
    c6a0:	ldrbtmi	r1, [sl], #-2576	; 0xfffff5f0
    c6a4:	stc2l	0, cr15, [r4, #-24]	; 0xffffffe8
    c6a8:	blne	fe24aa2c <fchmod@plt+0xfe2475e8>
    c6ac:			; <UNDEFINED> instruction: 0x46044479
    c6b0:	andcs	r4, r1, r2, lsl #12
    c6b4:			; <UNDEFINED> instruction: 0xf9a8f008
    c6b8:			; <UNDEFINED> instruction: 0xf8dbb304
    c6bc:	blcs	1186e4 <fchmod@plt+0x1152a0>
    c6c0:	msrhi	SPSR_xc, #0
    c6c4:			; <UNDEFINED> instruction: 0xf00d4658
    c6c8:			; <UNDEFINED> instruction: 0x4658fbdd
    c6cc:	blx	ffec86ee <fchmod@plt+0xffec52aa>
    c6d0:	blne	194aa54 <fchmod@plt+0x1947610>
    c6d4:	ldrbtmi	r2, [r9], #-1
    c6d8:			; <UNDEFINED> instruction: 0xf996f008
    c6dc:	blcs	174aa60 <fchmod@plt+0x174761c>
    c6e0:	blcc	104aa64 <fchmod@plt+0x1047620>
    c6e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c6e8:	blls	9e6758 <fchmod@plt+0x9e3314>
    c6ec:			; <UNDEFINED> instruction: 0xf040405a
    c6f0:	eorlt	r8, r9, ip, ror r5
    c6f4:	blhi	1479f0 <fchmod@plt+0x1445ac>
    c6f8:	svchi	0x00f0e8bd
    c6fc:	ldrdcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
    c700:	bicsle	r2, sl, r0, lsl #22
    c704:	blne	e4aa88 <fchmod@plt+0xe47644>
    c708:	ldrbtmi	r2, [r9], #-1
    c70c:			; <UNDEFINED> instruction: 0xf97cf008
    c710:	tstcs	r4, r8, asr r6
    c714:	blx	fefc8752 <fchmod@plt+0xfefc530e>
    c718:	eoreq	pc, r0, fp, lsl #2
    c71c:	stc2l	0, cr15, [ip, #-68]	; 0xffffffbc
    c720:	ldrdcc	pc, [r8], -fp
    c724:	bicle	r2, sp, r4, lsl #22
    c728:			; <UNDEFINED> instruction: 0xf10d4658
    c72c:			; <UNDEFINED> instruction: 0xf0070a2c
    c730:			; <UNDEFINED> instruction: 0x4658fc1f
    c734:	blx	ff1c8756 <fchmod@plt+0xff1c5312>
    c738:	blcc	24aabc <fchmod@plt+0x247678>
    c73c:			; <UNDEFINED> instruction: 0xf06f2101
    c740:	ldrbtmi	r0, [fp], #-2
    c744:	strcs	r9, [r0, #-773]	; 0xfffffcfb
    c748:			; <UNDEFINED> instruction: 0xf009461c
    c74c:			; <UNDEFINED> instruction: 0xf8dbfdeb
    c750:	ldrbmi	r1, [r0], -r4, asr #1
    c754:	blx	5c8786 <fchmod@plt+0x5c5342>
    c758:	bcc	ffb4aadc <fchmod@plt+0xffb47698>
    c75c:	stmdaeq	r4!, {r2, r8, ip, sp, lr, pc}
    c760:	mcr	4, 0, r4, cr8, cr11, {3}
    c764:			; <UNDEFINED> instruction: 0x46503a90
    c768:	blx	7c879a <fchmod@plt+0x7c5356>
    c76c:	stmdacs	r0, {r2, r9, sl, lr}
    c770:	addhi	pc, ip, r0
    c774:	bne	fe447fdc <fchmod@plt+0xfe444b98>
    c778:	stmibvs	r3!, {r3, sp}
    c77c:			; <UNDEFINED> instruction: 0xf0086862
    c780:	stmibvs	r3!, {r0, r1, r6, r8, fp, ip, sp, lr, pc}
    c784:			; <UNDEFINED> instruction: 0xf1000759
    c788:	mrc	2, 0, r8, cr8, cr4, {3}
    c78c:			; <UNDEFINED> instruction: 0x46592a10
    c790:			; <UNDEFINED> instruction: 0xf10d4620
    c794:			; <UNDEFINED> instruction: 0xf7fd0930
    c798:	strmi	pc, [r6], -r9, lsr #27
    c79c:			; <UNDEFINED> instruction: 0xf0114640
    c7a0:	bls	10b46c <fchmod@plt+0x108028>
    c7a4:	bcc	fe94ab28 <fchmod@plt+0xfe9476e4>
    c7a8:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    c7ac:	tstls	r4, r8, lsl #12
    c7b0:	ldc	7, cr15, [lr], {246}	; 0xf6
    c7b4:	strmi	r9, [r2], -r4, lsl #18
    c7b8:			; <UNDEFINED> instruction: 0xf0114640
    c7bc:	ldmdavs	r1!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    c7c0:	tstls	r4, r8, lsl #12
    c7c4:	ldc	7, cr15, [r4], {246}	; 0xf6
    c7c8:	strmi	r9, [r2], -r4, lsl #18
    c7cc:			; <UNDEFINED> instruction: 0xf0114640
    c7d0:	strbmi	pc, [r0], -r5, ror #23	; <UNPREDICTABLE>
    c7d4:	blx	ffd48822 <fchmod@plt+0xffd453de>
    c7d8:	strbmi	r9, [sl], -r5, lsl #22
    c7dc:	bvs	ff6547f0 <fchmod@plt+0xff6513ac>
    c7e0:	stcl	7, cr15, [r8, #984]	; 0x3d8
    c7e4:	blls	43acac <fchmod@plt+0x437868>
    c7e8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c7ec:	svcmi	0x0080f5b3
    c7f0:	subhi	pc, r7, #0
    c7f4:	bvc	164ab78 <fchmod@plt+0x1647734>
    c7f8:			; <UNDEFINED> instruction: 0x46594630
    c7fc:	stc2l	0, cr15, [sl, #-64]!	; 0xffffffc0
    c800:			; <UNDEFINED> instruction: 0xf8df447f
    c804:	subcs	r1, r0, r0, asr sl
    c808:	ldrbtmi	r6, [r9], #-2810	; 0xfffff506
    c80c:			; <UNDEFINED> instruction: 0xf8fcf008
    c810:			; <UNDEFINED> instruction: 0xf7f66af8
    c814:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    c818:			; <UNDEFINED> instruction: 0xf7f6d0a5
    c81c:	stmdavs	r3, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    c820:	blcs	a1e040 <fchmod@plt+0xa1abfc>
    c824:	blcs	bc48c <fchmod@plt+0xb9048>
    c828:	andcs	fp, r1, ip, lsl #30
    c82c:	addsle	r2, sl, r0
    c830:	svclt	0x00182b11
    c834:	svclt	0x000c2b27
    c838:	andcs	r2, r0, #268435456	; 0x10000000
    c83c:	subhi	pc, ip, #0
    c840:	svclt	0x00182b01
    c844:	svclt	0x000c2b10
    c848:	andcs	r2, r0, r1
    c84c:	rsbhi	pc, fp, #0
    c850:			; <UNDEFINED> instruction: 0xf0402b14
    c854:	bvs	ffe6db64 <fchmod@plt+0xffe6a720>
    c858:	andcs	r4, r3, sl, asr #12
    c85c:	stcl	7, cr15, [ip, #984]	; 0x3d8
    c860:	ldmdblt	r0!, {r1, r2, r9, sl, lr}
    c864:			; <UNDEFINED> instruction: 0xf4039b10
    c868:			; <UNDEFINED> instruction: 0xf5b34370
    c86c:			; <UNDEFINED> instruction: 0xf0004f20
    c870:	andcs	r8, r8, r4, asr #4
    c874:	cdp2	0, 15, cr15, cr8, cr10, {0}
    c878:	strmi	r6, [r5], -r5
    c87c:	ldrbmi	r6, [r0], -r4, asr #32
    c880:	blx	fe4c88b0 <fchmod@plt+0xfe4c546c>
    c884:	stmdacs	r0, {r2, r9, sl, lr}
    c888:	svcge	0x0074f47f
    c88c:	strtmi	r4, [sl], -r3, lsl #12
    c890:	bne	4480f8 <fchmod@plt+0x444cb4>
    c894:			; <UNDEFINED> instruction: 0xf0074658
    c898:			; <UNDEFINED> instruction: 0x4658fd51
    c89c:	blx	4c88be <fchmod@plt+0x4c547a>
    c8a0:			; <UNDEFINED> instruction: 0xf06f2101
    c8a4:			; <UNDEFINED> instruction: 0xf0090002
    c8a8:			; <UNDEFINED> instruction: 0xf8dffd3d
    c8ac:	vnmls.f16	s4, s17, s25
    c8b0:			; <UNDEFINED> instruction: 0x46581a10
    c8b4:			; <UNDEFINED> instruction: 0xf006447a
    c8b8:			; <UNDEFINED> instruction: 0xf8dffe03
    c8bc:	ldrbtmi	r1, [r9], #-2464	; 0xfffff660
    c8c0:	strmi	r4, [r2], -r5, lsl #12
    c8c4:			; <UNDEFINED> instruction: 0xf0082001
    c8c8:			; <UNDEFINED> instruction: 0x4628f89f
    c8cc:	bl	4ca8ac <fchmod@plt+0x4c7468>
    c8d0:			; <UNDEFINED> instruction: 0xf7f6b128
    c8d4:	stmdavs	r3, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    c8d8:			; <UNDEFINED> instruction: 0xf0402b02
    c8dc:			; <UNDEFINED> instruction: 0xf8df8499
    c8e0:	ldrbmi	r2, [r8], -r0, lsl #19
    c8e4:	bne	44814c <fchmod@plt+0x444d08>
    c8e8:			; <UNDEFINED> instruction: 0xf006447a
    c8ec:			; <UNDEFINED> instruction: 0xf8dffde9
    c8f0:	ldrbtmi	r1, [r9], #-2420	; 0xfffff68c
    c8f4:	strmi	r4, [r2], -r4, lsl #12
    c8f8:			; <UNDEFINED> instruction: 0xf0082001
    c8fc:	strtmi	pc, [r0], -r5, lsl #17
    c900:	b	ffe4a8e0 <fchmod@plt+0xffe4749c>
    c904:			; <UNDEFINED> instruction: 0xf7f6b128
    c908:	stmdavs	r3, {r5, sl, fp, sp, lr, pc}
    c90c:			; <UNDEFINED> instruction: 0xf0402b02
    c910:			; <UNDEFINED> instruction: 0x46588477
    c914:			; <UNDEFINED> instruction: 0xf00d2100
    c918:			; <UNDEFINED> instruction: 0x4658fa7d
    c91c:			; <UNDEFINED> instruction: 0xf00d2100
    c920:	mrc	10, 0, APSR_nzcv, cr8, cr9, {5}
    c924:			; <UNDEFINED> instruction: 0xf00d0a10
    c928:			; <UNDEFINED> instruction: 0xe6cbfab7
    c92c:	ldrbmi	r2, [r8], -r2, lsl #2
    c930:	blx	1c4896c <fchmod@plt+0x1c45528>
    c934:	beq	a48d70 <fchmod@plt+0xa4592c>
    c938:			; <UNDEFINED> instruction: 0xf8df4658
    c93c:			; <UNDEFINED> instruction: 0xf006792c
    c940:	smlabtcs	r1, r1, sl, pc	; <UNPREDICTABLE>
    c944:	andeq	pc, r2, pc, rrx
    c948:			; <UNDEFINED> instruction: 0xf009447f
    c94c:			; <UNDEFINED> instruction: 0xf8dbfceb
    c950:	ldrbmi	r1, [r0], -r4, asr #1
    c954:			; <UNDEFINED> instruction: 0xf00a2600
    c958:			; <UNDEFINED> instruction: 0xf8dffa15
    c95c:	ldrbtmi	r3, [fp], #-2320	; 0xfffff6f0
    c960:	bcc	fe448188 <fchmod@plt+0xfe444d44>
    c964:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c968:	mcr	4, 0, r4, cr9, cr11, {3}
    c96c:			; <UNDEFINED> instruction: 0x46503a10
    c970:	blx	6c89a0 <fchmod@plt+0x6c555c>
    c974:	stmdacs	r0, {r2, r9, sl, lr}
    c978:	stmibvs	r3!, {r0, r1, r5, r6, ip, lr, pc}
    c97c:	cdp	0, 1, cr2, cr8, cr8, {0}
    c980:			; <UNDEFINED> instruction: 0xf10d1a90
    c984:	stmdavs	r2!, {r2, r3, r5, r8, fp}^
    c988:			; <UNDEFINED> instruction: 0xf83ef008
    c98c:	bcs	4481f4 <fchmod@plt+0x444db0>
    c990:			; <UNDEFINED> instruction: 0x46204659
    c994:	stc2	7, cr15, [sl], #1012	; 0x3f4
    c998:	ldrtmi	r4, [r8], -r0, lsl #13
    c99c:	blx	cc89e8 <fchmod@plt+0xcc55a4>
    c9a0:			; <UNDEFINED> instruction: 0xf8df9a03
    c9a4:	ldmpl	r3, {r3, r5, r7, fp, ip, sp}^
    c9a8:			; <UNDEFINED> instruction: 0x46086819
    c9ac:			; <UNDEFINED> instruction: 0xf7f69104
    c9b0:	stmdbls	r4, {r5, r7, r8, r9, fp, sp, lr, pc}
    c9b4:	ldrtmi	r4, [r8], -r2, lsl #12
    c9b8:	blx	ffc48a04 <fchmod@plt+0xffc455c0>
    c9bc:	ldrdne	pc, [r4], -r8
    c9c0:	tstls	r4, r8, lsl #12
    c9c4:	bl	fe54a9a4 <fchmod@plt+0xfe547560>
    c9c8:	strmi	r9, [r2], -r4, lsl #18
    c9cc:			; <UNDEFINED> instruction: 0xf0114638
    c9d0:	ldrtmi	pc, [r8], -r5, ror #21	; <UNPREDICTABLE>
    c9d4:	blx	ffd48a20 <fchmod@plt+0xffd455dc>
    c9d8:	ldrtmi	r4, [r8], -r9, asr #12
    c9dc:	blx	8c8a2a <fchmod@plt+0x8c55e6>
    c9e0:	bge	326ccc <fchmod@plt+0x323888>
    c9e4:			; <UNDEFINED> instruction: 0xf7f62003
    c9e8:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    c9ec:	rscshi	pc, r8, r0
    c9f0:	ldrdeq	pc, [r0], -fp
    c9f4:	blx	ff148a30 <fchmod@plt+0xff1455ec>
    c9f8:	stclle	8, cr2, [lr, #-4]!
    c9fc:			; <UNDEFINED> instruction: 0xf00a4620
    ca00:	strmi	pc, [r5], -sp, ror #19
    ca04:			; <UNDEFINED> instruction: 0xf00a4628
    ca08:			; <UNDEFINED> instruction: 0x4603f9f1
    ca0c:	rsble	r2, r1, r0, lsl #16
    ca10:	smlalsle	r4, r7, fp, r5
    ca14:			; <UNDEFINED> instruction: 0xf8db681a
    ca18:	addsmi	r3, sl, #0
    ca1c:	strdcs	sp, [r3, -r2]
    ca20:	cdp2	0, 14, cr15, cr14, cr13, {0}
    ca24:	bne	448290 <fchmod@plt+0x444e4c>
    ca28:	subcs	r4, r0, r2, lsl #12
    ca2c:			; <UNDEFINED> instruction: 0xffecf007
    ca30:			; <UNDEFINED> instruction: 0xf00a4628
    ca34:	ldrbmi	pc, [r0], -r3, ror #19	; <UNPREDICTABLE>
    ca38:			; <UNDEFINED> instruction: 0xf9b6f00a
    ca3c:	stmdacs	r0, {r2, r9, sl, lr}
    ca40:	mrc	1, 0, sp, cr8, cr11, {4}
    ca44:			; <UNDEFINED> instruction: 0x46321a10
    ca48:	ldrbmi	r4, [r8], -r3, lsl #12
    ca4c:	ldc2l	0, cr15, [r6], #-28	; 0xffffffe4
    ca50:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ca54:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ca58:			; <UNDEFINED> instruction: 0xf8df4658
    ca5c:	ldrbtmi	r1, [fp], #-2080	; 0xfffff7e0
    ca60:	strls	r4, [r0], #-1146	; 0xfffffb86
    ca64:			; <UNDEFINED> instruction: 0xf0014479
    ca68:			; <UNDEFINED> instruction: 0xf8dff8e1
    ca6c:	mrc	8, 0, r2, cr8, cr4, {0}
    ca70:			; <UNDEFINED> instruction: 0x46581a10
    ca74:			; <UNDEFINED> instruction: 0xf006447a
    ca78:	cdpls	13, 0, cr15, cr3, cr3, {1}
    ca7c:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ca80:			; <UNDEFINED> instruction: 0x4622465b
    ca84:	stc	8, cr5, [sp, #452]	; 0x1c4
    ca88:			; <UNDEFINED> instruction: 0xf0108a00
    ca8c:			; <UNDEFINED> instruction: 0xf010fc5d
    ca90:			; <UNDEFINED> instruction: 0xf8dffb35
    ca94:	strdcs	r1, [r1], -r4
    ca98:			; <UNDEFINED> instruction: 0xf0074479
    ca9c:			; <UNDEFINED> instruction: 0xf8dfffb5
    caa0:	cdp	7, 1, cr2, cr8, cr12, {7}
    caa4:			; <UNDEFINED> instruction: 0x46581a10
    caa8:			; <UNDEFINED> instruction: 0xf006447a
    caac:			; <UNDEFINED> instruction: 0xf006fb7d
    cab0:			; <UNDEFINED> instruction: 0xf008fcf7
    cab4:	tstcs	r1, pc, asr r8	; <UNPREDICTABLE>
    cab8:			; <UNDEFINED> instruction: 0xf00d4658
    cabc:	ldrbmi	pc, [r8], -fp, lsr #19	; <UNPREDICTABLE>
    cac0:	eorsmi	pc, r0, fp, lsl #17
    cac4:			; <UNDEFINED> instruction: 0xf9fef006
    cac8:			; <UNDEFINED> instruction: 0xf06f2101
    cacc:			; <UNDEFINED> instruction: 0xf0090002
    cad0:	strb	pc, [r1, #3113]!	; 0xc29	; <UNPREDICTABLE>
    cad4:			; <UNDEFINED> instruction: 0xf00a4628
    cad8:	stmibvs	r3!, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
    cadc:			; <UNDEFINED> instruction: 0xf100075a
    cae0:			; <UNDEFINED> instruction: 0xf8df80b9
    cae4:	strbmi	r5, [r0], -ip, lsr #15
    cae8:	ldrbtmi	r4, [sp], #-1625	; 0xfffff9a7
    caec:	blx	ffcc8b36 <fchmod@plt+0xffcc56f2>
    caf0:	strtmi	r4, [r8], -r9, asr #12
    caf4:	blx	fe6c8b40 <fchmod@plt+0xfe6c56fc>
    caf8:			; <UNDEFINED> instruction: 0x1798f8df
    cafc:	strtmi	r2, [r8], -r9, lsl #4
    cb00:			; <UNDEFINED> instruction: 0xf0114479
    cb04:	strtmi	pc, [r8], -fp, asr #20
    cb08:	blx	16c8b54 <fchmod@plt+0x16c5710>
    cb0c:			; <UNDEFINED> instruction: 0x1788f8df
    cb10:	subcs	r6, r0, sl, lsr #17
    cb14:			; <UNDEFINED> instruction: 0xf0074479
    cb18:	stmiavs	r8!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    cb1c:			; <UNDEFINED> instruction: 0xf8caf00d
    cb20:	strtmi	r4, [r8], -r9, asr #12
    cb24:	blx	fe0c8b70 <fchmod@plt+0xfe0c572c>
    cb28:			; <UNDEFINED> instruction: 0x1770f8df
    cb2c:	strtmi	r2, [r8], -r9, lsl #4
    cb30:			; <UNDEFINED> instruction: 0xf0114479
    cb34:			; <UNDEFINED> instruction: 0x4628fa33
    cb38:	blx	10c8b84 <fchmod@plt+0x10c5740>
    cb3c:			; <UNDEFINED> instruction: 0x1760f8df
    cb40:	subcs	r6, r0, sl, lsr #17
    cb44:			; <UNDEFINED> instruction: 0xf0074479
    cb48:	stmiavs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    cb4c:			; <UNDEFINED> instruction: 0xf8b2f00d
    cb50:	strtmi	r4, [r8], -r9, asr #12
    cb54:	blx	1ac8ba0 <fchmod@plt+0x1ac575c>
    cb58:			; <UNDEFINED> instruction: 0xf0114628
    cb5c:			; <UNDEFINED> instruction: 0xf8dffa31
    cb60:	subcs	r1, r0, r4, asr #14
    cb64:	ldrbtmi	r6, [r9], #-2218	; 0xfffff756
    cb68:			; <UNDEFINED> instruction: 0xff4ef007
    cb6c:			; <UNDEFINED> instruction: 0xf7f668a8
    cb70:	stmdacs	r0, {r1, r7, r8, fp, sp, lr, pc}
    cb74:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
    cb78:	b	ff9cab58 <fchmod@plt+0xff9c7714>
    cb7c:	strmi	r6, [r1], r3, lsl #16
    cb80:	svclt	0x00182b02
    cb84:			; <UNDEFINED> instruction: 0xf43f2b28
    cb88:	blcs	478758 <fchmod@plt+0x475314>
    cb8c:	blcs	9fc7f4 <fchmod@plt+0x9f93b0>
    cb90:	andcs	fp, r1, ip, lsl #30
    cb94:	rsble	r2, r4, r0
    cb98:	svclt	0x00182b01
    cb9c:	svclt	0x000c2b10
    cba0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cba4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cba8:	sbcshi	pc, r6, r0
    cbac:			; <UNDEFINED> instruction: 0xf0402b14
    cbb0:			; <UNDEFINED> instruction: 0xf8df831e
    cbb4:	strdcs	r1, [r0], #-100	; 0xffffff9c
    cbb8:	ldrbtmi	r6, [r9], #-2218	; 0xfffff756
    cbbc:			; <UNDEFINED> instruction: 0xff24f007
    cbc0:			; <UNDEFINED> instruction: 0xf00d68a8
    cbc4:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
    cbc8:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
    cbcc:			; <UNDEFINED> instruction: 0x16dcf8df
    cbd0:	andcs	r4, r5, #64, 12	; 0x4000000
    cbd4:			; <UNDEFINED> instruction: 0xf7f64479
    cbd8:	stmiavs	r9!, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    cbdc:	blx	c8c0a <fchmod@plt+0xc57c6>
    cbe0:			; <UNDEFINED> instruction: 0xf4039b10
    cbe4:			; <UNDEFINED> instruction: 0xf5b34370
    cbe8:			; <UNDEFINED> instruction: 0xf47f4f80
    cbec:	stmibvs	r3!, {r0, r8, r9, sl, fp, sp, pc}
    cbf0:	strtle	r0, [pc], #-1883	; cbf8 <fchmod@plt+0x97b4>
    cbf4:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    cbf8:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    cbfc:			; <UNDEFINED> instruction: 0xff04f007
    cc00:			; <UNDEFINED> instruction: 0x46204659
    cc04:	ldc2l	7, cr15, [lr], {253}	; 0xfd
    cc08:	ldrtmi	fp, [r2], -r0, lsr #22
    cc0c:			; <UNDEFINED> instruction: 0x46204659
    cc10:	ldc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    cc14:			; <UNDEFINED> instruction: 0x4659b9f0
    cc18:			; <UNDEFINED> instruction: 0xf7fd4620
    cc1c:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    cc20:	mcrge	4, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    cc24:	ldrdcc	pc, [r4], -r8
    cc28:	bcs	beac98 <fchmod@plt+0xbe7854>
    cc2c:	svcge	0x0059f47f
    cc30:	bcs	baada0 <fchmod@plt+0xba795c>
    cc34:	svcge	0x0055f47f
    cc38:	blcs	2aeac <fchmod@plt+0x27a68>
    cc3c:	svcge	0x0051f47f
    cc40:			; <UNDEFINED> instruction: 0x3670f8df
    cc44:			; <UNDEFINED> instruction: 0xf8df2040
    cc48:	ldrbtmi	r1, [fp], #-1648	; 0xfffff990
    cc4c:	ldmvs	sl, {r0, r3, r4, r5, r6, sl, lr}
    cc50:	cdp2	0, 13, cr15, cr10, cr7, {0}
    cc54:			; <UNDEFINED> instruction: 0xf00a2008
    cc58:	andvs	pc, r6, r7, lsl #26
    cc5c:	subvs	r4, r4, r6, lsl #12
    cc60:			; <UNDEFINED> instruction: 0xf8dfe685
    cc64:	subcs	r1, r0, r8, asr r6
    cc68:	ldrbtmi	r6, [r9], #-2218	; 0xfffff756
    cc6c:	cdp2	0, 12, cr15, cr12, cr7, {0}
    cc70:			; <UNDEFINED> instruction: 0xf8dfe7f0
    cc74:	subcs	r1, r0, ip, asr #12
    cc78:	ldrbtmi	r6, [r9], #-2146	; 0xfffff79e
    cc7c:	cdp2	0, 12, cr15, cr4, cr7, {0}
    cc80:			; <UNDEFINED> instruction: 0xf8dfe571
    cc84:	subcs	r1, r0, r0, asr #12
    cc88:			; <UNDEFINED> instruction: 0xf0074479
    cc8c:			; <UNDEFINED> instruction: 0x462afebd
    cc90:			; <UNDEFINED> instruction: 0x46204659
    cc94:	ldc2	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    cc98:			; <UNDEFINED> instruction: 0xf47f2800
    cc9c:	ldrbmi	sl, [r9], -sl, ror #27
    cca0:			; <UNDEFINED> instruction: 0xf7fd4620
    cca4:	stmdacs	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    cca8:	cfldrdge	mvd15, [sp, #-508]	; 0xfffffe04
    ccac:	ldmdavc	sl, {r0, r1, r4, r5, r6, fp, sp, lr}
    ccb0:			; <UNDEFINED> instruction: 0xf47f2a2f
    ccb4:	ldmdavc	sl, {r0, r1, r2, r3, r4, r7, r8, sl, fp, sp, pc}^
    ccb8:			; <UNDEFINED> instruction: 0xf47f2a2e
    ccbc:	ldmvc	fp, {r0, r1, r3, r4, r7, r8, sl, fp, sp, pc}
    ccc0:			; <UNDEFINED> instruction: 0xf47f2b00
    ccc4:	blls	178328 <fchmod@plt+0x174ee4>
    ccc8:			; <UNDEFINED> instruction: 0xf8df2040
    cccc:	bvs	ff6924c4 <fchmod@plt+0xff68f080>
    ccd0:			; <UNDEFINED> instruction: 0xf0074479
    ccd4:	strb	pc, [ip, #3737]	; 0xe99	; <UNPREDICTABLE>
    ccd8:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ccdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cce0:	stmia	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cce4:	strmi	r2, [r6], -r1, lsl #2
    cce8:			; <UNDEFINED> instruction: 0xf00d4658
    ccec:	stmdavs	r2!, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
    ccf0:	ldrtmi	r4, [r0], -r1, lsl #12
    ccf4:			; <UNDEFINED> instruction: 0xf9daf00e
    ccf8:			; <UNDEFINED> instruction: 0xf8dfe5bb
    ccfc:	ldrdcs	r1, [r0], #-84	; 0xffffffac
    cd00:			; <UNDEFINED> instruction: 0xf0074479
    cd04:	bvs	ffe4c710 <fchmod@plt+0xffe492cc>
    cd08:	ldm	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd0c:			; <UNDEFINED> instruction: 0xf43f2800
    cd10:			; <UNDEFINED> instruction: 0xf8dfad2a
    cd14:	ldrtmi	r1, [r0], -r0, asr #11
    cd18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cd1c:	stmia	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd20:			; <UNDEFINED> instruction: 0xf0096af9
    cd24:			; <UNDEFINED> instruction: 0xf8dffa5f
    cd28:			; <UNDEFINED> instruction: 0x461015b0
    cd2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cd30:	stmia	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd34:	strmi	r2, [r7], -r1, lsl #2
    cd38:			; <UNDEFINED> instruction: 0xf00d4658
    cd3c:	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    cd40:	andls	r9, r4, r6, lsl #4
    cd44:			; <UNDEFINED> instruction: 0xf7f66830
    cd48:	bls	1c7398 <fchmod@plt+0x1c3f54>
    cd4c:	strmi	r9, [r3], -r4, lsl #18
    cd50:			; <UNDEFINED> instruction: 0xf00e4638
    cd54:	str	pc, [ip, #2475]	; 0x9ab
    cd58:	strne	pc, [r0, #2271]	; 0x8df
    cd5c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cd60:	stmia	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd64:	strmi	r2, [r5], -r1, lsl #2
    cd68:			; <UNDEFINED> instruction: 0xf00d4658
    cd6c:	stmdavs	r2!, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    cd70:	andls	r9, r4, r5, lsl #4
    cd74:	ldrdeq	pc, [r0], -r9
    cd78:	ldmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd7c:	andne	lr, r4, #3620864	; 0x374000
    cd80:	strtmi	r4, [r8], -r3, lsl #12
    cd84:			; <UNDEFINED> instruction: 0xf992f00e
    cd88:			; <UNDEFINED> instruction: 0xf8dfe764
    cd8c:	andcs	r1, r5, #84, 10	; 0x15000000
    cd90:			; <UNDEFINED> instruction: 0xf10b2000
    cd94:	ldrbtmi	r0, [r9], #-1380	; 0xfffffa9c
    cd98:	stm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd9c:	strmi	r2, [r4], -r1, lsl #2
    cda0:			; <UNDEFINED> instruction: 0xf00d4658
    cda4:	tstcs	r1, sp, lsr #26	; <UNPREDICTABLE>
    cda8:			; <UNDEFINED> instruction: 0xf10b9004
    cdac:			; <UNDEFINED> instruction: 0xf00c0058
    cdb0:	strtmi	pc, [r1], -r1, lsl #24
    cdb4:	strmi	r9, [r3], -r4, lsl #20
    cdb8:			; <UNDEFINED> instruction: 0xf7f62001
    cdbc:			; <UNDEFINED> instruction: 0xf8dfe9fc
    cdc0:	cfmul64	mvdx0, mvdx8, mvdx4
    cdc4:			; <UNDEFINED> instruction: 0x46592a10
    cdc8:			; <UNDEFINED> instruction: 0xf7fd4478
    cdcc:			; <UNDEFINED> instruction: 0x4658fd3f
    cdd0:			; <UNDEFINED> instruction: 0xff3af001
    cdd4:			; <UNDEFINED> instruction: 0xf0074658
    cdd8:			; <UNDEFINED> instruction: 0xf10bf8cb
    cddc:			; <UNDEFINED> instruction: 0xf0110020
    cde0:	ldrbmi	pc, [r8], -fp, ror #19	; <UNPREDICTABLE>
    cde4:			; <UNDEFINED> instruction: 0xf86ef006
    cde8:	ldrdmi	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
    cdec:			; <UNDEFINED> instruction: 0xf8dfb374
    cdf0:			; <UNDEFINED> instruction: 0xf8df84f8
    cdf4:			; <UNDEFINED> instruction: 0xf8df94f8
    cdf8:	ldrbtmi	r6, [r8], #1272	; 0x4f8
    cdfc:	ldrbtmi	r4, [lr], #-1273	; 0xfffffb07
    ce00:			; <UNDEFINED> instruction: 0xf8db6862
    ce04:	ldrmi	r7, [r1], -r4, asr #1
    ce08:			; <UNDEFINED> instruction: 0xe1b8b927
    ce0c:	svccs	0x0000683f
    ce10:			; <UNDEFINED> instruction: 0x81b4f000
    ce14:	ldrdge	pc, [r4], -r7
    ce18:			; <UNDEFINED> instruction: 0xf8da9104
    ce1c:			; <UNDEFINED> instruction: 0xf7f50004
    ce20:	stmdbls	r4, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    ce24:	mvnsle	r2, r0, lsl #16
    ce28:	ldrdcc	pc, [ip], -sl
    ce2c:	blcs	1e65c <fchmod@plt+0x1b218>
    ce30:			; <UNDEFINED> instruction: 0x81b5f000
    ce34:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
    ce38:			; <UNDEFINED> instruction: 0x81a9f000
    ce3c:	andscs	r4, r0, r1, lsr r6
    ce40:	stc2l	0, cr15, [r2, #28]!
    ce44:	eorvs	r6, ip, r4, lsr #16
    ce48:	bicsle	r2, r9, r0, lsl #24
    ce4c:			; <UNDEFINED> instruction: 0xf0064658
    ce50:			; <UNDEFINED> instruction: 0xf8dbf839
    ce54:			; <UNDEFINED> instruction: 0xf1b99064
    ce58:			; <UNDEFINED> instruction: 0xf0000f00
    ce5c:			; <UNDEFINED> instruction: 0xf8df809a
    ce60:			; <UNDEFINED> instruction: 0x464e3494
    ce64:	ldrcs	pc, [r0], #2271	; 0x8df
    ce68:	movwls	r4, #33915	; 0x847b
    ce6c:	ldrbtmi	r3, [sl], #-780	; 0xfffffcf4
    ce70:	beq	649280 <fchmod@plt+0x645e3c>
    ce74:	cdp	2, 0, cr9, cr9, cr9, {0}
    ce78:			; <UNDEFINED> instruction: 0xf8df3a10
    ce7c:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
    ce80:	bcc	fe4486ac <fchmod@plt+0xfe445268>
    ce84:	stcls	0, cr14, [r8], {106}	; 0x6a
    ce88:			; <UNDEFINED> instruction: 0xf8df2080
    ce8c:	stmdbvs	r3!, {r2, r4, r5, r6, sl, ip}^
    ce90:			; <UNDEFINED> instruction: 0xf0074479
    ce94:			; <UNDEFINED> instruction: 0x2100fdb9
    ce98:			; <UNDEFINED> instruction: 0xf0096870
    ce9c:	cdp	15, 1, cr15, cr8, cr9, {7}
    cea0:			; <UNDEFINED> instruction: 0x46592a10
    cea4:	blx	8caea0 <fchmod@plt+0x8c7a5c>
    cea8:			; <UNDEFINED> instruction: 0xf0104659
    ceac:	stmiavs	r3!, {r0, r1, r4, r9, fp, ip, sp, lr, pc}^
    ceb0:	movwls	r6, #22880	; 0x5960
    ceb4:	ldmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ceb8:			; <UNDEFINED> instruction: 0xf7f6b138
    cebc:	stmdavs	r3, {r1, r2, r6, r8, fp, sp, lr, pc}
    cec0:	svclt	0x00182b14
    cec4:			; <UNDEFINED> instruction: 0xf0402b02
    cec8:			; <UNDEFINED> instruction: 0xf8df8173
    cecc:			; <UNDEFINED> instruction: 0x212f5438
    ced0:	stmdbvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    ced4:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ced8:	stmdacs	r0, {r2, r9, sl, lr}
    cedc:			; <UNDEFINED> instruction: 0xf105d03c
    cee0:	movwcs	r0, #1816	; 0x718
    cee4:	blge	328ef8 <fchmod@plt+0x325ab4>
    cee8:	movwls	r4, #26168	; 0x6638
    ceec:			; <UNDEFINED> instruction: 0xff8af010
    cef0:	strmi	r6, [r8], -r9, ror #18
    cef4:			; <UNDEFINED> instruction: 0xf7f69104
    cef8:	stmdbls	r4, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    cefc:	ldrtmi	r4, [r8], -r2, lsl #12
    cf00:			; <UNDEFINED> instruction: 0xf84cf011
    cf04:	ldrtmi	r2, [r8], -pc, lsr #2
    cf08:			; <UNDEFINED> instruction: 0xffa4f010
    cf0c:			; <UNDEFINED> instruction: 0xf0114638
    cf10:	stmdbls	r6, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
    cf14:			; <UNDEFINED> instruction: 0xf0114638
    cf18:	bvs	a4b134 <fchmod@plt+0xa47cf0>
    cf1c:	stmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf20:	stmdacs	r0, {r0, r7, r9, sl, lr}
    cf24:			; <UNDEFINED> instruction: 0xf7f6d14f
    cf28:	stmdbvs	sl!, {r4, r8, fp, sp, lr, pc}^
    cf2c:	stmdavs	r4, {r2, r9, ip, pc}
    cf30:	strtmi	r4, [r0], -r7, lsl #12
    cf34:	ldm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf38:	bls	11f70c <fchmod@plt+0x11c2c8>
    cf3c:			; <UNDEFINED> instruction: 0x46034479
    cf40:			; <UNDEFINED> instruction: 0xf0072080
    cf44:	ldccs	13, cr15, [r4], {97}	; 0x61
    cf48:	stccs	15, cr11, [r2], {24}
    cf4c:	svclt	0x000c603c
    cf50:	strcs	r2, [r0], #-1025	; 0xfffffbff
    cf54:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
    cf58:	bicslt	r6, r6, r6, lsr r8
    cf5c:	blcs	2bc30 <fchmod@plt+0x287ec>
    cf60:	adcshi	pc, r3, r0, asr #32
    cf64:	beq	4487d0 <fchmod@plt+0x44538c>
    cf68:			; <UNDEFINED> instruction: 0xff4cf010
    cf6c:	mrc	8, 0, r6, cr9, cr2, {3}
    cf70:			; <UNDEFINED> instruction: 0x46581a10
    cf74:	blx	1b4af62 <fchmod@plt+0x1b47b1e>
    cf78:	andcc	r6, r1, r2, ror r8
    cf7c:	blmi	ff901590 <fchmod@plt+0xff8fe14c>
    cf80:	stmibmi	r3!, {r7, sp}^
    cf84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    cf88:	ldc2	0, cr15, [lr, #-28]!	; 0xffffffe4
    cf8c:	mcrcs	8, 0, r6, cr0, cr6, {1}
    cf90:	mnf<illegal precision>z	f5, f4
    cf94:	movwcs	r1, #18960	; 0x4a10
    cf98:	ldrdcs	pc, [r4], #139	; 0x8b
    cf9c:			; <UNDEFINED> instruction: 0xf0074658
    cfa0:	strcs	pc, [r0], #-2509	; 0xfffff633
    cfa4:			; <UNDEFINED> instruction: 0xf8cb4658
    cfa8:			; <UNDEFINED> instruction: 0xf0054064
    cfac:	blmi	ff68cde0 <fchmod@plt+0xff68999c>
    cfb0:			; <UNDEFINED> instruction: 0x46584ad9
    cfb4:	ldrbtmi	r4, [fp], #-2521	; 0xfffff627
    cfb8:	strls	r4, [r0], #-1146	; 0xfffffb86
    cfbc:			; <UNDEFINED> instruction: 0xf0004479
    cfc0:			; <UNDEFINED> instruction: 0xf7fffe35
    cfc4:	svcmi	0x00d6bbad
    cfc8:	ldmibmi	r6, {r7, sp}^
    cfcc:	stmdbvs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    cfd0:			; <UNDEFINED> instruction: 0xf0074479
    cfd4:	mcr	13, 0, pc, cr8, cr9, {0}	; <UNPREDICTABLE>
    cfd8:	ldmmi	r3, {r4, r7, r9, fp, ip, sp, lr}^
    cfdc:	svcls	0x00032201
    cfe0:			; <UNDEFINED> instruction: 0xf04f464b
    cfe4:	ldmdapl	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    cfe8:			; <UNDEFINED> instruction: 0xf0094637
    cfec:			; <UNDEFINED> instruction: 0x4620fa5d
    cff0:			; <UNDEFINED> instruction: 0xf800232f
    cff4:			; <UNDEFINED> instruction: 0xf7f63b01
    cff8:	blls	1871f0 <fchmod@plt+0x183dac>
    cffc:	bne	6e75ac <fchmod@plt+0x6e4168>
    d000:	bl	9e818 <fchmod@plt+0x9b3d4>
    d004:	strbmi	r0, [r8], -r3, lsl #16
    d008:	ldmdb	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d00c:	stmdacs	r0, {r2, ip, pc}
    d010:	blls	1411d0 <fchmod@plt+0x13dd8c>
    d014:	addvs	pc, r0, pc, asr #8
    d018:	bne	fe448880 <fchmod@plt+0xfe44543c>
    d01c:	ldreq	pc, [r3, #-259]	; 0xfffffefd
    d020:	strls	r9, [r1], #-2821	; 0xfffff4fb
    d024:	movwls	r4, #1578	; 0x62a
    d028:			; <UNDEFINED> instruction: 0xf0074643
    d02c:	strtmi	pc, [r2], -sp, ror #25
    d030:	strtmi	r4, [r8], -r1, asr #12
    d034:	ldmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d038:	subsle	r2, lr, r0, lsl #16
    d03c:	vst2.32	{d20,d22}, [pc :256], fp
    d040:	ldrbtmi	r6, [r9], #-128	; 0xffffff80
    d044:	stc2l	0, cr15, [r0], #28
    d048:	vldmiavc	fp, {d25-d26}
    d04c:	cmple	r3, r3, lsr #22
    d050:	strtmi	r9, [r2], -r4, lsl #16
    d054:	andscc	r4, r4, r1, asr #12
    d058:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d05c:	teqle	fp, r0, lsl #16
    d060:	stmiane	sl!, {r0, r1, r5, r6, sl, fp, ip}^
    d064:	blcs	8e4418 <fchmod@plt+0x8e0fd4>
    d068:	ldmdavc	r3, {r1, r2, r4, r5, r8, ip, lr, pc}^
    d06c:	teqle	r3, r0, lsl #22
    d070:	ldrbmi	r9, [r0], -r6, lsl #18
    d074:			; <UNDEFINED> instruction: 0xffdaf010
    d078:			; <UNDEFINED> instruction: 0xf7f64628
    d07c:			; <UNDEFINED> instruction: 0x4629e83a
    d080:	ldrbmi	r4, [r0], -r2, lsl #12
    d084:			; <UNDEFINED> instruction: 0xff8af010
    d088:			; <UNDEFINED> instruction: 0xf0104650
    d08c:	stcls	15, cr15, [r9, #-612]	; 0xfffffd9c
    d090:	addcs	r4, r0, r7, lsr #19
    d094:	ldrbtmi	r6, [r9], #-2602	; 0xfffff5d6
    d098:	ldc2	0, cr15, [r6], #28
    d09c:			; <UNDEFINED> instruction: 0xf7f56a28
    d0a0:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    d0a4:			; <UNDEFINED> instruction: 0xf7f6d0af
    d0a8:	stmdavs	r3, {r4, r6, fp, sp, lr, pc}
    d0ac:	svclt	0x00182b14
    d0b0:	adcle	r2, r8, r2, lsl #22
    d0b4:	andcs	r4, r5, #2605056	; 0x27c000
    d0b8:	ldrbtmi	r2, [r9], #-0
    d0bc:	mrc	7, 7, APSR_nzcv, cr10, cr5, {7}
    d0c0:	ldmdavs	sl!, {r0, r3, r8, r9, fp, ip, pc}^
    d0c4:			; <UNDEFINED> instruction: 0xf0096a19
    d0c8:	cdp	8, 1, cr15, cr9, cr13, {4}
    d0cc:	umullcs	r1, r0, r0, sl
    d0d0:			; <UNDEFINED> instruction: 0xf0076872
    d0d4:			; <UNDEFINED> instruction: 0xe745fc99
    d0d8:	vst2.32	{d20,d22}, [pc :64], r7
    d0dc:	ldrbtmi	r6, [r9], #-128	; 0xffffff80
    d0e0:	ldc2	0, cr15, [r2], {7}
    d0e4:			; <UNDEFINED> instruction: 0xf7f64648
    d0e8:	andls	lr, r4, ip, ror #17
    d0ec:	orrsle	r2, r0, r0, lsl #16
    d0f0:	ldrtmi	r2, [lr], -r1
    d0f4:			; <UNDEFINED> instruction: 0xff3cf008
    d0f8:	ldmibmi	r0, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    d0fc:	addvs	pc, r0, pc, asr #8
    d100:	ldrbtmi	r1, [r9], #-2350	; 0xfffff6d2
    d104:	stc2	0, cr15, [r0], {7}
    d108:	stmmi	lr, {r0, r2, r3, r7, r8, r9, fp, lr}
    d10c:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    d110:			; <UNDEFINED> instruction: 0x461e4478
    d114:			; <UNDEFINED> instruction: 0x462f463b
    d118:	ldrmi	r4, [r4], -r5, lsr #12
    d11c:			; <UNDEFINED> instruction: 0xf856e002
    d120:	cmplt	r0, r4, lsl #30
    d124:	movwls	r4, #30241	; 0x7621
    d128:	mrc	7, 0, APSR_nzcv, cr12, cr5, {7}
    d12c:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
    d130:			; <UNDEFINED> instruction: 0x462cd1f5
    d134:			; <UNDEFINED> instruction: 0x461f463d
    d138:			; <UNDEFINED> instruction: 0x4626e79a
    d13c:	ldrtmi	r4, [sp], -ip, lsr #12
    d140:	stcpl	6, cr4, [fp, #-124]!	; 0xffffff84
    d144:			; <UNDEFINED> instruction: 0xf47f2b7e
    d148:	ldmdavc	r0!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    d14c:			; <UNDEFINED> instruction: 0xf43f2800
    d150:			; <UNDEFINED> instruction: 0x3601af75
    d154:			; <UNDEFINED> instruction: 0xf816e004
    d158:	stmdacs	r0, {r0, r8, r9, sl, fp}
    d15c:	svcge	0x006ef43f
    d160:			; <UNDEFINED> instruction: 0xf0052120
    d164:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d168:	ldmdavc	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d16c:			; <UNDEFINED> instruction: 0xf47f2b7e
    d170:	ldmdavc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
    d174:			; <UNDEFINED> instruction: 0xf47f2b00
    d178:	ldrb	sl, [r9, -r1, ror #30]!
    d17c:	ldmdbmi	r2!, {r1, r3, r9, sl, lr}^
    d180:	ldrbtmi	r2, [r9], #-16
    d184:	mcrr2	0, 0, pc, r0, cr7	; <UNPREDICTABLE>
    d188:	eorvs	r6, ip, r4, lsr #16
    d18c:	ldmdavs	r9, {r2, r3, r4, r6, r9, sl, sp, lr, pc}
    d190:	ldmvs	r9, {r0, r3, r5, r8, ip, sp, pc}
    d194:	ldrdcc	pc, [r0], -fp
    d198:			; <UNDEFINED> instruction: 0xf47f4299
    d19c:	strbmi	sl, [r1], -pc, asr #28
    d1a0:			; <UNDEFINED> instruction: 0xf0072080
    d1a4:			; <UNDEFINED> instruction: 0x4625fc31
    d1a8:	andls	pc, r8, r4, asr #17
    d1ac:	strb	r6, [fp], -r4, lsr #16
    d1b0:	andcs	r4, r5, #1671168	; 0x198000
    d1b4:	ldrbtmi	r2, [r9], #-0
    d1b8:	mrc	7, 3, APSR_nzcv, cr12, cr5, {7}
    d1bc:	ldmdavs	r1!, {r3, r8, r9, fp, ip, pc}^
    d1c0:			; <UNDEFINED> instruction: 0xf009695a
    d1c4:	stmdbmi	r2!, {r0, r1, r2, r3, fp, ip, sp, lr, pc}^
    d1c8:	strtmi	r2, [r0], -r5, lsl #4
    d1cc:			; <UNDEFINED> instruction: 0xf7f54479
    d1d0:	ldmdavs	r2!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    d1d4:			; <UNDEFINED> instruction: 0xf0096969
    d1d8:	ldmdbmi	lr, {r0, r2, fp, ip, sp, lr, pc}^
    d1dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d1e0:	mcr	7, 3, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    d1e4:			; <UNDEFINED> instruction: 0xf0086af9
    d1e8:			; <UNDEFINED> instruction: 0xf7f5fffd
    d1ec:	ldmdbmi	sl, {r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    d1f0:	andcs	r4, r5, #64, 12	; 0x4000000
    d1f4:			; <UNDEFINED> instruction: 0xf7f54479
    d1f8:	stmiavs	r9!, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    d1fc:			; <UNDEFINED> instruction: 0xfff2f008
    d200:	andcs	r4, r5, #1409024	; 0x158000
    d204:	ldrbtmi	r2, [r9], #-0
    d208:	mrc	7, 2, APSR_nzcv, cr4, cr5, {7}
    d20c:			; <UNDEFINED> instruction: 0xffeaf008
    d210:	andcs	r4, r5, #1359872	; 0x14c000
    d214:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d218:	mcr	7, 2, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d21c:			; <UNDEFINED> instruction: 0xffe2f008
    d220:	andeq	r3, r3, ip, lsl #12
    d224:	andeq	r0, r0, r4, lsr #5
    d228:	andeq	sl, r1, r2, lsr #23
    d22c:	ldrdeq	r3, [r3], -r8
    d230:	strdeq	r5, [r1], -lr
    d234:	muleq	r1, r0, sp
    d238:	andeq	fp, r1, r2, asr #3
    d23c:	andeq	r3, r3, r4, lsl #11
    d240:	andeq	sl, r1, sl, asr sp
    d244:	andeq	r3, r3, r6, lsr #21
    d248:	ldrdeq	sl, [r1], -r0
    d24c:			; <UNDEFINED> instruction: 0x000002b0
    d250:	andeq	r3, r3, r8, ror #19
    d254:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    d258:	andeq	sl, r1, ip, lsl #18
    d25c:	andeq	sl, r1, lr, lsr pc
    d260:			; <UNDEFINED> instruction: 0x00014fb8
    d264:	andeq	sl, r1, r6, asr pc
    d268:	andeq	r3, r3, r0, lsr #17
    d26c:	ldrdeq	sl, [r1], -r2
    d270:	andeq	sl, r1, r4, ror #17
    d274:	strdeq	r9, [r1], -r2
    d278:	andeq	r4, r1, r0, lsr lr
    d27c:	andeq	r4, r1, ip, lsr lr
    d280:	muleq	r1, r8, r6
    d284:	andeq	r0, r0, r8, lsr #5
    d288:	andeq	sl, r1, ip, ror r9
    d28c:			; <UNDEFINED> instruction: 0xfffffb31
    d290:	strdeq	r3, [r3], -lr
    d294:	ldrdeq	r3, [r1], -ip
    d298:			; <UNDEFINED> instruction: 0x0001a7b0
    d29c:			; <UNDEFINED> instruction: 0x000136b8
    d2a0:	andeq	sl, r1, r0, lsr #15
    d2a4:	muleq	r1, lr, r7
    d2a8:	andeq	sl, r1, sl, lsl r8
    d2ac:	andeq	sl, r1, ip, lsl r8
    d2b0:	andeq	sl, r1, lr, ror r6
    d2b4:	muleq	r3, lr, r5
    d2b8:	andeq	sl, r1, r8, asr #12
    d2bc:			; <UNDEFINED> instruction: 0x0001a6b6
    d2c0:	andeq	sl, r1, lr, asr #21
    d2c4:	strdeq	sl, [r1], -r0
    d2c8:	andeq	sl, r1, r4, asr #11
    d2cc:	andeq	sl, r1, lr, lsr #21
    d2d0:	ldrdeq	sl, [r1], -r0
    d2d4:	andeq	sl, r1, r2, lsr #13
    d2d8:	andeq	sl, r1, sl, lsr #12
    d2dc:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    d2e0:	strdeq	sl, [r1], -lr
    d2e4:	muleq	r1, r0, r2
    d2e8:	strdeq	sl, [r1], -lr
    d2ec:	andeq	r5, r1, ip, ror #1
    d2f0:	andeq	sl, r1, r6, asr #13
    d2f4:	andeq	r3, r3, r0, lsl #7
    d2f8:	andeq	r3, r3, sl, ror r3
    d2fc:	andeq	sl, r1, r2, lsr #13
    d300:			; <UNDEFINED> instruction: 0x0001a6b4
    d304:	andeq	r3, r3, r8, lsl r3
    d308:	andeq	sl, r1, r0, ror #12
    d30c:	andeq	sl, r1, r4, asr r9
    d310:			; <UNDEFINED> instruction: 0x0001a5be
    d314:	andeq	r9, r1, r2, lsr #1
    d318:	ldrdeq	r4, [r1], -r8
    d31c:	andeq	r4, r1, r4, ror #17
    d320:	andeq	sl, r1, r8, asr r6
    d324:	andeq	sl, r1, ip, lsr #12
    d328:	andeq	r0, r0, r8, asr r3
    d32c:	andeq	sl, r1, r2, lsr #17
    d330:	andeq	sl, r1, r6, asr #12
    d334:	andeq	sl, r1, r2, asr r6
    d338:	ldrdeq	sl, [r1], -r6
    d33c:	andeq	sl, r1, r2, lsl #11
    d340:	muleq	r3, lr, r9
    d344:	andeq	sl, r1, r4, lsl #2
    d348:	andeq	sl, r1, r6, lsr #14
    d34c:			; <UNDEFINED> instruction: 0x0001a3b2
    d350:	strdeq	sl, [r1], -r4
    d354:	ldrdeq	sl, [r1], -lr
    d358:	andeq	sl, r1, r8, asr #3
    d35c:	andeq	sl, r1, r2, ror r6
    d360:	andeq	sl, r1, r2, lsl r6
    d364:	smlabtcs	r3, lr, sl, r4
    d368:	ldrbtmi	r4, [sl], #-3022	; 0xfffff432
    d36c:	mvnsmi	lr, #737280	; 0xb4000
    d370:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    d374:	cdpmi	6, 12, cr4, cr12, cr5, {0}
    d378:	movwls	r6, #38939	; 0x981b
    d37c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d380:	stmib	sp, {r8, r9, sp}^
    d384:	ldrbtmi	r3, [lr], #-774	; 0xfffffcfa
    d388:			; <UNDEFINED> instruction: 0xf00d9308
    d38c:	stmibmi	r7, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
    d390:			; <UNDEFINED> instruction: 0x46024479
    d394:			; <UNDEFINED> instruction: 0xf0072001
    d398:	blmi	ff18c07c <fchmod@plt+0xff188c38>
    d39c:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    d3a0:	stmiavs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    d3a4:			; <UNDEFINED> instruction: 0xf0402b00
    d3a8:	strtmi	r8, [r8], -r7, lsr #1
    d3ac:			; <UNDEFINED> instruction: 0xf86ef7ff
    d3b0:			; <UNDEFINED> instruction: 0x2c00692c
    d3b4:	rscshi	pc, r4, r0
    d3b8:	andeq	pc, r1, r4, lsr #3
    d3bc:	blx	fec274b0 <fchmod@plt+0xfec2406c>
    d3c0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    d3c4:	svclt	0x00182b00
    d3c8:	stmdacs	r0, {sp}
    d3cc:	msrhi	CPSR_fsc, r0, asr #32
    d3d0:	mlascc	r0, r5, r8, pc	; <UNPREDICTABLE>
    d3d4:	svclt	0x000c2c01
    d3d8:			; <UNDEFINED> instruction: 0xf0032400
    d3dc:	cfstrscs	mvf0, [r0], {1}
    d3e0:	rscshi	pc, r4, r0, asr #32
    d3e4:	strtmi	r2, [r8], -r3, lsl #2
    d3e8:	blx	2c9424 <fchmod@plt+0x2c5fe0>
    d3ec:	svcge	0x000649b1
    d3f0:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    d3f4:	strcs	r4, [r2], #-1145	; 0xfffffb87
    d3f8:	andcs	r4, r1, r2, lsl #12
    d3fc:	blx	149422 <fchmod@plt+0x145fde>
    d400:	ldrtmi	r6, [fp], -sl, lsr #16
    d404:	strls	r4, [r5], #-1576	; 0xfffff9d8
    d408:	ldrdne	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
    d40c:			; <UNDEFINED> instruction: 0xf7ff4642
    d410:	bvs	ffb4b554 <fchmod@plt+0xffb48110>
    d414:			; <UNDEFINED> instruction: 0xf8dfb1c4
    d418:	ldrbtmi	r9, [r9], #672	; 0x2a0
    d41c:	bcs	1a77ac <fchmod@plt+0x1a4368>
    d420:	stmiavs	r3!, {r0, r1, r2, r3, r8, ip, lr, pc}
    d424:	eorcs	r4, r0, r9, asr #12
    d428:	ldmdavs	sl, {r0, r1, r3, r4, r6, fp, sp, lr}^
    d42c:	blx	ffb49450 <fchmod@plt+0xffb4600c>
    d430:	ldrtmi	r6, [fp], -r1, lsr #17
    d434:	strtmi	r4, [r8], -r2, asr #12
    d438:			; <UNDEFINED> instruction: 0xf8d16849
    d43c:			; <UNDEFINED> instruction: 0xf7ff10e4
    d440:	stmdavs	r4!, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}^
    d444:	mvnle	r2, r0, lsl #24
    d448:	stccs	12, cr9, [r1], {5}
    d44c:	rscshi	pc, ip, r0
    d450:			; <UNDEFINED> instruction: 0xf0002c00
    d454:	blls	1ad870 <fchmod@plt+0x1aa42c>
    d458:			; <UNDEFINED> instruction: 0xf0402b00
    d45c:	ldrtmi	r8, [r8], -sp, lsl #1
    d460:	mcr2	0, 0, pc, cr8, cr0, {0}	; <UNPREDICTABLE>
    d464:	stmiavs	sl!, {r0, r2, r4, r7, r8, r9, fp, lr}^
    d468:	ldmpl	r3!, {sp}^
    d46c:	bfieq	r6, r8, #0, #20
    d470:			; <UNDEFINED> instruction: 0xf006d477
    d474:			; <UNDEFINED> instruction: 0xf009ff51
    d478:	blmi	fe48c78c <fchmod@plt+0xfe489348>
    d47c:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d480:	cmple	lr, r0, lsl #24
    d484:			; <UNDEFINED> instruction: 0xf7fd4628
    d488:	stmdbvs	fp!, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    d48c:	ldmdble	sp, {r0, r8, r9, fp, sp}
    d490:	andcs	r4, r5, #140, 18	; 0x230000
    d494:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d498:	stc	7, cr15, [ip, #-980]	; 0xfffffc2c
    d49c:	strmi	r2, [r4], -r1, lsl #2
    d4a0:			; <UNDEFINED> instruction: 0xf00d4628
    d4a4:	smlatbcs	r1, sp, r9, pc	; <UNPREDICTABLE>
    d4a8:			; <UNDEFINED> instruction: 0xf1059003
    d4ac:			; <UNDEFINED> instruction: 0xf00c0058
    d4b0:	bls	10b6bc <fchmod@plt+0x108278>
    d4b4:	strmi	r4, [r3], -r1, lsr #12
    d4b8:			; <UNDEFINED> instruction: 0xf7f52001
    d4bc:	stmmi	r2, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    d4c0:	eoreq	pc, ip, #1073741825	; 0x40000001
    d4c4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    d4c8:			; <UNDEFINED> instruction: 0xf9c0f7fd
    d4cc:			; <UNDEFINED> instruction: 0xf0014628
    d4d0:	stmdbvs	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    d4d4:	vqdmulh.s<illegal width 8>	d2, d0, d3
    d4d8:	strtmi	r8, [r8], -r4, lsl #1
    d4dc:			; <UNDEFINED> instruction: 0xf8b4f7ff
    d4e0:	blmi	1c1fed0 <fchmod@plt+0x1c1ca8c>
    d4e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d4e8:	blls	267558 <fchmod@plt+0x264114>
    d4ec:			; <UNDEFINED> instruction: 0xf040405a
    d4f0:	strhlt	r8, [fp], -r5
    d4f4:	mvnshi	lr, #12386304	; 0xbd0000
    d4f8:			; <UNDEFINED> instruction: 0x46284b75
    d4fc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d500:	blcs	1a7b74 <fchmod@plt+0x1a4730>
    d504:	tstcs	r4, ip, lsl #30
    d508:			; <UNDEFINED> instruction: 0xf00c2103
    d50c:	blmi	1b4c820 <fchmod@plt+0x1b493dc>
    d510:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d514:			; <UNDEFINED> instruction: 0xf47f2b00
    d518:	strtmi	sl, [r8], -r8, asr #30
    d51c:	ldc2l	0, cr15, [r2], {5}
    d520:	stmdbmi	ip!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
    d524:	andcs	r2, r0, r5, lsl #4
    d528:			; <UNDEFINED> instruction: 0xf7f54479
    d52c:	smlabtcs	r1, r4, ip, lr
    d530:	strtmi	r4, [r8], -r4, lsl #12
    d534:			; <UNDEFINED> instruction: 0xf964f00d
    d538:	andls	r2, r3, r1, lsl #2
    d53c:	subseq	pc, r8, r5, lsl #2
    d540:			; <UNDEFINED> instruction: 0xf838f00c
    d544:	strtmi	r9, [r1], -r3, lsl #20
    d548:	andcs	r4, r1, r3, lsl #12
    d54c:	mrc	7, 1, APSR_nzcv, cr2, cr5, {7}
    d550:	strtmi	r2, [r8], -r0, lsl #2
    d554:	mrrc2	0, 0, pc, lr, cr12	; <UNPREDICTABLE>
    d558:	ldrdcc	pc, [ip], r5	; <UNPREDICTABLE>
    d55c:	andsvs	r2, sl, r0, lsl #4
    d560:	ldmdbmi	sp, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    d564:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d568:	stc	7, cr15, [r4], #980	; 0x3d4
    d56c:	vst1.8	{d20-d22}, [pc], r1
    d570:			; <UNDEFINED> instruction: 0xf7fc1000
    d574:	ldrb	pc, [ip, -r7, asr #28]!	; <UNPREDICTABLE>
    d578:			; <UNDEFINED> instruction: 0xf0104638
    d57c:	ldmdbmi	r7, {r0, r5, r8, sl, fp, ip, sp, lr, pc}^
    d580:	andcs	r2, r0, r5, lsl #4
    d584:			; <UNDEFINED> instruction: 0xf7f54479
    d588:			; <UNDEFINED> instruction: 0x2101ec96
    d58c:	strtmi	r4, [r8], -r4, lsl #12
    d590:			; <UNDEFINED> instruction: 0xf936f00d
    d594:	strmi	r9, [r1], -r8, lsl #20
    d598:			; <UNDEFINED> instruction: 0xf00d4620
    d59c:	ldrb	pc, [lr, -sp, lsr #27]	; <UNPREDICTABLE>
    d5a0:	andcs	r4, r5, #71680	; 0x11800
    d5a4:	strtmi	r4, [r0], -lr, asr #18
    d5a8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    d5ac:			; <UNDEFINED> instruction: 0xf7f5601c
    d5b0:	smlabbcs	r1, r2, ip, lr
    d5b4:	strtmi	r4, [r8], -r6, lsl #12
    d5b8:			; <UNDEFINED> instruction: 0xf922f00d
    d5bc:	ldrtmi	r4, [r0], -r1, lsl #12
    d5c0:	ldc2l	0, cr15, [r4, #-52]!	; 0xffffffcc
    d5c4:	ldrdcc	pc, [ip], r5	; <UNPREDICTABLE>
    d5c8:	usada8	r9, ip, r0, r6
    d5cc:	andcs	r4, r5, #1130496	; 0x114000
    d5d0:			; <UNDEFINED> instruction: 0xf7f54479
    d5d4:			; <UNDEFINED> instruction: 0x4601ec70
    d5d8:	addne	pc, r0, pc, asr #8
    d5dc:	mrc2	7, 0, pc, cr2, cr12, {7}
    d5e0:	mcrrmi	7, 0, lr, r1, cr0
    d5e4:	strtmi	r2, [r8], -r4, lsl #2
    d5e8:			; <UNDEFINED> instruction: 0xf844447c
    d5ec:			; <UNDEFINED> instruction: 0xf00c3f30
    d5f0:			; <UNDEFINED> instruction: 0x4628fc11
    d5f4:	stc2l	0, cr15, [r6], #-20	; 0xffffffec
    d5f8:			; <UNDEFINED> instruction: 0x462b493c
    d5fc:	ldmdapl	r0!, {r1, r9, sp}^
    d600:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    d604:			; <UNDEFINED> instruction: 0xf0089400
    d608:	andcs	pc, r0, #316	; 0x13c
    d60c:			; <UNDEFINED> instruction: 0x46284b38
    d610:	ldmdbmi	r8!, {r9, ip, pc}
    d614:	bmi	e1e808 <fchmod@plt+0xe1b3c4>
    d618:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d61c:	blx	1c9626 <fchmod@plt+0x1c61e2>
    d620:	strtmi	r2, [r8], -r3, lsl #2
    d624:	blx	ffdc965e <fchmod@plt+0xffdc621a>
    d628:	blmi	a8738c <fchmod@plt+0xa83f48>
    d62c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d630:	blcs	1a7ca4 <fchmod@plt+0x1a4860>
    d634:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
    d638:	strcs	r4, [r0], #-2848	; 0xfffff4e0
    d63c:	strtmi	r4, [r0], -pc, lsr #18
    d640:	ldmpl	r3!, {r0, r2, r9, sp}^
    d644:			; <UNDEFINED> instruction: 0xe7b14479
    d648:			; <UNDEFINED> instruction: 0xf0104638
    d64c:			; <UNDEFINED> instruction: 0xf8d5fd13
    d650:	strtmi	r3, [r8], -ip, lsr #1
    d654:			; <UNDEFINED> instruction: 0xf7fd601c
    d658:	strb	pc, [r1, -r5, lsl #30]	; <UNPREDICTABLE>
    d65c:	ldc	7, cr15, [r6], #-980	; 0xfffffc2c
    d660:			; <UNDEFINED> instruction: 0x46384b16
    d664:			; <UNDEFINED> instruction: 0x601c58f3
    d668:	stc2	0, cr15, [sl], #64	; 0x40
    d66c:	andcs	r4, r5, #36, 18	; 0x90000
    d670:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d674:	ldc	7, cr15, [lr], {245}	; 0xf5
    d678:	strmi	r2, [r3], -r1, lsl #2
    d67c:	ldrmi	r4, [sp], -r8, lsr #12
    d680:			; <UNDEFINED> instruction: 0xf8bef00d
    d684:	strmi	r9, [r1], -r8, lsl #20
    d688:			; <UNDEFINED> instruction: 0xf00d4628
    d68c:	ldmdbmi	sp, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    d690:	strtmi	r2, [r0], -r5, lsl #4
    d694:			; <UNDEFINED> instruction: 0xf7f54479
    d698:			; <UNDEFINED> instruction: 0xf008ec0e
    d69c:	svclt	0x0000fd85
    d6a0:	strdeq	r2, [r3], -lr
    d6a4:	andeq	r0, r0, r4, lsr #5
    d6a8:	andeq	r2, r3, r2, ror #17
    d6ac:	andeq	sl, r1, r4, lsl #11
    d6b0:	andeq	r0, r0, ip, asr #6
    d6b4:	andeq	sl, r1, r4, lsr #12
    d6b8:	andeq	sl, r1, r6, lsr #12
    d6bc:	andeq	r0, r0, r0, lsl r3
    d6c0:	andeq	r0, r0, r0, lsl #7
    d6c4:	andeq	sl, r1, sl, ror #13
    d6c8:	andeq	r8, r1, sl, lsl #23
    d6cc:	andeq	r2, r3, r4, lsl #15
    d6d0:	andeq	r0, r0, ip, lsr #5
    d6d4:	andeq	sl, r1, r4, lsr r6
    d6d8:	muleq	r1, r2, r5
    d6dc:	andeq	sl, r1, r0, lsr r5
    d6e0:	andeq	sl, r1, r6, lsl #7
    d6e4:	andeq	sl, r1, r0, lsl r4
    d6e8:	andeq	r2, r3, r0, lsl #24
    d6ec:	andeq	r0, r0, r0, lsr r3
    d6f0:	andeq	r8, r1, ip, lsr sl
    d6f4:	andeq	sl, r1, ip, lsl #11
    d6f8:	andeq	sl, r1, lr, ror r5
    d6fc:	andeq	sl, r1, r4, lsr #6
    d700:	andeq	sl, r1, lr, ror #7
    d704:	strdeq	sl, [r1], -ip
    d708:	vst2.8	{d20,d22}, [pc], sl
    d70c:	strlt	r5, [r8, #-0]
    d710:			; <UNDEFINED> instruction: 0xf0074479
    d714:			; <UNDEFINED> instruction: 0xf006f979
    d718:	stmdbmi	r7, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    d71c:	andpl	pc, r0, pc, asr #8
    d720:			; <UNDEFINED> instruction: 0xf0074479
    d724:			; <UNDEFINED> instruction: 0xf005f971
    d728:	pop	{r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    d72c:			; <UNDEFINED> instruction: 0xf00f4008
    d730:	svclt	0x0000bf1d
    d734:	andeq	sl, r1, r8, lsr #9
    d738:	andeq	sl, r1, r0, asr #9
    d73c:	svclt	0x0000e7e4
    d740:	svcmi	0x00f0e92d
    d744:	stmibmi	r3, {r0, r1, r2, r3, r9, sl, lr}^
    d748:	ldmdbvs	sp, {r2, r4, r9, sl, lr}
    d74c:	msrne	SPSR_fsc, #64, 4
    d750:	ldrbtmi	r4, [r9], #-2753	; 0xfffff53f
    d754:	movwls	pc, #18655	; 0x48df	; <UNPREDICTABLE>
    d758:			; <UNDEFINED> instruction: 0x43abb089
    d75c:	stmpl	sl, {r1, r2, r9, sl, lr}
    d760:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
    d764:			; <UNDEFINED> instruction: 0xf04f9207
    d768:	andle	r0, r8, r0, lsl #4
    d76c:	vadd.i8	q11, q0, <illegal reg q10.5>
    d770:	strtmi	r1, [r8], -sp, ror #3
    d774:	stcl	7, cr15, [sl, #980]!	; 0x3d4
    d778:			; <UNDEFINED> instruction: 0xf0402800
    d77c:	ldmmi	r8!, {r0, r1, r2, r3, r4, r5, r8, pc}
    d780:	mrscs	r2, R10_usr
    d784:			; <UNDEFINED> instruction: 0xf0084478
    d788:			; <UNDEFINED> instruction: 0xf00dfe8f
    d78c:			; <UNDEFINED> instruction: 0x4605ff33
    d790:			; <UNDEFINED> instruction: 0xf0402800
    d794:	ldmdavs	r0!, {r1, r3, r5, r7, pc}
    d798:	blx	ffcc97d2 <fchmod@plt+0xffcc638e>
    d79c:	ldmmi	r1!, {r0, r9, sl, lr}
    d7a0:			; <UNDEFINED> instruction: 0xf00d4478
    d7a4:			; <UNDEFINED> instruction: 0x4605fd97
    d7a8:			; <UNDEFINED> instruction: 0xf0072002
    d7ac:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
    d7b0:	sbchi	pc, r2, r0, asr #32
    d7b4:	adcshi	pc, r0, #14614528	; 0xdf0000
    d7b8:	ldmdavs	r3!, {r3, r4, r5, r6, r7, sl, lr}
    d7bc:	stmiami	fp!, {r0, r9, sp}
    d7c0:	ldrbtmi	r6, [r8], #-2137	; 0xfffff7a7
    d7c4:	stc	7, cr15, [r8], #980	; 0x3d4
    d7c8:			; <UNDEFINED> instruction: 0xf0402800
    d7cc:	stmiami	r8!, {r0, r1, r2, r3, r8, pc}
    d7d0:	andcs	r4, r1, #42991616	; 0x2900000
    d7d4:			; <UNDEFINED> instruction: 0xf7f54478
    d7d8:	stmdacs	r0, {r5, r7, sl, fp, sp, lr, pc}
    d7dc:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    d7e0:	andcs	r6, r1, #3866624	; 0x3b0000
    d7e4:	ldmdavs	r9, {r0, r1, r5, r7, fp, lr}^
    d7e8:			; <UNDEFINED> instruction: 0xf7f54478
    d7ec:	stmdacs	r0, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    d7f0:	rscshi	pc, ip, r0, asr #32
    d7f4:	andcs	r6, r1, #573440	; 0x8c000
    d7f8:	ldmdavs	r9, {r0, r1, r2, r3, r4, r7, fp, lr}
    d7fc:			; <UNDEFINED> instruction: 0xf7f54478
    d800:	stmdacs	r0, {r2, r3, r7, sl, fp, sp, lr, pc}
    d804:	rscshi	pc, r2, r0, asr #32
    d808:			; <UNDEFINED> instruction: 0x4641489c
    d80c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    d810:	stc	7, cr15, [r2], {245}	; 0xf5
    d814:			; <UNDEFINED> instruction: 0xf0402800
    d818:	ldmibmi	r9, {r0, r3, r5, r6, r7, pc}
    d81c:	ldmmi	r9, {r0, r9, sp}
    d820:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d824:	ldcl	7, cr15, [r8], #-980	; 0xfffffc2c
    d828:			; <UNDEFINED> instruction: 0xf0402800
    d82c:			; <UNDEFINED> instruction: 0xf8d480df
    d830:			; <UNDEFINED> instruction: 0xf0048010
    d834:	blmi	fe54d418 <fchmod@plt+0xfe549fd4>
    d838:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d83c:	ldmdavs	r8!, {r0, r2, r9, sl, lr}
    d840:	mrrc	7, 15, pc, r6, cr5	; <UNPREDICTABLE>
    d844:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d848:	addhi	pc, r2, r0, asr #32
    d84c:	eorsls	pc, ip, #14614528	; 0xdf0000
    d850:			; <UNDEFINED> instruction: 0x464844f9
    d854:	bl	1d4b830 <fchmod@plt+0x1d483ec>
    d858:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    d85c:	sbcshi	pc, r9, r0, asr #32
    d860:			; <UNDEFINED> instruction: 0xf0072002
    d864:	teqlt	r0, #13041664	; 0xc70000	; <UNPREDICTABLE>
    d868:	strls	r6, [r6, -r3, lsr #18]
    d86c:	smladls	r4, sp, sp, r1
    d870:	smlsdls	r5, fp, r8, r6
    d874:	orrlt	sl, fp, r4, lsl #30
    d878:	ldrtmi	r2, [r8], -r0, lsr #2
    d87c:	blx	ffac98c4 <fchmod@plt+0xffac6480>
    d880:	strmi	r6, [r8], -r9, lsr #16
    d884:			; <UNDEFINED> instruction: 0xf7f59103
    d888:	stmdbls	r3, {r2, r4, r5, sl, fp, sp, lr, pc}
    d88c:	ldrtmi	r4, [r8], -r2, lsl #12
    d890:	blx	fe1498da <fchmod@plt+0xfe146496>
    d894:	svccc	0x0004f855
    d898:	mvnle	r2, r0, lsl #22
    d89c:			; <UNDEFINED> instruction: 0xf0104638
    d8a0:	ldmdbmi	fp!, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    d8a4:	blls	1958b4 <fchmod@plt+0x192470>
    d8a8:	ldrbtmi	r6, [r9], #-2146	; 0xfffff79e
    d8ac:			; <UNDEFINED> instruction: 0xf8acf007
    d8b0:			; <UNDEFINED> instruction: 0xf0104638
    d8b4:			; <UNDEFINED> instruction: 0x2e00fbdf
    d8b8:	vst4.8	{d29-d32}, [pc :256], r1
    d8bc:			; <UNDEFINED> instruction: 0xf7fc0080
    d8c0:	bllt	184c454 <fchmod@plt+0x1849010>
    d8c4:	strtmi	r6, [r8], -r5, ror #16
    d8c8:	ldc	7, cr15, [r2], {245}	; 0xf5
    d8cc:	svclt	0x00984286
    d8d0:	stmdble	r5!, {r3, r5, r7, r8, fp, ip}
    d8d4:	orrscs	r4, r3, pc, ror #22
    d8d8:	ldmdami	r0!, {r0, r1, r2, r3, r5, r6, r9, fp, lr}^
    d8dc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    d8e0:	ldrbtmi	r9, [r8], #-1537	; 0xfffff9ff
    d8e4:			; <UNDEFINED> instruction: 0xf0089500
    d8e8:	stmdavs	r0!, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    d8ec:	cdp2	0, 1, cr15, cr4, cr13, {0}
    d8f0:	stmdavs	r1!, {r1, r4, r9, fp, ip, pc}
    d8f4:			; <UNDEFINED> instruction: 0xf00d4628
    d8f8:	strmi	pc, [r4], -fp, lsr #29
    d8fc:	cdp2	0, 7, cr15, cr6, cr13, {0}
    d900:			; <UNDEFINED> instruction: 0xf0082001
    d904:	bmi	19cc5e0 <fchmod@plt+0x19c919c>
    d908:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    d90c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d910:	subsmi	r9, sl, r7, lsl #22
    d914:			; <UNDEFINED> instruction: 0x4620d17b
    d918:	pop	{r0, r3, ip, sp, pc}
    d91c:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    d920:			; <UNDEFINED> instruction: 0xf8c84960
    d924:	ldrbtmi	r0, [r9], #-0
    d928:			; <UNDEFINED> instruction: 0xf7f56060
    d92c:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    d930:	strtmi	sp, [r0], -r6, lsl #22
    d934:	ldc2l	0, cr15, [ip, #16]!
    d938:	ldrdhi	pc, [ip, #-143]!	; 0xffffff71
    d93c:			; <UNDEFINED> instruction: 0xe73c44f8
    d940:	andcs	r4, r5, #1474560	; 0x168000
    d944:	ldrbtmi	r2, [r9], #-0
    d948:	b	fed4b924 <fchmod@plt+0xfed484e0>
    d94c:	mcrr2	0, 0, pc, sl, cr8	; <UNPREDICTABLE>
    d950:	addeq	pc, r0, pc, asr #8
    d954:	blx	fe64b94c <fchmod@plt+0xfe648508>
    d958:	eorsle	r2, r6, r0, lsl #16
    d95c:	ldrdls	pc, [r0], -r7
    d960:	addeq	pc, r0, pc, asr #8
    d964:	blx	fe44b95c <fchmod@plt+0xfe448518>
    d968:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d96c:	svcge	0x0071f47f
    d970:			; <UNDEFINED> instruction: 0x46326839
    d974:			; <UNDEFINED> instruction: 0xf7f54628
    d978:	pkhbtmi	lr, r3, lr, lsl #26
    d97c:	cmple	r1, r0, lsl #16
    d980:	stmibne	r9!, {r0, r1, r3, r6, fp, lr}
    d984:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    d988:	bl	ff1cb964 <fchmod@plt+0xff1c8520>
    d98c:	blle	1657994 <fchmod@plt+0x1654550>
    d990:	andcs	r4, r1, #72, 18	; 0x120000
    d994:	ldrbtmi	r4, [r9], #-2120	; 0xfffff7b8
    d998:			; <UNDEFINED> instruction: 0xf7f54478
    d99c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    d9a0:	ldmdavs	r8!, {r3, r6, r8, r9, fp, ip, lr, pc}
    d9a4:	bl	6cb980 <fchmod@plt+0x6c853c>
    d9a8:			; <UNDEFINED> instruction: 0xf43f2800
    d9ac:			; <UNDEFINED> instruction: 0xf44faf52
    d9b0:			; <UNDEFINED> instruction: 0xf7fc3080
    d9b4:	stmdblt	r0!, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
    d9b8:	andcs	r4, r5, #64, 18	; 0x100000
    d9bc:	ldrbtmi	r2, [r9], #-0
    d9c0:	b	1e4b99c <fchmod@plt+0x1e48558>
    d9c4:			; <UNDEFINED> instruction: 0xf0086839
    d9c8:			; <UNDEFINED> instruction: 0xf8dffc0d
    d9cc:	ldrbtmi	r9, [r9], #244	; 0xf4
    d9d0:			; <UNDEFINED> instruction: 0xf7f5e7c6
    d9d4:	stmdavs	r3, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    d9d8:	mvnle	r2, r1, lsl #22
    d9dc:	andcs	r4, r5, #933888	; 0xe4000
    d9e0:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    d9e4:	b	19cb9c0 <fchmod@plt+0x19c857c>
    d9e8:	blx	ff7c9a12 <fchmod@plt+0xff7c65ce>
    d9ec:	andcs	r4, r5, #884736	; 0xd8000
    d9f0:	ldrbtmi	r2, [r9], #-0
    d9f4:	b	17cb9d0 <fchmod@plt+0x17c858c>
    d9f8:	blx	ffd49a22 <fchmod@plt+0xffd465de>
    d9fc:	andcs	r4, r5, #835584	; 0xcc000
    da00:	ldrbtmi	r2, [r9], #-0
    da04:	b	15cb9e0 <fchmod@plt+0x15c859c>
    da08:			; <UNDEFINED> instruction: 0xf0084629
    da0c:			; <UNDEFINED> instruction: 0xf7f5fbeb
    da10:	stmdbmi	pc!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    da14:	andcs	r2, r0, r5, lsl #4
    da18:			; <UNDEFINED> instruction: 0xf7f54479
    da1c:	strbmi	lr, [r9], -ip, asr #20
    da20:	blx	ff849a4a <fchmod@plt+0xff846606>
    da24:	andcs	r4, r5, #704512	; 0xac000
    da28:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    da2c:	b	10cba08 <fchmod@plt+0x10c85c4>
    da30:	blx	feec9a5a <fchmod@plt+0xfeec6616>
    da34:	andcs	r4, r5, #40, 18	; 0xa0000
    da38:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    da3c:	b	ecba18 <fchmod@plt+0xec85d4>
    da40:	blx	ff449a6a <fchmod@plt+0xff446626>
    da44:	andcs	r4, r5, #606208	; 0x94000
    da48:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    da4c:	b	ccba28 <fchmod@plt+0xcc85e4>
    da50:	blx	ff249a7a <fchmod@plt+0xff246636>
    da54:	andeq	r2, r3, r6, lsl r5
    da58:	andeq	r0, r0, r4, lsr #5
    da5c:	andeq	r2, r3, r8, lsl #10
    da60:			; <UNDEFINED> instruction: 0xffffffb5
    da64:	andeq	r3, r1, r0, lsr #21
    da68:	andeq	r5, r1, r8, asr r7
    da6c:	andeq	sl, r1, lr, ror r4
    da70:			; <UNDEFINED> instruction: 0x0001a4b0
    da74:	andeq	sl, r1, r0, asr #9
    da78:	andeq	sl, r1, r4, asr #9
    da7c:	andeq	sl, r1, sl, asr #9
    da80:	ldrdeq	sl, [r1], -r0
    da84:	ldrdeq	sl, [r1], -r6
    da88:			; <UNDEFINED> instruction: 0x000002b0
    da8c:			; <UNDEFINED> instruction: 0x0001a3bc
    da90:	andeq	sl, r1, lr, lsr #10
    da94:	andeq	sl, r1, r0, lsl r5
    da98:	muleq	r1, lr, r7
    da9c:	andeq	sl, r1, lr, lsr r5
    daa0:	andeq	r2, r3, lr, asr r3
    daa4:	andeq	sl, r1, lr, lsl #10
    daa8:	andeq	sl, r1, ip, asr #5
    daac:	strdeq	sl, [r1], -lr
    dab0:	andeq	r8, r1, r2, ror #12
    dab4:	andeq	r7, r1, r2, lsl r9
    dab8:	andeq	r8, r1, r4, lsl #13
    dabc:	andeq	sl, r1, r2, asr #9
    dac0:	andeq	sl, r1, lr, lsr r2
    dac4:	andeq	sl, r1, sl, ror #6
    dac8:	andeq	sl, r1, sl, ror #4
    dacc:	andeq	sl, r1, lr, lsl #4
    dad0:	andeq	sl, r1, r4, lsr #7
    dad4:	andeq	sl, r1, r6, ror #5
    dad8:			; <UNDEFINED> instruction: 0x000185be
    dadc:	andeq	r8, r1, lr, lsr #11
    dae0:	ldrbmi	lr, [r0, sp, lsr #18]!
    dae4:	ldcmi	6, cr4, [r8, #-608]!	; 0xfffffda0
    dae8:	blmi	e39d80 <fchmod@plt+0xe3693c>
    daec:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
    daf0:			; <UNDEFINED> instruction: 0x460a4692
    daf4:	msreq	CPSR_fs, r0, lsl #2
    daf8:	strmi	r5, [r4], -fp, ror #17
    dafc:	ldmdavs	fp, {r0, r1, r8, sl, fp, sp, pc}
    db00:			; <UNDEFINED> instruction: 0xf04f9323
    db04:			; <UNDEFINED> instruction: 0xf0050300
    db08:	ldmdbmi	r1!, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    db0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    db10:	andcs	r4, r0, r7, lsl #12
    db14:	stmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db18:	strmi	r2, [r1], r1, lsl #2
    db1c:			; <UNDEFINED> instruction: 0xf00c4620
    db20:	ldrbmi	pc, [r3], -pc, ror #28	; <UNPREDICTABLE>
    db24:			; <UNDEFINED> instruction: 0xf10d4649
    db28:	strmi	r0, [r2], -r0, lsr #18
    db2c:			; <UNDEFINED> instruction: 0xf009a802
    db30:	bls	ccd24 <fchmod@plt+0xc98e0>
    db34:			; <UNDEFINED> instruction: 0x46284639
    db38:	stc2	0, cr15, [ip], #-16
    db3c:			; <UNDEFINED> instruction: 0x46284631
    db40:	mcrr2	0, 0, pc, r8, cr4	; <UNPREDICTABLE>
    db44:	strtmi	r4, [r8], -r1, asr #12
    db48:	stc2	0, cr15, [r4], {4}
    db4c:			; <UNDEFINED> instruction: 0x464a4639
    db50:			; <UNDEFINED> instruction: 0xf7f52003
    db54:	orrlt	lr, r8, r0, lsl ip
    db58:			; <UNDEFINED> instruction: 0xf0044628
    db5c:			; <UNDEFINED> instruction: 0xf7f5fc2f
    db60:	stmdavs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    db64:			; <UNDEFINED> instruction: 0xd1232802
    db68:			; <UNDEFINED> instruction: 0x4632491a
    db6c:			; <UNDEFINED> instruction: 0xf0064479
    db70:	stmdals	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    db74:	stmdb	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db78:	and	r2, lr, r0
    db7c:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    db80:	strtmi	r4, [sl], -fp, asr #12
    db84:	strtmi	r9, [r0], -r0
    db88:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    db8c:			; <UNDEFINED> instruction: 0xf0044628
    db90:	stmdals	r2, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    db94:	ldmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db98:	bmi	3d5ba4 <fchmod@plt+0x3d2760>
    db9c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    dba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dba4:	subsmi	r9, sl, r3, lsr #22
    dba8:	eorlt	sp, r4, ip, lsl #2
    dbac:			; <UNDEFINED> instruction: 0x87f0e8bd
    dbb0:	andcs	r4, r5, #163840	; 0x28000
    dbb4:	ldrbtmi	r2, [r9], #-0
    dbb8:	ldmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbbc:	ldrtmi	r9, [sl], -r2, lsl #18
    dbc0:	blx	449bea <fchmod@plt+0x4467a6>
    dbc4:	stmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dbc8:	andeq	r2, r3, sl, ror r1
    dbcc:	andeq	r0, r0, r4, lsr #5
    dbd0:	muleq	r1, r2, r3
    dbd4:	andeq	sl, r1, r4, asr r3
    dbd8:	andeq	r2, r3, sl, asr #1
    dbdc:	andeq	sl, r1, r2, lsr r3
    dbe0:	ldrlt	r2, [r0, #-2308]	; 0xfffff6fc
    dbe4:	ldmdble	ip, {r2, r9, sl, lr}
    dbe8:	ldrsbtcc	pc, [r4], r0	; <UNPREDICTABLE>
    dbec:	smlabbcs	r5, fp, r1, fp
    dbf0:			; <UNDEFINED> instruction: 0xf910f00c
    dbf4:			; <UNDEFINED> instruction: 0xf0054620
    dbf8:	stmdbmi	fp, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    dbfc:	andpl	pc, r0, pc, asr #8
    dc00:			; <UNDEFINED> instruction: 0xf0064479
    dc04:			; <UNDEFINED> instruction: 0xf005ff01
    dc08:	pop	{r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    dc0c:			; <UNDEFINED> instruction: 0xf00f4010
    dc10:			; <UNDEFINED> instruction: 0xf8d0bcad
    dc14:	tstlt	fp, r0, asr #1
    dc18:			; <UNDEFINED> instruction: 0xf00c2106
    dc1c:			; <UNDEFINED> instruction: 0xe7e9f8fb
    dc20:			; <UNDEFINED> instruction: 0xf00c2107
    dc24:			; <UNDEFINED> instruction: 0xe7e5f8f7
    dc28:	andeq	sl, r1, r4, lsl #6
    dc2c:	ldrlt	fp, [r0, #-1036]	; 0xfffffbf4
    dc30:	ldcmi	0, cr11, [r1], {130}	; 0x82
    dc34:	bmi	47884c <fchmod@plt+0x475408>
    dc38:	stmiapl	r2!, {r2, r3, r4, r5, r6, sl, lr}
    dc3c:	andls	r6, r1, #1179648	; 0x120000
    dc40:	andeq	pc, r0, #79	; 0x4f
    dc44:	blcs	14bd98 <fchmod@plt+0x148954>
    dc48:			; <UNDEFINED> instruction: 0xf7ff9300
    dc4c:	strmi	pc, [r4], -r9, asr #30
    dc50:	bmi	2fc1f8 <fchmod@plt+0x2f8db4>
    dc54:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    dc58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dc5c:	subsmi	r9, sl, r1, lsl #22
    dc60:	strtmi	sp, [r0], -r8, lsl #2
    dc64:	pop	{r1, ip, sp, pc}
    dc68:	andlt	r4, r2, r0, lsl r0
    dc6c:			; <UNDEFINED> instruction: 0xf7ff4770
    dc70:	strb	pc, [lr, fp, asr #26]!	; <UNPREDICTABLE>
    dc74:	stmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc78:	andeq	r2, r3, r0, lsr r0
    dc7c:	andeq	r0, r0, r4, lsr #5
    dc80:	andeq	r2, r3, r2, lsl r0
    dc84:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    dc88:	ldcmi	0, cr11, [r3], {130}	; 0x82
    dc8c:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    dc90:			; <UNDEFINED> instruction: 0xf853447c
    dc94:	bmi	4908ac <fchmod@plt+0x48d468>
    dc98:	ldrbtmi	r5, [sl], #-2145	; 0xfffff79f
    dc9c:	tstls	r1, r9, lsl #16
    dca0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    dca4:	movwls	r4, #2319	; 0x90f
    dca8:			; <UNDEFINED> instruction: 0xf7ff4479
    dcac:			; <UNDEFINED> instruction: 0x4604ff19
    dcb0:	bmi	37c258 <fchmod@plt+0x378e14>
    dcb4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    dcb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dcbc:	subsmi	r9, sl, r1, lsl #22
    dcc0:	strtmi	sp, [r0], -r8, lsl #2
    dcc4:	pop	{r1, ip, sp, pc}
    dcc8:	andlt	r4, r4, r0, lsl r0
    dccc:			; <UNDEFINED> instruction: 0xf0054770
    dcd0:	ubfx	pc, r7, #31, #15
    dcd4:	ldm	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dcd8:	ldrdeq	r1, [r3], -r8
    dcdc:	andeq	r0, r0, r4, lsr #5
    dce0:	muleq	r1, r2, r2
    dce4:	andeq	r4, r1, r8, ror #22
    dce8:			; <UNDEFINED> instruction: 0x00031fb2
    dcec:	ldrbmi	lr, [r0, sp, lsr #18]!
    dcf0:	bmi	edf740 <fchmod@plt+0xedc2fc>
    dcf4:	blmi	edf570 <fchmod@plt+0xedc12c>
    dcf8:	ldrbtmi	fp, [sl], #-166	; 0xffffff5a
    dcfc:	ldmeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    dd00:	strmi	r4, [pc], -r6, lsl #12
    dd04:	stcge	8, cr5, [r5], {211}	; 0xd3
    dd08:	bleq	14be70 <fchmod@plt+0x148a2c>
    dd0c:			; <UNDEFINED> instruction: 0x9325681b
    dd10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dd14:	ldmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd18:	andcs	r4, r5, #835584	; 0xcc000
    dd1c:	ldrbtmi	r2, [r9], #-0
    dd20:	stmia	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd24:	strmi	r2, [r1], r1, lsl #2
    dd28:			; <UNDEFINED> instruction: 0xf00c4630
    dd2c:	ldrbmi	pc, [r3], -r9, ror #26	; <UNPREDICTABLE>
    dd30:	strmi	r4, [r2], -r9, asr #12
    dd34:			; <UNDEFINED> instruction: 0xf009a804
    dd38:	bls	14cb1c <fchmod@plt+0x1496d8>
    dd3c:	strtmi	r4, [r0], -r9, lsr #12
    dd40:	andhi	pc, ip, sp, asr #17
    dd44:	blx	9c9d5e <fchmod@plt+0x9c691a>
    dd48:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    dd4c:			; <UNDEFINED> instruction: 0x46204639
    dd50:	blx	1049d6a <fchmod@plt+0x1046926>
    dd54:	strtmi	r9, [r0], -r3, lsl #18
    dd58:	blx	1f49d72 <fchmod@plt+0x1f4692e>
    dd5c:	strbmi	r4, [r2], -r9, lsr #12
    dd60:			; <UNDEFINED> instruction: 0xf7f52003
    dd64:	orrslt	lr, r0, r8, lsl #22
    dd68:			; <UNDEFINED> instruction: 0xf0044620
    dd6c:			; <UNDEFINED> instruction: 0xf7f5fb27
    dd70:	stmdavs	r0, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    dd74:			; <UNDEFINED> instruction: 0xd1262802
    dd78:			; <UNDEFINED> instruction: 0x462b491c
    dd7c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    dd80:	cdp2	0, 4, cr15, cr2, cr6, {0}
    dd84:			; <UNDEFINED> instruction: 0xf7f59804
    dd88:	andcs	lr, r0, r8, lsr r8
    dd8c:			; <UNDEFINED> instruction: 0xf106e010
    dd90:			; <UNDEFINED> instruction: 0x46430178
    dd94:	andls	r4, r0, r2, lsr #12
    dd98:			; <UNDEFINED> instruction: 0xf7ff4630
    dd9c:			; <UNDEFINED> instruction: 0x4620fcd1
    dda0:	blx	349dba <fchmod@plt+0x346976>
    dda4:			; <UNDEFINED> instruction: 0xf7f59804
    dda8:			; <UNDEFINED> instruction: 0xf7ffe828
    ddac:	andcs	pc, r1, sp, lsr #25
    ddb0:	blmi	3205f4 <fchmod@plt+0x31d1b0>
    ddb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ddb8:	blls	967e28 <fchmod@plt+0x9649e4>
    ddbc:	qaddle	r4, sl, ip
    ddc0:	pop	{r1, r2, r5, ip, sp, pc}
    ddc4:	stmdbmi	fp, {r4, r5, r6, r7, r8, r9, sl, pc}
    ddc8:	andcs	r2, r0, r5, lsl #4
    ddcc:			; <UNDEFINED> instruction: 0xf7f54479
    ddd0:	stmdbls	r4, {r1, r4, r5, r6, fp, sp, lr, pc}
    ddd4:			; <UNDEFINED> instruction: 0xf008462a
    ddd8:			; <UNDEFINED> instruction: 0xf7f5fa05
    dddc:	svclt	0x0000e878
    dde0:	andeq	r1, r3, lr, ror #30
    dde4:	andeq	r0, r0, r4, lsr #5
    dde8:	andeq	sl, r1, r2, lsr #4
    ddec:	ldrdeq	sl, [r1], -lr
    ddf0:			; <UNDEFINED> instruction: 0x00031eb4
    ddf4:	andeq	sl, r1, ip, lsl r1
    ddf8:	svcmi	0x00f0e92d
    ddfc:	stc	6, cr4, [sp, #-620]!	; 0xfffffd94
    de00:	ldrmi	r8, [r0], r2, lsl #22
    de04:	strmi	r4, [sl], -r2, lsl #27
    de08:	strmi	r4, [r4], -r2, lsl #23
    de0c:	mcr	4, 0, r4, cr8, cr13, {3}
    de10:	adclt	r1, r9, r0, lsl sl
    de14:	msreq	CPSR_fs, r0, lsl #2
    de18:	ldcls	8, cr5, [r6, #-940]!	; 0xfffffc54
    de1c:			; <UNDEFINED> instruction: 0x9327681b
    de20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    de24:			; <UNDEFINED> instruction: 0xf8dd9b34
    de28:	strls	r9, [r3, #-212]	; 0xffffff2c
    de2c:	movwls	sl, #11527	; 0x2d07
    de30:	movwls	sl, #19206	; 0x4b06
    de34:			; <UNDEFINED> instruction: 0xf005461e
    de38:	ldmdbmi	r7!, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}^
    de3c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    de40:	andcs	r4, r0, r7, lsl #12
    de44:	ldmda	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de48:	strmi	r2, [r2], r1, lsl #2
    de4c:			; <UNDEFINED> instruction: 0xf00c4620
    de50:			; <UNDEFINED> instruction: 0x4643fcd7
    de54:			; <UNDEFINED> instruction: 0xf10d4651
    de58:			; <UNDEFINED> instruction: 0x46020a30
    de5c:			; <UNDEFINED> instruction: 0xf1044630
    de60:			; <UNDEFINED> instruction: 0xf0090698
    de64:	bls	1cc9f0 <fchmod@plt+0x1c95ac>
    de68:			; <UNDEFINED> instruction: 0x46284639
    de6c:	blx	fe4c9e84 <fchmod@plt+0xfe4c6a40>
    de70:	ldrtmi	r2, [r0], -r1, lsl #2
    de74:	blx	fe7c9eaa <fchmod@plt+0xfe7c6a66>
    de78:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    de7c:			; <UNDEFINED> instruction: 0xf04f1a10
    de80:			; <UNDEFINED> instruction: 0xf8cd0900
    de84:	strmi	r9, [r3], -r0
    de88:			; <UNDEFINED> instruction: 0xf0044628
    de8c:	ldrtmi	pc, [r9], -fp, lsr #22	; <UNPREDICTABLE>
    de90:	andcs	r4, r3, r2, asr r6
    de94:	b	1bcbe70 <fchmod@plt+0x1bc8a2c>
    de98:			; <UNDEFINED> instruction: 0xf0002800
    de9c:			; <UNDEFINED> instruction: 0xf7f58095
    dea0:			; <UNDEFINED> instruction: 0x4603e954
    dea4:	stmdacs	r2, {fp, sp, lr}
    dea8:	addshi	pc, fp, r0
    deac:	andcs	r4, r5, #1490944	; 0x16c000
    deb0:	movwls	r4, #22088	; 0x5648
    deb4:			; <UNDEFINED> instruction: 0xf7f44479
    deb8:	blls	189eb8 <fchmod@plt+0x186a74>
    debc:	tstls	r5, r7, lsl #18
    dec0:	ldmdavs	r8, {r0, r7, r9, sl, lr}
    dec4:	ldm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dec8:	ldrtmi	r9, [sl], -r5, lsl #18
    decc:	strbmi	r4, [r8], -r3, lsl #12
    ded0:			; <UNDEFINED> instruction: 0xf8ecf00d
    ded4:	andcs	r4, r5, #1343488	; 0x148000
    ded8:	ldrbtmi	r2, [r9], #-0
    dedc:			; <UNDEFINED> instruction: 0xf7f44681
    dee0:			; <UNDEFINED> instruction: 0xf00defea
    dee4:	vnmls.f16	s30, s16, s18
    dee8:	stmdals	r2, {r4, r9, fp, ip}
    deec:	ldmda	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    def0:	andcs	r4, r5, #76, 18	; 0x130000
    def4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    def8:	svc	0x00dcf7f4
    defc:	strmi	r2, [r7], -r1, lsl #2
    df00:			; <UNDEFINED> instruction: 0xf00c4620
    df04:			; <UNDEFINED> instruction: 0x4643fc7d
    df08:			; <UNDEFINED> instruction: 0x46024639
    df0c:			; <UNDEFINED> instruction: 0xf0099804
    df10:	strtmi	pc, [r8], -fp, lsl #21
    df14:	blx	14c9f2c <fchmod@plt+0x14c6ae8>
    df18:	ldrbmi	r9, [r9], -r6, lsl #20
    df1c:			; <UNDEFINED> instruction: 0xf0044628
    df20:	tstcs	r1, r9, lsr sl	; <UNPREDICTABLE>
    df24:	subseq	pc, r8, r4, lsl #2
    df28:	blx	1149f5e <fchmod@plt+0x1146b1a>
    df2c:	andls	r2, r2, r1, lsl #2
    df30:			; <UNDEFINED> instruction: 0xf00b4630
    df34:	vmov.s16	pc, d8[0]
    df38:	blls	94780 <fchmod@plt+0x9133c>
    df3c:			; <UNDEFINED> instruction: 0xf8cd9a03
    df40:	andls	r9, r0, r4
    df44:			; <UNDEFINED> instruction: 0xf0044628
    df48:	ldrbmi	pc, [r2], -sp, asr #21	; <UNPREDICTABLE>
    df4c:	andcs	r4, r3, r9, asr r6
    df50:	b	44bf2c <fchmod@plt+0x448ae8>
    df54:	bllt	a1f774 <fchmod@plt+0xa1c330>
    df58:	cmneq	r8, r4, lsl #2	; <UNPREDICTABLE>
    df5c:			; <UNDEFINED> instruction: 0x462a4653
    df60:	strtmi	r9, [r0], -r0
    df64:	blx	ffb4bf6a <fchmod@plt+0xffb48b26>
    df68:	andcs	r4, r5, #770048	; 0xbc000
    df6c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    df70:	svc	0x00a0f7f4
    df74:			; <UNDEFINED> instruction: 0xf8c0f00d
    df78:			; <UNDEFINED> instruction: 0xf0044628
    df7c:	stmdals	r6, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    df80:	svc	0x003af7f4
    df84:	blx	ff04bf8a <fchmod@plt+0xff048b46>
    df88:	bmi	a15f94 <fchmod@plt+0xa12b50>
    df8c:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    df90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    df94:	subsmi	r9, sl, r7, lsr #22
    df98:	eorlt	sp, r9, r8, lsr r1
    df9c:	blhi	c9298 <fchmod@plt+0xc5e54>
    dfa0:	svchi	0x00f0e8bd
    dfa4:			; <UNDEFINED> instruction: 0xf0044628
    dfa8:			; <UNDEFINED> instruction: 0xf7f5fa09
    dfac:	andcs	lr, r5, #13500416	; 0xce0000
    dfb0:	strbmi	r6, [r8], -r3, lsl #16
    dfb4:	eorle	r2, r3, r2, lsl #22
    dfb8:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
    dfbc:	svc	0x007af7f4
    dfc0:	ldrbmi	r9, [sl], -r6, lsl #18
    dfc4:			; <UNDEFINED> instruction: 0xf90ef008
    dfc8:			; <UNDEFINED> instruction: 0xf1042701
    dfcc:			; <UNDEFINED> instruction: 0x46530138
    dfd0:	strtmi	r4, [r0], -sl, lsr #12
    dfd4:			; <UNDEFINED> instruction: 0xf7ff9700
    dfd8:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    dfdc:	svcge	0x007af47f
    dfe0:	ldmdbmi	r4, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    dfe4:	mrc	6, 0, r4, cr8, cr11, {1}
    dfe8:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    dfec:	stc2	0, cr15, [ip, #-24]	; 0xffffffe8
    dff0:			; <UNDEFINED> instruction: 0xf0044628
    dff4:	stmdals	r6, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    dff8:	mrc	7, 7, APSR_nzcv, cr14, cr4, {7}
    dffc:	strb	r4, [r4, r8, asr #12]
    e000:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    e004:	svc	0x0056f7f4
    e008:			; <UNDEFINED> instruction: 0xf8cef008
    e00c:	svc	0x005ef7f4
    e010:	andeq	r1, r3, ip, asr lr
    e014:	andeq	r0, r0, r4, lsr #5
    e018:	andeq	sl, r1, r2, asr #2
    e01c:	andeq	sl, r1, r4, lsl r1
    e020:	andeq	sl, r1, lr, lsl #2
    e024:	andeq	sl, r1, sl, asr #32
    e028:	andeq	sl, r1, lr, ror #1
    e02c:	ldrdeq	r1, [r3], -sl
    e030:	andeq	r9, r1, lr, lsr #30
    e034:			; <UNDEFINED> instruction: 0x00019fb2
    e038:	andeq	sl, r1, r6, lsl r0
    e03c:	tstcs	r1, r0, lsr r5
    e040:	strmi	fp, [r5], -r5, lsl #1
    e044:	blx	ff74a07e <fchmod@plt+0xff746c3a>
    e048:			; <UNDEFINED> instruction: 0xf7f59003
    e04c:			; <UNDEFINED> instruction: 0x4604e852
    e050:			; <UNDEFINED> instruction: 0xf00c4628
    e054:	rscne	pc, r4, pc, lsl #24
    e058:			; <UNDEFINED> instruction: 0xf1c44908
    e05c:	cfstrscs	mvf0, [r1], {6}
    e060:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    e064:	stmdbmi	r6, {r8, ip, pc}
    e068:	svclt	0x00b84623
    e06c:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    e070:	andcs	r9, r1, r1
    e074:	ldm	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e078:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    e07c:	andeq	sl, r1, lr, lsr r0
    e080:	andeq	sl, r1, r6, lsr #32
    e084:	svcmi	0x00f0e92d
    e088:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    e08c:	andcs	r8, r0, r2, lsl #22
    e090:	blmi	13a09cc <fchmod@plt+0x139d588>
    e094:			; <UNDEFINED> instruction: 0xf8df447a
    e098:	addlt	r9, fp, r8, lsr r1
    e09c:			; <UNDEFINED> instruction: 0xf10d58d3
    e0a0:	ldrbtmi	r0, [r9], #2564	; 0xa04
    e0a4:	movwls	r6, #38939	; 0x981b
    e0a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e0ac:	stc2l	0, cr15, [r6], #16
    e0b0:			; <UNDEFINED> instruction: 0xf00b4650
    e0b4:	blmi	120e040 <fchmod@plt+0x120abfc>
    e0b8:			; <UNDEFINED> instruction: 0xf8594650
    e0bc:			; <UNDEFINED> instruction: 0xf00c1003
    e0c0:			; <UNDEFINED> instruction: 0xf8d8f825
    e0c4:	svccs	0x00007000
    e0c8:	blmi	110227c <fchmod@plt+0x10fee38>
    e0cc:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    e0d0:	ldrbtmi	sl, [fp], #-3587	; 0xfffff1fd
    e0d4:	bcc	4498fc <fchmod@plt+0x4464b8>
    e0d8:	tstcs	r1, r0, asr #4	; <UNPREDICTABLE>
    e0dc:			; <UNDEFINED> instruction: 0xf00c4630
    e0e0:	ldrtmi	pc, [r9], -sp, asr #25	; <UNPREDICTABLE>
    e0e4:			; <UNDEFINED> instruction: 0xf00c4630
    e0e8:	blls	8d6f4 <fchmod@plt+0x8a2b0>
    e0ec:	vstrle	d18, [lr, #-0]
    e0f0:	strtmi	r2, [ip], -r0, lsl #10
    e0f4:	ldrtmi	r9, [r0], -r2, lsl #22
    e0f8:	eorlt	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    e0fc:	eoreq	pc, ip, #-1073741822	; 0xc0000002
    e100:			; <UNDEFINED> instruction: 0xf00c4659
    e104:	teqlt	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    e108:	ldrdcc	pc, [r8], -fp
    e10c:			; <UNDEFINED> instruction: 0x4658b113
    e110:			; <UNDEFINED> instruction: 0xff94f7ff
    e114:	blls	5b520 <fchmod@plt+0x580dc>
    e118:	adcmi	r3, r3, #16777216	; 0x1000000
    e11c:	stccs	12, cr13, [r0, #-936]	; 0xfffffc58
    e120:			; <UNDEFINED> instruction: 0x4630d035
    e124:	ldc2l	0, cr15, [r8, #48]	; 0x30
    e128:	blvc	14c290 <fchmod@plt+0x148e4c>
    e12c:	bicsle	r2, r3, r0, lsl #30
    e130:	andcs	r4, r5, #43008	; 0xa800
    e134:	andcs	r4, r0, sl, lsr #18
    e138:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e13c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    e140:	mrc	7, 5, APSR_nzcv, cr8, cr4, {7}
    e144:	strtmi	r4, [r0], -r1, lsl #12
    e148:	blx	bca174 <fchmod@plt+0xbc6d30>
    e14c:	stmdbmi	r6!, {r0, r2, r5, r8, r9, fp, lr}
    e150:	andcs	r2, r0, r5, lsl #4
    e154:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e158:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    e15c:	mcr	7, 5, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    e160:	strtmi	r4, [r0], -r1, lsl #12
    e164:	blx	84a190 <fchmod@plt+0x846d4c>
    e168:			; <UNDEFINED> instruction: 0xf00b4650
    e16c:			; <UNDEFINED> instruction: 0xf004ffd5
    e170:	bmi	7cdb44 <fchmod@plt+0x7ca700>
    e174:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    e178:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e17c:	subsmi	r9, sl, r9, lsl #22
    e180:	andcs	sp, r0, r0, lsr #2
    e184:	ldc	0, cr11, [sp], #44	; 0x2c
    e188:	pop	{r1, r8, r9, fp, pc}
    e18c:	mrc	15, 0, r8, cr8, cr0, {7}
    e190:	andcs	r1, r5, #16, 20	; 0x10000
    e194:			; <UNDEFINED> instruction: 0xf7f42000
    e198:	ldrtmi	lr, [r9], -lr, lsl #29
    e19c:			; <UNDEFINED> instruction: 0xffacf00c
    e1a0:	bls	880a4 <fchmod@plt+0x84c60>
    e1a4:	vstrle	s5, [r3]
    e1a8:			; <UNDEFINED> instruction: 0xf8539b02
    e1ac:	stmdbvs	r3, {r0, r1, r2, r5}
    e1b0:	stmvs	r3, {r0, r1, r5, r8, ip, sp, pc}
    e1b4:			; <UNDEFINED> instruction: 0xf7ffb113
    e1b8:	bls	8dec4 <fchmod@plt+0x8aa80>
    e1bc:	adcsmi	r3, sl, #262144	; 0x40000
    e1c0:			; <UNDEFINED> instruction: 0xe7b5dcf2
    e1c4:	mcr	7, 4, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    e1c8:	ldrdeq	r1, [r3], -r4
    e1cc:	andeq	r0, r0, r4, lsr #5
    e1d0:	andeq	r1, r3, r6, asr #23
    e1d4:	ldrdeq	r0, [r0], -r4
    e1d8:	ldrdeq	r9, [r1], -r6
    e1dc:	andeq	r0, r0, r4, lsr #6
    e1e0:	andeq	r3, r1, r4, lsr #7
    e1e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e1e8:	muleq	r1, ip, r3
    e1ec:	strdeq	r1, [r3], -r2
    e1f0:	blmi	fec60cb8 <fchmod@plt+0xfec5d874>
    e1f4:	push	{r1, r3, r4, r5, r6, sl, lr}
    e1f8:	strdlt	r4, [sp], r0
    e1fc:	stmdavs	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    e200:			; <UNDEFINED> instruction: 0xf8df2000
    e204:	ldmdavs	fp, {r3, r4, r5, r7, r9, ip, pc}
    e208:			; <UNDEFINED> instruction: 0xf04f930b
    e20c:	stmib	sp, {r8, r9}^
    e210:	ldrbtmi	r0, [r9], #2
    e214:	andeq	lr, r4, sp, asr #19
    e218:	andeq	lr, r6, sp, asr #19
    e21c:			; <UNDEFINED> instruction: 0xf0402a00
    e220:	blmi	fe9ee6d4 <fchmod@plt+0xfe9eb290>
    e224:	andne	pc, r3, r0, asr #4
    e228:	cdpge	2, 0, cr9, cr2, cr1, {0}
    e22c:	addslt	pc, r4, #14614528	; 0xdf0000
    e230:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e234:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e238:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    e23c:	svclt	0x00182b00
    e240:	addvc	pc, r0, pc, asr #8
    e244:	ldc2	0, cr15, [sl], {4}
    e248:	blx	74a264 <fchmod@plt+0x746e20>
    e24c:			; <UNDEFINED> instruction: 0xf8594b9e
    e250:	stmdavs	r8!, {r0, r1, ip, lr}
    e254:	stmia	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e258:	strmi	r2, [r2], sl, lsl #16
    e25c:			; <UNDEFINED> instruction: 0xf108bf08
    e260:	eorle	r0, r2, r1, lsl #16
    e264:	svccc	0x00fff1b0
    e268:	stmdavs	r8!, {r0, r1, r2, r3, r4, r8, ip, lr, pc}
    e26c:	ldcl	7, cr15, [r0, #976]	; 0x3d0
    e270:	stmdacs	r0, {r2, r9, sl, lr}
    e274:	rscshi	pc, r8, r0, asr #32
    e278:	stc2l	0, cr15, [lr, #16]!
    e27c:			; <UNDEFINED> instruction: 0xf00fa802
    e280:	stmdage	r5, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    e284:	cdp2	0, 15, cr15, cr6, cr15, {0}
    e288:	blcs	34e94 <fchmod@plt+0x31a50>
    e28c:	adcshi	pc, r5, r0, asr #32
    e290:	blmi	fe260cd0 <fchmod@plt+0xfe25d88c>
    e294:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e298:	blls	2e8308 <fchmod@plt+0x2e4ec4>
    e29c:			; <UNDEFINED> instruction: 0xf040405a
    e2a0:	andcs	r8, r0, r1, ror #1
    e2a4:	pop	{r0, r2, r3, ip, sp, pc}
    e2a8:	strdcs	r8, [r4, -r0]
    e2ac:			; <UNDEFINED> instruction: 0xf0044650
    e2b0:	stmdacs	r0, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
    e2b4:			; <UNDEFINED> instruction: 0xf1bad1cd
    e2b8:	rsbsle	r0, r3, r3, lsr #30
    e2bc:			; <UNDEFINED> instruction: 0xf00f4630
    e2c0:	and	pc, lr, r1, lsr #27
    e2c4:			; <UNDEFINED> instruction: 0x46304651
    e2c8:	stc2l	0, cr15, [r4, #60]	; 0x3c
    e2cc:			; <UNDEFINED> instruction: 0xf7f56828
    e2d0:			; <UNDEFINED> instruction: 0xf1b0e884
    e2d4:			; <UNDEFINED> instruction: 0x46823fff
    e2d8:	addshi	pc, r8, r0
    e2dc:			; <UNDEFINED> instruction: 0xf000280a
    e2e0:	swpcs	r8, lr, [r4]
    e2e4:			; <UNDEFINED> instruction: 0xf0044650
    e2e8:			; <UNDEFINED> instruction: 0x4604f81d
    e2ec:	rscle	r2, r9, r0, lsl #16
    e2f0:			; <UNDEFINED> instruction: 0xf00f4630
    e2f4:	ands	pc, r0, r5, ror #28
    e2f8:	ldrbmi	r2, [r0], -r4, lsl #2
    e2fc:			; <UNDEFINED> instruction: 0xf812f004
    e300:	subsle	r2, r7, r0, lsl #16
    e304:			; <UNDEFINED> instruction: 0xf7f56828
    e308:			; <UNDEFINED> instruction: 0xf1b0e868
    e30c:			; <UNDEFINED> instruction: 0x46823fff
    e310:	addshi	pc, r7, r0
    e314:			; <UNDEFINED> instruction: 0xf000280a
    e318:			; <UNDEFINED> instruction: 0xf1ba808b
    e31c:	strdle	r3, [fp, #255]!	; 0xff
    e320:	ldrtmi	sl, [r8], -r5, lsl #30
    e324:	stc2l	0, cr15, [lr, #-60]!	; 0xffffffc4
    e328:			; <UNDEFINED> instruction: 0xf00f4638
    e32c:	and	pc, r9, r9, asr #28
    e330:			; <UNDEFINED> instruction: 0xf7f56828
    e334:	tstcs	r4, r2, asr r8
    e338:			; <UNDEFINED> instruction: 0xf0034682
    e33c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e340:	addhi	pc, r8, r0
    e344:	svccc	0x00fff1ba
    e348:			; <UNDEFINED> instruction: 0xf1babf18
    e34c:	mvnle	r0, sl, lsl #30
    e350:	stmdbge	r8, {r2, fp, ip, pc}
    e354:	ldc2l	0, cr15, [r0], {12}
    e358:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e35c:	adchi	pc, r1, r0
    e360:	msreq	CPSR_fs, r0, lsl #2
    e364:	cdp2	0, 1, cr15, cr0, cr11, {0}
    e368:			; <UNDEFINED> instruction: 0xf107b928
    e36c:	ldrtmi	r0, [r8], -ip, ror #2
    e370:	cdp2	0, 0, cr15, cr10, cr11, {0}
    e374:	bmi	15bb21c <fchmod@plt+0x15b7dd8>
    e378:			; <UNDEFINED> instruction: 0xf8599907
    e37c:			; <UNDEFINED> instruction: 0xf0090002
    e380:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    e384:	addhi	pc, r4, r0
    e388:	ldrtmi	r6, [r8], -r1, asr #16
    e38c:	stc2	0, cr15, [r2, #44]	; 0x2c
    e390:	svccc	0x00fff1ba
    e394:	svcge	0x0069f43f
    e398:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    e39c:	andcc	lr, r1, r9, asr r7
    e3a0:	svcge	0x0057f43f
    e3a4:			; <UNDEFINED> instruction: 0xf7f56828
    e3a8:	stmdacs	sl, {r3, r4, fp, sp, lr, pc}
    e3ac:			; <UNDEFINED> instruction: 0xf108d1f7
    e3b0:	strb	r0, [lr, -r1, lsl #16]
    e3b4:	ldrtmi	sl, [r8], -r5, lsl #30
    e3b8:	stc2	0, cr15, [r4, #-60]!	; 0xffffffc4
    e3bc:	ldrbmi	lr, [r1], -sl
    e3c0:			; <UNDEFINED> instruction: 0xf00f4638
    e3c4:	stmdavs	r8!, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}
    e3c8:	stmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e3cc:	svccc	0x00fff1b0
    e3d0:	adcle	r4, r9, r2, lsl #13
    e3d4:	ldrbmi	r2, [r0], -r4, lsl #2
    e3d8:			; <UNDEFINED> instruction: 0xffa4f003
    e3dc:	rscle	r2, lr, r0, lsl #16
    e3e0:	andcs	lr, r5, #42467328	; 0x2880000
    e3e4:			; <UNDEFINED> instruction: 0xf7f44659
    e3e8:	strbmi	lr, [r1], -r6, ror #26
    e3ec:			; <UNDEFINED> instruction: 0xf1089a04
    e3f0:	strls	r0, [r1], #-2049	; 0xfffff7ff
    e3f4:	cdp2	0, 5, cr15, cr10, cr12, {0}
    e3f8:	ldmdbmi	r6!, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}
    e3fc:	strtmi	r2, [r0], -r5, lsl #4
    e400:			; <UNDEFINED> instruction: 0xf7f44479
    e404:			; <UNDEFINED> instruction: 0xf00ced58
    e408:	smlsld	pc, r1, r1, lr	; <UNPREDICTABLE>
    e40c:			; <UNDEFINED> instruction: 0x46204932
    e410:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e414:	stcl	7, cr15, [lr, #-976]	; 0xfffffc30
    e418:			; <UNDEFINED> instruction: 0xf0074641
    e41c:	stmdbmi	pc!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e420:	andcs	r4, r5, #32, 12	; 0x2000000
    e424:			; <UNDEFINED> instruction: 0xf7f44479
    e428:	strbmi	lr, [r1], -r6, asr #26
    e42c:	cdp2	0, 11, cr15, cr12, cr7, {0}
    e430:	andcs	r4, r5, #704512	; 0xac000
    e434:	ldrbtmi	r2, [r9], #-0
    e438:	ldc	7, cr15, [ip, #-976]!	; 0xfffffc30
    e43c:			; <UNDEFINED> instruction: 0xf0074641
    e440:	stmdbmi	r8!, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    e444:	andcs	r2, r0, r5, lsl #4
    e448:			; <UNDEFINED> instruction: 0xf7f44479
    e44c:			; <UNDEFINED> instruction: 0x4641ed34
    e450:	cdp2	0, 10, cr15, cr10, cr7, {0}
    e454:	andcs	r4, r5, #36, 18	; 0x90000
    e458:			; <UNDEFINED> instruction: 0xf7f44479
    e45c:	strbmi	lr, [r1], -ip, lsr #26
    e460:	cdp2	0, 10, cr15, cr2, cr7, {0}
    e464:	ldc	7, cr15, [r2, #-976]!	; 0xfffffc30
    e468:	andcs	r4, r5, #32, 18	; 0x80000
    e46c:	ldrbtmi	r2, [r9], #-0
    e470:	stc	7, cr15, [r0, #-976]!	; 0xfffffc30
    e474:	cdp2	0, 11, cr15, cr6, cr7, {0}
    e478:	andcs	r4, r5, #475136	; 0x74000
    e47c:			; <UNDEFINED> instruction: 0xf7f44479
    e480:	blmi	7498f0 <fchmod@plt+0x7464ac>
    e484:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e488:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    e48c:	blx	fe3ca4ba <fchmod@plt+0xfe3c7076>
    e490:	andcs	r4, r5, #409600	; 0x64000
    e494:			; <UNDEFINED> instruction: 0xf7f44479
    e498:	bls	2098d8 <fchmod@plt+0x206494>
    e49c:			; <UNDEFINED> instruction: 0xf0074641
    e4a0:	ldmdbmi	r6, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}
    e4a4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e4a8:	stc	7, cr15, [r4, #-976]	; 0xfffffc30
    e4ac:	strbmi	r9, [r1], -sl, lsl #20
    e4b0:	cdp2	0, 7, cr15, cr10, cr7, {0}
    e4b4:	andeq	r1, r3, r4, ror sl
    e4b8:	andeq	r0, r0, r4, lsr #5
    e4bc:	andeq	r1, r3, r6, asr sl
    e4c0:	andeq	r0, r0, r0, lsl #7
    e4c4:	andeq	r9, r1, r8, asr #31
    e4c8:	andeq	r0, r0, r4, lsl #6
    e4cc:	ldrdeq	r1, [r3], -r4
    e4d0:	muleq	r0, r4, r2
    e4d4:	andeq	r9, r1, ip, lsl #29
    e4d8:			; <UNDEFINED> instruction: 0x00019cb6
    e4dc:	ldrdeq	r9, [r1], -r8
    e4e0:	andeq	r9, r1, r2, lsr sp
    e4e4:	andeq	r9, r1, r8, ror #25
    e4e8:	andeq	r9, r1, r8, asr #26
    e4ec:	strdeq	r9, [r1], -lr
    e4f0:			; <UNDEFINED> instruction: 0x000148b8
    e4f4:	andeq	r0, r0, ip, lsr #5
    e4f8:	andeq	r9, r1, ip, lsr #27
    e4fc:	andeq	r9, r1, r2, lsr sp
    e500:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    e504:	ldrbtmi	r4, [ip], #-3096	; 0xfffff3e8
    e508:	blmi	63d15c <fchmod@plt+0x639d18>
    e50c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    e510:	svclt	0x000c2b00
    e514:	andcs	r2, r0, r3
    e518:	blx	fec4a530 <fchmod@plt+0xfec470ec>
    e51c:			; <UNDEFINED> instruction: 0xf8b2f005
    e520:			; <UNDEFINED> instruction: 0xff52f00b
    e524:	and	r4, r2, r5, lsl #12
    e528:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    e52c:	strtmi	fp, [r8], -r3, ror #2
    e530:			; <UNDEFINED> instruction: 0xff78f00b
    e534:	stmdacs	r0, {r2, r9, sl, lr}
    e538:			; <UNDEFINED> instruction: 0x4628d1f6
    e53c:			; <UNDEFINED> instruction: 0xff9af00b
    e540:	stc2	0, cr15, [sl], {4}
    e544:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    e548:			; <UNDEFINED> instruction: 0xf00b2103
    e54c:	strb	pc, [lr, r3, lsr #25]!	; <UNPREDICTABLE>
    e550:	andcs	r4, r5, #114688	; 0x1c000
    e554:	ldrbtmi	r2, [r9], #-0
    e558:	stc	7, cr15, [ip], #976	; 0x3d0
    e55c:	stmiapl	r3!, {r0, r2, r8, r9, fp, lr}^
    e560:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    e564:	blx	8ca592 <fchmod@plt+0x8c714e>
    e568:	andeq	r1, r3, r2, ror #14
    e56c:	andeq	r0, r0, r0, lsl #7
    e570:	ldrdeq	r4, [r1], -lr
    e574:	andeq	r0, r0, ip, lsr #5
    e578:	cfstr32mi	mvfx11, [r1], #-64	; 0xffffffc0
    e57c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    e580:	blle	859188 <fchmod@plt+0x855d44>
    e584:	ldfltd	f5, [r0, #-0]
    e588:	bl	ff34c560 <fchmod@plt+0xff34911c>
    e58c:	rscsle	r2, sl, r0, lsl #16
    e590:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    e594:			; <UNDEFINED> instruction: 0xf7f46818
    e598:	andcs	lr, r0, #1408	; 0x580
    e59c:			; <UNDEFINED> instruction: 0x46104611
    e5a0:	stc	7, cr15, [ip, #976]!	; 0x3d0
    e5a4:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    e5a8:	andsvs	r4, r8, r4, lsl #12
    e5ac:	mvnle	r2, r0, lsl #16
    e5b0:	mcr	7, 0, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    e5b4:	mvnle	r2, r1, lsl #16
    e5b8:	andcs	r4, r5, #20, 18	; 0x50000
    e5bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e5c0:	ldcl	7, cr15, [r8], #-976	; 0xfffffc30
    e5c4:	cdp2	0, 0, cr15, cr14, cr7, {0}
    e5c8:	addvs	pc, r0, pc, asr #32
    e5cc:	mrrc2	7, 15, pc, ip, cr11	; <UNPREDICTABLE>
    e5d0:	blmi	3fca58 <fchmod@plt+0x3f9614>
    e5d4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    e5d8:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    e5dc:	bl	feecc5b4 <fchmod@plt+0xfeec9170>
    e5e0:	ldclle	8, cr2, [r6]
    e5e4:	eorvs	r2, r0, r1
    e5e8:	mcr	7, 0, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    e5ec:	ble	ff5185f4 <fchmod@plt+0xff5151b0>
    e5f0:	andcs	r4, r5, #8, 18	; 0x20000
    e5f4:	ldrbtmi	r2, [r9], #-0
    e5f8:	mrrc	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
    e5fc:	ldc2l	0, cr15, [r4, #28]
    e600:			; <UNDEFINED> instruction: 0x00031abc
    e604:	andeq	r1, r3, sl, lsl #25
    e608:	andeq	r1, r3, r6, ror ip
    e60c:			; <UNDEFINED> instruction: 0x00019dbe
    e610:	andeq	r1, r3, r2, ror #20
    e614:	andeq	r9, r1, r2, asr sp
    e618:			; <UNDEFINED> instruction: 0x460eb570
    e61c:			; <UNDEFINED> instruction: 0x46054c1e
    e620:	addlt	r4, r2, lr, lsl r9
    e624:	ldrbtmi	r4, [ip], #-2846	; 0xfffff4e2
    e628:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    e62c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    e630:			; <UNDEFINED> instruction: 0xf04f9301
    e634:	movwcs	r0, #768	; 0x300
    e638:			; <UNDEFINED> instruction: 0xb1b89300
    e63c:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
    e640:	strtmi	r4, [sl], -r9, ror #12
    e644:	mrc	7, 5, APSR_nzcv, cr12, cr4, {7}
    e648:	andle	r1, pc, r3, asr #24
    e64c:	stmdblt	r0, {r8, fp, ip, pc}
    e650:	ldrtmi	fp, [r0], -r1, ror #2
    e654:	mcr	7, 3, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    e658:	ble	118660 <fchmod@plt+0x11521c>
    e65c:	ldcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    e660:	blcs	17e8674 <fchmod@plt+0x17e5230>
    e664:	stmdals	r0, {r1, r2, r3, r8, ip, lr, pc}
    e668:	mrc	7, 2, APSR_nzcv, cr0, cr4, {7}
    e66c:	blmi	320ea8 <fchmod@plt+0x31da64>
    e670:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e674:	blls	686e4 <fchmod@plt+0x652a0>
    e678:	qaddle	r4, sl, r1
    e67c:	ldcllt	0, cr11, [r0, #-8]!
    e680:	stc	7, cr15, [r4], #-976	; 0xfffffc30
    e684:	andcs	r4, r5, #8, 18	; 0x20000
    e688:	ldrbtmi	r2, [r9], #-0
    e68c:	ldc	7, cr15, [r2], {244}	; 0xf4
    e690:			; <UNDEFINED> instruction: 0xf0074631
    e694:	svclt	0x0000fda7
    e698:	strdeq	r1, [r3], -r6
    e69c:	andeq	r1, r3, r0, asr #12
    e6a0:	andeq	r0, r0, r4, lsr #5
    e6a4:	strdeq	r1, [r3], -r8
    e6a8:	andeq	r9, r1, r6, lsl sp
    e6ac:	cfstr32mi	mvfx11, [r6], {16}
    e6b0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    e6b4:			; <UNDEFINED> instruction: 0xf7f4b133
    e6b8:	stmdavs	r0!, {r4, r5, r7, sl, fp, sp, lr, pc}
    e6bc:	stc	7, cr15, [r2], {244}	; 0xf4
    e6c0:	eorvs	r2, r3, r0, lsl #6
    e6c4:	svclt	0x0000bd10
    e6c8:	andeq	r1, r3, ip, ror #22
    e6cc:			; <UNDEFINED> instruction: 0x47703014
    e6d0:	ldrbmi	r6, [r0, -r0, asr #16]!
    e6d4:	svclt	0x00142900
    e6d8:	tstcs	r0, r2, lsl #2
    e6dc:	bllt	ff24a704 <fchmod@plt+0xff2472c0>
    e6e0:	svcmi	0x00f0e92d
    e6e4:	strmi	fp, [r2], r5, lsl #1
    e6e8:	cdp2	0, 6, cr15, cr14, cr11, {0}
    e6ec:	blmi	b223a0 <fchmod@plt+0xb1ef5c>
    e6f0:	ldrsbtls	pc, [r0], pc	; <UNPREDICTABLE>
    e6f4:			; <UNDEFINED> instruction: 0xf8df447f
    e6f8:	ldrbtmi	r8, [fp], #-176	; 0xffffff50
    e6fc:			; <UNDEFINED> instruction: 0xf1ba44f9
    e700:	svclt	0x00980f02
    e704:	ldrbtmi	r4, [r8], #1567	; 0x61f
    e708:	ldrtmi	r4, [r0], -r6, lsl #12
    e70c:			; <UNDEFINED> instruction: 0xf00b2500
    e710:	smlabbcs	r3, r9, lr, pc	; <UNPREDICTABLE>
    e714:	bleq	b4ab1c <fchmod@plt+0xb476d8>
    e718:	cmnlt	r8, #4, 12	; 0x400000
    e71c:	blcs	a8bb0 <fchmod@plt+0xa576c>
    e720:			; <UNDEFINED> instruction: 0xf00cd9f3
    e724:	andls	pc, r3, sp, ror #16
    e728:			; <UNDEFINED> instruction: 0xf00c4620
    e72c:	bls	10ca30 <fchmod@plt+0x1095ec>
    e730:	strmi	r4, [r3], -r9, asr #12
    e734:	andpl	pc, r0, pc, asr #8
    e738:			; <UNDEFINED> instruction: 0xf966f006
    e73c:	ldrbmi	r4, [r9], -r2, asr #12
    e740:			; <UNDEFINED> instruction: 0xf8c44620
    e744:			; <UNDEFINED> instruction: 0xf00450c0
    e748:			; <UNDEFINED> instruction: 0x4623febb
    e74c:	ldrtmi	r4, [r9], -sl, lsr #12
    e750:	andlt	pc, r0, sp, asr #17
    e754:	ldc2l	0, cr15, [r8, #56]!	; 0x38
    e758:	blcs	128bec <fchmod@plt+0x1257a8>
    e75c:			; <UNDEFINED> instruction: 0xf8d4d9d5
    e760:	strhcs	r3, [r5, -r4]
    e764:	tstlt	r3, r0, lsr #12
    e768:	blx	154a79e <fchmod@plt+0x154735a>
    e76c:			; <UNDEFINED> instruction: 0xf8d4e7cd
    e770:	smlabtcs	r6, r0, r0, r3
    e774:	mvnsle	r2, r0, lsl #22
    e778:	ldrb	r2, [r5, r7, lsl #2]!
    e77c:			; <UNDEFINED> instruction: 0xf00b4630
    e780:			; <UNDEFINED> instruction: 0xf1bafe79
    e784:	stmdale	r2, {r1, r8, r9, sl, fp}
    e788:	pop	{r0, r2, ip, sp, pc}
    e78c:			; <UNDEFINED> instruction: 0xf0048ff0
    e790:	andlt	pc, r5, pc, ror #21
    e794:	svcmi	0x00f0e8bd
    e798:	ldclt	0, cr15, [r0], #56	; 0x38
    e79c:	ldrdeq	r0, [r0], -r9
    e7a0:	muleq	r0, r3, r4
    e7a4:	ldrdeq	r9, [r1], -r8
    e7a8:	andeq	ip, r1, r6, lsl #20
    e7ac:			; <UNDEFINED> instruction: 0x4604b538
    e7b0:	mcr2	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    e7b4:	ldrdpl	pc, [ip], r4	; <UNPREDICTABLE>
    e7b8:	tstlt	r3, fp, ror #18
    e7bc:	stmdami	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    e7c0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    e7c4:			; <UNDEFINED> instruction: 0xff5af00b
    e7c8:	cmnvs	r8, r3, lsl #2
    e7cc:			; <UNDEFINED> instruction: 0xf00c4620
    e7d0:	stmdbmi	r5, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    e7d4:	ldrhtmi	lr, [r8], -sp
    e7d8:			; <UNDEFINED> instruction: 0x46024479
    e7dc:	addpl	pc, r0, pc, asr #8
    e7e0:	ldmdblt	r2, {r1, r2, ip, sp, lr, pc}
    e7e4:	andeq	r1, r3, lr, asr sl
    e7e8:	andeq	r9, r1, r0, lsr #24
    e7ec:	bmi	161404 <fchmod@plt+0x15dfc0>
    e7f0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e7f4:	blcs	28868 <fchmod@plt+0x25424>
    e7f8:	ldrb	sp, [r7, r0, lsl #22]
    e7fc:	svclt	0x00004770
    e800:	andeq	r1, r3, r8, ror r4
    e804:	andeq	r0, r0, r8, lsr r3
    e808:	svcmi	0x00f0e92d
    e80c:	stfs	f2, [sp, #-12]!
    e810:	strmi	r8, [r5], -r2, lsl #22
    e814:	beq	44a03c <fchmod@plt+0x446bf8>
    e818:			; <UNDEFINED> instruction: 0xf00bb089
    e81c:	ldmibmi	pc!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e820:			; <UNDEFINED> instruction: 0x46024479
    e824:	addpl	pc, r0, pc, asr #8
    e828:			; <UNDEFINED> instruction: 0xf8eef006
    e82c:			; <UNDEFINED> instruction: 0xf008200c
    e830:	movwcs	pc, #3867	; 0xf1b	; <UNPREDICTABLE>
    e834:	strmi	r6, [r4], -r5, lsl #1
    e838:	movwcc	lr, #2496	; 0x9c0
    e83c:	stc2l	0, cr15, [r4, #44]	; 0x2c
    e840:	ldrbtmi	r4, [fp], #-2999	; 0xfffff449
    e844:	strmi	r9, [r5], -r7, lsl #6
    e848:			; <UNDEFINED> instruction: 0xf00b4628
    e84c:	strmi	pc, [r6], -fp, ror #27
    e850:			; <UNDEFINED> instruction: 0xf8d6b198
    e854:	blcs	1ab5c <fchmod@plt+0x17718>
    e858:	strdcs	sp, [ip], -r6
    e85c:			; <UNDEFINED> instruction: 0xff04f008
    e860:	ldrdcs	pc, [r0], #134	; 0x86
    e864:	stmib	r0, {r0, r1, r5, r6, fp, sp, lr}^
    e868:	andvs	r6, r3, r1, lsl #4
    e86c:	strtmi	r6, [r8], -r0, rrx
    e870:	ldc2l	0, cr15, [r8, #44]	; 0x2c
    e874:	stmdacs	r0, {r1, r2, r9, sl, lr}
    e878:	tanmi<illegal precision>z	f5, #3.0
    e87c:	strtmi	r9, [r8], -r6
    e880:			; <UNDEFINED> instruction: 0xf00b447e
    e884:	ldmvs	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    e888:			; <UNDEFINED> instruction: 0xf0002a00
    e88c:	ldfvcd	f0, [r3, #-132]!	; 0xffffff7c
    e890:	rscsvs	r6, r4, r4, lsl r0
    e894:	blcs	28d64 <fchmod@plt+0x25920>
    e898:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    e89c:			; <UNDEFINED> instruction: 0xf0836857
    e8a0:	bmi	fe84f4ac <fchmod@plt+0xfe84c068>
    e8a4:	ldrvc	r4, [r3, #-1146]	; 0xfffffb86
    e8a8:	subsle	r2, r9, r0, lsl #30
    e8ac:	rsbslt	pc, ip, #14614528	; 0xdf0000
    e8b0:	strdcs	r4, [r1, -fp]
    e8b4:	beq	44a11c <fchmod@plt+0x446cd8>
    e8b8:			; <UNDEFINED> instruction: 0xffa2f00b
    e8bc:			; <UNDEFINED> instruction: 0xf8df2101
    e8c0:	ldrbtmi	r9, [r9], #624	; 0x270
    e8c4:	ldmdavs	r8!, {r0, r1, r9, sl, lr}^
    e8c8:			; <UNDEFINED> instruction: 0xf00b9304
    e8cc:	ldmibmi	r9, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e8d0:	blls	120200 <fchmod@plt+0x11cdbc>
    e8d4:	andls	r4, r0, r9, ror r4
    e8d8:	vst1.8	{d20-d22}, [pc], r6
    e8dc:			; <UNDEFINED> instruction: 0xf0065000
    e8e0:	popvs	{r0, r1, r4, r7, fp, ip, sp, lr, pc}
    e8e4:	eorsle	r2, r8, r0, lsl #26
    e8e8:	subge	pc, ip, #14614528	; 0xdf0000
    e8ec:	ldrbtmi	r9, [sl], #2820	; 0xb04
    e8f0:	strbmi	r6, [sl], -ip, ror #16
    e8f4:	vst1.16	{d20-d22}, [pc :64], r1
    e8f8:	strls	r5, [r0], -r0
    e8fc:	movwls	r9, #17409	; 0x4401
    e900:			; <UNDEFINED> instruction: 0xf882f006
    e904:	blls	128af4 <fchmod@plt+0x1256b0>
    e908:	ldrdmi	pc, [r0], #130	; 0x82
    e90c:			; <UNDEFINED> instruction: 0xf0002c00
    e910:	stmdavs	r9!, {r1, r3, r6, r7, pc}^
    e914:	eorhi	pc, r4, #14614528	; 0xdf0000
    e918:	strtmi	r9, [pc], -r4, lsl #14
    e91c:			; <UNDEFINED> instruction: 0x460d44f8
    e920:	stmdavs	r4!, {r0, r1, sp, lr, pc}
    e924:			; <UNDEFINED> instruction: 0xf0002c00
    e928:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, pc}^
    e92c:			; <UNDEFINED> instruction: 0x4641465a
    e930:	strls	r9, [r0], -r1, lsl #10
    e934:	vst4.8	{d25-d28}, [pc], r2
    e938:	movwls	r4, #20608	; 0x5080
    e93c:			; <UNDEFINED> instruction: 0xf864f006
    e940:	stmdavs	r0!, {r0, r2, r3, r4, r5, r6, fp, sp, lr}^
    e944:			; <UNDEFINED> instruction: 0xf7f44629
    e948:	blls	189188 <fchmod@plt+0x185d44>
    e94c:	mvnle	r2, r0, lsl #16
    e950:	svcls	0x0004463d
    e954:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    e958:	ldmdavs	pc!, {r1, r3, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    e95c:			; <UNDEFINED> instruction: 0xd1a82f00
    e960:	andcs	r4, r5, #1949696	; 0x1dc000
    e964:	ldrbtmi	r2, [r9], #-0
    e968:	b	fe94c940 <fchmod@plt+0xfe9494fc>
    e96c:	blx	ff14a9a6 <fchmod@plt+0xff147562>
    e970:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    e974:	blmi	1d28dec <fchmod@plt+0x1d259a8>
    e978:			; <UNDEFINED> instruction: 0xf0002c00
    e97c:	bls	1eec1c <fchmod@plt+0x1eb7d8>
    e980:			; <UNDEFINED> instruction: 0xf8df4d72
    e984:			; <UNDEFINED> instruction: 0xf8df81cc
    e988:	ldrbtmi	r9, [sp], #-460	; 0xfffffe34
    e98c:	ldrbtmi	r5, [r8], #2262	; 0x8d6
    e990:	stmiavs	r0!, {r0, r3, r4, r5, r6, r7, sl, lr}
    e994:	ldmdavs	r7!, {r0, r8, sp}
    e998:			; <UNDEFINED> instruction: 0xff32f00b
    e99c:	strbmi	r4, [r2], -fp, lsr #12
    e9a0:	strbmi	r2, [sp], -r1, lsl #2
    e9a4:	ldrtmi	r9, [r8], -r0
    e9a8:	stc	7, cr15, [r8], #-976	; 0xfffffc30
    e9ac:	stccs	8, cr6, [r0], {36}	; 0x24
    e9b0:	stmdbmi	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    e9b4:	andcs	r2, r0, r5, lsl #4
    e9b8:	ldrbtmi	r6, [r9], #-2100	; 0xfffff7cc
    e9bc:	b	1ecc994 <fchmod@plt+0x1ec9550>
    e9c0:	strmi	r2, [r2], -r1, lsl #2
    e9c4:			; <UNDEFINED> instruction: 0xf7f44620
    e9c8:	blmi	1949a38 <fchmod@plt+0x19465f4>
    e9cc:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e9d0:	cmnlt	sp, #6094848	; 0x5d0000
    e9d4:	ldrdls	pc, [r8, pc]
    e9d8:	svcmi	0x006246aa
    e9dc:	ldrbtmi	r4, [pc], #-1273	; e9e4 <fchmod@plt+0xb5a0>
    e9e0:			; <UNDEFINED> instruction: 0xf8da2101
    e9e4:	ldmdavs	r4!, {r2}
    e9e8:			; <UNDEFINED> instruction: 0xff0af00b
    e9ec:	tstcs	r1, sl, asr #12
    e9f0:	strtmi	r4, [r0], -r3, lsl #12
    e9f4:	stc	7, cr15, [r2], {244}	; 0xf4
    e9f8:	ldrdmi	pc, [r8], -sl
    e9fc:			; <UNDEFINED> instruction: 0xf8dfb16c
    ea00:	ldrbtmi	r8, [r8], #360	; 0x168
    ea04:	ldrtmi	r6, [fp], -r5, ror #16
    ea08:			; <UNDEFINED> instruction: 0x46426830
    ea0c:	strls	r2, [r0, #-257]	; 0xfffffeff
    ea10:	bl	ffd4c9e8 <fchmod@plt+0xffd495a4>
    ea14:	stccs	8, cr6, [r0], {36}	; 0x24
    ea18:	ldmdavs	r1!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ea1c:			; <UNDEFINED> instruction: 0xf7f4200a
    ea20:			; <UNDEFINED> instruction: 0xf8daec44
    ea24:			; <UNDEFINED> instruction: 0xf1baa000
    ea28:	bicsle	r0, r9, r0, lsl #30
    ea2c:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    ea30:	ldmdavs	sp, {r0, r1, r3, r4, r8, fp, sp, lr}^
    ea34:	tstcs	r3, ip, ror #16
    ea38:	beq	44a2a0 <fchmod@plt+0x446e5c>
    ea3c:			; <UNDEFINED> instruction: 0xf00b9406
    ea40:	ldrdcs	pc, [r3, -pc]
    ea44:	strtmi	r9, [r0], -r4
    ea48:	cdp2	0, 13, cr15, cr10, cr11, {0}
    ea4c:	bls	120f74 <fchmod@plt+0x11db30>
    ea50:			; <UNDEFINED> instruction: 0x46034479
    ea54:	addpl	pc, r0, pc, asr #8
    ea58:			; <UNDEFINED> instruction: 0xffd6f005
    ea5c:	blcc	168ef0 <fchmod@plt+0x165aac>
    ea60:	stmdale	r4, {r0, r8, r9, fp, sp}^
    ea64:	strcs	r9, [r0], #-3334	; 0xfffff2fa
    ea68:			; <UNDEFINED> instruction: 0xf8d52104
    ea6c:	strtmi	r3, [r8], -ip, lsr #1
    ea70:			; <UNDEFINED> instruction: 0xf00b601c
    ea74:	strtmi	pc, [r8], -pc, asr #19
    ea78:	blx	94aa90 <fchmod@plt+0x94764c>
    ea7c:	andcs	r4, r5, #999424	; 0xf4000
    ea80:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ea84:	b	5cca5c <fchmod@plt+0x5c9618>
    ea88:	strmi	r2, [r4], -r1, lsl #2
    ea8c:			; <UNDEFINED> instruction: 0xf00b4628
    ea90:			; <UNDEFINED> instruction: 0x4601feb7
    ea94:			; <UNDEFINED> instruction: 0xf7fa4620
    ea98:	stmdals	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ea9c:	ldc	0, cr11, [sp], #36	; 0x24
    eaa0:	pop	{r1, r8, r9, fp, pc}
    eaa4:	bmi	d32a6c <fchmod@plt+0xd2f628>
    eaa8:	andpl	pc, r0, pc, asr #8
    eaac:	ldrbtmi	r4, [sl], #-2355	; 0xfffff6cd
    eab0:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    eab4:			; <UNDEFINED> instruction: 0xffa8f005
    eab8:	andlt	r9, r9, r6, lsl #16
    eabc:	blhi	c9db8 <fchmod@plt+0xc6974>
    eac0:	svchi	0x00f0e8bd
    eac4:	teqvs	r2, r2, lsl r8
    eac8:	bls	208670 <fchmod@plt+0x20522c>
    eacc:			; <UNDEFINED> instruction: 0xe77058d6
    ead0:	mufe	f2, f0, f3
    ead4:			; <UNDEFINED> instruction: 0xf00b0a10
    ead8:	stmdbmi	r9!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    eadc:			; <UNDEFINED> instruction: 0x46024479
    eae0:	andpl	pc, r0, pc, asr #8
    eae4:			; <UNDEFINED> instruction: 0xff90f005
    eae8:	strmi	lr, [r3], #-2502	; 0xfffff63a
    eaec:	stcls	7, cr14, [r6, #-912]	; 0xfffffc70
    eaf0:	strtmi	r2, [r8], -r3, lsl #2
    eaf4:	cdp2	0, 8, cr15, cr4, cr11, {0}
    eaf8:	strtmi	r4, [r8], -r4, lsl #12
    eafc:	cdp2	0, 13, cr15, cr6, cr11, {0}
    eb00:			; <UNDEFINED> instruction: 0xf44f4b20
    eb04:	ldrbtmi	r7, [fp], #-433	; 0xfffffe4f
    eb08:	andseq	pc, r4, #-1073741824	; 0xc0000000
    eb0c:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    eb10:	andmi	lr, r0, sp, asr #19
    eb14:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    eb18:	blx	1fcab3c <fchmod@plt+0x1fc76f8>
    eb1c:	andeq	r9, r1, r0, lsl #24
    eb20:	andeq	r1, r3, r6, lsr #8
    eb24:	andeq	r1, r3, r0, lsr #19
    eb28:	andeq	r1, r3, ip, ror r9
    eb2c:	strdeq	r9, [r1], -r8
    eb30:	andeq	r9, r1, r6, ror #29
    eb34:	strdeq	r9, [r1], -r4
    eb38:	strdeq	r9, [r1], -r2
    eb3c:	andeq	r9, r1, ip, ror #23
    eb40:	strdeq	r9, [r1], -lr
    eb44:	andeq	r1, r3, lr, lsr #17
    eb48:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eb4c:	muleq	r1, r2, sl
    eb50:	andeq	r9, r1, lr, ror #23
    eb54:	strdeq	r9, [r1], -r4
    eb58:	andeq	r9, r1, r2, lsl #23
    eb5c:	andeq	r1, r3, r4, asr r8
    eb60:			; <UNDEFINED> instruction: 0x00019bb0
    eb64:	andeq	ip, r1, sl, lsl r5
    eb68:	andeq	r9, r1, sl, ror fp
    eb6c:	strdeq	r1, [r3], -r2
    eb70:	andeq	r9, r1, r4, asr #22
    eb74:	andeq	r9, r1, r6, ror fp
    eb78:	strdeq	r9, [r1], -sl
    eb7c:	andeq	r9, r1, r2, ror #22
    eb80:	andeq	r9, r1, r4, ror #18
    eb84:	andeq	r9, r1, r2, lsr #25
    eb88:	andeq	r9, r1, lr, lsr #21
    eb8c:	andeq	r9, r1, sl, asr #21
    eb90:			; <UNDEFINED> instruction: 0x460cb538
    eb94:	ldrmi	r4, [r1], -r5, lsl #12
    eb98:	andcs	r4, r3, #32, 12	; 0x2000000
    eb9c:	cdp2	0, 0, cr15, cr14, cr11, {0}
    eba0:	strtmi	r4, [sl], -sl, lsl #18
    eba4:			; <UNDEFINED> instruction: 0x46034479
    eba8:	andpl	pc, r0, pc, asr #8
    ebac:			; <UNDEFINED> instruction: 0xff2cf005
    ebb0:	blcs	129044 <fchmod@plt+0x125c00>
    ebb4:	ldclt	8, cr13, [r8, #-0]
    ebb8:			; <UNDEFINED> instruction: 0xf0084628
    ebbc:	strmi	pc, [r1], -r7, lsr #27
    ebc0:	pop	{r5, r9, sl, lr}
    ebc4:			; <UNDEFINED> instruction: 0xf00d4038
    ebc8:	svclt	0x0000bd81
    ebcc:	andeq	r9, r1, ip, lsl #21
    ebd0:	mvnsmi	lr, sp, lsr #18
    ebd4:	strmi	r4, [sp], -r4, lsl #12
    ebd8:			; <UNDEFINED> instruction: 0x461f4616
    ebdc:	blx	fe54ac1e <fchmod@plt+0xfe5477da>
    ebe0:			; <UNDEFINED> instruction: 0x4632463b
    ebe4:	strtmi	r4, [r0], -r9, lsr #12
    ebe8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ebec:	svclt	0x0000e7d0
    ebf0:			; <UNDEFINED> instruction: 0xf00bb538
    ebf4:	vldrmi	d15, [r2, #-932]	; 0xfffffc5c
    ebf8:			; <UNDEFINED> instruction: 0x4604447d
    ebfc:			; <UNDEFINED> instruction: 0xf00b4620
    ec00:			; <UNDEFINED> instruction: 0x4603fc11
    ec04:			; <UNDEFINED> instruction: 0xf8d3b1b8
    ec08:	bcs	16f10 <fchmod@plt+0x13acc>
    ec0c:	ldmdbvs	sl, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
    ec10:	bcs	5d42c <fchmod@plt+0x59fe8>
    ec14:	ldmvs	fp, {r1, r4, r5, r6, r7, fp, ip, lr, pc}
    ec18:	blcs	61448 <fchmod@plt+0x5e004>
    ec1c:	stmiapl	fp!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    ec20:	blcs	28c94 <fchmod@plt+0x25850>
    ec24:			; <UNDEFINED> instruction: 0xf7ffdbea
    ec28:	strtmi	pc, [r0], -r1, asr #27
    ec2c:	blx	ffecac62 <fchmod@plt+0xffec781e>
    ec30:	stmdacs	r0, {r0, r1, r9, sl, lr}
    ec34:	strtmi	sp, [r0], -r7, ror #3
    ec38:	ldrhtmi	lr, [r8], -sp
    ec3c:	ldclt	0, cr15, [sl], {11}
    ec40:	andeq	r1, r3, r0, ror r0
    ec44:	andeq	r0, r0, r8, lsr r3
    ec48:	strdcs	fp, [r3, -r0]
    ec4c:			; <UNDEFINED> instruction: 0xf100b083
    ec50:	strmi	r0, [r4], -ip, lsr #14
    ec54:	ldc2l	0, cr15, [r4, #44]	; 0x2c
    ec58:	vstrmi.16	s8, [sp, #-24]	; 0xffffffe8	; <UNPREDICTABLE>
    ec5c:	mcrmi	4, 0, r4, cr13, cr9, {3}
    ec60:			; <UNDEFINED> instruction: 0x4602447d
    ec64:	andpl	pc, r0, pc, asr #8
    ec68:	cdp2	0, 12, cr15, cr14, cr5, {0}
    ec6c:	ldrtmi	r4, [r9], -sl, lsl #20
    ec70:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    ec74:	stc2	0, cr15, [r4], #-16
    ec78:	strtmi	r4, [r3], -sl, lsr #12
    ec7c:	stmibpl	sl!, {r8, sp}
    ec80:			; <UNDEFINED> instruction: 0xf00e9700
    ec84:	andlt	pc, r3, r1, ror #22
    ec88:	svclt	0x0000bdf0
    ec8c:	andeq	r9, r1, r8, lsl #20
    ec90:	andeq	r1, r3, r8
    ec94:	andeq	r0, r0, r4, ror #6
    ec98:	muleq	r1, sl, r4
    ec9c:	andcs	r4, r0, #3072	; 0xc00
    eca0:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
    eca4:	andcs	lr, r3, #3194880	; 0x30c000
    eca8:	svclt	0x00004770
    ecac:	andeq	r1, r3, r0, lsl #11
    ecb0:	blmi	fe621714 <fchmod@plt+0xfe61e2d0>
    ecb4:	push	{r1, r3, r4, r5, r6, sl, lr}
    ecb8:	strdlt	r4, [r9], r0
    ecbc:			; <UNDEFINED> instruction: 0x460e58d3
    ecc0:	strmi	r2, [r4], -r3, lsl #2
    ecc4:	movwls	r6, #30747	; 0x781b
    ecc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eccc:	stmib	sp, {r8, sl, sp}^
    ecd0:	strls	r5, [r6, #-1284]	; 0xfffffafc
    ecd4:	ldc2	0, cr15, [r4, #44]	; 0x2c
    ecd8:	svcmi	0x0090498f
    ecdc:	ldrbtmi	r4, [pc], #-1145	; ece4 <fchmod@plt+0xb8a0>
    ece0:	vst1.8	{d20-d22}, [pc], r2
    ece4:			; <UNDEFINED> instruction: 0xf0055080
    ece8:	strtmi	pc, [r0], -pc, lsl #29
    ecec:	blx	ff3cccea <fchmod@plt+0xff3c98a6>
    ecf0:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    ecf4:	tstlt	r2, sl, asr r9
    ecf8:			; <UNDEFINED> instruction: 0xf8d46055
    ecfc:	smlabtcs	r0, r0, r0, r2
    ed00:	bcs	2726c <fchmod@plt+0x23e28>
    ed04:	adcshi	pc, r9, r0
    ed08:	blcc	16919c <fchmod@plt+0x165d58>
    ed0c:	vqdmulh.s<illegal width 8>	d2, d0, d1
    ed10:	blmi	fe0ef024 <fchmod@plt+0xfe0ebbe0>
    ed14:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    ed18:	ldrdcc	pc, [r0], -r9
    ed1c:	stmdale	r5!, {r1, r8, r9, fp, sp}
    ed20:	eorsle	r2, r9, r1, lsl #28
    ed24:	eorle	r2, r1, r2, lsl #22
    ed28:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    ed2c:	strtmi	r2, [r0], -r0, lsl #2
    ed30:			; <UNDEFINED> instruction: 0xf7fd4642
    ed34:	stmdacs	r1, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    ed38:	eorle	r4, r1, r5, lsl #12
    ed3c:	vmlacs.f64	d11, d16, d0
    ed40:	sbchi	pc, r3, r0, asr #32
    ed44:			; <UNDEFINED> instruction: 0x46404b77
    ed48:	ldrvc	r4, [lr, #-1147]	; 0xfffffb85
    ed4c:	strvs	lr, [r3], -r3, asr #19
    ed50:			; <UNDEFINED> instruction: 0xf990f00f
    ed54:	blmi	1be172c <fchmod@plt+0x1bde2e8>
    ed58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ed5c:	blls	1e8dcc <fchmod@plt+0x1e5988>
    ed60:			; <UNDEFINED> instruction: 0xf040405a
    ed64:	strhlt	r8, [r9], -r0
    ed68:	mvnshi	lr, #12386304	; 0xbd0000
    ed6c:			; <UNDEFINED> instruction: 0xf7f94620
    ed70:	stmdacs	r0, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
    ed74:	blmi	1b830dc <fchmod@plt+0x1b7fc98>
    ed78:	ldmpl	fp!, {r9, sp}^
    ed7c:	bfi	r6, sl, #0, #20
    ed80:	ldrdcc	pc, [r0], -r9
    ed84:	stmdble	r4, {r0, r1, r8, r9, fp, sp}
    ed88:			; <UNDEFINED> instruction: 0xf7ff4620
    ed8c:	addmi	pc, r4, #3904	; 0xf40
    ed90:	strbmi	sp, [r0], -r0, ror #1
    ed94:			; <UNDEFINED> instruction: 0xf96ef00f
    ed98:			; <UNDEFINED> instruction: 0xf7fc4620
    ed9c:	ldrb	pc, [r9, r3, ror #22]	; <UNPREDICTABLE>
    eda0:	blcs	359b8 <fchmod@plt+0x32574>
    eda4:			; <UNDEFINED> instruction: 0x4620d152
    eda8:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    edac:	sbcsle	r4, r1, r4, lsl #5
    edb0:	andcs	r4, r5, #1556480	; 0x17c000
    edb4:	cdpmi	0, 5, cr2, cr15, cr0, {0}
    edb8:			; <UNDEFINED> instruction: 0xf7f44479
    edbc:	tstcs	r1, ip, ror r8
    edc0:			; <UNDEFINED> instruction: 0x3618447e
    edc4:	strtmi	r4, [r0], -r5, lsl #12
    edc8:	ldc2	0, cr15, [sl, #-44]	; 0xffffffd4
    edcc:	andls	r2, r3, r1, lsl #2
    edd0:	subseq	pc, r8, r4, lsl #2
    edd4:	blx	ffbcae06 <fchmod@plt+0xffbc79c2>
    edd8:	bls	e0684 <fchmod@plt+0xdd240>
    eddc:	andcs	r4, r1, r3, lsl #12
    ede0:	stmib	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ede4:			; <UNDEFINED> instruction: 0xf1044854
    ede8:	strtmi	r0, [r1], -ip, lsr #4
    edec:			; <UNDEFINED> instruction: 0xf7fb4478
    edf0:	ldrtmi	pc, [r0], -sp, lsr #26	; <UNPREDICTABLE>
    edf4:			; <UNDEFINED> instruction: 0xf806f00f
    edf8:	ldrdpl	pc, [r0], #132	; 0x84
    edfc:	smlawbcs	r0, r5, r1, fp
    ee00:			; <UNDEFINED> instruction: 0xf00f4630
    ee04:	stmdavs	r9!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}^
    ee08:	tstls	r3, r8, lsl #12
    ee0c:	ldmdb	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee10:	strmi	r9, [r2], -r3, lsl #18
    ee14:			; <UNDEFINED> instruction: 0xf00f4630
    ee18:	stmdavs	sp!, {r0, r6, r7, fp, ip, sp, lr, pc}
    ee1c:	mvnle	r2, r0, lsl #26
    ee20:	ldrbtmi	r4, [sp], #-3398	; 0xfffff2ba
    ee24:	andseq	pc, r8, r5, lsl #2
    ee28:			; <UNDEFINED> instruction: 0xf8caf00f
    ee2c:	strtmi	r2, [r0], -r4, lsl #2
    ee30:			; <UNDEFINED> instruction: 0xfff0f00a
    ee34:			; <UNDEFINED> instruction: 0xf0044620
    ee38:	blmi	108cf54 <fchmod@plt+0x1089b10>
    ee3c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ee40:			; <UNDEFINED> instruction: 0x4620b1fb
    ee44:			; <UNDEFINED> instruction: 0xf7fe2107
    ee48:	str	pc, [r3, fp, asr #29]
    ee4c:			; <UNDEFINED> instruction: 0xf00f4640
    ee50:	ldmdbmi	ip!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    ee54:	andcs	r2, r0, r5, lsl #4
    ee58:			; <UNDEFINED> instruction: 0xf7f44479
    ee5c:	tstcs	r1, ip, lsr #16
    ee60:	strtmi	r4, [r0], -r5, lsl #12
    ee64:	stc2l	0, cr15, [ip], {11}
    ee68:	strmi	r9, [r1], -r6, lsl #20
    ee6c:			; <UNDEFINED> instruction: 0xf00c4628
    ee70:	strbmi	pc, [r0], -r3, asr #18	; <UNPREDICTABLE>
    ee74:			; <UNDEFINED> instruction: 0xf8fef00f
    ee78:			; <UNDEFINED> instruction: 0x4620e795
    ee7c:	stc2	0, cr15, [lr], #52	; 0x34
    ee80:	stmdbmi	sl!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    ee84:	bvs	aa070c <fchmod@plt+0xa9d2c8>
    ee88:	andcc	r5, r1, #8192000	; 0x7d0000
    ee8c:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
    ee90:			; <UNDEFINED> instruction: 0xf7fe602b
    ee94:			; <UNDEFINED> instruction: 0xe7d4fef7
    ee98:	strtmi	r2, [r0], -r3, lsl #2
    ee9c:	ldc2	0, cr15, [r0], #44	; 0x2c
    eea0:	strtmi	r4, [r0], -r3, lsl #12
    eea4:			; <UNDEFINED> instruction: 0xf00b461c
    eea8:	blmi	a4e2b4 <fchmod@plt+0xa4ae70>
    eeac:	orrne	pc, r7, r0, asr #4
    eeb0:			; <UNDEFINED> instruction: 0xf103447b
    eeb4:	blmi	98f75c <fchmod@plt+0x98c318>
    eeb8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    eebc:	stmdami	r5!, {lr}
    eec0:			; <UNDEFINED> instruction: 0xf0074478
    eec4:			; <UNDEFINED> instruction: 0xf7f4f8a9
    eec8:	blmi	648ed8 <fchmod@plt+0x645a94>
    eecc:	ldmpl	fp!, {r6, r9, sl, lr}^
    eed0:			; <UNDEFINED> instruction: 0xf00f601d
    eed4:	stmdbmi	r0!, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    eed8:	strtmi	r2, [r8], -r5, lsl #4
    eedc:			; <UNDEFINED> instruction: 0xf7f34479
    eee0:	smlattcs	r1, sl, pc, lr	; <UNPREDICTABLE>
    eee4:	strtmi	r4, [r0], -r3, lsl #12
    eee8:			; <UNDEFINED> instruction: 0xf00b461c
    eeec:	bls	1ce118 <fchmod@plt+0x1cacd4>
    eef0:	strtmi	r4, [r0], -r1, lsl #12
    eef4:			; <UNDEFINED> instruction: 0xf900f00c
    eef8:			; <UNDEFINED> instruction: 0xf00f4640
    eefc:	ldmdbmi	r7, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    ef00:	strtmi	r2, [r8], -r5, lsl #4
    ef04:			; <UNDEFINED> instruction: 0xf7f34479
    ef08:			; <UNDEFINED> instruction: 0xf007efd6
    ef0c:	svclt	0x0000f94d
    ef10:			; <UNDEFINED> instruction: 0x00030fb4
    ef14:	andeq	r0, r0, r4, lsr #5
    ef18:			; <UNDEFINED> instruction: 0x000199b4
    ef1c:	andeq	r0, r3, sl, lsl #31
    ef20:	andeq	r0, r0, r0, asr r3
    ef24:	ldrdeq	r1, [r3], -r8
    ef28:	andeq	r0, r3, r0, lsl pc
    ef2c:	andeq	r0, r0, r0, lsl r3
    ef30:	andeq	r9, r1, r4, lsr #19
    ef34:	andeq	r1, r3, r0, ror #8
    ef38:	muleq	r1, r8, r9
    ef3c:	strdeq	r1, [r3], -lr
    ef40:	andeq	r0, r0, r0, lsl #7
    ef44:			; <UNDEFINED> instruction: 0x000198b4
    ef48:	andeq	r5, r1, r6, lsr #21
    ef4c:	strdeq	r9, [r1], -r8
    ef50:	andeq	r9, r1, r4, lsl #14
    ef54:	andeq	r9, r1, r0, lsr #14
    ef58:	andeq	r9, r1, r0, asr #15
    ef5c:	ldrdeq	r9, [r1], -r4
    ef60:	vst1.8	{d20-d21}, [pc :128], r8
    ef64:	blmi	a2316c <fchmod@plt+0xa1fd28>
    ef68:	stmdbmi	r8!, {r1, r3, r4, r5, r6, sl, lr}
    ef6c:	rsclt	fp, r9, r0, lsr r5
    ef70:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    ef74:	cmnls	r7, #1769472	; 0x1b0000
    ef78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ef7c:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    ef80:	ldrmi	r9, [ip], -r3, lsl #6
    ef84:	stc2l	0, cr15, [r0, #-20]	; 0xffffffec
    ef88:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    ef8c:	blge	133b94 <fchmod@plt+0x130750>
    ef90:	stmdals	r0, {r0, r8, r9, ip, pc}
    ef94:	blx	1b4afca <fchmod@plt+0x1b47b86>
    ef98:	stmdals	r0, {r6, r8, r9, fp, ip, sp, pc}
    ef9c:	blx	1fcafd2 <fchmod@plt+0x1fc7b8e>
    efa0:	stmdacs	r0, {r1, ip, pc}
    efa4:	stmdals	r1, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    efa8:	svc	0x0012f7f3
    efac:	tstlt	r8, r4, lsl #12
    efb0:			; <UNDEFINED> instruction: 0xf0072002
    efb4:	strb	pc, [ip, r9, lsl #16]!	; <UNPREDICTABLE>
    efb8:	tstcs	r1, r2, lsl #26
    efbc:			; <UNDEFINED> instruction: 0xf00b4628
    efc0:	blmi	58e044 <fchmod@plt+0x58ac00>
    efc4:	stmiapl	r9, {r0, r1, r8, fp, ip, pc}^
    efc8:	stmdals	r1, {r1, r9, sl, lr}
    efcc:			; <UNDEFINED> instruction: 0xf994f007
    efd0:			; <UNDEFINED> instruction: 0xf7fd4628
    efd4:			; <UNDEFINED> instruction: 0xf8d5fa5b
    efd8:	strtmi	r3, [r8], -ip, lsr #1
    efdc:	cmpvs	ip, r1, lsr #12
    efe0:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    efe4:			; <UNDEFINED> instruction: 0xf0062001
    efe8:	ldrb	pc, [r2, pc, ror #31]	; <UNPREDICTABLE>
    efec:	blmi	1a1820 <fchmod@plt+0x19e3dc>
    eff0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eff4:	blls	19e9064 <fchmod@plt+0x19e5c20>
    eff8:	qaddle	r4, sl, r1
    effc:	ldclt	0, cr11, [r0, #-420]!	; 0xfffffe5c
    f000:	svc	0x0064f7f3
    f004:	andeq	r0, r3, r0, lsl #26
    f008:	andeq	r0, r0, r4, lsr #5
    f00c:	andeq	r9, r1, lr, lsl r8
    f010:	andeq	r0, r3, sl, ror #25
    f014:	muleq	r3, r6, r2
    f018:	andeq	r0, r0, r8, ror #6
    f01c:	andeq	r0, r3, r8, ror ip
    f020:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f024:	bllt	154b064 <fchmod@plt+0x1547c20>
    f028:	andeq	pc, r2, sl, lsr #21
    f02c:			; <UNDEFINED> instruction: 0x4604b510
    f030:	svc	0x0060f7f3
    f034:	stmdbmi	r8, {r3, r4, r5, r8, fp, ip, sp, pc}
    f038:	andcs	r4, r2, r2, lsr #12
    f03c:			; <UNDEFINED> instruction: 0x4010e8bd
    f040:			; <UNDEFINED> instruction: 0xf0054479
    f044:	stmdbmi	r5, {r0, r5, r6, r7, sl, fp, ip, sp, pc}
    f048:	andcs	r2, r0, r5, lsl #4
    f04c:			; <UNDEFINED> instruction: 0xf7f34479
    f050:	qasxmi	lr, r1, r2
    f054:			; <UNDEFINED> instruction: 0xf8c6f007
    f058:			; <UNDEFINED> instruction: 0x000181b4
    f05c:	andeq	r8, r1, ip, ror r1
    f060:			; <UNDEFINED> instruction: 0x4605b570
    f064:	strmi	r4, [ip], -r8, lsl #12
    f068:	stmda	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f06c:	stmdale	pc, {r2, r5, r6, fp, sp}	; <UNPREDICTABLE>
    f070:	strtmi	r4, [r0], -ip, lsl #18
    f074:			; <UNDEFINED> instruction: 0xf7f34479
    f078:	stmdblt	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    f07c:	mcrmi	13, 0, fp, cr10, cr0, {3}
    f080:	strtmi	r4, [r8], -r1, lsr #12
    f084:	ldmdavs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}
    f088:	stc2l	7, cr15, [r6, #1000]!	; 0x3e8
    f08c:	ldcllt	0, cr6, [r0, #-192]!	; 0xffffff40
    f090:	andcs	r4, r5, #98304	; 0x18000
    f094:	ldrbtmi	r2, [r9], #-0
    f098:	svc	0x000cf7f3
    f09c:			; <UNDEFINED> instruction: 0xf0074629
    f0a0:	svclt	0x0000f883
    f0a4:	andeq	r8, r1, ip, asr #2
    f0a8:	andeq	r1, r3, r0, asr #3
    f0ac:	andeq	r9, r1, r6, asr #14
    f0b0:	strmi	r4, [r1], -r2, lsl #22
    f0b4:	cfldrsne	mvf4, [r8, #-492]	; 0xfffffe14
    f0b8:	blt	ff84b0ec <fchmod@plt+0xff847ca8>
    f0bc:	muleq	r3, r0, r1
    f0c0:	svcmi	0x00f0e92d
    f0c4:	stfs	f2, [sp, #-0]
    f0c8:	strmi	r8, [r5], -r6, lsl #22
    f0cc:	sbfxcs	pc, pc, #17, #9
    f0d0:	sbfxcc	pc, pc, #17, #9
    f0d4:			; <UNDEFINED> instruction: 0xf8df447a
    f0d8:	vabdl.s32	q2, d29, d24
    f0dc:	ldrbtmi	r6, [ip], #-3380	; 0xfffff2cc
    f0e0:	ldmpl	r3, {r0, r3, sl, ip, pc}^
    f0e4:			; <UNDEFINED> instruction: 0x279cf8df
    f0e8:			; <UNDEFINED> instruction: 0xf8cd681b
    f0ec:			; <UNDEFINED> instruction: 0xf04f362c
    f0f0:	andls	r0, lr, r0, lsl #6
    f0f4:			; <UNDEFINED> instruction: 0x3790f8df
    f0f8:	andsvs	r5, r1, r2, lsr #17
    f0fc:	andsvs	r5, r9, r3, ror #17
    f100:	stcls	3, cr11, [lr, #-128]	; 0xffffff80
    f104:			; <UNDEFINED> instruction: 0x212fe005
    f108:			; <UNDEFINED> instruction: 0xf7f34628
    f10c:	teqlt	r0, lr	; <illegal shifter operand>
    f110:	strtmi	r1, [r8], -r5, asr #24
    f114:	svc	0x00ecf7f3
    f118:			; <UNDEFINED> instruction: 0x4604281e
    f11c:	blls	3c54f0 <fchmod@plt+0x3c20ac>
    f120:	andsle	r4, r3, fp, lsr #5
    f124:			; <UNDEFINED> instruction: 0xf0081d60
    f128:			; <UNDEFINED> instruction: 0xf8dffa9f
    f12c:	andcs	r1, r5, #96, 14	; 0x1800000
    f130:			; <UNDEFINED> instruction: 0x46044479
    f134:			; <UNDEFINED> instruction: 0xf7f32000
    f138:	strls	lr, [r0, #-3774]	; 0xfffff142
    f13c:	rscscc	pc, pc, #79	; 0x4f
    f140:	strtmi	r2, [r5], -r1, lsl #2
    f144:	strtmi	r4, [r0], -r3, lsl #12
    f148:	stmda	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f14c:	stmdbls	lr, {r3, r5, r9, sl, fp, sp, pc}
    f150:	ldrtmi	r2, [r2], -r3
    f154:	stmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f158:			; <UNDEFINED> instruction: 0xf0412800
    f15c:			; <UNDEFINED> instruction: 0xf8df8730
    f160:	bls	25ce28 <fchmod@plt+0x2599e4>
    f164:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    f168:	ldrdcc	pc, [r0], -fp
    f16c:			; <UNDEFINED> instruction: 0xf0002b00
    f170:			; <UNDEFINED> instruction: 0xf8df80cb
    f174:	bls	25cdfc <fchmod@plt+0x2599b8>
    f178:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f17c:			; <UNDEFINED> instruction: 0xf0002b00
    f180:			; <UNDEFINED> instruction: 0xf8df80f8
    f184:	ldrbtmi	r0, [r8], #-1812	; 0xfffff8ec
    f188:	ldc2	0, cr15, [r8], {10}
    f18c:	ldm	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f190:	stmdacs	r0, {r2, r9, sl, lr}
    f194:	ldrhi	pc, [lr, -r1]
    f198:	svc	0x00aaf7f3
    f19c:	andcs	r4, r0, r1, lsl #12
    f1a0:			; <UNDEFINED> instruction: 0xf008316e
    f1a4:	strtmi	pc, [r1], -r7, lsl #18
    f1a8:	beq	44a9d0 <fchmod@plt+0x44758c>
    f1ac:	svc	0x0010f7f3
    f1b0:			; <UNDEFINED> instruction: 0xf7f34620
    f1b4:	cdp	14, 1, cr14, cr8, cr2, {1}
    f1b8:			; <UNDEFINED> instruction: 0xf7f30a10
    f1bc:	mrc	15, 0, lr, cr8, cr10, {4}
    f1c0:	vmov	r8, s16
    f1c4:			; <UNDEFINED> instruction: 0xf8df1a10
    f1c8:			; <UNDEFINED> instruction: 0xf8df26d4
    f1cc:	ldrbtmi	r4, [sl], #-1748	; 0xfffff92c
    f1d0:			; <UNDEFINED> instruction: 0xc000f8b2
    f1d4:			; <UNDEFINED> instruction: 0xf8282202
    f1d8:	marne	acc0, ip, r7
    f1dc:	stcls	6, cr4, [r9], {32}
    f1e0:	movwls	r1, #51659	; 0xc9cb
    f1e4:	mvnscc	pc, pc, asr #32
    f1e8:	bcc	44aa50 <fchmod@plt+0x44760c>
    f1ec:	stcls	8, cr5, [ip], {32}
    f1f0:			; <UNDEFINED> instruction: 0xf0079400
    f1f4:			; <UNDEFINED> instruction: 0xf00cf959
    f1f8:			; <UNDEFINED> instruction: 0x4604f9fd
    f1fc:			; <UNDEFINED> instruction: 0xf0012800
    f200:			; <UNDEFINED> instruction: 0xf8df86bd
    f204:	andcs	r1, r0, #160, 12	; 0xa000000
    f208:	strbcs	pc, [r6], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    f20c:			; <UNDEFINED> instruction: 0xf00c4479
    f210:	mrc	10, 0, APSR_nzcv, cr8, cr15, {0}
    f214:			; <UNDEFINED> instruction: 0xf0050a10
    f218:			; <UNDEFINED> instruction: 0xf8dffcdd
    f21c:			; <UNDEFINED> instruction: 0xf8df368c
    f220:	vmax.s8	d28, d16, d12
    f224:	ldrbtmi	r2, [fp], #-598	; 0xfffffdaa
    f228:	blls	341e3c <fchmod@plt+0x33e9f8>
    f22c:	andeq	pc, r7, r8, asr #16
    f230:	subsvs	r2, r9, r8
    f234:			; <UNDEFINED> instruction: 0xf8539b09
    f238:	tstls	r1, #12
    f23c:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    f240:	svclt	0x000e2b25
    f244:			; <UNDEFINED> instruction: 0x27174617
    f248:			; <UNDEFINED> instruction: 0xf7fa2407
    f24c:	tstlt	r8, sp, lsl lr	; <UNPREDICTABLE>
    f250:	ldrbeq	pc, [r0, -r4, asr #32]	; <UNPREDICTABLE>
    f254:			; <UNDEFINED> instruction: 0x4639ab16
    f258:	beq	44aac0 <fchmod@plt+0x44767c>
    f25c:			; <UNDEFINED> instruction: 0x461a461c
    f260:			; <UNDEFINED> instruction: 0xf009930b
    f264:	stmdavs	r7!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f268:	ldrsbtmi	pc, [r0], r7	; <UNPREDICTABLE>
    f26c:			; <UNDEFINED> instruction: 0xf0012c00
    f270:	andscs	r8, lr, ip, ror #8
    f274:			; <UNDEFINED> instruction: 0xf9f8f008
    f278:			; <UNDEFINED> instruction: 0x670ce9d6
    f27c:			; <UNDEFINED> instruction: 0x3630f8df
    f280:	rscscc	pc, pc, #79	; 0x4f
    f284:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    f288:	strvs	lr, [r0, -sp, asr #19]
    f28c:			; <UNDEFINED> instruction: 0xf7f34604
    f290:	bls	48b038 <fchmod@plt+0x487bf4>
    f294:	ldmdavs	r2, {r0, r1, r3, r8, r9, fp, ip, pc}
    f298:	ldmibvs	r2, {r0, r1, r3, r4, fp, sp, lr}
    f29c:	ldrsbtne	pc, [r0], r3	; <UNPREDICTABLE>
    f2a0:	sbcvs	r2, ip, r5, lsr #20
    f2a4:	ldrbthi	pc, [r4], #1	; <UNPREDICTABLE>
    f2a8:	ldmvs	fp, {r0, r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    f2ac:	blcs	9dec4 <fchmod@plt+0x9aa80>
    f2b0:	rsbhi	pc, r3, #0, 4
    f2b4:			; <UNDEFINED> instruction: 0xf91ef7f6
    f2b8:			; <UNDEFINED> instruction: 0xf96cf7fb
    f2bc:	ldmdavs	r8!, {r0, r1, r3, r8, r9, sl, fp, ip, pc}
    f2c0:	mrc2	7, 2, pc, cr14, cr6, {7}
    f2c4:	stmdacs	r0, {r4, ip, pc}
    f2c8:	andshi	pc, ip, #0
    f2cc:	tstcs	r1, r8, lsr r8
    f2d0:	stc2l	0, cr15, [r0, #40]!	; 0x28
    f2d4:	ldmdavs	r4!, {r1, r2, r3, r4, r5, fp, sp, lr}
    f2d8:	strcc	r4, [r8], #-1584	; 0xfffff9d0
    f2dc:	ldmdavs	r8!, {r0, r1, sp, lr, pc}
    f2e0:	stccs	8, cr6, [r0], {100}	; 0x64
    f2e4:	adcmi	sp, r0, #108	; 0x6c
    f2e8:	stmdbvs	r3!, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    f2ec:	ldmible	r7!, {r2, r8, r9, fp, sp}^
    f2f0:			; <UNDEFINED> instruction: 0xf1043098
    f2f4:			; <UNDEFINED> instruction: 0xf00e0158
    f2f8:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    f2fc:	smlattcs	r0, pc, r0, sp
    f300:			; <UNDEFINED> instruction: 0xf7f64620
    f304:			; <UNDEFINED> instruction: 0xe7eaf831
    f308:	strvc	pc, [r8, #2271]!	; 0x8df
    f30c:	ldmdbvs	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    f310:			; <UNDEFINED> instruction: 0xf0012c00
    f314:			; <UNDEFINED> instruction: 0x46208534
    f318:	stcl	7, cr15, [ip, #972]!	; 0x3cc
    f31c:			; <UNDEFINED> instruction: 0xf7f3b128
    f320:	stmdavs	r3, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    f324:			; <UNDEFINED> instruction: 0xf0412b02
    f328:			; <UNDEFINED> instruction: 0x462386fc
    f32c:	streq	pc, [r8, #2271]	; 0x8df
    f330:	andcs	r9, r1, #2304	; 0x900
    f334:	mvnscc	pc, pc, asr #32
    f338:			; <UNDEFINED> instruction: 0xf0075820
    f33c:			; <UNDEFINED> instruction: 0xf00cf8b5
    f340:			; <UNDEFINED> instruction: 0x4604f959
    f344:			; <UNDEFINED> instruction: 0xf0012800
    f348:			; <UNDEFINED> instruction: 0xf8df86f5
    f34c:	andcs	r7, r8, #112, 10	; 0x1c000000
    f350:			; <UNDEFINED> instruction: 0x4639447f
    f354:			; <UNDEFINED> instruction: 0xf97cf00c
    f358:	stmdacs	r0, {r2, r9, sl, lr}
    f35c:	eorhi	pc, fp, #0
    f360:			; <UNDEFINED> instruction: 0xf0412801
    f364:			; <UNDEFINED> instruction: 0xf8df86d4
    f368:	bls	25c820 <fchmod@plt+0x2593dc>
    f36c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f370:			; <UNDEFINED> instruction: 0xf8dfb943
    f374:	ldrbtmi	r4, [ip], #-1356	; 0xfffffab4
    f378:			; <UNDEFINED> instruction: 0xf7fa4620
    f37c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f380:	ldrthi	pc, [r1], -r0, asr #32	; <UNPREDICTABLE>
    f384:	ldrdcc	pc, [r0], -fp
    f388:			; <UNDEFINED> instruction: 0xf47f2b00
    f38c:			; <UNDEFINED> instruction: 0xf003aefa
    f390:	andls	pc, r8, r9, asr #18
    f394:	mcr	7, 5, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
    f398:			; <UNDEFINED> instruction: 0xf0073075
    f39c:	stmdbls	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f3a0:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx4
    f3a4:			; <UNDEFINED> instruction: 0xf7f30a10
    f3a8:			; <UNDEFINED> instruction: 0xf8dfed7e
    f3ac:	ldrbtmi	r2, [sl], #-1304	; 0xfffffae8
    f3b0:	bgt	e0bc4 <fchmod@plt+0xdd780>
    f3b4:			; <UNDEFINED> instruction: 0x46206018
    f3b8:			; <UNDEFINED> instruction: 0xf00a6059
    f3bc:	uxtah	pc, sl, fp, ror #24	; <UNPREDICTABLE>
    f3c0:			; <UNDEFINED> instruction: 0xf7fd4606
    f3c4:			; <UNDEFINED> instruction: 0xf8d6f863
    f3c8:	andcs	r3, r2, #172	; 0xac
    f3cc:			; <UNDEFINED> instruction: 0x601a6ef4
    f3d0:			; <UNDEFINED> instruction: 0xf8dfb34c
    f3d4:			; <UNDEFINED> instruction: 0xf8df34f4
    f3d8:	ldrbtmi	r2, [fp], #-1268	; 0xfffffb0c
    f3dc:			; <UNDEFINED> instruction: 0xf1039308
    f3e0:	ldrbtmi	r0, [sl], #-2324	; 0xfffff6ec
    f3e4:	stmiavs	r3!, {r1, r3, r9, ip, pc}^
    f3e8:	blcs	ddffc <fchmod@plt+0xdabb8>
    f3ec:	cmphi	pc, r0, lsl #4	; <UNPREDICTABLE>
    f3f0:			; <UNDEFINED> instruction: 0xf013e8df
    f3f4:	cmneq	r2, r8, ror #2
    f3f8:	andeq	r0, r4, r8, asr r1
    f3fc:	ldmdavs	fp, {r0, r1, r5, r7, fp, sp, lr}^
    f400:	ldrdvc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    f404:			; <UNDEFINED> instruction: 0xf0002f00
    f408:	ldmdavs	r8!, {r1, r4, r6, r8, pc}
    f40c:	blcs	169720 <fchmod@plt+0x1662dc>
    f410:	strtmi	sp, [sl], -r3, lsl #2
    f414:			; <UNDEFINED> instruction: 0xf7f64631
    f418:	ldmvs	pc!, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    f41c:	mvnsle	r2, r0, lsl #30
    f420:	stccs	8, cr6, [r0], {100}	; 0x64
    f424:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    f428:	ldrdmi	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    f42c:	stmdavs	r0!, {r2, r4, r6, r8, ip, sp, pc}
    f430:	blcs	169744 <fchmod@plt+0x166300>
    f434:	strtmi	sp, [sl], -r3, lsl #2
    f438:			; <UNDEFINED> instruction: 0xf7f64631
    f43c:	stmiavs	r4!, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}^
    f440:	mvnsle	r2, r0, lsl #24
    f444:			; <UNDEFINED> instruction: 0xff68f004
    f448:	ldc2l	0, cr15, [sl], {7}
    f44c:	cdp2	0, 13, cr15, cr0, cr13, {0}
    f450:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f454:	andcs	r2, r0, r5, lsl #4
    f458:			; <UNDEFINED> instruction: 0xf7f34479
    f45c:	strtmi	lr, [sl], -ip, lsr #26
    f460:	andcs	r4, r1, r1, lsl #12
    f464:	mcr	7, 5, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    f468:	ldmdavs	r9, {r0, r1, r3, r8, r9, fp, ip, pc}
    f46c:	blcs	698a0 <fchmod@plt+0x6645c>
    f470:	orrshi	pc, sl, r0, asr #4
    f474:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f478:	eoreq	pc, ip, #1073741824	; 0x40000000
    f47c:			; <UNDEFINED> instruction: 0xf7fb4478
    f480:			; <UNDEFINED> instruction: 0xf8dbf9e5
    f484:	stccs	0, cr4, [r0], {-0}
    f488:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
    f48c:	ldmdbge	r8, {r0, r1, r3, r8, r9, sl, fp, ip, pc}
    f490:	ldmdavs	r8!, {r0, r1, r2, r3, r8, ip, pc}
    f494:	blx	ff64d49a <fchmod@plt+0xff64a056>
    f498:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f49c:	ldrbtmi	r9, [fp], #-3596	; 0xfffff1f4
    f4a0:			; <UNDEFINED> instruction: 0xf8df9d09
    f4a4:	blgt	d858c <fchmod@plt+0xd5148>
    f4a8:	eorsvs	r7, r0, fp, lsl r8
    f4ac:			; <UNDEFINED> instruction: 0x46216071
    f4b0:	ldmdavs	fp!, {r0, r1, r4, r5, r9, ip, sp, lr}
    f4b4:	cdp	8, 1, cr5, cr8, cr10, {5}
    f4b8:			; <UNDEFINED> instruction: 0xf1030a10
    f4bc:	strls	r0, [r0, #-1388]	; 0xfffffa94
    f4c0:			; <UNDEFINED> instruction: 0xff42f00d
    f4c4:	vstrls.16	s18, [r9, #-30]	; 0xffffffe2	; <UNPREDICTABLE>
    f4c8:			; <UNDEFINED> instruction: 0xf8df4622
    f4cc:	andvs	r3, ip, r4, lsl r4
    f4d0:			; <UNDEFINED> instruction: 0xf04f6049
    f4d4:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    f4d8:	tstls	r2, #24, 12	; 0x1800000
    f4dc:			; <UNDEFINED> instruction: 0xffe4f006
    f4e0:	strcc	pc, [r0], #-2271	; 0xfffff721
    f4e4:	blgt	e06d8 <fchmod@plt+0xdd294>
    f4e8:	eorsvs	r8, r0, fp, lsl r8
    f4ec:	teqhi	r3, r1, ror r0
    f4f0:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, r8, fp, lr}
    f4f4:	beq	44ad5c <fchmod@plt+0x447918>
    f4f8:	movwls	r4, #54393	; 0xd479
    f4fc:	mrc	7, 7, APSR_nzcv, cr8, cr3, {7}
    f500:	beq	fe44ad28 <fchmod@plt+0xfe4478e4>
    f504:	stmdacs	r0, {r0, r1, r9, sl, lr}
    f508:	msrhi	SPSR_sxc, r0
    f50c:	andcs	r9, r1, #2304	; 0x900
    f510:	strdcs	r4, [r2, -r6]
    f514:	bicslt	pc, r8, #14614528	; 0xdf0000
    f518:			; <UNDEFINED> instruction: 0xf8dfae91
    f51c:	stmdapl	r0!, {r3, r4, r6, r7, r8, r9, sp, pc}
    f520:			; <UNDEFINED> instruction: 0xf00644fb
    f524:	ldrbtmi	pc, [sl], #4033	; 0xfc1	; <UNPREDICTABLE>
    f528:	bcs	fe44ad90 <fchmod@plt+0xfe44794c>
    f52c:	mvncc	pc, r0, asr #4
    f530:			; <UNDEFINED> instruction: 0xf7f34630
    f534:	stmdacs	r0, {r3, r5, r6, sl, fp, sp, lr, pc}
    f538:	addshi	pc, r7, r0
    f53c:			; <UNDEFINED> instruction: 0xf7f34630
    f540:	ldmdane	r3!, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    f544:			; <UNDEFINED> instruction: 0xf00142b3
    f548:			; <UNDEFINED> instruction: 0xf81384dc
    f54c:	stmdacs	sl, {r0, sl, fp}
    f550:	strbhi	pc, [lr], #65	; 0x41	; <UNPREDICTABLE>
    f554:	stmdble	lr, {r0, r1, r4, r5, r7, r9, lr}
    f558:	and	r1, r4, ip, asr lr
    f55c:	strtmi	r4, [r3], -r6, lsr #5
    f560:			; <UNDEFINED> instruction: 0xf814d007
    f564:	tstcs	r4, r1, lsl #26
    f568:	cdp2	0, 13, cr15, cr12, cr2, {0}
    f56c:	stmdacs	r0, {r0, r1, r5, r6, sl, fp, ip}
    f570:	adcsmi	sp, r3, #244, 2	; 0x3d
    f574:	strcs	sp, [r0], #-216	; 0xffffff28
    f578:			; <UNDEFINED> instruction: 0x46214630
    f57c:			; <UNDEFINED> instruction: 0xf007701c
    f580:	blmi	ff78e764 <fchmod@plt+0xff78b320>
    f584:	cmnls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    f588:	ldrbtmi	r4, [r9], #1147	; 0x47b
    f58c:	stmdals	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    f590:			; <UNDEFINED> instruction: 0xf7f461cb
    f594:			; <UNDEFINED> instruction: 0x4607fa53
    f598:			; <UNDEFINED> instruction: 0xf0076840
    f59c:	pkhbtmi	pc, r0, pc, lsl #24	; <UNPREDICTABLE>
    f5a0:			; <UNDEFINED> instruction: 0xf0074640
    f5a4:	strmi	pc, [r5], -r3, lsr #24
    f5a8:	suble	r2, r7, r0, lsl #16
    f5ac:	tstcs	r3, fp, ror r8
    f5b0:	andls	r6, r8, #5898240	; 0x5a0000
    f5b4:			; <UNDEFINED> instruction: 0xf924f00b
    f5b8:	ldrbmi	r9, [r9], -r8, lsl #20
    f5bc:	addcs	r4, r0, r3, lsl #12
    f5c0:	blx	8cb5dc <fchmod@plt+0x8c8198>
    f5c4:	stccs	14, cr6, [r0], {108}	; 0x6c
    f5c8:	strbhi	pc, [r3, #-0]	; <UNPREDICTABLE>
    f5cc:	ands	r9, r0, r8, lsl #10
    f5d0:	stmdals	r8, {r0, r1, r8, sp}
    f5d4:			; <UNDEFINED> instruction: 0xf00b920a
    f5d8:	stmdavs	r5!, {r0, r1, r4, r8, fp, ip, sp, lr, pc}^
    f5dc:	bls	2a0f28 <fchmod@plt+0x29dae4>
    f5e0:	strmi	r9, [r3], -r0, lsl #10
    f5e4:			; <UNDEFINED> instruction: 0xf0052080
    f5e8:	stmdavs	r4!, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
    f5ec:			; <UNDEFINED> instruction: 0xf0002c00
    f5f0:	ldmdavs	fp!, {r4, r5, r8, sl, pc}^
    f5f4:	ldmdavs	sl, {r0, r5, r6, fp, sp, lr}^
    f5f8:	andls	r4, sl, #16, 12	; 0x1000000
    f5fc:	bl	feccd5d0 <fchmod@plt+0xfecca18c>
    f600:	stmdacs	r0, {r1, r3, r9, fp, ip, pc}
    f604:	stflsd	f5, [r8, #-912]	; 0xfffffc70
    f608:	andls	r2, r8, #-1073741824	; 0xc0000000
    f60c:			; <UNDEFINED> instruction: 0xf00b4628
    f610:	bls	38d9f4 <fchmod@plt+0x38a5b0>
    f614:	bls	2200c4 <fchmod@plt+0x21cc80>
    f618:			; <UNDEFINED> instruction: 0xf0004603
    f61c:	stmiavs	r0!, {r0, r2, r3, r4, r8, sl, pc}
    f620:	ldcmi	6, cr4, [r7, #292]!	; 0x124
    f624:	ldrbtmi	r9, [sp], #-1
    f628:	strls	r2, [r0, #-16]
    f62c:			; <UNDEFINED> instruction: 0xf9ecf005
    f630:			; <UNDEFINED> instruction: 0xf0074640
    f634:			; <UNDEFINED> instruction: 0x4605fbdb
    f638:			; <UNDEFINED> instruction: 0xd1b72800
    f63c:			; <UNDEFINED> instruction: 0xf0074640
    f640:			; <UNDEFINED> instruction: 0x2c00fbdd
    f644:	ldrhi	pc, [sl, #-0]
    f648:	stmiavs	r3!, {r1, r3, r4, r5, r6, fp, sp, lr}
    f64c:	ldmibvs	r3, {r0, r1, r4, r6, r7, r8, sp, lr}
    f650:	mvncc	pc, r0, asr #4
    f654:			; <UNDEFINED> instruction: 0xf0434630
    f658:	orrsvs	r0, r3, r1, lsl #6
    f65c:	bcs	fe44aec4 <fchmod@plt+0xfe447a80>
    f660:	bl	ff44d634 <fchmod@plt+0xff44a1f0>
    f664:			; <UNDEFINED> instruction: 0xf47f2800
    f668:	strmi	sl, [r5], -r9, ror #30
    f66c:	beq	fe44aed4 <fchmod@plt+0xfe447a90>
    f670:	bl	ff3cd644 <fchmod@plt+0xff3ca200>
    f674:	stmdacs	r0, {r2, r9, sl, lr}
    f678:	strhi	pc, [ip, #-65]	; 0xffffffbf
    f67c:			; <UNDEFINED> instruction: 0xf0062001
    f680:	mrc	12, 0, APSR_nzcv, cr8, cr7, {3}
    f684:			; <UNDEFINED> instruction: 0xf7f30a90
    f688:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    f68c:	adchi	pc, fp, r0
    f690:			; <UNDEFINED> instruction: 0x4620499c
    f694:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    f698:	stc	7, cr15, [ip], {243}	; 0xf3
    f69c:	bne	44af04 <fchmod@plt+0x447ac0>
    f6a0:	stc2	0, cr15, [r0, #24]!
    f6a4:	ldrtmi	r4, [r1], -sl, lsr #12
    f6a8:			; <UNDEFINED> instruction: 0xf7f64620
    f6ac:	stmdavs	r4!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
    f6b0:			; <UNDEFINED> instruction: 0xf47f2c00
    f6b4:	ssat	sl, #23, r8, lsl #29
    f6b8:	ldrtmi	r4, [r1], -sl, lsr #12
    f6bc:			; <UNDEFINED> instruction: 0xf7f54620
    f6c0:	ldrb	pc, [r4, sp, lsr #30]!	; <UNPREDICTABLE>
    f6c4:	bvc	ffb4cb00 <fchmod@plt+0xffb496bc>
    f6c8:	andcs	r2, r0, #262144	; 0x40000
    f6cc:	ldrbmi	r4, [r3], -r9, asr #12
    f6d0:	strls	r4, [r0, -r0, lsr #12]
    f6d4:	ldc2	7, cr15, [r4], #992	; 0x3e0
    f6d8:	mvnle	r2, r0, lsl #16
    f6dc:	ldrdhi	pc, [r0], -sl
    f6e0:	svceq	0x0000f1b8
    f6e4:			; <UNDEFINED> instruction: 0xf8d8d021
    f6e8:	blcs	1b9c0 <fchmod@plt+0x1857c>
    f6ec:	ldmdavs	r8, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
    f6f0:			; <UNDEFINED> instruction: 0xf7ff2102
    f6f4:			; <UNDEFINED> instruction: 0xf8dafadd
    f6f8:			; <UNDEFINED> instruction: 0xf8d33000
    f6fc:	blcs	1b9d4 <fchmod@plt+0x18590>
    f700:			; <UNDEFINED> instruction: 0xe7d4d1f5
    f704:			; <UNDEFINED> instruction: 0xf0062001
    f708:	bmi	200e7dc <fchmod@plt+0x200b398>
    f70c:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
    f710:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f714:			; <UNDEFINED> instruction: 0x362cf8dd
    f718:			; <UNDEFINED> instruction: 0xf041405a
    f71c:	vqshl.s8	q4, <illegal reg q4.5>, <illegal reg q6.5>
    f720:	ldc	13, cr6, [sp], #208	; 0xd0
    f724:	pop	{r1, r2, r8, r9, fp, pc}
    f728:			; <UNDEFINED> instruction: 0x46488ff0
    f72c:	beq	1b4bb4c <fchmod@plt+0x1b48708>
    f730:	mcrr2	0, 0, pc, r6, cr14	; <UNPREDICTABLE>
    f734:	andcs	r9, r5, #163840	; 0x28000
    f738:			; <UNDEFINED> instruction: 0xf7f34640
    f73c:			; <UNDEFINED> instruction: 0x4651ebbc
    f740:			; <UNDEFINED> instruction: 0x4603463a
    f744:	movwls	r4, #54832	; 0xd630
    f748:			; <UNDEFINED> instruction: 0xf838f00b
    f74c:	strtmi	r9, [r9], -sp, lsl #22
    f750:	ldrmi	r4, [r8], -r2, lsl #12
    f754:	ldmibvs	fp, {r3, r8, r9, fp, ip, pc}^
    f758:	stc2l	0, cr15, [lr], {11}
    f75c:			; <UNDEFINED> instruction: 0xf7fa68a0
    f760:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    f764:	strbhi	pc, [r4], #1	; <UNPREDICTABLE>
    f768:	andcs	r4, r5, #104, 18	; 0x1a0000
    f76c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    f770:	bl	fe84d744 <fchmod@plt+0xfe84a300>
    f774:	ldc2	0, cr15, [sl], {11}
    f778:	stmdbmi	r5!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    f77c:	andcs	r2, r0, r5, lsl #4
    f780:			; <UNDEFINED> instruction: 0xf7f34479
    f784:	blls	30a5ec <fchmod@plt+0x3071a8>
    f788:	svcvs	0x009b681b
    f78c:	andls	r6, r8, #5898240	; 0x5a0000
    f790:	andcs	r4, r5, r1, lsl #12
    f794:			; <UNDEFINED> instruction: 0xf002910a
    f798:	stmdbls	sl, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    f79c:	stmdavs	r3, {r3, r9, fp, ip, pc}^
    f7a0:			; <UNDEFINED> instruction: 0xf7fa2001
    f7a4:	str	pc, [r5, #3375]	; 0xd2f
    f7a8:			; <UNDEFINED> instruction: 0xf101485a
    f7ac:	ldrbtmi	r0, [r8], #-620	; 0xfffffd94
    f7b0:			; <UNDEFINED> instruction: 0xf84cf7fb
    f7b4:	blmi	1649150 <fchmod@plt+0x1645d0c>
    f7b8:	andcs	sl, r3, r6, ror sl
    f7bc:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    f7c0:			; <UNDEFINED> instruction: 0xf7f34621
    f7c4:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    f7c8:	rschi	pc, r2, #1
    f7cc:	ldc	7, cr15, [ip], #972	; 0x3cc
    f7d0:	blcs	a97e4 <fchmod@plt+0xa63a0>
    f7d4:	cfstrdge	mvd15, [r7, #508]	; 0x1fc
    f7d8:			; <UNDEFINED> instruction: 0xf7f3e797
    f7dc:	stmdavs	r3, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    f7e0:			; <UNDEFINED> instruction: 0xf0412b02
    f7e4:	blls	2f09d4 <fchmod@plt+0x2ed590>
    f7e8:			; <UNDEFINED> instruction: 0xf7fb6818
    f7ec:	blmi	130d800 <fchmod@plt+0x130a3bc>
    f7f0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    f7f4:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
    f7f8:			; <UNDEFINED> instruction: 0xfffcf7fa
    f7fc:	stccs	8, cr6, [r0], {36}	; 0x24
    f800:	blls	303fec <fchmod@plt+0x300ba8>
    f804:	ldmdavs	r8, {r1, r2, r6, sl, fp, lr}
    f808:	stmdbvs	r2, {r2, r3, r4, r5, r6, sl, lr}
    f80c:	eorvs	r2, r2, #28672	; 0x7000
    f810:	ldrbhi	pc, [r3], #-513	; 0xfffffdff	; <UNPREDICTABLE>
    f814:	andcs	r9, r1, r9, lsl #26
    f818:	stmdbmi	r3, {r1, r6, r8, r9, fp, lr}^
    f81c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    f820:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    f824:			; <UNDEFINED> instruction: 0xf8f0f005
    f828:	blcc	12a0bc <fchmod@plt+0x126c78>
    f82c:	vqdmulh.s<illegal width 8>	d18, d1, d3
    f830:	bls	2eff50 <fchmod@plt+0x2ecb0c>
    f834:	ldmdavs	r7, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
    f838:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
    f83c:	stccs	8, cr6, [r0], {28}
    f840:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    f844:			; <UNDEFINED> instruction: 0xf107493a
    f848:	blmi	e92600 <fchmod@plt+0xe8f1bc>
    f84c:	beq	fe64bc70 <fchmod@plt+0xfe64882c>
    f850:	bmi	e60a3c <fchmod@plt+0xe5d5f8>
    f854:	bne	fe44b080 <fchmod@plt+0xfe447c3c>
    f858:	stmiapl	fp, {r0, r3, r8, fp, ip, pc}^
    f85c:	cdp	8, 0, cr5, cr8, cr10, {4}
    f860:	blmi	d9e2a8 <fchmod@plt+0xd9ae64>
    f864:	bcs	44b090 <fchmod@plt+0x447c4c>
    f868:	mcr	4, 0, r4, cr10, cr11, {3}
    f86c:	blmi	d1e0b4 <fchmod@plt+0xd1ac70>
    f870:	mcr	4, 0, r4, cr10, cr11, {3}
    f874:	smulls	r3, sp, r0, sl
    f878:	muleq	r3, r4, fp
    f87c:	andeq	r0, r0, r4, lsr #5
    f880:	andeq	r0, r3, sl, lsl #23
    f884:	andeq	r0, r0, r8, ror #4
    f888:	andeq	r0, r0, ip, ror #6
    f88c:	strdeq	r9, [r1], -ip
    f890:	andeq	r0, r0, r0, lsl #7
    f894:			; <UNDEFINED> instruction: 0x000002b4
    f898:	andeq	sp, r1, lr, lsl #1
    f89c:	andeq	r8, r1, lr, lsr sl
    f8a0:	andeq	r0, r0, ip, asr r3
    f8a4:	andeq	r9, r1, ip, lsl r8
    f8a8:	andeq	r7, r1, lr, asr #3
    f8ac:	andeq	r0, r0, ip, lsr #5
    f8b0:			; <UNDEFINED> instruction: 0x000197b6
    f8b4:	andeq	r0, r3, r8, lsr pc
    f8b8:	andeq	r0, r0, r4, asr #6
    f8bc:	andeq	r9, r1, r4, lsr #10
    f8c0:	andeq	r9, r1, sl, lsl #11
    f8c4:	andeq	r9, r1, lr, lsr r6
    f8c8:	andeq	r0, r3, sl, ror #28
    f8cc:			; <UNDEFINED> instruction: 0x000196ba
    f8d0:	ldrdeq	r9, [r1], -r0
    f8d4:	andeq	r9, r1, r8, asr #13
    f8d8:	andeq	fp, r1, lr, ror #24
    f8dc:	andeq	r0, r0, r4, ror #6
    f8e0:	andeq	r0, r0, r8, asr #6
    f8e4:	andeq	r2, r1, ip, lsr #18
    f8e8:	andeq	sl, r1, ip, ror #4
    f8ec:	andeq	r0, r0, r0, lsl #6
    f8f0:	andeq	r9, r1, ip, lsr #13
    f8f4:	ldrdeq	r9, [r1], -lr
    f8f8:	andeq	r2, r1, r0, ror #18
    f8fc:	ldrdeq	sl, [r1], -lr
    f900:	andeq	sl, r1, r6, ror r1
    f904:	strdeq	r9, [r1], -sl
    f908:	andeq	r0, r3, sl, asr r5
    f90c:	muleq	r1, r6, r3
    f910:	andeq	r9, r1, r4, ror #5
    f914:	andeq	r2, r1, r6, lsr #7
    f918:	andeq	r0, r3, r8, lsl #21
    f91c:	andeq	r0, r3, r4, asr sl
    f920:	andeq	r0, r3, ip, lsr sl
    f924:	andeq	r0, r0, r8, lsl #5
    f928:	andeq	r9, r1, r6, asr #9
    f92c:	andeq	r0, r0, ip, lsl #6
    f930:	andeq	r9, r1, r0, lsl r5
    f934:	andeq	r0, r0, r0, lsr #6
    f938:	andeq	r0, r0, r0, asr #5
    f93c:	andeq	r9, r1, ip, ror #9
    f940:	andeq	r8, r1, r8, lsr #6
    f944:	stcne	8, cr15, [ip], #892	; 0x37c
    f948:			; <UNDEFINED> instruction: 0xf1052000
    f94c:	ldrbtmi	r0, [r9], #-2136	; 0xfffff7a8
    f950:	b	fec4d924 <fchmod@plt+0xfec4a4e0>
    f954:	strmi	r2, [r6], -r1, lsl #2
    f958:			; <UNDEFINED> instruction: 0xf00a6860
    f95c:	stmdavs	r3!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    f960:	andls	r2, sl, r1, lsl #2
    f964:	subseq	pc, r8, r3, lsl #2
    f968:	cdp2	0, 2, cr15, cr4, cr9, {0}
    f96c:	strmi	r2, [r3], -r1, lsl #2
    f970:	movwls	r4, #34344	; 0x8628
    f974:			; <UNDEFINED> instruction: 0xff44f00a
    f978:	strmi	r2, [r1], r1, lsl #2
    f97c:			; <UNDEFINED> instruction: 0xf0094640
    f980:	blls	24f1ec <fchmod@plt+0x24bda8>
    f984:	ldrtmi	r9, [r1], -sl, lsl #20
    f988:	andls	pc, r0, sp, asr #17
    f98c:	andcs	r9, r1, r1
    f990:	ldc	7, cr15, [r0], {243}	; 0xf3
    f994:			; <UNDEFINED> instruction: 0xf7ff6860
    f998:	stmdavs	r0!, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}^
    f99c:			; <UNDEFINED> instruction: 0xf00a2104
    f9a0:	stmdavs	r0!, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
    f9a4:	blx	fe3cb9b8 <fchmod@plt+0xfe3c8574>
    f9a8:	strpl	lr, [r2, -sp, asr #19]
    f9ac:	movwcs	r6, #6246	; 0x1866
    f9b0:	beq	fe44b218 <fchmod@plt+0xfe447dd4>
    f9b4:			; <UNDEFINED> instruction: 0xf06f2203
    f9b8:	andls	r0, r0, #1073741824	; 0x40000000
    f9bc:	cfmsub32	mvax0, mvfx9, mvfx9, mvfx1
    f9c0:			; <UNDEFINED> instruction: 0xf0062a10
    f9c4:	andcs	pc, r1, #10304	; 0x2840
    f9c8:			; <UNDEFINED> instruction: 0x46384659
    f9cc:			; <UNDEFINED> instruction: 0xf00a6866
    f9d0:	strdcs	pc, [r1, -r5]
    f9d4:	ldrbmi	r4, [r0], -r1, lsl #13
    f9d8:	stc2l	0, cr15, [ip, #36]!	; 0x24
    f9dc:	strmi	r2, [r3], -r1, lsl #2
    f9e0:	ldrmi	r4, [sp], -r8, lsr #12
    f9e4:			; <UNDEFINED> instruction: 0xff0cf00a
    f9e8:	strmi	r2, [r3], -r1, lsl #2
    f9ec:	ldrmi	r4, [r8], r0, asr #12
    f9f0:	stc2l	0, cr15, [r0, #36]!	; 0x24
    f9f4:	stccs	8, cr15, [r0], {223}	; 0xdf
    f9f8:	stccc	8, cr15, [r0], {223}	; 0xdf
    f9fc:	andls	r4, r3, #2046820352	; 0x7a000000
    fa00:			; <UNDEFINED> instruction: 0xf8df447b
    fa04:	movwls	r2, #3068	; 0xbfc
    fa08:	blcc	ffe4dd8c <fchmod@plt+0xffe4a948>
    fa0c:			; <UNDEFINED> instruction: 0xf8cd447a
    fa10:	ldrbtmi	r9, [fp], #-4
    fa14:	andshi	pc, r0, sp, asr #17
    fa18:	strmi	r9, [r1], -r2, lsl #10
    fa1c:			; <UNDEFINED> instruction: 0xf8df9105
    fa20:	ldrtmi	r1, [r0], -r8, ror #23
    fa24:	strls	r2, [r6], -r0, lsl #12
    fa28:			; <UNDEFINED> instruction: 0xf7fe4479
    fa2c:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    fa30:	subsle	r2, r4, r0, lsl #24
    fa34:	andcs	r6, r5, #10813440	; 0xa50000
    fa38:	orrle	r2, r3, r0, lsl #26
    fa3c:	bne	fe44b2a8 <fchmod@plt+0xfe447e64>
    fa40:			; <UNDEFINED> instruction: 0xf7f34628
    fa44:	tstcs	r1, r8, lsr sl
    fa48:	stmdavs	r0!, {r1, r2, r9, sl, lr}^
    fa4c:	cdp2	0, 13, cr15, cr8, cr10, {0}
    fa50:	tstcs	r1, r3, ror #16
    fa54:			; <UNDEFINED> instruction: 0xf1039008
    fa58:			; <UNDEFINED> instruction: 0xf0090058
    fa5c:	bls	24f110 <fchmod@plt+0x24bccc>
    fa60:			; <UNDEFINED> instruction: 0x46034631
    fa64:			; <UNDEFINED> instruction: 0xf7f32001
    fa68:	stmdavs	r0!, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}^
    fa6c:			; <UNDEFINED> instruction: 0xf8ecf7ff
    fa70:	tstcs	r4, r0, ror #16
    fa74:			; <UNDEFINED> instruction: 0xf9cef00a
    fa78:			; <UNDEFINED> instruction: 0xf0036860
    fa7c:	stmib	sp, {r0, r1, r5, r9, fp, ip, sp, lr, pc}^
    fa80:	stmdavs	r6!, {r1, r8, r9, sl, ip, lr}^
    fa84:	cdp	3, 1, cr2, cr8, cr1, {0}
    fa88:	andcs	r0, r3, #144, 20	; 0x90000
    fa8c:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    fa90:	strls	r9, [r1], -r0, lsl #4
    fa94:	bcs	44b300 <fchmod@plt+0x447ebc>
    fa98:	ldc2	0, cr15, [r6, #-24]!	; 0xffffffe8
    fa9c:	ldrbmi	r2, [r9], -r1, lsl #4
    faa0:	stmdavs	r6!, {r3, r4, r5, r9, sl, lr}^
    faa4:	cdp2	0, 8, cr15, cr10, cr10, {0}
    faa8:	strmi	r2, [r0], r1, lsl #2
    faac:			; <UNDEFINED> instruction: 0xf0094650
    fab0:			; <UNDEFINED> instruction: 0xf8dffd81
    fab4:			; <UNDEFINED> instruction: 0xee1a1b58
    fab8:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
    fabc:			; <UNDEFINED> instruction: 0xf8df9100
    fac0:			; <UNDEFINED> instruction: 0xf8cd1b50
    fac4:	ldrbtmi	r8, [r9], #-4
    fac8:	strmi	r9, [r2], -r3, lsl #10
    facc:	andls	r4, r2, #48, 12	; 0x3000000
    fad0:	bcs	fe44b340 <fchmod@plt+0xfe447efc>
    fad4:			; <UNDEFINED> instruction: 0xf8aaf7fe
    fad8:	stccs	8, cr6, [r0], {36}	; 0x24
    fadc:			; <UNDEFINED> instruction: 0xf8dfd1aa
    fae0:	ldrbtmi	r3, [fp], #-2868	; 0xfffff4cc
    fae4:	stccs	8, cr6, [r0, #-372]	; 0xfffffe8c
    fae8:			; <UNDEFINED> instruction: 0xf8dfd055
    faec:			; <UNDEFINED> instruction: 0xf8df6b2c
    faf0:			; <UNDEFINED> instruction: 0xf8df8b2c
    faf4:	ldrbtmi	r7, [lr], #-2860	; 0xfffff4d4
    faf8:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    fafc:			; <UNDEFINED> instruction: 0xf8dd44f8
    fb00:	ldrbtmi	r9, [pc], #-44	; fb08 <fchmod@plt+0xc6c4>
    fb04:	bvs	fe44b32c <fchmod@plt+0xfe447ee8>
    fb08:	stmdbvs	r3!, {r2, r3, r5, r6, fp, sp, lr}
    fb0c:	blcs	de724 <fchmod@plt+0xdb2e0>
    fb10:			; <UNDEFINED> instruction: 0x4620d83e
    fb14:			; <UNDEFINED> instruction: 0xf898f7ff
    fb18:	strtmi	r2, [r0], -r4, lsl #2
    fb1c:			; <UNDEFINED> instruction: 0xf97af00a
    fb20:			; <UNDEFINED> instruction: 0xf0034620
    fb24:			; <UNDEFINED> instruction: 0xf8d9f9cf
    fb28:			; <UNDEFINED> instruction: 0xf8df6000
    fb2c:			; <UNDEFINED> instruction: 0x46230af8
    fb30:			; <UNDEFINED> instruction: 0xf06f2202
    fb34:			; <UNDEFINED> instruction: 0xf85a0101
    fb38:	strls	r0, [r0], -r0
    fb3c:	ldc2	0, cr15, [r4], #24
    fb40:	ldrdeq	pc, [r0], -r9
    fb44:			; <UNDEFINED> instruction: 0xf1002201
    fb48:			; <UNDEFINED> instruction: 0xf00a016c
    fb4c:			; <UNDEFINED> instruction: 0xf8d9fe37
    fb50:	mrscs	r3, (UNDEF: 1)
    fb54:			; <UNDEFINED> instruction: 0xf1034683
    fb58:			; <UNDEFINED> instruction: 0xf0090098
    fb5c:			; <UNDEFINED> instruction: 0xf8dffd2b
    fb60:			; <UNDEFINED> instruction: 0xf04f1ac8
    fb64:	strbmi	r0, [r3], -r0, lsl #24
    fb68:			; <UNDEFINED> instruction: 0x463a4479
    fb6c:			; <UNDEFINED> instruction: 0xf8cd9100
    fb70:	cdp	0, 1, cr12, cr8, cr12, {0}
    fb74:			; <UNDEFINED> instruction: 0xf8cd1a90
    fb78:	andls	fp, r2, r4
    fb7c:			; <UNDEFINED> instruction: 0xf7fe4620
    fb80:			; <UNDEFINED> instruction: 0x4620f855
    fb84:			; <UNDEFINED> instruction: 0xf00a2102
    fb88:	strtmi	pc, [r0], -r5, asr #18
    fb8c:			; <UNDEFINED> instruction: 0xf99af003
    fb90:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    fb94:	stflsd	f5, [fp], {184}	; 0xb8
    fb98:	stmdavs	r0!, {r0, r8, sp}
    fb9c:			; <UNDEFINED> instruction: 0xf968f00a
    fba0:	ldmdbvs	sl, {r0, r1, r5, fp, sp, lr}
    fba4:			; <UNDEFINED> instruction: 0xf103b942
    fba8:	svcvs	0x005d0298
    fbac:	ldrbeq	pc, [r8], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    fbb0:	stm	r4, {r0, r1, r2, r9, fp, lr, pc}
    fbb4:	cmpvs	sp, #7
    fbb8:	tstcs	r2, r8, lsl r6
    fbbc:			; <UNDEFINED> instruction: 0xf92af00a
    fbc0:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    fbc4:			; <UNDEFINED> instruction: 0xf97ef003
    fbc8:	bcs	184df4c <fchmod@plt+0x184ab08>
    fbcc:	bvs	520dbc <fchmod@plt+0x51d978>
    fbd0:			; <UNDEFINED> instruction: 0xf0012c00
    fbd4:	blls	2efcb8 <fchmod@plt+0x2ec874>
    fbd8:	ldmdavs	fp, {r0, sl, fp, sp}
    fbdc:	addshi	pc, ip, r1
    fbe0:			; <UNDEFINED> instruction: 0xf1029d09
    fbe4:	cfcpydls	mvd0, mvd12
    fbe8:			; <UNDEFINED> instruction: 0xf8df2204
    fbec:			; <UNDEFINED> instruction: 0xf06f0a44
    fbf0:	stmdapl	r8!, {r0, r8}
    fbf4:	cfstrs	mvf9, [sp, #8]
    fbf8:	strls	r8, [r1], -r0, lsl #20
    fbfc:	mrrc2	0, 0, pc, r4, cr6	; <UNPREDICTABLE>
    fc00:	tstcs	r1, fp, lsl #24
    fc04:			; <UNDEFINED> instruction: 0xf1056825
    fc08:			; <UNDEFINED> instruction: 0xf0090058
    fc0c:	stmdavs	r3!, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    fc10:	strmi	r2, [r4], -r1, lsl #2
    fc14:	addseq	pc, r8, r3, lsl #2
    fc18:	stc2l	0, cr15, [ip], {9}
    fc1c:	bcs	54dfa0 <fchmod@plt+0x54ab5c>
    fc20:	mrsls	r2, (UNDEF: 20)
    fc24:			; <UNDEFINED> instruction: 0xf8df447a
    fc28:	stmib	sp, {r4, r9, fp, ip}^
    fc2c:			; <UNDEFINED> instruction: 0xf8df6200
    fc30:	ldrbtmi	r2, [r9], #-2572	; 0xfffff5f4
    fc34:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    fc38:	strtmi	r4, [r8], -r3, lsl #12
    fc3c:	cdp	3, 1, cr9, cr8, cr3, {0}
    fc40:			; <UNDEFINED> instruction: 0xf7fe3a10
    fc44:			; <UNDEFINED> instruction: 0xf8dff853
    fc48:	andcs	r3, r5, #248, 18	; 0x3e0000
    fc4c:	bvs	6e0e40 <fchmod@plt+0x6dd9fc>
    fc50:	vqdmulh.s<illegal width 8>	d18, d0, d1
    fc54:			; <UNDEFINED> instruction: 0xf8df8789
    fc58:	andcs	r1, r0, ip, ror #19
    fc5c:			; <UNDEFINED> instruction: 0xf7f34479
    fc60:	vstrls.16	s28, [fp, #-84]	; 0xffffffac	; <UNPREDICTABLE>
    fc64:	stmdavs	fp!, {r0, r9, sp}
    fc68:	msreq	SPSR_fs, r3, lsl #2
    fc6c:	ldrmi	r4, [r8], -r4, lsl #12
    fc70:	stc2	0, cr15, [r4, #40]!	; 0x28
    fc74:	tstcs	r1, fp, lsr #16
    fc78:			; <UNDEFINED> instruction: 0xf103900a
    fc7c:			; <UNDEFINED> instruction: 0xf0090098
    fc80:	stmdavs	sp!, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    fc84:	andls	r2, r8, r1, lsl #2
    fc88:	subseq	pc, r8, r5, lsl #2
    fc8c:	ldc2	0, cr15, [r2], {9}
    fc90:	bls	2b68b8 <fchmod@plt+0x2b3474>
    fc94:	andls	r4, r0, r1, lsr #12
    fc98:			; <UNDEFINED> instruction: 0xf7f32001
    fc9c:			; <UNDEFINED> instruction: 0xf8dfea8c
    fca0:			; <UNDEFINED> instruction: 0xf8df49a8
    fca4:	ldrbtmi	r5, [ip], #-2472	; 0xfffff658
    fca8:	msreq	CPSR_s, #4, 2
    fcac:	ldrmi	r9, [r8], -r8, lsl #6
    fcb0:	mrrc2	0, 0, pc, ip, cr7	; <UNPREDICTABLE>
    fcb4:	blls	235ce0 <fchmod@plt+0x23289c>
    fcb8:	tstcs	r2, r1, lsl #4
    fcbc:			; <UNDEFINED> instruction: 0xf0065940
    fcc0:			; <UNDEFINED> instruction: 0xf00bfbf3
    fcc4:			; <UNDEFINED> instruction: 0x4605fc97
    fcc8:			; <UNDEFINED> instruction: 0xf0012800
    fccc:	blge	6b03a8 <fchmod@plt+0x6acf64>
    fcd0:	movwls	r6, #60064	; 0xeaa0
    fcd4:			; <UNDEFINED> instruction: 0xf7f3461e
    fcd8:	andcs	lr, r0, #136, 22	; 0x22000
    fcdc:	mvnscc	pc, pc, asr #32
    fce0:	cmnvs	r6, #1179648	; 0x120000
    fce4:	adcvs	r6, r1, #50	; 0x32
    fce8:			; <UNDEFINED> instruction: 0xf0066076
    fcec:	blls	30ec68 <fchmod@plt+0x30b824>
    fcf0:	ldmdavs	lr, {r1, r5, r6, r9, fp, sp, lr}
    fcf4:			; <UNDEFINED> instruction: 0x63264637
    fcf8:	blcc	fe64de5c <fchmod@plt+0xfe64aa18>
    fcfc:			; <UNDEFINED> instruction: 0xf10362e2
    fd00:	adcmi	r0, r6, #8, 8	; 0x8000000
    fd04:	stmdbvs	r3!, {r1, r3, ip, lr, pc}
    fd08:	stmdble	r7, {r0, r8, r9, fp, sp}
    fd0c:	cmpeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    fd10:			; <UNDEFINED> instruction: 0xf00e4638
    fd14:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    fd18:	ldrhi	pc, [r6, r0, asr #32]!
    fd1c:	stccs	8, cr6, [r0], {100}	; 0x64
    fd20:			; <UNDEFINED> instruction: 0xf8dfd1ef
    fd24:			; <UNDEFINED> instruction: 0xac22392c
    fd28:			; <UNDEFINED> instruction: 0x26009910
    fd2c:			; <UNDEFINED> instruction: 0xf8df447b
    fd30:	strtmi	r2, [r0], -r4, lsr #18
    fd34:	tstvc	r9, #44, 6	; 0xb0000000
    fd38:			; <UNDEFINED> instruction: 0x9622447a
    fd3c:			; <UNDEFINED> instruction: 0x93279226
    fd40:	strtvs	lr, [r3], -sp, asr #19
    fd44:			; <UNDEFINED> instruction: 0xff0ef00b
    fd48:			; <UNDEFINED> instruction: 0xf0402800
    fd4c:			; <UNDEFINED> instruction: 0xf8df872b
    fd50:			; <UNDEFINED> instruction: 0xf04f4908
    fd54:	mrcge	3, 0, r3, cr12, cr15, {7}
    fd58:	rscscc	pc, pc, #79	; 0x4f
    fd5c:			; <UNDEFINED> instruction: 0x9600447c
    fd60:	bvs	1818168 <fchmod@plt+0x1814d24>
    fd64:	blx	1d4bd74 <fchmod@plt+0x1d48930>
    fd68:			; <UNDEFINED> instruction: 0xf1712800
    fd6c:	vsubw.s8	q8, <illegal reg q0.5>, d0
    fd70:	bvs	18303e4 <fchmod@plt+0x182cfa0>
    fd74:	bl	e4dd48 <fchmod@plt+0xe4a904>
    fd78:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    fd7c:	strtmi	r2, [r8], -r2, lsl #4
    fd80:			; <UNDEFINED> instruction: 0xf04f4479
    fd84:	rsbvs	r3, r3, #-67108861	; 0xfc000003
    fd88:	stc2l	0, cr15, [r2], #-44	; 0xffffffd4
    fd8c:	ldmdavs	r9, {r0, r1, r3, r8, r9, fp, ip, pc}
    fd90:	ldmdavs	r8, {r1, r2, r3, r8, r9, fp, ip, pc}
    fd94:			; <UNDEFINED> instruction: 0xf9faf7f5
    fd98:	blcc	aa62c <fchmod@plt+0xa71e8>
    fd9c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    fda0:			; <UNDEFINED> instruction: 0x21018792
    fda4:	andeq	pc, r2, pc, rrx
    fda8:	blx	fef4bdc8 <fchmod@plt+0xfef48984>
    fdac:			; <UNDEFINED> instruction: 0xf10d9b0b
    fdb0:			; <UNDEFINED> instruction: 0xf8d30a5c
    fdb4:	ldrbmi	r8, [r0], -r0
    fdb8:			; <UNDEFINED> instruction: 0xf8d846d3
    fdbc:			; <UNDEFINED> instruction: 0xf00610c4
    fdc0:			; <UNDEFINED> instruction: 0xf8dfffe1
    fdc4:			; <UNDEFINED> instruction: 0xf8df289c
    fdc8:	ldrbtmi	r3, [sl], #-2204	; 0xfffff764
    fdcc:	subcc	r4, r0, #2063597568	; 0x7b000000
    fdd0:	andsls	r3, r5, #64, 6
    fdd4:			; <UNDEFINED> instruction: 0x46589313
    fdd8:			; <UNDEFINED> instruction: 0xffe6f006
    fddc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    fde0:			; <UNDEFINED> instruction: 0xf8dad06d
    fde4:			; <UNDEFINED> instruction: 0x079b3018
    fde8:			; <UNDEFINED> instruction: 0xf108d1f5
    fdec:	strbmi	r0, [r1], -ip, lsr #4
    fdf0:	blx	1f4dde0 <fchmod@plt+0x1f4a99c>
    fdf4:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    fdf8:	mcrrge	13, 0, r9, r2, cr9
    fdfc:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    fe00:	strmi	r9, [r6], -sl
    fe04:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    fe08:	strbmi	r5, [r8], -r9, lsr #17
    fe0c:			; <UNDEFINED> instruction: 0xf90ef00e
    fe10:			; <UNDEFINED> instruction: 0x46086871
    fe14:			; <UNDEFINED> instruction: 0xf7f39108
    fe18:	stmdbls	r8, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    fe1c:	strbmi	r4, [r8], -r2, lsl #12
    fe20:			; <UNDEFINED> instruction: 0xf8bcf00e
    fe24:			; <UNDEFINED> instruction: 0xf00e4648
    fe28:			; <UNDEFINED> instruction: 0xf8daf8cb
    fe2c:	strtmi	r1, [r2], -r4
    fe30:			; <UNDEFINED> instruction: 0xf7f32003
    fe34:	ldmdblt	r0!, {r5, r7, r9, fp, sp, lr, pc}
    fe38:	vst2.8	{d6,d8}, [r3 :128], r3
    fe3c:			; <UNDEFINED> instruction: 0xf5b34370
    fe40:			; <UNDEFINED> instruction: 0xf0004f80
    fe44:	lfmge	f0, 3, [ip, #-168]	; 0xffffff58
    fe48:	ldrdne	pc, [r8], -r9
    fe4c:	strtmi	r2, [sl], -r3
    fe50:	b	ff4cde24 <fchmod@plt+0xff4ca9e0>
    fe54:	stmdacs	r0, {r1, r2, r9, sl, lr}
    fe58:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    fe5c:	vst2.8	{d6,d8}, [r3 :128], fp
    fe60:			; <UNDEFINED> instruction: 0xf5b34370
    fe64:			; <UNDEFINED> instruction: 0xf0404f80
    fe68:	stflsd	f0, [sl], {58}	; 0x3a
    fe6c:	strtmi	r4, [r0], -r1, asr #12
    fe70:	blx	c4beac <fchmod@plt+0xc48a68>
    fe74:	ldmdavc	sl, {r0, r1, r5, r6, fp, sp, lr}
    fe78:	tstle	r5, pc, lsr #20
    fe7c:	bcs	badfec <fchmod@plt+0xbaaba8>
    fe80:	ldmvc	fp, {r1, r8, ip, lr, pc}
    fe84:	adcle	r2, r6, r0, lsl #22
    fe88:	ldrdeq	pc, [r8], -r9
    fe8c:	svc	0x00f2f7f2
    fe90:			; <UNDEFINED> instruction: 0xf0402800
    fe94:			; <UNDEFINED> instruction: 0xf8da8654
    fe98:	smmlaeq	pc, r8, r0, r3	; <UNPREDICTABLE>
    fe9c:			; <UNDEFINED> instruction: 0xf8dfd59b
    fea0:	andcs	r1, r5, #208, 14	; 0x3400000
    fea4:			; <UNDEFINED> instruction: 0xf7f34479
    fea8:			; <UNDEFINED> instruction: 0xf8dae806
    feac:			; <UNDEFINED> instruction: 0xf00b1004
    feb0:			; <UNDEFINED> instruction: 0x4658f8fd
    feb4:			; <UNDEFINED> instruction: 0xff78f006
    feb8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    febc:	stflsd	f5, [fp, #-580]	; 0xfffffdbc
    fec0:	bls	3a1814 <fchmod@plt+0x39e3d0>
    fec4:	ldmdavs	r2, {r3, r5, fp, sp, lr}
    fec8:	msreq	SPSR_fs, r0, lsl #2
    fecc:	blx	dcbee4 <fchmod@plt+0xdc8aa0>
    fed0:	sbfxcc	pc, pc, #17, #1
    fed4:	ldrbtmi	r9, [fp], #-3084	; 0xfffff3f4
    fed8:	blgt	e1748 <fchmod@plt+0xde304>
    fedc:	eorvs	r7, r0, fp, lsl r8
    fee0:	rsbvs	r6, r1, r8, lsr #16
    fee4:			; <UNDEFINED> instruction: 0xf1007223
    fee8:			; <UNDEFINED> instruction: 0xf003012c
    feec:	vmlsls.f32	s30, s19, s19
    fef0:			; <UNDEFINED> instruction: 0x1784f8df
    fef4:	stmdavs	fp!, {r1, r4, r6, r9, sl, lr}
    fef8:			; <UNDEFINED> instruction: 0xf1035871
    fefc:	strls	r0, [r0], #-1068	; 0xfffffbd4
    ff00:	blx	8cbf3c <fchmod@plt+0x8c8af8>
    ff04:			; <UNDEFINED> instruction: 0x1774f8df
    ff08:	ldrbmi	r6, [r2], -fp, lsr #16
    ff0c:	beq	44b774 <fchmod@plt+0x448330>
    ff10:	strbteq	pc, [ip], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    ff14:	strls	r5, [r0], #-2161	; 0xfffff78f
    ff18:			; <UNDEFINED> instruction: 0x4764f8df
    ff1c:	blx	54bf58 <fchmod@plt+0x548b14>
    ff20:			; <UNDEFINED> instruction: 0xf8ecf00d
    ff24:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    ff28:	andcs	r4, r1, ip, ror r4
    ff2c:			; <UNDEFINED> instruction: 0xf0044479
    ff30:	stmdavs	r0!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    ff34:	teqlt	r0, sp, lsr #16
    ff38:	eorvs	r6, r3, r3, lsl #16
    ff3c:	mcr2	7, 5, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    ff40:	stmdacs	r0, {r5, fp, sp, lr}
    ff44:			; <UNDEFINED> instruction: 0xf8dfd1f8
    ff48:			; <UNDEFINED> instruction: 0xf1052740
    ff4c:	strtmi	r0, [r8], -ip, ror #12
    ff50:			; <UNDEFINED> instruction: 0x4631447a
    ff54:			; <UNDEFINED> instruction: 0xf928f003
    ff58:			; <UNDEFINED> instruction: 0x3730f8df
    ff5c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    ff60:			; <UNDEFINED> instruction: 0xf0002c00
    ff64:			; <UNDEFINED> instruction: 0xf8df81ac
    ff68:	cdp	7, 0, cr8, cr8, cr8, {1}
    ff6c:			; <UNDEFINED> instruction: 0xf8df5a90
    ff70:			; <UNDEFINED> instruction: 0xf8df9724
    ff74:	ldrbtmi	r7, [r8], #1828	; 0x724
    ff78:	mrc	4, 0, r4, cr8, cr9, {7}
    ff7c:	ldrbtmi	fp, [pc], #-2576	; ff84 <fchmod@plt+0xcb40>
    ff80:	strbmi	r4, [r1], sp, asr #12
    ff84:			; <UNDEFINED> instruction: 0xf8dd46ba
    ff88:	ands	r8, fp, r0, lsr r0
    ff8c:	ldm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff90:	svccs	0x00026807
    ff94:	strhi	pc, [r2, r0, asr #32]!
    ff98:			; <UNDEFINED> instruction: 0xf7f268a0
    ff9c:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    ffa0:	ldrhi	pc, [r3, r0, asr #32]
    ffa4:	ldrtmi	r6, [r8], -r2, lsr #17
    ffa8:			; <UNDEFINED> instruction: 0xf0044649
    ffac:	stmdavs	r3!, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    ffb0:			; <UNDEFINED> instruction: 0xf8ca4620
    ffb4:			; <UNDEFINED> instruction: 0xf7f93000
    ffb8:			; <UNDEFINED> instruction: 0xf8dafe65
    ffbc:	stccs	0, cr4, [r0], {-0}
    ffc0:	cmnhi	fp, r0	; <UNPREDICTABLE>
    ffc4:	strbmi	r6, [r0], -r1, ror #16
    ffc8:	stmda	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffcc:	ldrbmi	r6, [r8], -r1, lsr #17
    ffd0:	ldmda	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffd4:	bicsle	r2, r9, r0, lsl #16
    ffd8:	ldrbmi	r6, [sl], -r3, lsr #17
    ffdc:	andcs	r4, r2, r9, lsr #12
    ffe0:	ldc2	0, cr15, [r2, #-16]
    ffe4:			; <UNDEFINED> instruction: 0xf8dfe7e3
    ffe8:	andcs	r1, r5, #180, 12	; 0xb400000
    ffec:	ldrbtmi	r2, [r9], #-0
    fff0:	svc	0x0060f7f2
    fff4:	strmi	r9, [r1], -lr, lsl #20
    fff8:			; <UNDEFINED> instruction: 0xf7f32001
    fffc:	bls	28a374 <fchmod@plt+0x286f30>
   10000:			; <UNDEFINED> instruction: 0x369cf8df
   10004:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   10008:	mrc	7, 6, APSR_nzcv, cr6, cr2, {7}
   1000c:	blx	ffccc040 <fchmod@plt+0xffcc8bfc>
   10010:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10014:	ldrbhi	pc, [r6, r0]!	; <UNPREDICTABLE>
   10018:	andcs	r4, r4, #34603008	; 0x2100000
   1001c:	blx	64c052 <fchmod@plt+0x648c0e>
   10020:	movwcs	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
   10024:	rsbseq	pc, pc, r0
   10028:			; <UNDEFINED> instruction: 0xf0004318
   1002c:	strdcs	r8, [r4], -sl
   10030:			; <UNDEFINED> instruction: 0xff2af7f9
   10034:	stmdacs	r0, {r0, r2, r9, sp}
   10038:	eorhi	pc, r5, r1
   1003c:			; <UNDEFINED> instruction: 0x1664f8df
   10040:	ldrbtmi	r2, [r9], #-0
   10044:	svc	0x0036f7f2
   10048:			; <UNDEFINED> instruction: 0xf00b990e
   1004c:			; <UNDEFINED> instruction: 0xf7fff855
   10050:	strcs	fp, [r0], #-2457	; 0xfffff667
   10054:	blt	fe94e058 <fchmod@plt+0xfe94ac14>
   10058:	andscs	r6, r0, r5, lsr #17
   1005c:			; <UNDEFINED> instruction: 0xc648f8df
   10060:			; <UNDEFINED> instruction: 0x1648f8df
   10064:	strls	r4, [r1, #-1276]	; 0xfffffb04
   10068:			; <UNDEFINED> instruction: 0xf8cd4479
   1006c:			; <UNDEFINED> instruction: 0xf004c000
   10070:	strbmi	pc, [r0], -fp, asr #25	; <UNPREDICTABLE>
   10074:	cdp2	0, 12, cr15, cr2, cr6, {0}
   10078:	blt	ff9ce07c <fchmod@plt+0xff9cac38>
   1007c:	andscs	r6, r0, fp, ror r8
   10080:			; <UNDEFINED> instruction: 0x162cf8df
   10084:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
   10088:	ldc2	0, cr15, [lr], #16
   1008c:			; <UNDEFINED> instruction: 0xf7ff687a
   10090:			; <UNDEFINED> instruction: 0xf7f3bade
   10094:	stmdavs	r2, {r1, r3, r4, r6, fp, sp, lr, pc}
   10098:	bcs	a18b0 <fchmod@plt+0x9e46c>
   1009c:	bcs	a3fd04 <fchmod@plt+0xa3c8c0>
   100a0:	movwcs	fp, #7956	; 0x1f14
   100a4:	bcs	518cac <fchmod@plt+0x515868>
   100a8:	movwcs	fp, #3852	; 0xf0c
   100ac:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   100b0:			; <UNDEFINED> instruction: 0xf43f2b00
   100b4:			; <UNDEFINED> instruction: 0xf8dfae90
   100b8:	andcs	r1, r5, #252, 10	; 0x3f000000
   100bc:	ldrbtmi	r2, [r9], #-0
   100c0:	mrc	7, 7, APSR_nzcv, cr8, cr2, {7}
   100c4:	ldrdne	pc, [r8], -r9
   100c8:	strmi	r9, [r5], -r8, lsl #2
   100cc:			; <UNDEFINED> instruction: 0xf7f26820
   100d0:	stmdbls	r8, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   100d4:	strtmi	r4, [r8], -r2, lsl #12
   100d8:			; <UNDEFINED> instruction: 0xffe8f00a
   100dc:			; <UNDEFINED> instruction: 0xf8dfe67b
   100e0:	svcge	0x001f15d8
   100e4:	ldrdcs	pc, [r8], -r9
   100e8:	ldrbtmi	r2, [r9], #-8
   100ec:	strvs	lr, [r0], -r7, asr #19
   100f0:			; <UNDEFINED> instruction: 0xf00460be
   100f4:	blls	3cf320 <fchmod@plt+0x3cbedc>
   100f8:	stccs	8, cr6, [r0], {28}
   100fc:	ldrbthi	pc, [r1], -r0	; <UNPREDICTABLE>
   10100:	ldrcc	pc, [r8, #2271]!	; 0x8df
   10104:	bhi	44b930 <fchmod@plt+0x4484ec>
   10108:	subge	pc, r8, sp, asr #17
   1010c:	blt	fe44b938 <fchmod@plt+0xfe4484f4>
   10110:			; <UNDEFINED> instruction: 0xf8dd447b
   10114:			; <UNDEFINED> instruction: 0x960da054
   10118:	bcc	fe44b940 <fchmod@plt+0xfe4484fc>
   1011c:	strcc	pc, [r0, #2271]!	; 0x8df
   10120:	tstls	r4, #2063597568	; 0x7b000000
   10124:	tstls	r0, #9216	; 0x2400
   10128:	stmdavs	r4!, {r1, sp, lr, pc}
   1012c:	eorsle	r2, r4, r0, lsl #24
   10130:	ldmibvs	sl, {r0, r1, r5, r6, fp, sp, lr}
   10134:	ldrbtle	r0, [r8], #1430	; 0x596
   10138:			; <UNDEFINED> instruction: 0x2e006a5e
   1013c:	ldrbmi	sp, [r6, #-98]	; 0xffffff9e
   10140:	ldmib	r5, {r0, r1, r4, r5, r6, r7, ip, lr, pc}^
   10144:	ldmib	r6, {r8}^
   10148:	strbmi	fp, [r1, #-3072]!	; 0xfffff400
   1014c:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
   10150:	ldmib	r6, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   10154:	ldmib	r5, {r1, r8}^
   10158:	strmi	fp, [ip, #3096]	; 0xc18
   1015c:	strmi	fp, [r3, #3848]	; 0xf08
   10160:	mvfls<illegal precision>z	f5, f3
   10164:	ldmdbls	r4, {r1, r2, r3, r5, r6, r8, ip, sp, pc}
   10168:	andcs	r2, r0, r5, lsl #4
   1016c:	mcr	7, 5, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
   10170:	stmdavs	r3!, {r1, r4, r5, r6, fp, sp, lr}^
   10174:	ldrdne	pc, [r8], -r9
   10178:	ldmdavs	fp, {r1, r4, r6, fp, sp, lr}^
   1017c:			; <UNDEFINED> instruction: 0xff96f00a
   10180:	cdp	8, 1, cr6, cr8, cr3, {3}
   10184:	mulcs	r8, r0, sl
   10188:			; <UNDEFINED> instruction: 0xf8d9685b
   1018c:			; <UNDEFINED> instruction: 0xf0042008
   10190:	strls	pc, [sp], #-3131	; 0xfffff3c5
   10194:	stccs	8, cr6, [r0], {36}	; 0x24
   10198:			; <UNDEFINED> instruction: 0xf8ddd1ca
   1019c:	ldrtmi	sl, [r8], -r8, asr #32
   101a0:			; <UNDEFINED> instruction: 0xff68f00d
   101a4:	bhi	44ba10 <fchmod@plt+0x4485cc>
   101a8:	blt	fe44ba14 <fchmod@plt+0xfe4485d0>
   101ac:			; <UNDEFINED> instruction: 0x3018f8da
   101b0:	svceq	0x0004f013
   101b4:			; <UNDEFINED> instruction: 0xf0409b0d
   101b8:	blcs	3144c <fchmod@plt+0x2e008>
   101bc:	mcrge	4, 0, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   101c0:	strbmi	r9, [r1], -sl, lsl #16
   101c4:			; <UNDEFINED> instruction: 0xf886f00d
   101c8:	ldrdeq	pc, [r8], -r9
   101cc:			; <UNDEFINED> instruction: 0xf0094629
   101d0:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   101d4:	cfldrdge	mvd15, [pc, #252]!	; 102d8 <fchmod@plt+0xce94>
   101d8:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   101dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   101e0:			; <UNDEFINED> instruction: 0xf7f22000
   101e4:	strmi	lr, [r4], -r8, ror #28
   101e8:	svc	0x00aef7f2
   101ec:	ldrdne	pc, [r4], -sl
   101f0:	stmdavs	r0, {r3, r8, ip, pc}
   101f4:	svc	0x003af7f2
   101f8:	strmi	r9, [r2], -r8, lsl #18
   101fc:			; <UNDEFINED> instruction: 0xf00a4620
   10200:	strb	pc, [r8, #3925]!	; 0xf55	; <UNPREDICTABLE>
   10204:			; <UNDEFINED> instruction: 0xf50d4638
   10208:			; <UNDEFINED> instruction: 0xf00d78ec
   1020c:	bls	44fa00 <fchmod@plt+0x44c5bc>
   10210:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   10214:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
   10218:	tstls	r8, r8, lsl #12
   1021c:	svc	0x0068f7f2
   10220:	strmi	r9, [r2], -r8, lsl #18
   10224:			; <UNDEFINED> instruction: 0xf00d4638
   10228:	stmdavs	r3!, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   1022c:			; <UNDEFINED> instruction: 0x46086859
   10230:			; <UNDEFINED> instruction: 0xf7f29108
   10234:	stmdbls	r8, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   10238:	ldrtmi	r4, [r8], -r2, lsl #12
   1023c:	cdp2	0, 10, cr15, cr14, cr13, {0}
   10240:			; <UNDEFINED> instruction: 0xf00d4638
   10244:	ldmvs	r9!, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   10248:	andcs	r4, r3, r2, asr #12
   1024c:	ldm	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10250:			; <UNDEFINED> instruction: 0xf7f2b1a0
   10254:	stmdavs	r2, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   10258:	svclt	0x00182a02
   1025c:	svclt	0x00142a28
   10260:	movwcs	r2, #769	; 0x301
   10264:	svclt	0x000c2a14
   10268:			; <UNDEFINED> instruction: 0xf0032300
   1026c:	blcs	10e78 <fchmod@plt+0xda34>
   10270:	ldrthi	pc, [r7], r0, asr #32	; <UNPREDICTABLE>
   10274:	bls	4ea408 <fchmod@plt+0x4e6fc4>
   10278:			; <UNDEFINED> instruction: 0xe756625a
   1027c:			; <UNDEFINED> instruction: 0xf0072010
   10280:	ldmib	r8, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   10284:	stmdavs	r3!, {sl, fp, ip, sp, pc}^
   10288:	ldmib	r8, {r1, r2, r9, sl, lr}^
   1028c:	stmib	r6, {r3, r4, r8}^
   10290:	stmib	r6, {sl, fp, ip, sp, pc}^
   10294:	subsvs	r0, lr, #-2147483648	; 0x80000000
   10298:			; <UNDEFINED> instruction: 0xf8dfe751
   1029c:	subcs	r1, r0, r0, lsr r4
   102a0:	ldrdcs	pc, [r4], -sl
   102a4:			; <UNDEFINED> instruction: 0xf0044479
   102a8:	strbmi	pc, [r1], -pc, lsr #23	; <UNPREDICTABLE>
   102ac:			; <UNDEFINED> instruction: 0xf7fa4650
   102b0:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   102b4:	cfstrdge	mvd15, [r7, #252]	; 0xfc
   102b8:	cdp	5, 1, cr14, cr8, cr13, {4}
   102bc:	bls	326d04 <fchmod@plt+0x3238c0>
   102c0:	cdp	3, 1, cr2, cr8, cr0, {0}
   102c4:	andsvc	r0, r3, r0, lsl sl
   102c8:	mrc	7, 4, APSR_nzcv, cr4, cr2, {7}
   102cc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   102d0:	ldrhi	pc, [r1], r0
   102d4:	ldrtmi	r9, [fp], -r9, lsl #24
   102d8:	andcs	r4, r1, #16580608	; 0xfd0000
   102dc:	mvnscc	pc, pc, asr #32
   102e0:	mvnsls	pc, #14614528	; 0xdf0000
   102e4:	mvnshi	pc, #14614528	; 0xdf0000
   102e8:	ldrbtmi	r5, [r9], #2080	; 0x820
   102ec:			; <UNDEFINED> instruction: 0xf8dcf006
   102f0:	mvnge	pc, #14614528	; 0xdf0000
   102f4:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   102f8:			; <UNDEFINED> instruction: 0xf7f24638
   102fc:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   10300:			; <UNDEFINED> instruction: 0xf100d04a
   10304:			; <UNDEFINED> instruction: 0x212e0b13
   10308:			; <UNDEFINED> instruction: 0xf7f24658
   1030c:			; <UNDEFINED> instruction: 0x4604eefe
   10310:			; <UNDEFINED> instruction: 0xf0402800
   10314:	ldrbmi	r8, [r8], -r8, lsr #1
   10318:	mcr	7, 7, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   1031c:	vadd.i8	q1, q0, q10
   10320:	cfstr64ne	mvdx8, [r2], {203}	; 0xcb
   10324:	stmdals	ip, {r0, r3, r4, r6, r9, sl, lr}
   10328:	stc	7, cr15, [r6, #968]	; 0x3c8
   1032c:	beq	44bb94 <fchmod@plt+0x448750>
   10330:	stc	7, cr15, [r0, #968]!	; 0x3c8
   10334:			; <UNDEFINED> instruction: 0xf0002800
   10338:			; <UNDEFINED> instruction: 0xf7f285b6
   1033c:	stmdavs	r3, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   10340:			; <UNDEFINED> instruction: 0xf0402b14
   10344:	strbmi	r8, [r9], -r7, lsr #11
   10348:			; <UNDEFINED> instruction: 0xf7f24658
   1034c:	stmdacs	r0, {r2, r3, r8, sl, fp, sp, lr, pc}
   10350:	nophi	{0}
   10354:	ldrbmi	r4, [r8], -r1, asr #12
   10358:	stc	7, cr15, [r4, #-968]	; 0xfffffc38
   1035c:			; <UNDEFINED> instruction: 0xf0002800
   10360:	ldrbmi	r8, [sl], -r8, lsl #6
   10364:			; <UNDEFINED> instruction: 0x46284631
   10368:			; <UNDEFINED> instruction: 0xf8aaf003
   1036c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   10370:			; <UNDEFINED> instruction: 0x46190a10
   10374:			; <UNDEFINED> instruction: 0xf7f29308
   10378:	blls	24be10 <fchmod@plt+0x2489cc>
   1037c:			; <UNDEFINED> instruction: 0xf0402800
   10380:	andcs	r8, r2, r8, asr #11
   10384:	bcs	44bbec <fchmod@plt+0x4487a8>
   10388:			; <UNDEFINED> instruction: 0xf0044651
   1038c:			; <UNDEFINED> instruction: 0x4638fb3d
   10390:	svc	0x0096f7f2
   10394:			; <UNDEFINED> instruction: 0xd1b42800
   10398:			; <UNDEFINED> instruction: 0xf0052001
   1039c:	blvs	1b0fb48 <fchmod@plt+0x1b0c704>
   103a0:	addsmi	r6, r3, #424	; 0x1a8
   103a4:	blcs	843e8 <fchmod@plt+0x80fa4>
   103a8:	bcs	80010 <fchmod@plt+0x7cbcc>
   103ac:	stmibmi	ip, {r0, r1, r3, r8, ip, lr, pc}^
   103b0:	ldrbtmi	r2, [r9], #-2
   103b4:	blx	a4c3ce <fchmod@plt+0xa48f8a>
   103b8:			; <UNDEFINED> instruction: 0xf1054aca
   103bc:	strtmi	r0, [r8], -ip, lsr #2
   103c0:			; <UNDEFINED> instruction: 0xf002447a
   103c4:			; <UNDEFINED> instruction: 0xf003fef1
   103c8:	ldclge	8, cr15, [r6], #-428	; 0xfffffe54
   103cc:			; <UNDEFINED> instruction: 0xf0049408
   103d0:	vstrls	d15, [fp, #-836]	; 0xfffffcbc
   103d4:	bls	398fdc <fchmod@plt+0x395b98>
   103d8:	ldmdavs	r2, {r3, r5, fp, sp, lr}
   103dc:	msreq	SPSR_fs, r0, lsl #2
   103e0:	blx	cc3f6 <fchmod@plt+0xc8fb2>
   103e4:	ldrdls	pc, [r0], -r5
   103e8:	eorvs	r2, r3, r0, lsl #6
   103ec:	ldrdhi	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   103f0:	svceq	0x0000f1b8
   103f4:	ldrmi	sp, [fp], sp, asr #32
   103f8:	andscs	r4, r0, r2, lsr #13
   103fc:			; <UNDEFINED> instruction: 0xf934f007
   10400:	stmib	r0, {r0, r1, r2, r9, sl, lr}^
   10404:			; <UNDEFINED> instruction: 0xf8479b00
   10408:	strmi	fp, [r6], -r8, lsl #30
   1040c:	ldrdpl	pc, [r8], -r8
   10410:	eor	fp, pc, r5, ror r9	; <UNPREDICTABLE>
   10414:	andseq	pc, r8, #1073741825	; 0x40000001
   10418:	tsteq	r8, #4, 2	; <UNPREDICTABLE>
   1041c:	stm	r3, {r0, r1, r2, r9, fp, lr, pc}
   10420:			; <UNDEFINED> instruction: 0xf8840007
   10424:	eorsvs	fp, ip, r9, lsr #32
   10428:	streq	pc, [r8, -r4, lsl #2]
   1042c:	movwlt	r6, #55469	; 0xd8ad
   10430:			; <UNDEFINED> instruction: 0xf007202c
   10434:	bvs	1b0e8a0 <fchmod@plt+0x1b0b45c>
   10438:	mlane	r8, r5, r8, pc	; <UNPREDICTABLE>
   1043c:	strmi	r6, [r4], -sl, ror #18
   10440:	rsbvs	r6, r3, #104, 16	; 0x680000
   10444:	stmib	r4, {r0, r1, r3, r5, r6, r9, fp, sp, lr}^
   10448:			; <UNDEFINED> instruction: 0xf8c46000
   1044c:	stmib	r4, {r3, ip, sp, pc}^
   10450:			; <UNDEFINED> instruction: 0xf884bb03
   10454:	cmnvs	r2, r8, lsr #32
   10458:	bicsle	r2, fp, r0, lsl #22
   1045c:	andseq	pc, r8, r4, lsl #2
   10460:	cdp2	0, 10, cr15, cr10, cr13, {0}
   10464:	stmibmi	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10468:	andcs	r4, r2, sl, asr r6
   1046c:			; <UNDEFINED> instruction: 0xf0044479
   10470:	strb	pc, [r1, -fp, asr #21]	; <UNPREDICTABLE>
   10474:	ldrdcc	pc, [ip], -r8
   10478:			; <UNDEFINED> instruction: 0xf8ca60f3
   1047c:			; <UNDEFINED> instruction: 0xf1066000
   10480:			; <UNDEFINED> instruction: 0xf8d80a04
   10484:			; <UNDEFINED> instruction: 0xf1b88004
   10488:			; <UNDEFINED> instruction: 0xd1b60f00
   1048c:			; <UNDEFINED> instruction: 0xf8d39b08
   10490:			; <UNDEFINED> instruction: 0xf1098000
   10494:	strbmi	r0, [r2], -ip, lsr #2
   10498:	strbmi	r2, [r8], -r0, lsl #6
   1049c:	blx	12cc4c4 <fchmod@plt+0x12c9080>
   104a0:			; <UNDEFINED> instruction: 0xf1099a0f
   104a4:			; <UNDEFINED> instruction: 0xf8d90398
   104a8:			; <UNDEFINED> instruction: 0xf8995080
   104ac:			; <UNDEFINED> instruction: 0xf1097070
   104b0:	ldmdavs	r4, {r3, r4, r6, sl, fp}
   104b4:	ldm	r3, {r1, r2, r3, r6, r9, sl, lr}
   104b8:			; <UNDEFINED> instruction: 0xf8d90007
   104bc:			; <UNDEFINED> instruction: 0xf8c93074
   104c0:			; <UNDEFINED> instruction: 0xf8895040
   104c4:			; <UNDEFINED> instruction: 0xf8c97030
   104c8:	ldmib	r9, {r2, r4, r5, ip, sp}^
   104cc:			; <UNDEFINED> instruction: 0xf8d93521
   104d0:	stmib	r9, {r3, r4, r5, r6, ip, sp, lr}^
   104d4:			; <UNDEFINED> instruction: 0xf8d93511
   104d8:			; <UNDEFINED> instruction: 0xf8c9307c
   104dc:	ldmib	r9, {r3, r4, r5, ip, sp, lr}^
   104e0:			; <UNDEFINED> instruction: 0xf8c95723
   104e4:			; <UNDEFINED> instruction: 0xf8d9303c
   104e8:			; <UNDEFINED> instruction: 0xf8c93094
   104ec:	strcs	r5, [r0, #-76]	; 0xffffffb4
   104f0:	andeq	lr, r7, ip, lsl #17
   104f4:	tstvc	r4, #3293184	; 0x324000
   104f8:	svcpl	0x0064f846
   104fc:	andscs	fp, r0, r4, asr #3
   10500:			; <UNDEFINED> instruction: 0xf8b2f007
   10504:	strmi	r6, [r7], -r3, ror #16
   10508:	ldmdavs	r8, {r0, r2, sp, lr}^
   1050c:			; <UNDEFINED> instruction: 0xf8fef007
   10510:	rsbsvs	r6, r8, r3, ror #16
   10514:			; <UNDEFINED> instruction: 0xf00769d8
   10518:	ldmib	r4, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
   1051c:	ldmibvs	fp, {r8, r9, lr}
   10520:	biceq	pc, r0, #201326595	; 0xc000003
   10524:	adcsvs	r7, r8, fp, lsr r3
   10528:			; <UNDEFINED> instruction: 0x463e6037
   1052c:	mvnle	r2, r0, lsl #24
   10530:			; <UNDEFINED> instruction: 0xf8d99e0b
   10534:	ldmdavs	r5!, {r3, r5, r7, ip, sp}
   10538:			; <UNDEFINED> instruction: 0xf8c9682c
   1053c:	strcc	r3, [r8], #-104	; 0xffffff98
   10540:	stmdavs	r4!, {r0, sp, lr, pc}^
   10544:	adcmi	fp, r5, #132, 2	; 0x21
   10548:	blvs	fe8c493c <fchmod@plt+0xfe8c14f8>
   1054c:	addsmi	r6, sl, #175104	; 0x2ac00
   10550:	stmdbvs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10554:			; <UNDEFINED> instruction: 0xf0402b00
   10558:			; <UNDEFINED> instruction: 0x462084fc
   1055c:	stc2	0, cr15, [lr], #36	; 0x24
   10560:	ldmdavs	r5!, {r2, r5, r6, fp, sp, lr}
   10564:	mvnle	r2, r0, lsl #24
   10568:	strtmi	r9, [r2], r8, lsl #22
   1056c:	strtmi	r4, [r1], r3, lsr #13
   10570:	subsvs	r6, ip, ip, lsl r0
   10574:			; <UNDEFINED> instruction: 0xf009609c
   10578:	strmi	pc, [r6], -r7, lsr #30
   1057c:			; <UNDEFINED> instruction: 0xf0094630
   10580:			; <UNDEFINED> instruction: 0x4604ff51
   10584:			; <UNDEFINED> instruction: 0xf0002800
   10588:			; <UNDEFINED> instruction: 0xf7fb8106
   1058c:	adcmi	pc, ip, #508	; 0x1fc
   10590:	stmdbvs	r3!, {r2, r4, r5, r6, r7, ip, lr, pc}
   10594:	ldmible	r1!, {r0, r8, r9, fp, sp}^
   10598:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   1059c:	blcs	6a610 <fchmod@plt+0x671cc>
   105a0:			; <UNDEFINED> instruction: 0xf8d4d0ec
   105a4:	blcs	1c8bc <fchmod@plt+0x19478>
   105a8:	blvs	1b04950 <fchmod@plt+0x1b0150c>
   105ac:	tstle	r6, r1, lsl #22
   105b0:	blcs	6b344 <fchmod@plt+0x67f00>
   105b4:	stmdavs	r2!, {r0, r1, r8, ip, lr, pc}
   105b8:	addsmi	r6, sl, #2818048	; 0x2b0000
   105bc:	ldrdcs	sp, [r3, -lr]
   105c0:			; <UNDEFINED> instruction: 0xf00a4620
   105c4:	stmdbmi	r9, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}^
   105c8:			; <UNDEFINED> instruction: 0x46024479
   105cc:	andvc	pc, r0, pc, asr #8
   105d0:	blx	6cc5e8 <fchmod@plt+0x6c91a4>
   105d4:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   105d8:	blcs	2a64c <fchmod@plt+0x27208>
   105dc:	blcs	100244 <fchmod@plt+0xfce00>
   105e0:	strthi	pc, [r3], #64	; 0x40
   105e4:	ldrdvc	pc, [r4], #132	; 0x84
   105e8:	svccs	0x0000463b
   105ec:	addhi	pc, r9, r0, asr #32
   105f0:	svclt	0x0000e27e
   105f4:	andeq	r9, r1, sl, asr #7
   105f8:	andeq	r1, r1, r8, ror lr
   105fc:	andeq	r1, r1, r4, asr lr
   10600:	andeq	r8, r1, ip, lsl #3
   10604:	andeq	r9, r1, r2, asr #6
   10608:	andeq	r8, r1, ip, ror r1
   1060c:	muleq	r1, sl, sp
   10610:	ldrdeq	r8, [r1], -lr
   10614:	andeq	r0, r3, r2, ror #14
   10618:	andeq	r8, r1, lr, lsr #1
   1061c:	andeq	r6, r1, r4, asr r5
   10620:	muleq	r1, r6, r0
   10624:	andeq	r0, r0, r8, asr #5
   10628:	andeq	r1, r1, ip, ror #25
   1062c:	andeq	r0, r3, r8, ror r6
   10630:	andeq	r0, r0, r0, ror r2
   10634:	andeq	r8, r1, r0, lsr #30
   10638:	muleq	r1, sl, ip
   1063c:	andeq	r1, r1, r2, lsl #25
   10640:	strdeq	r0, [r3], -r8
   10644:	andeq	r9, r1, r8, lsr r1
   10648:	muleq	r3, lr, r5
   1064c:	andeq	r0, r0, r4, lsl r3
   10650:	andeq	r0, r3, r8, lsl r5
   10654:	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
   10658:	andeq	r0, r3, r8, ror #9
   1065c:	ldrdeq	r9, [r1], -r8
   10660:	andeq	r0, r3, sl, ror r4
   10664:	andeq	r0, r3, r8, ror r4
   10668:	andeq	r0, r0, ip, lsl r3
   1066c:	andeq	r0, r0, r4, asr r3
   10670:	andeq	r9, r1, r4, asr r0
   10674:	andeq	fp, r1, r6, lsr r2
   10678:	andeq	r0, r0, r8, lsr #5
   1067c:	andeq	r0, r0, ip, asr #5
   10680:	andeq	r0, r3, ip, lsl r3
   10684:	andeq	r9, r1, r4, lsl #4
   10688:			; <UNDEFINED> instruction: 0xfffff10d
   1068c:	andeq	r0, r3, r8, ror #5
   10690:	andeq	r9, r1, sl, lsr r2
   10694:	andeq	r9, r1, r0, ror #3
   10698:	andeq	r0, r3, r6, asr #5
   1069c:	andeq	r8, r1, r2, lsr #18
   106a0:	andeq	r0, r0, r4, lsr #6
   106a4:	andeq	r8, r1, lr, lsr #18
   106a8:	andeq	fp, r1, ip, lsr pc
   106ac:	andeq	r9, r1, r0, lsl #14
   106b0:			; <UNDEFINED> instruction: 0x00018bbe
   106b4:	ldrdeq	r8, [r1], -r6
   106b8:	andeq	r8, r1, r6, asr lr
   106bc:	strdeq	r8, [r1], -r0
   106c0:	andeq	r8, r1, ip, lsl #29
   106c4:	andeq	r8, r1, r2, lsr #30
   106c8:			; <UNDEFINED> instruction: 0x000002b0
   106cc:	andeq	r8, r1, ip, asr #23
   106d0:	andeq	r0, r0, r8, asr r3
   106d4:	andeq	r6, r1, sl, lsl #2
   106d8:	andeq	r6, r1, ip, asr #29
   106dc:	strheq	r9, [r1], -lr
   106e0:	andeq	r9, r1, lr, lsr r0
   106e4:			; <UNDEFINED> instruction: 0xffffec69
   106e8:	andeq	r8, r1, r4, asr #27
   106ec:	andeq	r8, r1, r8, lsr #29
   106f0:	stmdbcs	lr!, {r0, r4, r6, fp, ip, sp, lr}
   106f4:	ldmvc	r2, {r1, r3, r8, ip, lr, pc}
   106f8:	ldmdavs	fp, {r1, r6, r8, fp, ip, sp, pc}
   106fc:			; <UNDEFINED> instruction: 0xf0002b00
   10700:	ldmdavs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, pc}^
   10704:	ldmdavc	r1, {r1, r4, r6, fp, sp, lr}
   10708:	rscsle	r2, r1, pc, lsr #18
   1070c:	strtmi	r4, [r1], -sl, lsr #12
   10710:			; <UNDEFINED> instruction: 0xf7f34638
   10714:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   10718:	svcge	0x0030f47f
   1071c:	svccs	0x0000683f
   10720:			; <UNDEFINED> instruction: 0xf8d4d1f4
   10724:	andcs	r3, r1, #172	; 0xac
   10728:	bne	124eaac <fchmod@plt+0x124b668>
   1072c:	andvc	pc, r0, pc, asr #8
   10730:	ldrbtmi	r6, [r9], #-26	; 0xffffffe6
   10734:			; <UNDEFINED> instruction: 0xf968f004
   10738:			; <UNDEFINED> instruction: 0xf8dd6823
   1073c:			; <UNDEFINED> instruction: 0xf8d38020
   10740:	svccs	0x000070e4
   10744:	teqhi	r3, r0	; <UNPREDICTABLE>
   10748:	stmiavs	r3, {r3, r4, r5, fp, sp, lr}^
   1074c:	blcs	9f358 <fchmod@plt+0x9bf14>
   10750:	msrhi	R9_fiq, r0
   10754:	strbmi	r2, [r1], -r0, lsl #6
   10758:			; <UNDEFINED> instruction: 0xf8cd461a
   1075c:			; <UNDEFINED> instruction: 0xf7f7b000
   10760:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   10764:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   10768:	ldrtmi	r9, [r8], -r8, lsl #30
   1076c:	stc2	0, cr15, [r8], #-52	; 0xffffffcc
   10770:	bne	14eaf4 <fchmod@plt+0x14b6b0>
   10774:	vst2.32	{d22-d23}, [pc :256], sl
   10778:	ldrbtmi	r7, [r9], #-0
   1077c:			; <UNDEFINED> instruction: 0xf944f004
   10780:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   10784:			; <UNDEFINED> instruction: 0xf8c34630
   10788:			; <UNDEFINED> instruction: 0xf009a000
   1078c:	strmi	pc, [r4], -fp, asr #28
   10790:			; <UNDEFINED> instruction: 0xf47f2800
   10794:			; <UNDEFINED> instruction: 0x4630aefa
   10798:	cdp2	0, 6, cr15, cr12, cr9, {0}
   1079c:	ldmdavs	sp, {r1, r2, r3, r8, r9, fp, ip, pc}
   107a0:			; <UNDEFINED> instruction: 0xf8d39b0b
   107a4:	stccs	0, cr8, [r0, #-0]
   107a8:			; <UNDEFINED> instruction: 0xf8dfd068
   107ac:			; <UNDEFINED> instruction: 0xf8df99d0
   107b0:			; <UNDEFINED> instruction: 0xf8dfa9d0
   107b4:	ldrbtmi	fp, [r9], #2512	; 0x9d0
   107b8:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   107bc:	ldmibvs	sl, {r0, r1, r3, r5, r6, fp, sp, lr}
   107c0:	ldrble	r0, [r5, #-1745]	; 0xfffff92f
   107c4:	ldmdavs	sl, {r0, r3, r4, r6, r7, fp, sp, lr}^
   107c8:			; <UNDEFINED> instruction: 0xf0002900
   107cc:	stmdavs	fp, {r0, r2, r3, r4, r5, r6, r8, pc}
   107d0:			; <UNDEFINED> instruction: 0xf0002b00
   107d4:	stmvs	pc, {r0, r3, r4, r5, r6, r8, pc}	; <UNPREDICTABLE>
   107d8:	ldrdne	pc, [r0], -r8
   107dc:			; <UNDEFINED> instruction: 0xf000428f
   107e0:	svccs	0x0000817f
   107e4:	cmnhi	r8, r0	; <UNPREDICTABLE>
   107e8:			; <UNDEFINED> instruction: 0xf8df687b
   107ec:	mulcs	r8, ip, r9
   107f0:			; <UNDEFINED> instruction: 0xf0044479
   107f4:	stmdavs	r8!, {r0, r3, r8, fp, ip, sp, lr, pc}^
   107f8:	blx	ffc4c818 <fchmod@plt+0xffc493d4>
   107fc:	ldrtmi	r4, [r0], -r6, lsl #12
   10800:	blx	ffd4c820 <fchmod@plt+0xffd493dc>
   10804:	orrlt	r4, r0, #4, 12	; 0x400000
   10808:			; <UNDEFINED> instruction: 0xf0092103
   1080c:			; <UNDEFINED> instruction: 0x4649fff9
   10810:	subcs	r4, r0, r2, lsl #12
   10814:			; <UNDEFINED> instruction: 0xf8f8f004
   10818:			; <UNDEFINED> instruction: 0xf8d86823
   1081c:	addsmi	r2, r3, #0
   10820:	adcsmi	sp, fp, #237	; 0xed
   10824:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   10828:	stmibvs	fp, {r0, r3, r5, r6, fp, sp, lr}
   1082c:			; <UNDEFINED> instruction: 0xf10007da
   10830:			; <UNDEFINED> instruction: 0xf8948142
   10834:	blcs	1cb7c <fchmod@plt+0x19738>
   10838:			; <UNDEFINED> instruction: 0xf8d4d0e1
   1083c:	tstcs	r0, #196	; 0xc4
   10840:	msreq	CPSR_fs, r4, lsl #2
   10844:			; <UNDEFINED> instruction: 0xf0034620
   10848:			; <UNDEFINED> instruction: 0x4620fd79
   1084c:			; <UNDEFINED> instruction: 0xf0092103
   10850:			; <UNDEFINED> instruction: 0x4651ffd7
   10854:	vst1.8	{d20-d22}, [pc], r2
   10858:			; <UNDEFINED> instruction: 0xf0047000
   1085c:			; <UNDEFINED> instruction: 0x4630f8d5
   10860:	blx	ff14c880 <fchmod@plt+0xff14943c>
   10864:	stmdacs	r0, {r2, r9, sl, lr}
   10868:	ldrtmi	sp, [r0], -lr, asr #3
   1086c:	blx	ff1cc88c <fchmod@plt+0xff1c9448>
   10870:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   10874:	blls	304f04 <fchmod@plt+0x301ac0>
   10878:	ldrdhi	pc, [r0], -r3
   1087c:	tstcs	r3, r0, asr #12
   10880:	blx	ff24c8ac <fchmod@plt+0xff249468>
   10884:	stmdavs	r8!, {r0, r1, r3, r8, sl, fp, ip, pc}
   10888:	blx	74c89a <fchmod@plt+0x749456>
   1088c:	stmdavs	sp!, {r1, r2, r3, r8, r9, fp, ip, pc}
   10890:	stccs	8, cr6, [r0], {28}
   10894:			; <UNDEFINED> instruction: 0xf8dfd042
   10898:			; <UNDEFINED> instruction: 0xf10578f4
   1089c:			; <UNDEFINED> instruction: 0xf8dd062c
   108a0:	ldrbtmi	r9, [pc], #-36	; 108a8 <fchmod@plt+0xd464>
   108a4:	ldmdavc	sl, {r1, r2, sp, lr, pc}^
   108a8:	tstle	r0, lr, lsr #20
   108ac:	ldmdblt	r3!, {r0, r1, r3, r4, r7, fp, ip, sp, lr}^
   108b0:	orrlt	r6, ip, #36, 16	; 0x240000
   108b4:	stmibvs	r3, {r5, r6, fp, sp, lr}
   108b8:	ldrbtle	r0, [r9], #2011	; 0x7db
   108bc:			; <UNDEFINED> instruction: 0x46294632
   108c0:	ldc2	7, cr15, [r4, #-996]	; 0xfffffc1c
   108c4:	strmi	r6, [r0], r3, asr #16
   108c8:	bcs	bee938 <fchmod@plt+0xbeb4f4>
   108cc:			; <UNDEFINED> instruction: 0xf8dfd0eb
   108d0:			; <UNDEFINED> instruction: 0xf8df38c0
   108d4:			; <UNDEFINED> instruction: 0xf85928c0
   108d8:			; <UNDEFINED> instruction: 0xf859a003
   108dc:	ldrbmi	r1, [r0], -r2
   108e0:	blx	fe94c91e <fchmod@plt+0xfe9494da>
   108e4:	ldrdne	pc, [r4], -r8
   108e8:	tstls	r8, r8, lsl #12
   108ec:	stc	7, cr15, [r0], {242}	; 0xf2
   108f0:	strmi	r9, [r2], -r8, lsl #18
   108f4:			; <UNDEFINED> instruction: 0xf00d4650
   108f8:	andcs	pc, r9, #82944	; 0x14400
   108fc:			; <UNDEFINED> instruction: 0x46504639
   10900:	blx	134c93e <fchmod@plt+0x13494fa>
   10904:			; <UNDEFINED> instruction: 0xf00d4650
   10908:			; <UNDEFINED> instruction: 0xf8dafb5b
   1090c:			; <UNDEFINED> instruction: 0xf0090008
   10910:	stmdavs	r4!, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   10914:	bicle	r2, sp, r0, lsl #24
   10918:	ldmdavs	sp, {r0, r1, r3, r8, r9, fp, ip, pc}
   1091c:			; <UNDEFINED> instruction: 0xf8df4628
   10920:			; <UNDEFINED> instruction: 0xf0094878
   10924:	blls	30f3e8 <fchmod@plt+0x30bfa4>
   10928:	strcc	r4, [r4], #-1148	; 0xfffffb84
   1092c:			; <UNDEFINED> instruction: 0xf0026818
   10930:	smlabtcs	r1, r9, sl, pc	; <UNPREDICTABLE>
   10934:	andeq	pc, r2, pc, rrx
   10938:	ldc2l	0, cr15, [r4], #20
   1093c:	strtmi	lr, [r0], -r8
   10940:	cdp2	0, 10, cr15, cr12, cr9, {0}
   10944:			; <UNDEFINED> instruction: 0xf0039008
   10948:	stmdals	r8, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1094c:	mrc2	7, 3, pc, cr12, cr11, {7}
   10950:			; <UNDEFINED> instruction: 0xf0094620
   10954:	stmdacs	r0, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   10958:	blls	484d24 <fchmod@plt+0x4818e0>
   1095c:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   10960:			; <UNDEFINED> instruction: 0xf47e2b03
   10964:	blls	2fc4b4 <fchmod@plt+0x2f9070>
   10968:			; <UNDEFINED> instruction: 0xf7fa6818
   1096c:			; <UNDEFINED> instruction: 0xf7feffcb
   10970:			; <UNDEFINED> instruction: 0xf8dfbecc
   10974:	andcs	r1, r5, #40, 16	; 0x280000
   10978:			; <UNDEFINED> instruction: 0xf7f24479
   1097c:			; <UNDEFINED> instruction: 0x4631ea9c
   10980:	strmi	r2, [r4], -r1, lsl #4
   10984:			; <UNDEFINED> instruction: 0xf0094628
   10988:			; <UNDEFINED> instruction: 0x4601ff19
   1098c:			; <UNDEFINED> instruction: 0xf00a4620
   10990:	ldrt	pc, [r1], #2957	; 0xb8d	; <UNPREDICTABLE>
   10994:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10998:	cdp	0, 1, cr2, cr8, cr2, {0}
   1099c:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   109a0:			; <UNDEFINED> instruction: 0xf832f004
   109a4:	ldmvs	pc!, {r3, r5, r7, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   109a8:			; <UNDEFINED> instruction: 0xf47f2f00
   109ac:			; <UNDEFINED> instruction: 0xf8d4aecd
   109b0:			; <UNDEFINED> instruction: 0xf1b8802c
   109b4:	andle	r0, fp, r0, lsl #30
   109b8:	strtmi	r9, [r5], -sl, lsl #10
   109bc:	stmiavs	r3!, {r2, r6, r9, sl, lr}^
   109c0:			; <UNDEFINED> instruction: 0xf0002b06
   109c4:	stmdavs	r4!, {r1, r3, r4, r5, r9, pc}^
   109c8:	mvnsle	r2, r0, lsl #24
   109cc:	stcls	6, cr4, [sl, #-176]	; 0xffffff50
   109d0:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   109d4:			; <UNDEFINED> instruction: 0xf8df2205
   109d8:	andcs	r1, r0, ip, asr #15
   109dc:			; <UNDEFINED> instruction: 0x87c8f8df
   109e0:	streq	pc, [ip, -r4, lsl #2]!
   109e4:	andge	pc, r0, r3, asr #17
   109e8:			; <UNDEFINED> instruction: 0xf7f24479
   109ec:	tstcs	r1, r4, ror #20
   109f0:	strdls	r4, [sl], -r8
   109f4:			; <UNDEFINED> instruction: 0xf0094620
   109f8:	blls	2d060c <fchmod@plt+0x2cd1c8>
   109fc:			; <UNDEFINED> instruction: 0x46024619
   10a00:			; <UNDEFINED> instruction: 0xf7f22001
   10a04:			; <UNDEFINED> instruction: 0x463aebd8
   10a08:	strtmi	r4, [r1], -r0, asr #12
   10a0c:	eorhi	pc, r8, sp, asr #17
   10a10:			; <UNDEFINED> instruction: 0xff1cf7f9
   10a14:	strtmi	r2, [r0], -r3, lsl #2
   10a18:	cdp2	0, 15, cr15, cr2, cr9, {0}
   10a1c:			; <UNDEFINED> instruction: 0x178cf8df
   10a20:			; <UNDEFINED> instruction: 0x46024479
   10a24:			; <UNDEFINED> instruction: 0xf0032001
   10a28:	strtmi	pc, [r0], -pc, ror #31
   10a2c:			; <UNDEFINED> instruction: 0xf90cf7fe
   10a30:	msreq	SPSR_fs, r5, lsl #2
   10a34:	strtmi	r2, [r8], -r1, lsl #4
   10a38:	cdp2	0, 12, cr15, cr0, cr9, {0}
   10a3c:	strmi	r2, [r0], r1, lsl #2
   10a40:	addseq	pc, r8, r5, lsl #2
   10a44:	ldc2	0, cr15, [r6, #32]!
   10a48:			; <UNDEFINED> instruction: 0x2764f8df
   10a4c:			; <UNDEFINED> instruction: 0x1764f8df
   10a50:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
   10a54:			; <UNDEFINED> instruction: 0xf8cd4479
   10a58:	stmib	sp, {pc}^
   10a5c:	strtmi	r0, [r0], -r1, lsl #22
   10a60:			; <UNDEFINED> instruction: 0xf8e4f7fd
   10a64:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
   10a68:	ldrbtmi	r2, [r9], #-1
   10a6c:			; <UNDEFINED> instruction: 0xffccf003
   10a70:			; <UNDEFINED> instruction: 0x2748f8df
   10a74:			; <UNDEFINED> instruction: 0x46204639
   10a78:			; <UNDEFINED> instruction: 0xf002447a
   10a7c:			; <UNDEFINED> instruction: 0xf002fb95
   10a80:			; <UNDEFINED> instruction: 0xf004fd0f
   10a84:			; <UNDEFINED> instruction: 0x4620f877
   10a88:			; <UNDEFINED> instruction: 0xf0092100
   10a8c:	smlabtcs	r0, r3, r9, pc	; <UNPREDICTABLE>
   10a90:			; <UNDEFINED> instruction: 0xf0094620
   10a94:			; <UNDEFINED> instruction: 0x4620f9ff
   10a98:			; <UNDEFINED> instruction: 0xf9f4f009
   10a9c:	eoreq	pc, r0, r4, lsl #2
   10aa0:	blx	fe2ccade <fchmod@plt+0xfe2c969a>
   10aa4:			; <UNDEFINED> instruction: 0xf0094638
   10aa8:			; <UNDEFINED> instruction: 0x4620f9f7
   10aac:	sbcsge	pc, r0, r4, lsl #17
   10ab0:	blx	24cac0 <fchmod@plt+0x24967c>
   10ab4:	strtmi	lr, [r0], -r2, ror #10
   10ab8:	mrc2	7, 3, pc, cr14, cr9, {7}
   10abc:			; <UNDEFINED> instruction: 0x4659e6b9
   10ac0:			; <UNDEFINED> instruction: 0xf0032040
   10ac4:	ldr	pc, [sl], r1, lsr #31
   10ac8:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   10acc:	strcs	r2, [r0, -r8]
   10ad0:			; <UNDEFINED> instruction: 0xf0034479
   10ad4:	pkhbt	pc, lr, r9, lsl #31	; <UNPREDICTABLE>
   10ad8:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   10adc:	sxtab16	r4, r4, fp, ror #8
   10ae0:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   10ae4:	ldmdavs	fp, {r3, sp}^
   10ae8:			; <UNDEFINED> instruction: 0xf0034479
   10aec:	ldrt	pc, [pc], sp, lsl #31	; <UNPREDICTABLE>
   10af0:			; <UNDEFINED> instruction: 0x16d8f8df
   10af4:	addvs	pc, r0, pc, asr #8
   10af8:			; <UNDEFINED> instruction: 0xf0034479
   10afc:	ldr	pc, [sp, #-3973]!	; 0xfffff07b
   10b00:			; <UNDEFINED> instruction: 0xf0002b00
   10b04:	ldmdavs	ip, {r1, r2, r4, r5, r6, r8, pc}^
   10b08:	ldrbeq	r6, [r8, r3, lsr #19]
   10b0c:	stmdbge	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, ip, sp, lr, pc}^
   10b10:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   10b14:	ldrbtmi	r6, [r9], #-2528	; 0xfffff620
   10b18:	stmdb	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b1c:	ldrdcs	pc, [r4], -sl
   10b20:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
   10b24:	teqhi	lr, r0, asr #32	; <UNPREDICTABLE>
   10b28:			; <UNDEFINED> instruction: 0x001cf8da
   10b2c:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   10b30:	ldrbtmi	r6, [r9], #-480	; 0xfffffe20
   10b34:			; <UNDEFINED> instruction: 0xf0032008
   10b38:			; <UNDEFINED> instruction: 0xf7ffff67
   10b3c:			; <UNDEFINED> instruction: 0xf8dfb94c
   10b40:	andcs	r1, r5, #152, 12	; 0x9800000
   10b44:			; <UNDEFINED> instruction: 0xf7ff4479
   10b48:	andscs	fp, r4, fp, asr #22
   10b4c:	stc2	0, cr15, [ip, #24]
   10b50:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
   10b54:	adcseq	pc, r0, r7, asr #17
   10b58:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   10b5c:	strmi	lr, [r0], #-2499	; 0xfffff63d
   10b60:			; <UNDEFINED> instruction: 0x611c609c
   10b64:	bllt	fe18eb64 <fchmod@plt+0xfe18b720>
   10b68:			; <UNDEFINED> instruction: 0x1670f8df
   10b6c:	ldrbtmi	r2, [r9], #-0
   10b70:	stmib	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b74:	andcs	r9, r1, #704	; 0x2c0
   10b78:			; <UNDEFINED> instruction: 0xf103682b
   10b7c:	strmi	r0, [r4], -ip, ror #2
   10b80:			; <UNDEFINED> instruction: 0xf0094618
   10b84:	stmdavs	fp!, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   10b88:	andls	r2, r8, r1, lsl #2
   10b8c:	addseq	pc, r8, r3, lsl #2
   10b90:	ldc2	0, cr15, [r0, #-32]	; 0xffffffe0
   10b94:	strtmi	r9, [r1], -r8, lsl #20
   10b98:	andcs	r4, r1, r3, lsl #12
   10b9c:	bl	2ceb6c <fchmod@plt+0x2cb728>
   10ba0:	ldmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ba4:			; <UNDEFINED> instruction: 0x1638f8df
   10ba8:	andcs	r4, r5, #48, 12	; 0x3000000
   10bac:			; <UNDEFINED> instruction: 0xf7f24479
   10bb0:	strmi	lr, [r1], -r2, lsl #19
   10bb4:			; <UNDEFINED> instruction: 0xf0054620
   10bb8:			; <UNDEFINED> instruction: 0xf7fffd85
   10bbc:	stcls	8, cr11, [fp], {200}	; 0xc8
   10bc0:	stmdavs	r0!, {r0, r8, sp}
   10bc4:			; <UNDEFINED> instruction: 0xf954f009
   10bc8:	stmdavs	r0!, {r2, r8, sp}
   10bcc:			; <UNDEFINED> instruction: 0xf922f009
   10bd0:			; <UNDEFINED> instruction: 0xf0026820
   10bd4:	vstrls.16	s30, [r9, #-238]	; 0xffffff12	; <UNPREDICTABLE>
   10bd8:			; <UNDEFINED> instruction: 0x0608f8df
   10bdc:	stmdavs	r3!, {r0, r9, sp}
   10be0:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   10be4:			; <UNDEFINED> instruction: 0xf0055828
   10be8:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   10bec:	cmpeq	r8, r0, lsl #2	; <UNPREDICTABLE>
   10bf0:			; <UNDEFINED> instruction: 0xf00d3098
   10bf4:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   10bf8:	sbcshi	pc, ip, r0, asr #5
   10bfc:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   10c00:	strbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   10c04:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
   10c08:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   10c0c:			; <UNDEFINED> instruction: 0xf8df2101
   10c10:			; <UNDEFINED> instruction: 0xf8df25e0
   10c14:	andls	r1, r0, r0, ror #11
   10c18:	mrc	4, 0, r4, cr8, cr10, {3}
   10c1c:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
   10c20:			; <UNDEFINED> instruction: 0xf7fd6820
   10c24:	stcls	8, cr15, [fp], {233}	; 0xe9
   10c28:	stmdavs	r0!, {r0, r1, r8, sp}
   10c2c:			; <UNDEFINED> instruction: 0xf8f2f009
   10c30:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   10c34:	andcs	r6, r3, #32, 16	; 0x200000
   10c38:	andsvs	r4, sl, #2063597568	; 0x7b000000
   10c3c:			; <UNDEFINED> instruction: 0xf942f002
   10c40:	ldcllt	7, cr15, [r7, #1016]!	; 0x3f8
   10c44:	andcs	r9, r3, #9, 28	; 0x90
   10c48:	ldreq	pc, [r0, #2271]!	; 0x8df
   10c4c:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   10c50:	ldmdapl	r0!, {r0, r1, r3, r8, sl, fp, ip, pc}
   10c54:	stmdavs	fp!, {r2, r3, r9, sl, fp, ip, pc}
   10c58:	bhi	4c294 <fchmod@plt+0x48e50>
   10c5c:			; <UNDEFINED> instruction: 0xf0059601
   10c60:			; <UNDEFINED> instruction: 0xf8dffc23
   10c64:			; <UNDEFINED> instruction: 0xf8df259c
   10c68:	ldrbtmi	r1, [sl], #-1436	; 0xfffffa64
   10c6c:	andvs	lr, r0, #3358720	; 0x334000
   10c70:	ldrcs	pc, [r4, #2271]	; 0x8df
   10c74:	strls	r4, [r2], #-1145	; 0xfffffb87
   10c78:	bcc	44c4e0 <fchmod@plt+0x44909c>
   10c7c:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   10c80:			; <UNDEFINED> instruction: 0xf834f7fd
   10c84:	svclt	0x00dff7fe
   10c88:	tstls	r0, #0, 6
   10c8c:	stmdalt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10c90:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   10c94:	andcs	r2, r0, r5, lsl #4
   10c98:			; <UNDEFINED> instruction: 0xf7f24479
   10c9c:	blls	30b0d4 <fchmod@plt+0x307c90>
   10ca0:	ldmdavs	fp, {r0, r9, sp}
   10ca4:	msreq	SPSR_fs, r3, lsl #2
   10ca8:	ldrmi	r4, [r8], -r4, lsl #12
   10cac:	stc2	0, cr15, [r6, #36]	; 0x24
   10cb0:	strtmi	r4, [r1], -fp, lsr #12
   10cb4:	andcs	r4, r1, r2, lsl #12
   10cb8:	b	1f4ec88 <fchmod@plt+0x1f4b844>
   10cbc:			; <UNDEFINED> instruction: 0xf0052001
   10cc0:			; <UNDEFINED> instruction: 0xf7fef957
   10cc4:	stcls	13, cr11, [fp], {34}	; 0x22
   10cc8:	stmdavs	r0!, {r1, r8, sp}
   10ccc:			; <UNDEFINED> instruction: 0xf8a2f009
   10cd0:			; <UNDEFINED> instruction: 0xf0026820
   10cd4:	stcls	8, cr15, [r9, #-988]	; 0xfffffc24
   10cd8:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
   10cdc:	stmdavs	r3!, {r0, r9, sp}
   10ce0:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   10ce4:			; <UNDEFINED> instruction: 0xf0055828
   10ce8:			; <UNDEFINED> instruction: 0xf8dffbdf
   10cec:			; <UNDEFINED> instruction: 0xf8df1528
   10cf0:	stmdals	ip, {r3, r5, r8, sl, sp}
   10cf4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   10cf8:	smlabtcs	r1, sp, r9, lr
   10cfc:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
   10d00:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   10d04:	ldrbtmi	r9, [sl], #-0
   10d08:	bcc	44c570 <fchmod@plt+0x44912c>
   10d0c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   10d10:			; <UNDEFINED> instruction: 0xf872f7fd
   10d14:	stmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10d18:	andcs	r9, r3, #576	; 0x240
   10d1c:			; <UNDEFINED> instruction: 0xf06f9e0c
   10d20:			; <UNDEFINED> instruction: 0xf8df0101
   10d24:	stmdapl	r8!, {r8, sl}
   10d28:	bhi	4c364 <fchmod@plt+0x48f20>
   10d2c:			; <UNDEFINED> instruction: 0xf0059601
   10d30:	blls	30fc24 <fchmod@plt+0x30c7e0>
   10d34:	ldmdavs	sp, {r0, r5, r9, sl, lr}
   10d38:	subseq	pc, r8, r5, lsl #2
   10d3c:	ldc2	0, cr15, [sl], #-32	; 0xffffffe0
   10d40:	strtmi	r9, [r1], -fp, lsl #22
   10d44:			; <UNDEFINED> instruction: 0x4604681b
   10d48:	addseq	pc, r8, r3, lsl #2
   10d4c:	ldc2	0, cr15, [r2], #-32	; 0xffffffe0
   10d50:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   10d54:	mrsls	r2, (UNDEF: 20)
   10d58:			; <UNDEFINED> instruction: 0xf8df447a
   10d5c:	stmib	sp, {r4, r6, r7, sl, ip}^
   10d60:			; <UNDEFINED> instruction: 0xf8df6200
   10d64:	ldrbtmi	r2, [r9], #-1228	; 0xfffffb34
   10d68:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
   10d6c:	strtmi	r4, [r8], -r3, lsl #12
   10d70:	cdp	3, 1, cr9, cr8, cr3, {0}
   10d74:			; <UNDEFINED> instruction: 0xf7fc3a10
   10d78:			; <UNDEFINED> instruction: 0xf7feffb9
   10d7c:			; <UNDEFINED> instruction: 0xf8dfbf64
   10d80:	ldrbtmi	r0, [r8], #-1204	; 0xfffffb4c
   10d84:	mrrc2	0, 0, pc, r4, cr1	; <UNPREDICTABLE>
   10d88:	teqvs	r8, r4, lsl #12
   10d8c:	blt	ff10ed8c <fchmod@plt+0xff10b948>
   10d90:	strtne	pc, [r4], #2271	; 0x8df
   10d94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d98:	stm	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10d9c:	strmi	r9, [r5], -lr, lsl #8
   10da0:	blt	ff88eda0 <fchmod@plt+0xff88b95c>
   10da4:	ldrne	pc, [r4], #2271	; 0x8df
   10da8:	ldrbtmi	r2, [r9], #-8
   10dac:	cdp2	0, 2, cr15, cr12, cr3, {0}
   10db0:	ldmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10db4:	tstcs	r1, fp, lsl #22
   10db8:			; <UNDEFINED> instruction: 0xf104681c
   10dbc:			; <UNDEFINED> instruction: 0xf0080098
   10dc0:	movwcs	pc, #3065	; 0xbf9	; <UNPREDICTABLE>
   10dc4:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10dc8:			; <UNDEFINED> instruction: 0xf8df9301
   10dcc:	ldrbtmi	r1, [sl], #-1144	; 0xfffffb88
   10dd0:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10dd4:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   10dd8:	strtmi	r9, [r0], -r0
   10ddc:			; <UNDEFINED> instruction: 0xff26f7fc
   10de0:	ldrtmi	lr, [r8], -r1, lsr #14
   10de4:			; <UNDEFINED> instruction: 0xf946f00d
   10de8:			; <UNDEFINED> instruction: 0x3018f8da
   10dec:			; <UNDEFINED> instruction: 0xf57f075c
   10df0:			; <UNDEFINED> instruction: 0xf8dfa9e7
   10df4:	andcs	r1, r8, r8, asr r4
   10df8:	ldrdcs	pc, [r4], -sl
   10dfc:			; <UNDEFINED> instruction: 0xf0034479
   10e00:			; <UNDEFINED> instruction: 0xf8dafe03
   10e04:			; <UNDEFINED> instruction: 0x46513018
   10e08:			; <UNDEFINED> instruction: 0xf043980f
   10e0c:			; <UNDEFINED> instruction: 0xf8ca0308
   10e10:			; <UNDEFINED> instruction: 0xf7f23018
   10e14:	stmdals	lr, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
   10e18:			; <UNDEFINED> instruction: 0xf7f24651
   10e1c:			; <UNDEFINED> instruction: 0xf7fefe0f
   10e20:			; <UNDEFINED> instruction: 0xf8dfbfda
   10e24:	andcs	r1, r5, #44, 8	; 0x2c000000
   10e28:			; <UNDEFINED> instruction: 0xf7f24479
   10e2c:	strmi	lr, [r1], -r4, asr #16
   10e30:			; <UNDEFINED> instruction: 0xf7f22001
   10e34:			; <UNDEFINED> instruction: 0xf7fee9c0
   10e38:	stmiavs	r3!, {r0, r2, r5, r7, r9, fp, ip, sp, pc}
   10e3c:			; <UNDEFINED> instruction: 0xf8d3685b
   10e40:	svccs	0x000070e4
   10e44:	cfldrsge	mvf15, [pc, #252]!	; 10f48 <fchmod@plt+0xdb04>
   10e48:	stcls	6, cr4, [r8], {160}	; 0xa0
   10e4c:	stmiavs	r3, {r3, r4, r5, fp, sp, lr}^
   10e50:	blcs	9fa5c <fchmod@plt+0x9c618>
   10e54:	movwcs	sp, #2055	; 0x807
   10e58:	ldrmi	r4, [sl], -r1, lsr #12
   10e5c:	andls	pc, r0, sp, asr #17
   10e60:			; <UNDEFINED> instruction: 0xf8eef7f7
   10e64:	ldmvs	pc!, {r5, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   10e68:	mvnle	r2, r0, lsl #30
   10e6c:	str	r4, [sl, #1604]!	; 0x644
   10e70:	strtmi	r9, [ip], -r8, lsl #30
   10e74:	ldrtmi	r9, [r8], -sl, lsl #26
   10e78:			; <UNDEFINED> instruction: 0xf8a2f00d
   10e7c:	ldrdcs	pc, [r8], -r8
   10e80:	vst2.<illegal width 64>	{d20,d22}, [pc :256], r4
   10e84:	ldmvs	fp!, {ip, sp, lr}
   10e88:	ldrbtmi	r6, [r9], #-2130	; 0xfffff7ae
   10e8c:			; <UNDEFINED> instruction: 0xf0036852
   10e90:	ldrbt	pc, [r5], #-3515	; 0xfffff245	; <UNPREDICTABLE>
   10e94:			; <UNDEFINED> instruction: 0x462049f0
   10e98:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10e9c:	stmda	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ea0:			; <UNDEFINED> instruction: 0xf0054659
   10ea4:	stmibmi	sp!, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
   10ea8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10eac:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10eb0:	bne	44c718 <fchmod@plt+0x4492d4>
   10eb4:			; <UNDEFINED> instruction: 0xf978f005
   10eb8:	strtmi	r4, [r0], -r9, ror #19
   10ebc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ec0:	svc	0x00f8f7f1
   10ec4:			; <UNDEFINED> instruction: 0xf0054659
   10ec8:	stmibmi	r6!, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
   10ecc:	andcs	r2, r0, r5, lsl #4
   10ed0:			; <UNDEFINED> instruction: 0xf7f14479
   10ed4:	stmiavs	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   10ed8:			; <UNDEFINED> instruction: 0xf984f005
   10edc:	andcs	r4, r5, #3702784	; 0x388000
   10ee0:	ldrbtmi	r2, [r9], #-0
   10ee4:	svc	0x00e6f7f1
   10ee8:	bne	44c750 <fchmod@plt+0x44930c>
   10eec:			; <UNDEFINED> instruction: 0xf97af005
   10ef0:	andcs	r4, r5, #3637248	; 0x378000
   10ef4:	ldrbtmi	r2, [r9], #-0
   10ef8:	svc	0x00dcf7f1
   10efc:			; <UNDEFINED> instruction: 0xf0054631
   10f00:	ldmibmi	fp, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}^
   10f04:	andcs	r2, r0, r5, lsl #4
   10f08:			; <UNDEFINED> instruction: 0xf7f14479
   10f0c:			; <UNDEFINED> instruction: 0xf005efd4
   10f10:	ldmibmi	r8, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
   10f14:	strtmi	r2, [r0], -r5, lsl #4
   10f18:			; <UNDEFINED> instruction: 0xf7f14479
   10f1c:	blls	24ce54 <fchmod@plt+0x249a10>
   10f20:	bne	44c788 <fchmod@plt+0x449344>
   10f24:			; <UNDEFINED> instruction: 0xf005461a
   10f28:	tstcs	r3, sp, asr r9	; <UNPREDICTABLE>
   10f2c:			; <UNDEFINED> instruction: 0xf0094620
   10f30:			; <UNDEFINED> instruction: 0xf8d4fc67
   10f34:	bmi	ff4211ec <fchmod@plt+0xff41dda8>
   10f38:	msrcc	(UNDEF: 101), r0
   10f3c:	stmdavs	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}
   10f40:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   10f44:	strls	r3, [r1], #-528	; 0xfffffdf0
   10f48:	stmiami	sp, {ip, pc}^
   10f4c:			; <UNDEFINED> instruction: 0xf0054478
   10f50:	tstcs	r3, r3, ror #16	; <UNPREDICTABLE>
   10f54:			; <UNDEFINED> instruction: 0xf0094620
   10f58:			; <UNDEFINED> instruction: 0x4603fc53
   10f5c:	ldrmi	r4, [ip], -r0, lsr #12
   10f60:	stc2	0, cr15, [r4], #36	; 0x24
   10f64:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q3.5>
   10f68:	bmi	ff1e5768 <fchmod@plt+0xff1e2324>
   10f6c:	strls	r4, [r0], #-1147	; 0xfffffb85
   10f70:	andls	r4, r1, sl, ror r4
   10f74:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
   10f78:			; <UNDEFINED> instruction: 0xf84ef005
   10f7c:	vstrmi	s19, [r4, #48]	; 0x30
   10f80:			; <UNDEFINED> instruction: 0xf8029b0e
   10f84:	ldrbtmi	r0, [sp], #-3073	; 0xfffff3ff
   10f88:	strtmi	r4, [r9], -r2, asr #21
   10f8c:	ldrbtmi	r9, [sl], #-1
   10f90:	bhi	4c5cc <fchmod@plt+0x49188>
   10f94:			; <UNDEFINED> instruction: 0xf7f14628
   10f98:	ldmibmi	pc!, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   10f9c:	strtmi	r2, [r0], -r5, lsl #4
   10fa0:			; <UNDEFINED> instruction: 0xf7f14479
   10fa4:	ldmibmi	sp!, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
   10fa8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10fac:	strtmi	r9, [r0], -r8
   10fb0:	svc	0x0080f7f1
   10fb4:	strmi	r4, [r1], -sl, lsr #12
   10fb8:			; <UNDEFINED> instruction: 0xf0059808
   10fbc:	ldmibmi	r8!, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
   10fc0:	andcs	r2, r0, r5, lsl #4
   10fc4:			; <UNDEFINED> instruction: 0xf7f14479
   10fc8:	stmdbls	lr, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   10fcc:			; <UNDEFINED> instruction: 0xf90af005
   10fd0:	svc	0x007cf7f1
   10fd4:	andcs	r4, r5, #2932736	; 0x2cc000
   10fd8:			; <UNDEFINED> instruction: 0xf7f14479
   10fdc:			; <UNDEFINED> instruction: 0xf005ef6c
   10fe0:	ldmibmi	r1!, {r0, r8, fp, ip, sp, lr, pc}
   10fe4:	andcs	r4, r5, #48, 12	; 0x3000000
   10fe8:			; <UNDEFINED> instruction: 0xf7f14479
   10fec:	stmdavs	r3!, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   10ff0:			; <UNDEFINED> instruction: 0xf0056859
   10ff4:	stmibmi	sp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   10ff8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ffc:	svc	0x005af7f1
   11000:			; <UNDEFINED> instruction: 0xf8f0f005
   11004:	strtmi	r4, [r1], -sl, lsr #21
   11008:	ldrbtmi	r9, [sl], #-2830	; 0xfffff4f2
   1100c:	strtmi	r9, [r0], -r0
   11010:	svc	0x001ef7f1
   11014:	andcs	r4, r5, #2736128	; 0x29c000
   11018:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1101c:	svc	0x004af7f1
   11020:	andcs	r4, r5, #2703360	; 0x294000
   11024:			; <UNDEFINED> instruction: 0x46054479
   11028:			; <UNDEFINED> instruction: 0xf7f14638
   1102c:	strtmi	lr, [r2], -r4, asr #30
   11030:	strtmi	r4, [r8], -r1, lsl #12
   11034:			; <UNDEFINED> instruction: 0xf8d6f005
   11038:	bvs	fe819444 <fchmod@plt+0xfe816000>
   1103c:	blx	ecd05c <fchmod@plt+0xec9c18>
   11040:	bvs	1824ac0 <fchmod@plt+0x182167c>
   11044:	ldmib	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11048:			; <UNDEFINED> instruction: 0xf7f26aa0
   1104c:	ldrbtmi	lr, [lr], #-2510	; 0xfffff632
   11050:	blls	3a3ac4 <fchmod@plt+0x3a0680>
   11054:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   11058:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   1105c:			; <UNDEFINED> instruction: 0xf7f14634
   11060:	ldmibmi	r8, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   11064:	strtmi	r2, [r8], -r5, lsl #4
   11068:			; <UNDEFINED> instruction: 0xf7f14479
   1106c:	ldmibmi	r6, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
   11070:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11074:	strtmi	r4, [r8], -r6, lsl #12
   11078:	svc	0x001cf7f1
   1107c:	strmi	r4, [r1], -r2, lsr #12
   11080:			; <UNDEFINED> instruction: 0xf0054630
   11084:	ldmibmi	r1, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   11088:			; <UNDEFINED> instruction: 0xf7f14479
   1108c:	stmdbls	lr, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
   11090:			; <UNDEFINED> instruction: 0xf88af005
   11094:	strtmi	r4, [r8], -lr, lsl #19
   11098:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1109c:	svc	0x000af7f1
   110a0:	bne	44c908 <fchmod@plt+0x4494c4>
   110a4:			; <UNDEFINED> instruction: 0xf89ef005
   110a8:	andcs	r4, r5, #2260992	; 0x228000
   110ac:	ldrbtmi	r2, [r9], #-0
   110b0:	svc	0x0000f7f1
   110b4:			; <UNDEFINED> instruction: 0xf00568b1
   110b8:	tstcs	r3, r7, ror r8	; <UNPREDICTABLE>
   110bc:	blx	fe84d0ea <fchmod@plt+0xfe849ca6>
   110c0:	blmi	fe16b950 <fchmod@plt+0xfe16850c>
   110c4:	orrsvs	pc, fp, pc, asr #8
   110c8:	ldrbtmi	r9, [fp], #-513	; 0xfffffdff
   110cc:	ldrbtmi	r4, [sl], #-2691	; 0xfffff57d
   110d0:	stmmi	r3, {ip, pc}
   110d4:			; <UNDEFINED> instruction: 0xf0044478
   110d8:	stmibmi	r2, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   110dc:	cdp	2, 1, cr2, cr8, cr5, {0}
   110e0:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   110e4:	mcr	7, 7, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   110e8:	bne	44c950 <fchmod@plt+0x44950c>
   110ec:			; <UNDEFINED> instruction: 0xf87af005
   110f0:	andcs	r4, r5, #2048000	; 0x1f4000
   110f4:			; <UNDEFINED> instruction: 0xf7f14479
   110f8:			; <UNDEFINED> instruction: 0x4651eede
   110fc:			; <UNDEFINED> instruction: 0x4604463a
   11100:			; <UNDEFINED> instruction: 0xf0094630
   11104:			; <UNDEFINED> instruction: 0x4601fb5b
   11108:			; <UNDEFINED> instruction: 0xf0054620
   1110c:	ldmdbmi	r7!, {r0, r2, r3, r6, fp, ip, sp, lr, pc}^
   11110:	andcs	r2, r0, r5, lsl #4
   11114:			; <UNDEFINED> instruction: 0xf7f14479
   11118:	strtmi	lr, [r2], -lr, asr #29
   1111c:			; <UNDEFINED> instruction: 0xf0054639
   11120:	ldmdbmi	r3!, {r0, r1, r6, fp, ip, sp, lr, pc}^
   11124:	andcs	r2, r0, r5, lsl #4
   11128:			; <UNDEFINED> instruction: 0xf7f14479
   1112c:	strtmi	lr, [r1], -r4, asr #29
   11130:			; <UNDEFINED> instruction: 0xf858f005
   11134:	blmi	1bf7974 <fchmod@plt+0x1bf4530>
   11138:	andls	r4, r0, #7104	; 0x1bc0
   1113c:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   11140:	andls	r4, r1, lr, ror #20
   11144:	ldmdbvs	fp, {r1, r3, r4, r5, r6, sl, lr}
   11148:	strtmi	r4, [r8], -r9, lsr #12
   1114c:	mcr	7, 4, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   11150:	andcs	r4, r5, #1753088	; 0x1ac000
   11154:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   11158:	mcr	7, 5, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   1115c:	andcs	r4, r5, #1720320	; 0x1a4000
   11160:			; <UNDEFINED> instruction: 0x46064479
   11164:			; <UNDEFINED> instruction: 0xf7f14620
   11168:	strtmi	lr, [sl], -r6, lsr #29
   1116c:	ldrtmi	r4, [r0], -r1, lsl #12
   11170:			; <UNDEFINED> instruction: 0xf838f005
   11174:	ldrdeq	r8, [r1], -sl
   11178:	andeq	r8, r1, sl, ror #26
   1117c:	andeq	r8, r1, r6, lsr lr
   11180:	andeq	r8, r1, ip, ror lr
   11184:	andeq	r8, r1, r2, asr lr
   11188:	andeq	r8, r1, ip, lsl #27
   1118c:	andeq	pc, r0, sl, lsr r9	; <UNPREDICTABLE>
   11190:	ldrdeq	r0, [r0], -r8
   11194:	andeq	r0, r0, r4, asr r3
   11198:	andeq	pc, r2, ip, lsl r9	; <UNPREDICTABLE>
   1119c:	ldrdeq	r8, [r1], -ip
   111a0:	andeq	r8, r1, r2, lsl #19
   111a4:	andeq	r8, r1, r0, ror ip
   111a8:	andeq	r8, r1, ip, ror #26
   111ac:	andeq	r8, r1, ip, ror ip
   111b0:	andeq	r8, r1, sl, ror #24
   111b4:	andeq	r0, r1, ip, asr #28
   111b8:	andeq	r8, r1, sl, ror ip
   111bc:			; <UNDEFINED> instruction: 0xffffe5b1
   111c0:	andeq	r8, r1, ip, ror #21
   111c4:	andeq	r7, r1, r8, asr #26
   111c8:	andeq	r8, r1, r8, asr sl
   111cc:	andeq	r8, r1, r4, asr #24
   111d0:	ldrdeq	r1, [r1], -r2
   111d4:	andeq	r8, r1, r6, lsl #10
   111d8:	andeq	r8, r1, r8, lsl #7
   111dc:	andeq	r8, r1, lr, lsl #4
   111e0:	andeq	r8, r1, r4, asr #4
   111e4:	andeq	r0, r0, r0, lsr #5
   111e8:	andeq	r8, r1, r2, lsl #2
   111ec:	andeq	r7, r1, ip, lsr pc
   111f0:	andeq	r6, r1, r0, lsl #31
   111f4:	andeq	r6, r1, r6, lsl #31
   111f8:	andeq	pc, r2, ip, lsl #12
   111fc:	andeq	r0, r0, ip, lsl #5
   11200:	andeq	r0, r1, sl, ror #29
   11204:	andeq	r0, r1, r8, asr ip
   11208:	andeq	r0, r1, ip, lsr ip
   1120c:	andeq	r7, r1, r8, lsr #27
   11210:			; <UNDEFINED> instruction: 0x000002b8
   11214:	andeq	r8, r1, r4, lsl r0
   11218:	andeq	r7, r1, lr, asr #28
   1121c:	andeq	r0, r1, sl, lsl #23
   11220:	muleq	r1, r4, fp
   11224:	andeq	r0, r0, r0, asr #6
   11228:	strdeq	r0, [r1], -ip
   1122c:	andeq	r0, r1, r6, ror #22
   11230:	andeq	r0, r1, lr, asr #22
   11234:			; <UNDEFINED> instruction: 0x00017ab2
   11238:	andeq	r7, r1, r2, lsr #22
   1123c:	ldrdeq	r8, [r1], -r2
   11240:	andeq	r6, r1, sl, asr #27
   11244:	ldrdeq	r6, [r1], -r0
   11248:	andeq	r7, r1, lr, ror #26
   1124c:	ldrdeq	r8, [r1], -r4
   11250:	muleq	r1, r4, fp
   11254:	andeq	r8, r1, r2, lsl #13
   11258:	andeq	r8, r1, sl, asr #8
   1125c:	andeq	r8, r1, r6, lsl #8
   11260:	andeq	r8, r1, sl, lsr #7
   11264:			; <UNDEFINED> instruction: 0x000182b0
   11268:	strdeq	r8, [r1], -r2
   1126c:	muleq	r1, sl, ip
   11270:	andeq	r7, r1, r0, ror #24
   11274:	andeq	r8, r1, r4, ror #8
   11278:	andeq	r8, r1, r8, ror #16
   1127c:	andeq	r8, r1, sl, asr r5
   11280:	andeq	r7, r1, r4, lsl #27
   11284:	andeq	r8, r1, r4, asr #9
   11288:	andeq	r8, r1, r8, lsr r8
   1128c:	andeq	r7, r1, sl, asr sp
   11290:	andeq	r3, r1, r2, asr #17
   11294:	andeq	r7, r1, r6, ror #20
   11298:	andeq	r7, r1, r0, ror #17
   1129c:	andeq	r7, r1, r6, asr sl
   112a0:	ldrdeq	r0, [r1], -ip
   112a4:	andeq	r7, r1, ip, ror #19
   112a8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   112ac:	andeq	r8, r1, lr, lsl #4
   112b0:	andeq	r7, r1, lr, lsl r9
   112b4:	andeq	r7, r1, r6, ror #16
   112b8:	andeq	r7, r1, r8, lsl #18
   112bc:	strdeq	r3, [r1], -sl
   112c0:	andeq	r7, r1, r2, ror #26
   112c4:	andeq	r7, r1, r8, lsl r8
   112c8:	andeq	r7, r1, r6, asr sp
   112cc:	andeq	r7, r1, r4, asr #17
   112d0:	ldrdeq	r7, [r1], -lr
   112d4:	andeq	r7, r1, r2, ror sp
   112d8:	ldrdeq	r7, [r1], -lr
   112dc:	ldrdeq	r8, [r1], -sl
   112e0:	strdeq	r7, [r1], -ip
   112e4:	andeq	r7, r1, sl, ror #20
   112e8:	andeq	r7, r1, r0, ror #19
   112ec:	andeq	r7, r1, r0, asr #15
   112f0:	andeq	r7, r1, ip, lsl r7
   112f4:	andeq	pc, r2, r8, lsl #2
   112f8:	andeq	r7, r1, r6, lsr r7
   112fc:	andeq	r7, r1, r8, lsr #14
   11300:	andeq	r7, r1, sl, lsr #14
   11304:	andeq	r7, r1, ip, lsr r7
   11308:	strdlt	fp, [r3], r0
   1130c:	strmi	r4, [r4], -r0, ror #26
   11310:			; <UNDEFINED> instruction: 0xf0016807
   11314:	blmi	180fda8 <fchmod@plt+0x180c964>
   11318:	stmiapl	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1131c:	ldmibvs	fp, {r0, r1, r4, r5, fp, sp, lr}
   11320:	subsle	r2, r7, r7, lsr #22
   11324:	eoreq	pc, r8, #-1073741784	; 0xc0000028
   11328:	vpmax.s8	d2, d0, d1
   1132c:	svccs	0x00008098
   11330:	stmdavs	r2!, {r2, r3, r5, r6, ip, lr, pc}^
   11334:			; <UNDEFINED> instruction: 0xf0402a00
   11338:	bmi	15f1560 <fchmod@plt+0x15ee11c>
   1133c:	stmdavs	sl!, {r0, r2, r3, r5, r7, fp, ip, lr}
   11340:	suble	r2, lr, r0, lsl #20
   11344:	teqle	ip, r9, lsr #22
   11348:	andcs	r4, r5, #84, 18	; 0x150000
   1134c:	andcs	r4, r0, r9, ror r4
   11350:	ldc	7, cr15, [r0, #964]!	; 0x3c4
   11354:			; <UNDEFINED> instruction: 0x4601463a
   11358:			; <UNDEFINED> instruction: 0xf7f12001
   1135c:	ldmdami	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
   11360:			; <UNDEFINED> instruction: 0xf0014478
   11364:	ldmdavs	r3!, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}
   11368:	blcs	a6b9dc <fchmod@plt+0xa68598>
   1136c:	subsle	r4, pc, r4, lsl #12
   11370:	svclt	0x00082b27
   11374:	andle	r2, r6, r0, lsl #14
   11378:	andcs	r4, r0, #56, 12	; 0x3800000
   1137c:	msrcc	(UNDEF: 102), r0
   11380:			; <UNDEFINED> instruction: 0xff2ef007
   11384:	stmdavs	fp!, {r0, r1, r2, r9, sl, lr}
   11388:	suble	r2, r2, r0, lsl #22
   1138c:			; <UNDEFINED> instruction: 0xf7f14620
   11390:	ldmdavs	r3!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
   11394:	blcs	9eba08 <fchmod@plt+0x9e85c4>
   11398:	andcs	sp, r5, #14
   1139c:	andls	r4, r0, #1064960	; 0x104000
   113a0:	bmi	1062c94 <fchmod@plt+0x105f850>
   113a4:	andcs	r4, r0, r9, ror r4
   113a8:			; <UNDEFINED> instruction: 0xf7f2447a
   113ac:	ldrtmi	lr, [sl], -ip, lsr #16
   113b0:	andcs	r4, r1, r1, lsl #12
   113b4:	mrc	7, 7, APSR_nzcv, cr14, cr1, {7}
   113b8:	blx	164d3c4 <fchmod@plt+0x1649f80>
   113bc:	andlt	r2, r3, r0
   113c0:	mrrcle	13, 15, fp, r6, cr0
   113c4:	sbcle	r2, sl, r7, lsr #22
   113c8:	cmple	r2, r8, lsr #22
   113cc:	andcs	r4, r5, #901120	; 0xdc000
   113d0:			; <UNDEFINED> instruction: 0xe7bc4479
   113d4:	cmple	r6, r0, lsl #30
   113d8:	stmiapl	sp!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
   113dc:	blcs	2b490 <fchmod@plt+0x2804c>
   113e0:			; <UNDEFINED> instruction: 0xf001d1bd
   113e4:	tstcs	r2, pc, lsl r9	; <UNPREDICTABLE>
   113e8:			; <UNDEFINED> instruction: 0xf7f14604
   113ec:	teqlt	r8, #20, 30	; 0x50
   113f0:	mcr	7, 5, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   113f4:	stmdavs	r3, {r0, r2, r9, sp}
   113f8:	andsle	r2, r1, sp, lsl #22
   113fc:	andcs	r4, r0, ip, lsr #18
   11400:			; <UNDEFINED> instruction: 0xf7f14479
   11404:			; <UNDEFINED> instruction: 0x4621ed58
   11408:	cdp2	0, 14, cr15, cr12, cr4, {0}
   1140c:	ldrbtmi	r4, [pc], #-3881	; 11414 <fchmod@plt+0xdfd0>
   11410:			; <UNDEFINED> instruction: 0x2101e793
   11414:			; <UNDEFINED> instruction: 0xf0044620
   11418:			; <UNDEFINED> instruction: 0xf001fbb7
   1141c:			; <UNDEFINED> instruction: 0xe7b5fb17
   11420:	andcs	r4, r0, r5, lsr #18
   11424:			; <UNDEFINED> instruction: 0xf7f14479
   11428:	strtmi	lr, [r1], -r6, asr #26
   1142c:	cdp2	0, 11, cr15, cr12, cr4, {0}
   11430:	vhsub.s8	d18, d0, d0
   11434:			; <UNDEFINED> instruction: 0xf0072146
   11438:	ldmdavs	r3!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1143c:			; <UNDEFINED> instruction: 0xe797699b
   11440:	blx	fedcd44c <fchmod@plt+0xfedca008>
   11444:	ldmibvs	fp, {r0, r1, r4, r5, fp, sp, lr}
   11448:	ldmdbmi	ip, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1144c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11450:			; <UNDEFINED> instruction: 0xf7f12000
   11454:	ldmdavs	r3!, {r4, r5, r8, sl, fp, sp, lr, pc}
   11458:			; <UNDEFINED> instruction: 0xf0066819
   1145c:	bmi	650300 <fchmod@plt+0x64cebc>
   11460:	ldmdami	r8, {r1, r3, r4, r5, r8, sp}
   11464:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   11468:	ldrbtmi	r4, [r8], #-2839	; 0xfffff4e9
   1146c:			; <UNDEFINED> instruction: 0xf004447b
   11470:	bmi	5d0bc4 <fchmod@plt+0x5cd780>
   11474:	ldmdami	r6, {r0, r2, r4, r6, r8, sp}
   11478:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1147c:	ldrbtmi	r4, [r8], #-2837	; 0xfffff4eb
   11480:			; <UNDEFINED> instruction: 0xf004447b
   11484:	ldmdbmi	r4, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   11488:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1148c:	svclt	0x0000e7e0
   11490:	andeq	lr, r2, r0, asr r9
   11494:	andeq	r0, r0, ip, lsr #5
   11498:	andeq	r0, r0, r0, lsl #7
   1149c:	muleq	r1, r0, r5
   114a0:	andeq	r8, r1, ip, lsr #11
   114a4:	andeq	r8, r1, r0, lsr #11
   114a8:	andeq	r8, r1, r0, ror r5
   114ac:	ldrdeq	r8, [r1], -ip
   114b0:	andeq	r8, r1, r4, lsl r4
   114b4:	andeq	r0, r1, r2, asr #14
   114b8:	andeq	r8, r1, r8, lsr r4
   114bc:	andeq	r8, r1, r2, lsl #7
   114c0:	andeq	r8, r1, r6, asr r5
   114c4:	muleq	r1, r6, r3
   114c8:	muleq	r1, ip, r0
   114cc:	andeq	r8, r1, r2, asr #10
   114d0:	andeq	r8, r1, r2, lsl #7
   114d4:	andeq	r0, r1, r8, lsl #1
   114d8:	andeq	r1, r1, sl, lsr #17
   114dc:	andcs	fp, r5, #56, 10	; 0xe000000
   114e0:	stcmi	8, cr6, [sp, #-16]
   114e4:	stmdblt	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   114e8:	strtmi	r4, [r0], -ip, lsl #18
   114ec:			; <UNDEFINED> instruction: 0xf7f14479
   114f0:	blmi	30c880 <fchmod@plt+0x30943c>
   114f4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   114f8:			; <UNDEFINED> instruction: 0xf0096819
   114fc:			; <UNDEFINED> instruction: 0x4620fdd7
   11500:	stmdbmi	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   11504:	ldrbtmi	r2, [r9], #-0
   11508:	ldcl	7, cr15, [r4], {241}	; 0xf1
   1150c:	stmiapl	fp!, {r2, r8, r9, fp, lr}^
   11510:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
   11514:	blx	12cd536 <fchmod@plt+0x12ca0f2>
   11518:	andeq	lr, r2, r4, lsl #15
   1151c:	andeq	r8, r1, r4, lsl #9
   11520:	andeq	r0, r0, ip, lsr #5
   11524:	andeq	r1, r1, lr, lsr #16
   11528:	addlt	fp, r7, r0, lsr r5
   1152c:	bge	a4594 <fchmod@plt+0xa1150>
   11530:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
   11534:	stmiapl	r3!, {r0, r3, fp, sp, lr}^
   11538:	ldmdavs	fp, {r0, r8, fp, sp}
   1153c:			; <UNDEFINED> instruction: 0xf04f9305
   11540:	svclt	0x00080300
   11544:			; <UNDEFINED> instruction: 0xf04f242e
   11548:	subsvs	r3, r3, pc, lsr r3
   1154c:	andsvc	r9, r3, #134217728	; 0x8000000
   11550:	stmdbcs	r2, {r0, r1, ip, lr, pc}
   11554:	ldrtcs	fp, [pc], #-3860	; 1155c <fchmod@plt+0xe118>
   11558:	stmibvs	r3, {r0, r2, r4, r5, sl, sp}
   1155c:	andcs	r6, r1, r5, asr #16
   11560:	svceq	0x0004f013
   11564:			; <UNDEFINED> instruction: 0xf88d490c
   11568:	svclt	0x0014400a
   1156c:			; <UNDEFINED> instruction: 0x23202363
   11570:	strls	r4, [r0, #-1145]	; 0xfffffb87
   11574:	mrc	7, 0, APSR_nzcv, cr14, cr1, {7}
   11578:	blmi	1a3da0 <fchmod@plt+0x1a095c>
   1157c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11580:	blls	16b5f0 <fchmod@plt+0x1681ac>
   11584:	qaddle	r4, sl, r1
   11588:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   1158c:	ldc	7, cr15, [lr], {241}	; 0xf1
   11590:	andeq	lr, r2, r6, lsr r7
   11594:	andeq	r0, r0, r4, lsr #5
   11598:	andeq	r8, r1, ip, asr r4
   1159c:	andeq	lr, r2, ip, ror #13
   115a0:	blmi	1023ea4 <fchmod@plt+0x1020a60>
   115a4:	push	{r1, r3, r4, r5, r6, sl, lr}
   115a8:			; <UNDEFINED> instruction: 0xf1004ff0
   115ac:	addslt	r0, r1, ip, lsr #18
   115b0:			; <UNDEFINED> instruction: 0x460658d3
   115b4:	ldmdavs	fp, {r8, r9, sl, sp}
   115b8:			; <UNDEFINED> instruction: 0xf04f930f
   115bc:	stmib	sp, {r8, r9}^
   115c0:	strls	r7, [r5, -r3, lsl #14]
   115c4:	ldc2l	0, cr15, [r4], {2}
   115c8:	ldrtmi	r4, [r0], -r9, asr #12
   115cc:	blx	1b4d5dc <fchmod@plt+0x1b4a198>
   115d0:			; <UNDEFINED> instruction: 0xf7f94630
   115d4:			; <UNDEFINED> instruction: 0xf8d6f90f
   115d8:			; <UNDEFINED> instruction: 0xf8df40c4
   115dc:	stcge	0, cr10, [r3, #-816]	; 0xfffffcd0
   115e0:	cfstrscs	mvf4, [r0], {250}	; 0xfa
   115e4:	blmi	c8571c <fchmod@plt+0xc822d8>
   115e8:			; <UNDEFINED> instruction: 0xf10dad03
   115ec:	ldrbtmi	r0, [fp], #-2056	; 0xfffff7f8
   115f0:	strbmi	r9, [sl], -r1, lsl #6
   115f4:	stmdavs	r0!, {r0, r4, r5, r9, sl, lr}^
   115f8:	mrc2	7, 3, pc, cr8, cr8, {7}
   115fc:	strmi	r6, [r3], r2, lsl #20
   11600:	pushcs	{r0, r4, fp, ip, sp, lr}
   11604:	ldmdavc	r2, {r0, r2, r8, ip, lr, pc}^
   11608:	stmibvs	r2, {r1, r3, r4, r8, fp, ip, sp, pc}^
   1160c:	eorsle	r2, r4, r0, lsl #20
   11610:	strtmi	r6, [r8], -r2, lsl #4
   11614:	blx	ffdcd64e <fchmod@plt+0xffdca20a>
   11618:			; <UNDEFINED> instruction: 0xf85a4a25
   1161c:	ldmdavs	r1, {r1, sp}
   11620:	tstls	r0, r8, lsl #12
   11624:	stcl	7, cr15, [r4, #-964]!	; 0xfffffc3c
   11628:	strmi	r9, [r2], -r0, lsl #18
   1162c:			; <UNDEFINED> instruction: 0xf00c4628
   11630:			; <UNDEFINED> instruction: 0xf8dbfcb5
   11634:	strmi	r1, [r8], -r4
   11638:			; <UNDEFINED> instruction: 0xf7f19100
   1163c:	stmdbls	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   11640:	strtmi	r4, [r8], -r2, lsl #12
   11644:	stc2	0, cr15, [sl], #48	; 0x30
   11648:			; <UNDEFINED> instruction: 0xf00c4628
   1164c:	stmdbge	r6, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   11650:	bls	162f18 <fchmod@plt+0x15fad4>
   11654:			; <UNDEFINED> instruction: 0xf8c89100
   11658:			; <UNDEFINED> instruction: 0xf7f57000
   1165c:	stmdbls	r0, {r0, r5, r7, r8, fp, ip, sp, lr, pc}
   11660:			; <UNDEFINED> instruction: 0xf8db4608
   11664:			; <UNDEFINED> instruction: 0xf7f11020
   11668:	teqlt	r0, lr, ror fp
   1166c:	andcs	r9, r2, #1024	; 0x400
   11670:			; <UNDEFINED> instruction: 0x46414658
   11674:	ldmdavs	fp, {r1, r9, ip, pc}
   11678:	stmdavs	r4!, {r3, r4, r7, r8, r9, sl, lr}
   1167c:			; <UNDEFINED> instruction: 0xd1b82c00
   11680:			; <UNDEFINED> instruction: 0xf00c4628
   11684:	bmi	310a68 <fchmod@plt+0x30d624>
   11688:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1168c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11690:	subsmi	r9, sl, pc, lsl #22
   11694:	andslt	sp, r1, r2, lsl #2
   11698:	svchi	0x00f0e8bd
   1169c:	ldc	7, cr15, [r6], {241}	; 0xf1
   116a0:	andeq	lr, r2, r4, asr #13
   116a4:	andeq	r0, r0, r4, lsr #5
   116a8:	andeq	lr, r2, r8, lsl #13
   116ac:	andeq	lr, r2, lr, asr #20
   116b0:			; <UNDEFINED> instruction: 0x000002b0
   116b4:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   116b8:	strlt	r4, [r8, #-2311]	; 0xfffff6f9
   116bc:			; <UNDEFINED> instruction: 0xf7f14479
   116c0:	ldmdblt	r0!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   116c4:	andcs	r4, r1, r5, lsl #22
   116c8:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   116cc:	andsvs	r4, sl, sl, ror r4
   116d0:	andcs	fp, r0, r8, lsl #26
   116d4:	svclt	0x0000bd08
   116d8:	andeq	r8, r1, ip, lsl r3
   116dc:	andeq	lr, r2, r2, ror r9
   116e0:			; <UNDEFINED> instruction: 0xfffffe59
   116e4:	ldrbmi	lr, [r0, sp, lsr #18]!
   116e8:	andcs	r4, r0, r5, lsl #12
   116ec:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   116f0:			; <UNDEFINED> instruction: 0xf9c4f001
   116f4:	blx	ff14d704 <fchmod@plt+0xff14a2c0>
   116f8:	ldrbtmi	r6, [r8], #2089	; 0x829
   116fc:	eorsle	r2, sl, r0, lsl #18
   11700:	strcc	r4, [r4, #-2854]	; 0xfffff4da
   11704:			; <UNDEFINED> instruction: 0x9098f8df
   11708:			; <UNDEFINED> instruction: 0xf8582600
   1170c:	ldrbtmi	r7, [r9], #3
   11710:			; <UNDEFINED> instruction: 0xf7ffe004
   11714:			; <UNDEFINED> instruction: 0xf855ff45
   11718:	biclt	r1, r9, r4, lsl #22
   1171c:			; <UNDEFINED> instruction: 0xf0066838
   11720:	stmdbvs	r3, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   11724:	blcs	22f3c <fchmod@plt+0x1faf8>
   11728:			; <UNDEFINED> instruction: 0x4618d1f3
   1172c:	strbmi	r2, [r9], -r5, lsl #4
   11730:			; <UNDEFINED> instruction: 0xf7f12601
   11734:	ldrtmi	lr, [r1], -r0, asr #23
   11738:	strtmi	r4, [r0], -r2, lsl #13
   1173c:			; <UNDEFINED> instruction: 0xf860f009
   11740:	ldrbmi	r4, [r0], -r1, lsl #12
   11744:	ldc2l	0, cr15, [r8], {9}
   11748:	blne	14f8a4 <fchmod@plt+0x14c460>
   1174c:	mvnle	r2, r0, lsl #18
   11750:	blx	fe0cd75e <fchmod@plt+0xfe0ca31a>
   11754:	ldmdbmi	r4, {r0, r1, r4, r8, r9, fp, lr}
   11758:	andcs	r2, r0, r5, lsl #4
   1175c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11760:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   11764:	bl	fe9cf730 <fchmod@plt+0xfe9cc2ec>
   11768:	strtmi	r4, [r0], -r1, lsl #12
   1176c:			; <UNDEFINED> instruction: 0xff1cf005
   11770:	pop	{r4, r5, r9, sl, lr}
   11774:			; <UNDEFINED> instruction: 0xf00887f0
   11778:	strmi	pc, [r4], -r7, lsr #28
   1177c:			; <UNDEFINED> instruction: 0xf7ffe001
   11780:	strtmi	pc, [r0], -pc, lsl #30
   11784:	cdp2	0, 4, cr15, cr14, cr8, {0}
   11788:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1178c:			; <UNDEFINED> instruction: 0x4620d1f7
   11790:	cdp2	0, 7, cr15, cr0, cr8, {0}
   11794:	svclt	0x0000e7dc
   11798:	andeq	lr, r2, lr, ror #10
   1179c:	andeq	r0, r0, ip, lsr #5
   117a0:			; <UNDEFINED> instruction: 0x000115b2
   117a4:	andeq	r0, r0, r4, lsr #6
   117a8:	andeq	pc, r0, r0, lsl #27
   117ac:			; <UNDEFINED> instruction: 0x4604b530
   117b0:	addlt	r7, r5, r0, lsl #16
   117b4:	eorsle	r2, r0, r0, lsl #16
   117b8:			; <UNDEFINED> instruction: 0xf0002138
   117bc:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   117c0:	stmdavc	r0!, {r0, r2, r4, r5, ip, lr, pc}^
   117c4:	cmplt	r8, r1, lsl #8
   117c8:	mcrne	1, 3, r2, cr5, cr8, {1}
   117cc:	stc2	0, cr15, [sl]
   117d0:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
   117d4:	tstle	r6, sp, lsr #22
   117d8:	svceq	0x0001f814
   117dc:	mvnsle	r2, r0, lsl #16
   117e0:	andlt	r2, r5, r0
   117e4:	blcs	40cac <fchmod@plt+0x3d868>
   117e8:	ldmdbmi	r6, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
   117ec:	ldmdami	r6, {r0, r2, r9, sp}
   117f0:	cfldrsmi	mvf4, [r6], {121}	; 0x79
   117f4:			; <UNDEFINED> instruction: 0xf7f14478
   117f8:	stmdavc	sl!, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
   117fc:	cfldrsmi	mvf4, [r4, #-496]	; 0xfffffe10
   11800:	andls	r2, r1, #1476395010	; 0x58000002
   11804:			; <UNDEFINED> instruction: 0x4619447d
   11808:	strls	r2, [r2, #-513]	; 0xfffffdff
   1180c:	strtmi	r9, [r0], -r0
   11810:	mrc	7, 0, APSR_nzcv, cr2, cr1, {7}
   11814:	andlt	r4, r5, r0, lsr #12
   11818:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
   1181c:	stmdami	lr, {r0, r2, r9, sp}
   11820:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11824:	pop	{r0, r2, ip, sp, pc}
   11828:			; <UNDEFINED> instruction: 0xf7f14030
   1182c:	stmdbmi	fp, {r0, r6, r8, r9, fp, ip, sp, pc}
   11830:	stmdami	fp, {r0, r2, r9, sp}
   11834:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11838:	pop	{r0, r2, ip, sp, pc}
   1183c:			; <UNDEFINED> instruction: 0xf7f14030
   11840:	svclt	0x0000bb37
   11844:	andeq	r8, r1, r4, lsr #4
   11848:	andeq	sl, r1, r0, lsr #20
   1184c:	muleq	r2, r8, sl
   11850:	andeq	r0, r1, ip, asr #6
   11854:			; <UNDEFINED> instruction: 0x000181bc
   11858:	strdeq	sl, [r1], -r2
   1185c:	andeq	r8, r1, r0, asr #3
   11860:	ldrdeq	sl, [r1], -lr
   11864:			; <UNDEFINED> instruction: 0x4606b5f8
   11868:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
   1186c:	strtmi	lr, [ip], -r0
   11870:	ldrtmi	r6, [r1], -r0, ror #16
   11874:	b	1dcf840 <fchmod@plt+0x1dcc3fc>
   11878:	stmdavs	r5!, {r6, r7, r8, ip, sp, pc}
   1187c:	mvnsle	r2, r0, lsl #26
   11880:			; <UNDEFINED> instruction: 0xf7ff4630
   11884:			; <UNDEFINED> instruction: 0x4603ff93
   11888:			; <UNDEFINED> instruction: 0xf04f2b00
   1188c:	svclt	0x0014000c
   11890:	strcs	r2, [r7, -r2, lsl #14]
   11894:	cdp2	0, 14, cr15, cr8, cr5, {0}
   11898:	ldrtmi	r4, [r0], -r3, lsl #12
   1189c:			; <UNDEFINED> instruction: 0x461e601d
   118a0:			; <UNDEFINED> instruction: 0xff34f005
   118a4:	streq	lr, [r1, -r6, asr #19]
   118a8:	ldrtmi	r6, [r4], -r6, lsr #32
   118ac:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   118b0:	ldrdeq	lr, [r2], -r6
   118b4:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
   118b8:	ldrb	fp, [r3, r3, lsl #2]
   118bc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   118c0:			; <UNDEFINED> instruction: 0x47703018
   118c4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   118c8:	ldrbmi	r3, [r0, -ip]!
   118cc:	andeq	lr, r2, r2, lsl #15
   118d0:	andeq	lr, r2, sl, ror r7
   118d4:	stmdale	r4!, {r0, r1, r2, fp, sp}
   118d8:			; <UNDEFINED> instruction: 0xf000e8df
   118dc:	ldreq	r0, [r7], #-3859	; 0xfffff0ed
   118e0:	ldrne	r0, [r7, -r8, lsl #24]
   118e4:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   118e8:	ldrbmi	r3, [r0, -r4, lsr #32]!
   118ec:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   118f0:			; <UNDEFINED> instruction: 0x47703030
   118f4:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   118f8:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
   118fc:	andscc	r4, r8, r8, ror r4
   11900:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
   11904:	andcc	r4, ip, r8, ror r4
   11908:	strlt	r4, [r0, #-1904]	; 0xfffff890
   1190c:	blmi	2fdb20 <fchmod@plt+0x2fa6dc>
   11910:	bmi	2da000 <fchmod@plt+0x2d6bbc>
   11914:	ldrbtmi	r9, [fp], #-0
   11918:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
   1191c:			; <UNDEFINED> instruction: 0xf0044478
   11920:	andcs	pc, r0, fp, ror fp	; <UNPREDICTABLE>
   11924:	svclt	0x00004770
   11928:	andeq	lr, r2, sl, asr r7
   1192c:	andeq	lr, r2, r2, asr r7
   11930:	andeq	lr, r2, sl, asr #14
   11934:	andeq	lr, r2, r4, asr #14
   11938:	andeq	lr, r2, ip, lsr r7
   1193c:	andeq	r8, r1, r6, asr #2
   11940:	andeq	r8, r1, lr, ror #3
   11944:	andeq	r8, r1, r4, ror #2
   11948:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1194c:	svclt	0x00004770
   11950:	strdeq	lr, [r2], -r6
   11954:	tstcs	r0, r4, lsl #20
   11958:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
   1195c:	subsvs	r4, r1, #2063597568	; 0x7b000000
   11960:	addsne	pc, r6, r3, lsl #17
   11964:	svclt	0x00004770
   11968:	andeq	lr, r2, r6, ror #13
   1196c:	andeq	lr, r2, r8, lsr r9
   11970:	ldrlt	r6, [r0, #-2187]!	; 0xfffff775
   11974:	addlt	r2, r3, r1, lsl #22
   11978:	smlabteq	r0, sp, r9, lr
   1197c:	andlt	sp, r3, r1, lsl #16
   11980:			; <UNDEFINED> instruction: 0x460cbd30
   11984:			; <UNDEFINED> instruction: 0x4605213a
   11988:	blx	194d9c0 <fchmod@plt+0x194a57c>
   1198c:	strmi	r6, [r8], -r1, ror #16
   11990:			; <UNDEFINED> instruction: 0xf7f19100
   11994:	stmdbls	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   11998:	strtmi	r4, [r8], -r2, lsl #12
   1199c:	pop	{r0, r1, ip, sp, pc}
   119a0:			; <UNDEFINED> instruction: 0xf00c4030
   119a4:	svclt	0x0000bafb
   119a8:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
   119ac:	blcs	7de40 <fchmod@plt+0x7a9fc>
   119b0:	stmdavs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   119b4:	ldclt	0, cr13, [r0, #-52]	; 0xffffffcc
   119b8:	andcs	r4, r5, #12, 24	; 0xc00
   119bc:	ldrbtmi	r4, [ip], #-2060	; 0xfffff7f4
   119c0:			; <UNDEFINED> instruction: 0x46214478
   119c4:	b	1dcf990 <fchmod@plt+0x1dcc54c>
   119c8:	mvnsle	r4, r0, lsr #5
   119cc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   119d0:	stcmi	13, cr11, [r9], {16}
   119d4:	stmdami	r9, {r0, r2, r9, sp}
   119d8:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   119dc:			; <UNDEFINED> instruction: 0xf7f14621
   119e0:	adcmi	lr, r0, #434176	; 0x6a000
   119e4:	stmdami	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   119e8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   119ec:	andeq	r8, r1, r6, ror #1
   119f0:	andeq	sl, r1, r4, asr r8
   119f4:	andeq	sl, r1, r6, ror #23
   119f8:	andeq	r8, r1, r0, ror #1
   119fc:	andeq	sl, r1, sl, lsr r8
   11a00:	strheq	r8, [r1], -r4
   11a04:	orrslt	fp, r8, r8, lsl #10
   11a08:	cmnlt	fp, r3, lsl #16
   11a0c:			; <UNDEFINED> instruction: 0xff2af7ff
   11a10:	blcs	1ebc24 <fchmod@plt+0x1e87e0>
   11a14:	stclt	0, cr13, [r8, #-0]
   11a18:	andcs	r4, r1, #7168	; 0x1c00
   11a1c:	addvs	r2, r1, r6, lsl #2
   11a20:			; <UNDEFINED> instruction: 0xf883447b
   11a24:	stclt	0, cr2, [r8, #-600]	; 0xfffffda8
   11a28:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   11a2c:			; <UNDEFINED> instruction: 0xe7ef3018
   11a30:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   11a34:	strb	r3, [fp, ip]!
   11a38:	andeq	lr, r2, r4, ror r8
   11a3c:	andeq	lr, r2, r6, lsl r6
   11a40:	andeq	lr, r2, lr, lsl #12
   11a44:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   11a48:	teqlt	fp, fp, asr sl
   11a4c:	bcs	1abcbc <fchmod@plt+0x1a8878>
   11a50:	addsmi	fp, r8, #8, 30
   11a54:	ldmdavs	fp, {r0, r1, ip, lr, pc}
   11a58:	mvnsle	r2, r0, lsl #22
   11a5c:	bmi	163824 <fchmod@plt+0x1603e0>
   11a60:	andcs	r2, r7, r1, lsl #2
   11a64:	ldrbtmi	r6, [sl], #-152	; 0xffffff68
   11a68:	addsne	pc, r6, r2, lsl #17
   11a6c:	svclt	0x00004770
   11a70:	strdeq	lr, [r2], -sl
   11a74:	andeq	lr, r2, lr, lsr #16
   11a78:	blmi	864300 <fchmod@plt+0x860ebc>
   11a7c:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
   11a80:			; <UNDEFINED> instruction: 0xf6adb570
   11a84:	ldmpl	r3, {r3, r8, sl, fp}^
   11a88:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11a8c:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   11a90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a94:	stc2l	0, cr15, [ip]
   11a98:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   11a9c:			; <UNDEFINED> instruction: 0xf7f14606
   11aa0:	movwlt	lr, #3112	; 0xc28
   11aa4:	strmi	sl, [r5], -r1, lsl #24
   11aa8:	strtmi	lr, [r0], -r2
   11aac:			; <UNDEFINED> instruction: 0xffaaf7ff
   11ab0:			; <UNDEFINED> instruction: 0x462a4633
   11ab4:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   11ab8:			; <UNDEFINED> instruction: 0xf00c4620
   11abc:	stmdacs	r0, {r0, r2, r4, r8, fp, ip, sp, lr, pc}
   11ac0:			; <UNDEFINED> instruction: 0x4630daf3
   11ac4:	ldmib	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ac8:			; <UNDEFINED> instruction: 0xf7f14628
   11acc:	bmi	40c984 <fchmod@plt+0x409540>
   11ad0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   11ad4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11ad8:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11adc:	qaddle	r4, sl, fp
   11ae0:	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
   11ae4:	blmi	2c10ac <fchmod@plt+0x2bdc68>
   11ae8:	andcs	r4, r1, #48, 12	; 0x3000000
   11aec:			; <UNDEFINED> instruction: 0xf883447b
   11af0:			; <UNDEFINED> instruction: 0xf7f12096
   11af4:	strb	lr, [sl, r2, lsl #19]!
   11af8:	stmib	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11afc:	andeq	lr, r2, ip, ror #3
   11b00:	andeq	r0, r0, r4, lsr #5
   11b04:	andeq	r8, r1, r8, asr #32
   11b08:	andeq	r7, r1, sl, asr #25
   11b0c:	muleq	r2, r6, r1
   11b10:	andeq	lr, r2, r8, lsr #15
   11b14:	blmi	8ff2fc <fchmod@plt+0x8fbeb8>
   11b18:			; <UNDEFINED> instruction: 0xf893447b
   11b1c:	stmdblt	r3, {r1, r2, r4, r7, ip, sp}
   11b20:	stmdami	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   11b24:	ldrbtmi	r4, [r8], #-3105	; 0xfffff3df
   11b28:			; <UNDEFINED> instruction: 0xf0004e21
   11b2c:	smlabbcs	r0, r1, sp, pc	; <UNPREDICTABLE>
   11b30:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
   11b34:			; <UNDEFINED> instruction: 0xf0004607
   11b38:	strmi	pc, [r5], -r3, asr #16
   11b3c:			; <UNDEFINED> instruction: 0xf85ef000
   11b40:	stmdavs	r4!, {r0, sp, lr, pc}
   11b44:	stmiavs	r3!, {r2, r5, r7, r8, ip, sp, pc}
   11b48:	blcs	60764 <fchmod@plt+0x5d320>
   11b4c:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}^
   11b50:	stmiavs	r8!, {r1, r4, r5, r9, sl, lr}^
   11b54:			; <UNDEFINED> instruction: 0xf7f12101
   11b58:	stmdacs	r0, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   11b5c:	ldmdbmi	r5, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
   11b60:	ldmdami	r5, {r0, r2, r9, sp}
   11b64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11b68:	stmib	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11b6c:	blx	ecdb86 <fchmod@plt+0xeca742>
   11b70:			; <UNDEFINED> instruction: 0xf0004628
   11b74:			; <UNDEFINED> instruction: 0x4628f873
   11b78:			; <UNDEFINED> instruction: 0xf8acf000
   11b7c:			; <UNDEFINED> instruction: 0xf0004628
   11b80:	strtmi	pc, [r8], -sp, ror #17
   11b84:			; <UNDEFINED> instruction: 0xf942f000
   11b88:	stc2l	0, cr15, [ip, #-0]
   11b8c:			; <UNDEFINED> instruction: 0xfff2f002
   11b90:	ldrtmi	r4, [r8], -sl, lsl #22
   11b94:			; <UNDEFINED> instruction: 0xf883447b
   11b98:	pop	{r1, r2, r4, r7, lr}
   11b9c:			; <UNDEFINED> instruction: 0xf7f140f8
   11ba0:	svclt	0x0000b929
   11ba4:	andeq	lr, r2, ip, ror r7
   11ba8:	andeq	r7, r1, sl, lsr #31
   11bac:	andeq	lr, r2, r0, lsl r5
   11bb0:	andeq	r8, r1, lr, asr fp
   11bb4:	andeq	r7, r1, r4, ror pc
   11bb8:	andeq	sl, r1, lr, lsr #13
   11bbc:	andeq	lr, r2, r0, lsl #14
   11bc0:			; <UNDEFINED> instruction: 0x4605b570
   11bc4:			; <UNDEFINED> instruction: 0x460e2010
   11bc8:	blx	ff94dbe6 <fchmod@plt+0xff94a7a2>
   11bcc:	strmi	r2, [r4], -r0, lsl #6
   11bd0:	rscvs	r4, r3, r8, lsr #12
   11bd4:			; <UNDEFINED> instruction: 0xf0056026
   11bd8:	bmi	1d0bb4 <fchmod@plt+0x1cd770>
   11bdc:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   11be0:	stmdami	r5, {r5, r6, sp, lr}
   11be4:			; <UNDEFINED> instruction: 0xf0094478
   11be8:			; <UNDEFINED> instruction: 0x4603fb75
   11bec:	adcvs	r4, r3, r0, lsr #12
   11bf0:	svclt	0x0000bd70
   11bf4:	andeq	r7, r1, sl, lsr pc
   11bf8:	muleq	r1, r8, r9
   11bfc:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
   11c00:			; <UNDEFINED> instruction: 0x46044479
   11c04:			; <UNDEFINED> instruction: 0xf7f16880
   11c08:	vldrmi	d14, [r0, #-464]	; 0xfffffe30
   11c0c:	rscvs	r4, r0, sp, ror r4
   11c10:			; <UNDEFINED> instruction: 0xf7f1b178
   11c14:	vst1.64	{d30-d31}, [pc :128], r8
   11c18:			; <UNDEFINED> instruction: 0xf7f171d2
   11c1c:	stmdami	ip, {r2, r4, sl, fp, sp, lr, pc}
   11c20:	andcs	r6, r1, #14876672	; 0xe30000
   11c24:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   11c28:	pop	{r3, r5, fp, ip, lr}
   11c2c:			; <UNDEFINED> instruction: 0xf0044070
   11c30:	stmdbmi	r8, {r0, r1, r3, r4, r5, sl, fp, ip, sp, pc}
   11c34:	stmdami	r8, {r0, r2, r9, sp}
   11c38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11c3c:	ldmdb	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11c40:			; <UNDEFINED> instruction: 0xf00468a1
   11c44:	svclt	0x0000facf
   11c48:	strdeq	lr, [r0], -r0
   11c4c:	andeq	lr, r2, ip, asr r0
   11c50:	andeq	r0, r0, r0, lsl #6
   11c54:	andeq	r7, r1, r8, ror #29
   11c58:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   11c5c:			; <UNDEFINED> instruction: 0x4604b510
   11c60:			; <UNDEFINED> instruction: 0xf7f168c0
   11c64:	ldmdblt	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}^
   11c68:			; <UNDEFINED> instruction: 0xf7f168e0
   11c6c:	ldmiblt	r0, {r1, r2, r5, r7, fp, sp, lr, pc}^
   11c70:			; <UNDEFINED> instruction: 0xf7f168e0
   11c74:			; <UNDEFINED> instruction: 0xf7f1eab8
   11c78:	ldmdblt	r0, {r3, r5, r6, fp, sp, lr, pc}^
   11c7c:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   11c80:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
   11c84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11c88:	ldmdb	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11c8c:			; <UNDEFINED> instruction: 0xf00468a1
   11c90:	stmdbmi	ip, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   11c94:	stmdami	ip, {r0, r2, r9, sp}
   11c98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11c9c:	stmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ca0:			; <UNDEFINED> instruction: 0xf00468a1
   11ca4:	stmdbmi	r9, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   11ca8:	stmdami	r9, {r0, r2, r9, sp}
   11cac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11cb0:	stmdb	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11cb4:			; <UNDEFINED> instruction: 0xf00468a1
   11cb8:	svclt	0x0000fa95
   11cbc:	andeq	r7, r1, r0, asr #29
   11cc0:	andeq	sl, r1, lr, lsl #11
   11cc4:	strdeq	r7, [r1], -r4
   11cc8:	andeq	sl, r1, sl, ror r5
   11ccc:			; <UNDEFINED> instruction: 0x00017ebc
   11cd0:	andeq	sl, r1, r6, ror #10
   11cd4:			; <UNDEFINED> instruction: 0x4604b510
   11cd8:			; <UNDEFINED> instruction: 0xf0042001
   11cdc:	stmiavs	r0!, {r0, r3, r6, r8, fp, ip, sp, lr, pc}^
   11ce0:	b	fe84fcac <fchmod@plt+0xfe84c868>
   11ce4:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   11ce8:	andcs	r4, r5, #4, 18	; 0x10000
   11cec:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   11cf0:			; <UNDEFINED> instruction: 0xf7f14478
   11cf4:	stmiavs	r1!, {r5, r6, r7, fp, sp, lr, pc}
   11cf8:	blx	1d4dd10 <fchmod@plt+0x1d4a8cc>
   11cfc:	andeq	r7, r1, r2, asr #29
   11d00:	andeq	sl, r1, r4, lsr #10
   11d04:			; <UNDEFINED> instruction: 0x4604b510
   11d08:			; <UNDEFINED> instruction: 0xf7f16880
   11d0c:	ldmiblt	r8, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
   11d10:			; <UNDEFINED> instruction: 0xf7f16860
   11d14:	strdlt	lr, [r0, -r0]!
   11d18:	b	5cfce4 <fchmod@plt+0x5cc8a0>
   11d1c:	blcs	abd30 <fchmod@plt+0xa88ec>
   11d20:	ldfltd	f5, [r0, #-0]
   11d24:	andcs	r4, r5, #147456	; 0x24000
   11d28:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   11d2c:			; <UNDEFINED> instruction: 0xf7f14478
   11d30:	stmdavs	r1!, {r1, r6, r7, fp, sp, lr, pc}^
   11d34:	blx	15cdd4c <fchmod@plt+0x15ca908>
   11d38:	andcs	r4, r5, #98304	; 0x18000
   11d3c:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   11d40:			; <UNDEFINED> instruction: 0xf7f14478
   11d44:	stmiavs	r1!, {r3, r4, r5, r7, fp, sp, lr, pc}
   11d48:	blx	134dd60 <fchmod@plt+0x134a91c>
   11d4c:	muleq	r1, r2, r6
   11d50:	andeq	sl, r1, r8, ror #9
   11d54:	andeq	r5, r1, lr, ror r6
   11d58:	ldrdeq	sl, [r1], -r4
   11d5c:			; <UNDEFINED> instruction: 0x4604b538
   11d60:	ldrdcc	lr, [r0, -r0]
   11d64:	strle	r0, [r4], #-2011	; 0xfffff825
   11d68:			; <UNDEFINED> instruction: 0xf7f168a0
   11d6c:	ldmiblt	r0!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}^
   11d70:	bmi	7c1258 <fchmod@plt+0x7bde14>
   11d74:	ldrbtmi	r4, [sl], #-2078	; 0xfffff7e2
   11d78:			; <UNDEFINED> instruction: 0xf0094478
   11d7c:	strmi	pc, [r5], -fp, lsr #21
   11d80:	ldm	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11d84:			; <UNDEFINED> instruction: 0xf7f1b120
   11d88:	stmdavs	r3, {r5, r6, r7, r8, fp, sp, lr, pc}
   11d8c:	tstle	r8, r2, lsl #22
   11d90:	strtmi	r6, [r9], -r0, ror #16
   11d94:	b	6cfd60 <fchmod@plt+0x6cc91c>
   11d98:			; <UNDEFINED> instruction: 0xf7f1b120
   11d9c:	stmdavs	r3, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   11da0:	tstle	r8, r2, lsl #22
   11da4:			; <UNDEFINED> instruction: 0xf7f14628
   11da8:	stmdavs	r1!, {r3, r5, fp, sp, lr, pc}^
   11dac:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   11db0:	ldmdami	r1, {r0, r2, r9, sp}
   11db4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11db8:	ldmda	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11dbc:			; <UNDEFINED> instruction: 0xf0046861
   11dc0:	stmdbmi	lr, {r0, r4, r9, fp, ip, sp, lr, pc}
   11dc4:	stmdami	lr, {r0, r2, r9, sp}
   11dc8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11dcc:	ldmda	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11dd0:			; <UNDEFINED> instruction: 0xf0044629
   11dd4:	stmdbmi	fp, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
   11dd8:	stmdami	fp, {r0, r2, r9, sp}
   11ddc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11de0:	stmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11de4:			; <UNDEFINED> instruction: 0xf0044629
   11de8:	svclt	0x0000f9fd
   11dec:	andeq	r7, r1, lr, asr lr
   11df0:	andeq	r6, r1, r4, lsl #16
   11df4:	andeq	r7, r1, r0, ror lr
   11df8:	andeq	sl, r1, lr, asr r4
   11dfc:	andeq	r7, r1, r4, lsl lr
   11e00:	andeq	sl, r1, sl, asr #8
   11e04:	andeq	r7, r1, r4, lsr #28
   11e08:	andeq	sl, r1, r6, lsr r4
   11e0c:			; <UNDEFINED> instruction: 0x4604b510
   11e10:			; <UNDEFINED> instruction: 0xf7f06880
   11e14:	stmdavs	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   11e18:	svc	0x00eef7f0
   11e1c:	pop	{r5, r9, sl, lr}
   11e20:			; <UNDEFINED> instruction: 0xf7f04010
   11e24:	svclt	0x0000bfe7
   11e28:			; <UNDEFINED> instruction: 0x46014a1c
   11e2c:	push	{r2, r3, r4, r8, r9, fp, lr}
   11e30:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
   11e34:	strmi	fp, [r1], r8, lsl #1
   11e38:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
   11e3c:	ldrsbge	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   11e40:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   11e44:			; <UNDEFINED> instruction: 0xf04f9307
   11e48:			; <UNDEFINED> instruction: 0xf00c0300
   11e4c:			; <UNDEFINED> instruction: 0xf8dffe95
   11e50:			; <UNDEFINED> instruction: 0xf10a8054
   11e54:	ldrbmi	r0, [r4], -r0, lsr #14
   11e58:			; <UNDEFINED> instruction: 0xf81544f8
   11e5c:	strtmi	r6, [r0], -r1, lsl #22
   11e60:	strcc	r4, [r2], #-1603	; 0xfffff9bd
   11e64:	rscscc	pc, pc, #79	; 0x4f
   11e68:	strls	r2, [r0], -r1, lsl #2
   11e6c:	ldmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11e70:	ldrhle	r4, [r2, #44]!	; 0x2c
   11e74:	movwcs	r4, #2572	; 0xa0c
   11e78:	eorcc	pc, r0, sl, lsl #17
   11e7c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   11e80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11e84:	subsmi	r9, sl, r7, lsl #22
   11e88:	strbmi	sp, [r8], -r5, lsl #2
   11e8c:	pop	{r3, ip, sp, pc}
   11e90:			; <UNDEFINED> instruction: 0xf7f047f0
   11e94:			; <UNDEFINED> instruction: 0xf7f1bfaf
   11e98:	svclt	0x0000e81a
   11e9c:	andeq	sp, r2, r6, lsr lr
   11ea0:	andeq	r0, r0, r4, lsr #5
   11ea4:	andeq	r7, r1, ip, ror #27
   11ea8:	andeq	sp, r2, sl, ror #27
   11eac:	svcmi	0x00f0e92d
   11eb0:	strmi	fp, [r3], r7, lsl #1
   11eb4:	andmi	pc, r0, pc, asr #8
   11eb8:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
   11ebc:	tstls	r3, r7, lsl #12
   11ec0:	svcmi	0x0000f5b4
   11ec4:	streq	lr, [r5], -r4, lsl #20
   11ec8:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   11ecc:	svclt	0x00b49205
   11ed0:	movwcs	r2, #769	; 0x301
   11ed4:	svccc	0x00fff1b6
   11ed8:	movwcs	fp, #3852	; 0xf0c
   11edc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   11ee0:			; <UNDEFINED> instruction: 0xf0402b00
   11ee4:			; <UNDEFINED> instruction: 0xf00580ba
   11ee8:	blls	110844 <fchmod@plt+0x10d400>
   11eec:	blcs	16c060 <fchmod@plt+0x168c1c>
   11ef0:			; <UNDEFINED> instruction: 0xf0004682
   11ef4:			; <UNDEFINED> instruction: 0x465180bd
   11ef8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11efc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11f00:			; <UNDEFINED> instruction: 0xf8cd46ba
   11f04:			; <UNDEFINED> instruction: 0xf1bab010
   11f08:	ldclle	15, cr0, [r7, #-0]
   11f0c:	ldmdavs	r3, {r2, r9, fp, ip, pc}^
   11f10:	blcs	2bf58 <fchmod@plt+0x28b14>
   11f14:	sbchi	pc, r1, r0, asr #32
   11f18:	tstls	r2, r2, asr r6
   11f1c:	stc2	0, cr15, [r6], #-16
   11f20:	stmdacs	r0, {r1, r8, fp, ip, pc}
   11f24:	strbvc	lr, [r0, pc, asr #20]!
   11f28:	strmi	r4, [r6], -r3, lsl #13
   11f2c:	b	15c8ca8 <fchmod@plt+0x15c5864>
   11f30:	suble	r0, r3, r7, lsl #6
   11f34:	stmdaeq	r6, {r3, r4, r8, r9, fp, sp, lr, pc}
   11f38:	stmdbeq	r7, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   11f3c:	svclt	0x00081c6b
   11f40:	svccc	0x00fff1b4
   11f44:	blne	fe945f70 <fchmod@plt+0xfe942b2c>
   11f48:	bl	1963898 <fchmod@plt+0x1960454>
   11f4c:	ldrbne	r0, [r3, r7, lsl #10]
   11f50:	bl	1d634a8 <fchmod@plt+0x1d60064>
   11f54:	svclt	0x00b80303
   11f58:	stmdals	r3, {r1, r5, r7, r9, sl, lr}
   11f5c:	blcs	12c070 <fchmod@plt+0x128c2c>
   11f60:	bls	1863b4 <fchmod@plt+0x182f70>
   11f64:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
   11f68:	andsle	r2, fp, r2, lsl #22
   11f6c:	sbcle	r2, sl, r3, lsl #22
   11f70:	eorsle	r2, r4, r1, lsl #22
   11f74:	orrcs	r4, sl, r6, asr sl
   11f78:	movwls	r4, #2134	; 0x856
   11f7c:	blmi	15a316c <fchmod@plt+0x159fd28>
   11f80:	ldrbtmi	r3, [r8], #-548	; 0xfffffddc
   11f84:			; <UNDEFINED> instruction: 0xf004447b
   11f88:	blcs	1900ac <fchmod@plt+0x18cc68>
   11f8c:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
   11f90:	tstls	r2, sl, asr r6
   11f94:	stc2l	0, cr15, [r2, #-48]!	; 0xffffffd0
   11f98:	stmdbls	r2, {r0, r2, r9, fp, ip, pc}
   11f9c:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
   11fa0:	mvnle	r2, r2, lsl #22
   11fa4:	tstls	r2, sl, asr r6
   11fa8:	stc2	0, cr15, [sl], {4}
   11fac:	stmdacs	r0, {r1, r8, fp, ip, pc}
   11fb0:	mvnvc	lr, #323584	; 0x4f000
   11fb4:	blle	c237c4 <fchmod@plt+0xc20380>
   11fb8:			; <UNDEFINED> instruction: 0xd1a44313
   11fbc:	strmi	r9, [sl], r3, lsl #22
   11fc0:	blcs	16c134 <fchmod@plt+0x168cf0>
   11fc4:			; <UNDEFINED> instruction: 0x4650d073
   11fc8:	svc	0x0016f7f0
   11fcc:			; <UNDEFINED> instruction: 0xf1752c01
   11fd0:	ble	bd2bd8 <fchmod@plt+0xbcf794>
   11fd4:	strbmi	r4, [r9], -r0, asr #12
   11fd8:	pop	{r0, r1, r2, ip, sp, pc}
   11fdc:	usub8mi	r8, sl, r0
   11fe0:			; <UNDEFINED> instruction: 0xf00b9102
   11fe4:	stmdbls	r2, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11fe8:	ldmdami	ip!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   11fec:	ldmdbmi	ip!, {r1, r3, r7, r9, sl, lr}
   11ff0:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
   11ff4:			; <UNDEFINED> instruction: 0xf7f04479
   11ff8:			; <UNDEFINED> instruction: 0x4601ef5e
   11ffc:			; <UNDEFINED> instruction: 0xf0049812
   12000:	blls	110c64 <fchmod@plt+0x10d820>
   12004:	blcs	16c178 <fchmod@plt+0x168d34>
   12008:			; <UNDEFINED> instruction: 0x4650d056
   1200c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   12010:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   12014:	mrc	7, 7, APSR_nzcv, cr0, cr0, {7}
   12018:	pkhtbmi	lr, sl, ip, asr #15
   1201c:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
   12020:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
   12024:			; <UNDEFINED> instruction: 0xf7f04479
   12028:	strmi	lr, [r1], -r6, asr #30
   1202c:			; <UNDEFINED> instruction: 0xf0049812
   12030:			; <UNDEFINED> instruction: 0xe7e6faff
   12034:	andcs	r4, r5, #737280	; 0xb4000
   12038:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
   1203c:			; <UNDEFINED> instruction: 0xf7f04478
   12040:			; <UNDEFINED> instruction: 0x4601ef3a
   12044:			; <UNDEFINED> instruction: 0xf0049812
   12048:	b	1410b4c <fchmod@plt+0x140d708>
   1204c:	strmi	r7, [r0], r0, ror #19
   12050:	strbmi	r4, [r9], -r0, asr #12
   12054:	pop	{r0, r1, r2, ip, sp, pc}
   12058:	qsub8mi	r8, r7, r0
   1205c:	stccs	6, cr4, [r0], {32}
   12060:	svcge	0x0041f47f
   12064:	strtmi	r9, [r2], r3, lsl #22
   12068:	blcs	16c1dc <fchmod@plt+0x168d98>
   1206c:	svcge	0x0043f47f
   12070:			; <UNDEFINED> instruction: 0xf0052060
   12074:	stmdbls	r3, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   12078:	strvs	r6, [r2, #2058]	; 0x80a
   1207c:			; <UNDEFINED> instruction: 0xf00c6008
   12080:			; <UNDEFINED> instruction: 0xe738f8fd
   12084:	cmpcs	r2, fp, lsl sl
   12088:	movwls	r4, #2075	; 0x81b
   1208c:	blmi	6e327c <fchmod@plt+0x6dfe38>
   12090:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
   12094:			; <UNDEFINED> instruction: 0xf003447b
   12098:	bmi	691f9c <fchmod@plt+0x68eb58>
   1209c:	ldmdami	r9, {r0, r2, r3, r4, r7, r8, sp}
   120a0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   120a4:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
   120a8:			; <UNDEFINED> instruction: 0xf003447b
   120ac:	blls	111f88 <fchmod@plt+0x10eb44>
   120b0:			; <UNDEFINED> instruction: 0xf7ff6818
   120b4:			; <UNDEFINED> instruction: 0xe786feb9
   120b8:			; <UNDEFINED> instruction: 0xf04f9b03
   120bc:			; <UNDEFINED> instruction: 0xf04f38ff
   120c0:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
   120c4:	mrc2	7, 5, pc, cr0, cr15, {7}
   120c8:			; <UNDEFINED> instruction: 0xf7f04650
   120cc:			; <UNDEFINED> instruction: 0xe781ee96
   120d0:	andeq	r7, r1, r8, asr sp
   120d4:	strdeq	r7, [r1], -r2
   120d8:	ldrdeq	r7, [r1], -r8
   120dc:	andeq	sl, r1, r2, lsr #4
   120e0:	andeq	r7, r1, r8, asr ip
   120e4:	strdeq	sl, [r1], -r2
   120e8:	andeq	r7, r1, ip, ror #24
   120ec:	andeq	r7, r1, r6, ror #24
   120f0:	ldrdeq	sl, [r1], -r8
   120f4:	andeq	r7, r1, r8, asr #24
   120f8:	andeq	r7, r1, r2, ror #23
   120fc:	andeq	r7, r1, r8, asr #23
   12100:	andeq	r7, r1, r2, lsr ip
   12104:	andeq	r7, r1, lr, asr #23
   12108:			; <UNDEFINED> instruction: 0x00017bb4
   1210c:	mvnsmi	lr, sp, lsr #18
   12110:	addlt	r2, r2, r5, lsl #20
   12114:	stmdavc	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12118:	bcs	146138 <fchmod@plt+0x142cf4>
   1211c:			; <UNDEFINED> instruction: 0x4638d11a
   12120:	andlt	r4, r2, r1, asr #12
   12124:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12128:	rsbcs	r4, r0, r4, lsl #12
   1212c:			; <UNDEFINED> instruction: 0xf005460d
   12130:			; <UNDEFINED> instruction: 0x4606f931
   12134:			; <UNDEFINED> instruction: 0xf00c6585
   12138:	strtmi	pc, [r1], -r1, lsr #17
   1213c:			; <UNDEFINED> instruction: 0x4630463a
   12140:	stc2	0, cr15, [ip], {12}
   12144:			; <UNDEFINED> instruction: 0xf7ff4630
   12148:	ldrtmi	pc, [r8], -pc, ror #28	; <UNPREDICTABLE>
   1214c:	andlt	r4, r2, r1, asr #12
   12150:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12154:	cmpcs	r2, r5, lsl #22
   12158:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   1215c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
   12160:	blmi	1239d0 <fchmod@plt+0x12058c>
   12164:	ldrbtmi	r3, [fp], #-524	; 0xfffffdf4
   12168:			; <UNDEFINED> instruction: 0xff56f003
   1216c:	andeq	r7, r1, sl, ror fp
   12170:	andeq	r7, r1, r6, lsl fp
   12174:	strdeq	r7, [r1], -r6
   12178:	mvnsmi	lr, #737280	; 0xb4000
   1217c:			; <UNDEFINED> instruction: 0xf8dfb08d
   12180:			; <UNDEFINED> instruction: 0x460cc058
   12184:	ldrmi	r9, [r6], -r5
   12188:	ldrbtmi	r9, [ip], #3864	; 0xf18
   1218c:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12190:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
   12194:	strls	sl, [r2, -r7, lsl #18]
   12198:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1219c:			; <UNDEFINED> instruction: 0x5714e9dd
   121a0:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   121a4:	andls	r6, fp, r0, lsl #16
   121a8:	andeq	pc, r0, pc, asr #32
   121ac:	stmib	sp, {r0, r2, fp, sp, pc}^
   121b0:	strls	r6, [r6], #-775	; 0xfffffcf9
   121b4:	strpl	lr, [r9, -sp, asr #19]
   121b8:	mrc2	7, 3, pc, cr8, cr15, {7}
   121bc:	blmi	1e49e4 <fchmod@plt+0x1e15a0>
   121c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   121c4:	blls	2ec234 <fchmod@plt+0x2e8df0>
   121c8:	qaddle	r4, sl, r2
   121cc:	pop	{r0, r2, r3, ip, sp, pc}
   121d0:			; <UNDEFINED> instruction: 0xf7f083f0
   121d4:	svclt	0x0000ee7c
   121d8:	ldrdeq	sp, [r2], -lr
   121dc:	andeq	r0, r0, r4, lsr #5
   121e0:	andeq	sp, r2, r8, lsr #21
   121e4:	mvnsmi	lr, #737280	; 0xb4000
   121e8:			; <UNDEFINED> instruction: 0xf8dfb08d
   121ec:			; <UNDEFINED> instruction: 0x460cc058
   121f0:	ldrmi	r9, [r6], -r5
   121f4:	ldrbtmi	r9, [ip], #3864	; 0xf18
   121f8:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   121fc:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
   12200:	strls	sl, [r2, -r7, lsl #18]
   12204:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   12208:			; <UNDEFINED> instruction: 0x5714e9dd
   1220c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   12210:	andls	r6, fp, r0, lsl #16
   12214:	andeq	pc, r0, pc, asr #32
   12218:	stmib	sp, {r0, r2, fp, sp, pc}^
   1221c:	strls	r6, [r6], #-775	; 0xfffffcf9
   12220:	strpl	lr, [r9, -sp, asr #19]
   12224:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   12228:	blmi	1e4a50 <fchmod@plt+0x1e160c>
   1222c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12230:	blls	2ec2a0 <fchmod@plt+0x2e8e5c>
   12234:	qaddle	r4, sl, r2
   12238:	pop	{r0, r2, r3, ip, sp, pc}
   1223c:			; <UNDEFINED> instruction: 0xf7f083f0
   12240:	svclt	0x0000ee46
   12244:	andeq	sp, r2, r2, ror sl
   12248:	andeq	r0, r0, r4, lsr #5
   1224c:	andeq	sp, r2, ip, lsr sl
   12250:	strdlt	fp, [sp], r0
   12254:	strmi	r4, [lr], -fp, lsr #30
   12258:	stmdbmi	fp!, {r1, r2, r8, ip, pc}
   1225c:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   12260:	stmdavs	r9, {r1, r4, r8, r9, sl, fp, ip, pc}
   12264:			; <UNDEFINED> instruction: 0xf04f910b
   12268:	andls	r0, r5, r0, lsl #2
   1226c:	teqle	sl, r0, lsl #28
   12270:	tstls	r0, r1, lsl #2
   12274:			; <UNDEFINED> instruction: 0x461d4614
   12278:	mrc	7, 4, APSR_nzcv, cr8, cr0, {7}
   1227c:	svclt	0x00083101
   12280:	svccc	0x00fff1b0
   12284:	bmi	8862b8 <fchmod@plt+0x882e74>
   12288:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   1228c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12290:	subsmi	r9, sl, fp, lsl #22
   12294:			; <UNDEFINED> instruction: 0x4620d133
   12298:	andlt	r4, sp, r9, lsr #12
   1229c:			; <UNDEFINED> instruction: 0xf7f0bdf0
   122a0:	stmdavs	r3, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   122a4:	andle	r2, sp, sp, lsl fp
   122a8:	andcs	r4, r5, #409600	; 0x64000
   122ac:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
   122b0:			; <UNDEFINED> instruction: 0xf7f04478
   122b4:	strmi	lr, [r1], -r0, lsl #28
   122b8:			; <UNDEFINED> instruction: 0xf0044638
   122bc:			; <UNDEFINED> instruction: 0x17c5f9b9
   122c0:	strb	r4, [r0, r4, lsl #12]!
   122c4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   122c8:	stmdbge	r9, {r0, r1, r2, r9, fp, sp, pc}
   122cc:	strls	sl, [r2, -r5, lsl #16]
   122d0:	movwcs	r2, #17411	; 0x4403
   122d4:	strls	r9, [r7], -r8, lsl #8
   122d8:	movwls	r9, #42505	; 0xa609
   122dc:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
   122e0:	strmi	r4, [sp], -r4, lsl #12
   122e4:	bmi	34c228 <fchmod@plt+0x348de4>
   122e8:	orrvc	pc, r9, pc, asr #8
   122ec:	stmdami	ip, {r0, r1, r3, r8, r9, fp, lr}
   122f0:	eorscc	r4, r4, #2046820352	; 0x7a000000
   122f4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   122f8:			; <UNDEFINED> instruction: 0xf0039600
   122fc:			; <UNDEFINED> instruction: 0xf7f0fe8d
   12300:	svclt	0x0000ede6
   12304:	andeq	sp, r2, ip, lsl #20
   12308:	andeq	r0, r0, r4, lsr #5
   1230c:	ldrdeq	sp, [r2], -lr
   12310:	andeq	r7, r1, r6, lsl sl
   12314:	andeq	r9, r1, r4, ror #30
   12318:	andeq	r7, r1, r4, ror #19
   1231c:	andeq	r7, r1, r8, ror #18
   12320:	andeq	r7, r1, lr, ror r9
   12324:	sbclt	r4, r0, #4, 22	; 0x1000
   12328:			; <UNDEFINED> instruction: 0xf833447b
   1232c:	andmi	r3, fp, #16
   12330:	andcs	fp, r1, r4, lsl pc
   12334:	ldrbmi	r2, [r0, -r0]!
   12338:	andeq	r7, r1, ip, ror #19
   1233c:	stmdavs	ip, {r4, r8, sl, ip, sp, pc}
   12340:			; <UNDEFINED> instruction: 0xf7f16820
   12344:	stmdavs	r0!, {r1, r4, r6, fp, sp, lr, pc}^
   12348:			; <UNDEFINED> instruction: 0x4010e8bd
   1234c:	stmdalt	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12350:			; <UNDEFINED> instruction: 0xf7f06808
   12354:	svclt	0x0000bf65
   12358:			; <UNDEFINED> instruction: 0xf7f16808
   1235c:	svclt	0x0000b85f
   12360:	ldmdavs	r8, {r0, r1, r3, fp, sp, lr}
   12364:	ldmdalt	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12368:			; <UNDEFINED> instruction: 0xf7f06808
   1236c:	svclt	0x0000bdc1
   12370:	andcc	lr, r2, #208, 18	; 0x340000
   12374:	bne	ff4de780 <fchmod@plt+0xff4db33c>
   12378:	blle	22dac <fchmod@plt+0x1f968>
   1237c:	ldrmi	r4, [r1], #-1904	; 0xfffff890
   12380:			; <UNDEFINED> instruction: 0x4604b510
   12384:	stmdbvs	r0, {r0, r1, r3, r6}
   12388:	rscvs	r0, r3, r9, asr #1
   1238c:			; <UNDEFINED> instruction: 0xf812f005
   12390:	ldflts	f6, [r0, #-128]	; 0xffffff80
   12394:			; <UNDEFINED> instruction: 0x4604b538
   12398:	cmplt	r2, r1, asr #32
   1239c:	strcs	r6, [r0, #-2]
   123a0:	eorcs	r2, r8, sl, lsl #6
   123a4:	rscvs	r6, r3, r5, lsr #1
   123a8:			; <UNDEFINED> instruction: 0xfff4f004
   123ac:	andvs	r6, r5, r0, lsr #2
   123b0:			; <UNDEFINED> instruction: 0x4608bd38
   123b4:	blx	1e4e3da <fchmod@plt+0x1e4af96>
   123b8:	ldrb	r6, [r0, r0, lsr #32]!
   123bc:	strcs	fp, [r0, #-1336]	; 0xfffffac8
   123c0:	stmib	r0, {r2, r9, sl, lr}^
   123c4:	stmib	r0, {r8, sl, ip, lr}^
   123c8:	stmdbvs	r0, {r1, r8, sl, ip, lr}
   123cc:	ldc	7, cr15, [r4, #-960]	; 0xfffffc40
   123d0:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
   123d4:			; <UNDEFINED> instruction: 0x4604b538
   123d8:	tstcs	r1, sp, lsl #12
   123dc:			; <UNDEFINED> instruction: 0xffc8f7ff
   123e0:	stmdbvs	r2!, {r0, r1, r5, r7, fp, sp, lr}
   123e4:	mrane	r2, r9, acc0
   123e8:	bl	aa674 <fchmod@plt+0xa7230>
   123ec:			; <UNDEFINED> instruction: 0xf8420183
   123f0:	subvs	r5, r8, r3, lsr #32
   123f4:	svclt	0x0000bd38
   123f8:			; <UNDEFINED> instruction: 0x460eb5f8
   123fc:	strmi	r6, [r7], -r9, lsl #16
   12400:			; <UNDEFINED> instruction: 0x4632b1f9
   12404:			; <UNDEFINED> instruction: 0xf8522100
   12408:	strmi	r5, [ip], -r4, lsl #30
   1240c:	stfcss	f3, [r0, #-4]
   12410:			; <UNDEFINED> instruction: 0x4638d1f9
   12414:	streq	lr, [r4, #2822]	; 0xb06
   12418:			; <UNDEFINED> instruction: 0xffaaf7ff
   1241c:			; <UNDEFINED> instruction: 0xf8d768b8
   12420:	svcne	0x0033c010
   12424:	addeq	lr, r0, #12, 22	; 0x3000
   12428:	svcne	0x0004f853
   1242c:			; <UNDEFINED> instruction: 0xf842429d
   12430:	mvnsle	r1, r4, lsl #22
   12434:	movwcs	r3, #1
   12438:	adcsvs	r4, ip, r4, lsl #8
   1243c:	eorcc	pc, r4, ip, asr #16
   12440:			; <UNDEFINED> instruction: 0xf7ffbdf8
   12444:			; <UNDEFINED> instruction: 0xf8d7ff95
   12448:	ldmvs	ip!, {r4, lr, pc}
   1244c:			; <UNDEFINED> instruction: 0xf84c2300
   12450:	ldcllt	0, cr3, [r8, #144]!	; 0x90
   12454:	blmi	864cdc <fchmod@plt+0x861898>
   12458:	ldrlt	r4, [r0, #1146]!	; 0x47a
   1245c:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
   12460:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   12464:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   12468:			; <UNDEFINED> instruction: 0xf04f9301
   1246c:	stcne	3, cr0, [fp, #-0]
   12470:	movtlt	r9, #37632	; 0x9300
   12474:	movwcc	r2, #16640	; 0x4100
   12478:	strmi	r9, [ip], -r0, lsl #6
   1247c:			; <UNDEFINED> instruction: 0xf8533101
   12480:	bcs	1d498 <fchmod@plt+0x1a054>
   12484:			; <UNDEFINED> instruction: 0x4638d1f7
   12488:			; <UNDEFINED> instruction: 0xff72f7ff
   1248c:			; <UNDEFINED> instruction: 0xf8d768b8
   12490:	svcne	0x002bc010
   12494:	streq	lr, [r4, #2821]	; 0xb05
   12498:	addeq	lr, r0, #12, 22	; 0x3000
   1249c:	svcne	0x0004f853
   124a0:			; <UNDEFINED> instruction: 0xf842429d
   124a4:	mvnsle	r1, r4, lsl #22
   124a8:	strmi	r3, [r4], #-1
   124ac:	bmi	32a7a4 <fchmod@plt+0x327360>
   124b0:			; <UNDEFINED> instruction: 0xf84c2300
   124b4:	blmi	25e54c <fchmod@plt+0x25b108>
   124b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   124bc:	blls	6c52c <fchmod@plt+0x690e8>
   124c0:	qaddle	r4, sl, r7
   124c4:	ldclt	0, cr11, [r0, #8]!
   124c8:			; <UNDEFINED> instruction: 0xff52f7ff
   124cc:			; <UNDEFINED> instruction: 0xc010f8d7
   124d0:			; <UNDEFINED> instruction: 0xe7ec68bc
   124d4:	ldcl	7, cr15, [sl], #960	; 0x3c0
   124d8:	andeq	sp, r2, r0, lsl r8
   124dc:	andeq	r0, r0, r4, lsr #5
   124e0:			; <UNDEFINED> instruction: 0x0002d7b0
   124e4:	bmi	3ff528 <fchmod@plt+0x3fc0e4>
   124e8:	addlt	fp, r3, r0, lsl #10
   124ec:	blmi	3bc904 <fchmod@plt+0x3b94c0>
   124f0:			; <UNDEFINED> instruction: 0xf851447a
   124f4:	ldmpl	r3, {r2, r8, r9, fp}^
   124f8:	movwls	r6, #6171	; 0x181b
   124fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12500:			; <UNDEFINED> instruction: 0xf7ff9100
   12504:	bmi	2923a8 <fchmod@plt+0x28ef64>
   12508:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1250c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12510:	subsmi	r9, sl, r1, lsl #22
   12514:	andlt	sp, r3, r4, lsl #2
   12518:	bl	150694 <fchmod@plt+0x14d250>
   1251c:	ldrbmi	fp, [r0, -r4]!
   12520:	ldcl	7, cr15, [r4], {240}	; 0xf0
   12524:	andeq	sp, r2, r8, ror r7
   12528:	andeq	r0, r0, r4, lsr #5
   1252c:	andeq	sp, r2, lr, asr r7
   12530:	strmi	r6, [r4], -r1, lsl #18
   12534:	stmdavs	r0, {r3, r8, sl, ip, sp, pc}^
   12538:	stc	7, cr15, [r4], {240}	; 0xf0
   1253c:	stmdami	r6, {r0, r2, r8, fp, lr}
   12540:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12544:			; <UNDEFINED> instruction: 0xf7f04478
   12548:	ldmib	r4, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}^
   1254c:			; <UNDEFINED> instruction: 0xf0031200
   12550:	svclt	0x0000fe49
   12554:	andeq	r6, r1, lr, lsr r3
   12558:	ldrdeq	r9, [r1], -r0
   1255c:	strmi	fp, [sp], -r0, lsl #10
   12560:	strmi	fp, [r4], -r3, lsl #1
   12564:	bmi	57ebec <fchmod@plt+0x57b7a8>
   12568:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
   1256c:	andcs	r4, r0, r9, ror r4
   12570:	andls	r4, r0, r3, lsr #12
   12574:			; <UNDEFINED> instruction: 0xf7f04608
   12578:	ldmdbmi	r2, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
   1257c:	andcs	r4, r5, #1179648	; 0x120000
   12580:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12584:	ldc	7, cr15, [r6], {240}	; 0xf0
   12588:	strtmi	r4, [r9], -r2, lsr #12
   1258c:	cdp2	0, 2, cr15, cr10, cr3, {0}
   12590:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   12594:	stcl	7, cr15, [ip, #-960]	; 0xfffffc40
   12598:	cmplt	r8, r1, lsl #12
   1259c:	tstlt	r3, r3, lsl #16
   125a0:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   125a4:	bmi	30c538 <fchmod@plt+0x3090f4>
   125a8:	ldrbtmi	r4, [sl], #-2315	; 0xfffff6f5
   125ac:			; <UNDEFINED> instruction: 0xe7de4479
   125b0:	stmdbmi	fp, {r1, r3, r9, fp, lr}
   125b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   125b8:	svclt	0x0000e7d9
   125bc:	andeq	r7, r1, lr, lsr #19
   125c0:	andeq	r2, r1, r4, lsl r0
   125c4:	andeq	r6, r1, r0, lsl #6
   125c8:	muleq	r1, r2, ip
   125cc:	andeq	r7, r1, sl, lsl #19
   125d0:	andeq	r7, r1, r2, ror r9
   125d4:	andeq	r7, r1, sl, ror #18
   125d8:	ldrdeq	r1, [r1], -r4
   125dc:	andeq	r7, r1, r0, ror #18
   125e0:	andeq	r1, r1, sl, asr #31
   125e4:	tstlt	r8, r8, lsl #10
   125e8:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   125ec:	stclt	0, cr6, [r8, #-64]	; 0xffffffc0
   125f0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   125f4:	ldc	7, cr15, [ip, #-960]	; 0xfffffc40
   125f8:	blmi	1fea60 <fchmod@plt+0x1fb61c>
   125fc:	andsvs	r4, r8, fp, ror r4
   12600:	blmi	1c1a28 <fchmod@plt+0x1be5e4>
   12604:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
   12608:	andsvs	r4, r8, r8, ror r4
   1260c:	svclt	0x0000bd08
   12610:	muleq	r2, r2, sl
   12614:	strdeq	r3, [r1], -r6
   12618:	andeq	sp, r2, r0, lsl #21
   1261c:	andeq	sp, r2, r6, ror sl
   12620:	strdeq	r3, [r1], -r4
   12624:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   12628:			; <UNDEFINED> instruction: 0x47706818
   1262c:	andeq	sp, r2, r6, asr sl
   12630:	strmi	r4, [r2], -r3, lsl #22
   12634:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
   12638:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   1263c:	cdplt	0, 4, cr15, cr10, cr8, {0}
   12640:	andeq	sp, r2, r6, asr #20
   12644:	andeq	r7, r1, ip, ror #17
   12648:			; <UNDEFINED> instruction: 0xf100b5f8
   1264c:			; <UNDEFINED> instruction: 0x46050713
   12650:	teqlt	r8, #192, 24	; 0xc000
   12654:	tsteq	r1, #111	; 0x6f	; <UNPREDICTABLE>
   12658:	blne	1763f50 <fchmod@plt+0x1760b0c>
   1265c:	stmdbne	lr!, {r0, r1, sp, lr, pc}
   12660:	svceq	0x0001f814
   12664:			; <UNDEFINED> instruction: 0x2120b128
   12668:	mrc2	7, 2, pc, cr12, cr15, {7}
   1266c:	mvnsle	r2, r0, lsl #16
   12670:	mcrcs	13, 0, fp, cr10, cr8, {7}
   12674:	blmi	4c96dc <fchmod@plt+0x4c6298>
   12678:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1267c:	svclt	0x00041c62
   12680:	andcs	r6, r1, lr, lsl r0
   12684:	adcsmi	sp, r4, #244	; 0xf4
   12688:	andcs	fp, r1, r8, lsl #30
   1268c:	stmdbmi	sp, {r4, r5, r6, r7, ip, lr, pc}
   12690:	stmdami	sp, {r0, r2, r9, sp}
   12694:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12698:	stc	7, cr15, [ip], {240}	; 0xf0
   1269c:	ldrtmi	r4, [r1], -r2, lsr #12
   126a0:	stc2	0, cr15, [r2, #12]
   126a4:	strb	r4, [r6, r6, lsl #12]!
   126a8:	andcs	r4, r5, #8, 18	; 0x20000
   126ac:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   126b0:			; <UNDEFINED> instruction: 0xf7f04478
   126b4:	ldrtmi	lr, [r2], -r0, lsl #24
   126b8:	movwcs	r4, #42553	; 0xa639
   126bc:	ldc2l	0, cr15, [r4, #-12]!
   126c0:			; <UNDEFINED> instruction: 0x0002dcb4
   126c4:	andeq	r7, r1, ip, ror #17
   126c8:	andeq	r9, r1, lr, ror fp
   126cc:	andeq	r7, r1, lr, ror r8
   126d0:	andeq	r9, r1, r4, ror #22
   126d4:	ldrblt	r4, [r8, #2606]!	; 0xa2e
   126d8:	blmi	ba38c8 <fchmod@plt+0xba0484>
   126dc:	stmdbmi	pc!, {r1, r2, r3, r5, r8, sl, fp, lr}	; <UNPREDICTABLE>
   126e0:	ldrbtmi	r5, [sp], #-2263	; 0xfffff729
   126e4:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   126e8:	movwcc	r6, #6203	; 0x183b
   126ec:			; <UNDEFINED> instruction: 0xf7f0603b
   126f0:	adcvs	lr, r8, r0, lsl #28
   126f4:			; <UNDEFINED> instruction: 0xf7f0b318
   126f8:	stmdavs	r9!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   126fc:			; <UNDEFINED> instruction: 0xff72f004
   12700:			; <UNDEFINED> instruction: 0xf44f4e27
   12704:	ldrbtmi	r7, [lr], #-1024	; 0xfffffc00
   12708:	andcs	r6, r9, #11206656	; 0xab0000
   1270c:	ldrtmi	r2, [r0], -r1, lsl #2
   12710:	mcrr	7, 15, pc, r0, cr0	; <UNPREDICTABLE>
   12714:	mvnsle	r3, r1, lsl #24
   12718:	ldrtmi	r6, [r0], -lr, lsr #17
   1271c:	bl	1e506e4 <fchmod@plt+0x1e4d2a0>
   12720:			; <UNDEFINED> instruction: 0x4630bb58
   12724:	bl	12506ec <fchmod@plt+0x124d2a8>
   12728:	stmiavs	r8!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
   1272c:	strtmi	r4, [r1], -r2, lsr #12
   12730:	mrc	7, 0, APSR_nzcv, cr8, cr0, {7}
   12734:	ldmdavs	fp!, {r3, r5, r6, r8, fp, ip, sp, pc}
   12738:	eorsvs	r3, fp, r1, lsl #22
   1273c:	ldmdbmi	r9, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   12740:	ldmdami	r9, {r0, r2, r9, sp}
   12744:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12748:	bl	fed50710 <fchmod@plt+0xfed4d2cc>
   1274c:			; <UNDEFINED> instruction: 0xf0036869
   12750:	ldmdbmi	r6, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   12754:	ldmdami	r6, {r0, r2, r9, sp}
   12758:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1275c:	bl	fead0724 <fchmod@plt+0xfeacd2e0>
   12760:			; <UNDEFINED> instruction: 0xf0036869
   12764:	ldmdbmi	r3, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   12768:	ldmdami	r3, {r0, r2, r9, sp}
   1276c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12770:	bl	fe850738 <fchmod@plt+0xfe84d2f4>
   12774:			; <UNDEFINED> instruction: 0xf0036869
   12778:	ldmdbmi	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   1277c:	ldmdami	r0, {r0, r2, r9, sp}
   12780:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12784:	bl	fe5d074c <fchmod@plt+0xfe5cd308>
   12788:			; <UNDEFINED> instruction: 0xf0036869
   1278c:	svclt	0x0000fd2b
   12790:	muleq	r2, r0, r5
   12794:	muleq	r0, r0, r3
   12798:	andeq	sp, r2, sl, asr #24
   1279c:	andeq	sp, r0, ip, lsl #22
   127a0:	andeq	r7, r1, r6, ror #17
   127a4:	andeq	r7, r1, ip, lsl #17
   127a8:	andeq	r9, r1, lr, asr #21
   127ac:	andeq	r7, r1, ip, ror #17
   127b0:			; <UNDEFINED> instruction: 0x00019aba
   127b4:			; <UNDEFINED> instruction: 0x000178b0
   127b8:	andeq	r9, r1, r6, lsr #21
   127bc:	andeq	r7, r1, r8, ror r8
   127c0:	muleq	r1, r2, sl
   127c4:	cfldr32mi	mvfx11, [r2], {56}	; 0x38
   127c8:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   127cc:	strcc	r4, [r8], #-1147	; 0xfffffb85
   127d0:	and	r3, r1, ip, lsl #6
   127d4:	stccc	8, cr15, [r4], {84}	; 0x54
   127d8:			; <UNDEFINED> instruction: 0xf7f06818
   127dc:	ldmdb	r4, {r1, r2, r3, r8, r9, fp, sp, lr, pc}^
   127e0:			; <UNDEFINED> instruction: 0xf7ff0502
   127e4:	eorvs	pc, r8, r5, lsr #30
   127e8:	blcc	250940 <fchmod@plt+0x24d4fc>
   127ec:	mvnsle	r2, r0, lsl #22
   127f0:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
   127f4:			; <UNDEFINED> instruction: 0xf7f06920
   127f8:	andcc	lr, pc, ip, ror ip	; <UNPREDICTABLE>
   127fc:	stc2l	0, cr15, [sl, #16]
   12800:	cmnvs	r0, r1, lsr #18
   12804:	bl	13d07cc <fchmod@plt+0x13cd388>
   12808:	strvc	r2, [r3, -r1, lsl #6]!
   1280c:	ldflts	f6, [r8, #-640]!	; 0xfffffd80
   12810:	andeq	ip, r2, r6, lsl r3
   12814:	andeq	sp, r2, r0, ror #22
   12818:	andeq	sp, r2, sl, lsr fp
   1281c:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
   12820:	cfstrsmi	mvf4, [ip], {123}	; 0x7b
   12824:	strcs	r3, [r0], -ip, lsl #6
   12828:	and	r4, r0, ip, ror r4
   1282c:	ldmdavs	r8, {r0, r1, r5, r6, fp, sp, lr}
   12830:	b	ff8d07f8 <fchmod@plt+0xff8cd3b4>
   12834:	andsvs	r6, lr, r3, ror #16
   12838:	svcpl	0x0008f854
   1283c:	mvnsle	r2, r0, lsl #26
   12840:	ldrbtmi	r4, [ip], #-3077	; 0xfffff3fb
   12844:			; <UNDEFINED> instruction: 0xf7f06960
   12848:			; <UNDEFINED> instruction: 0x7725ead8
   1284c:	svclt	0x0000bd70
   12850:	andeq	sp, r2, ip, lsl #22
   12854:			; <UNDEFINED> instruction: 0x0002c2b8
   12858:	andeq	sp, r2, sl, ror #21
   1285c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   12860:	stmdblt	r3, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
   12864:	ldrbmi	lr, [r0, -lr, lsr #15]!
   12868:	andeq	sp, r2, lr, asr #21
   1286c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   12870:	tstlt	r3, fp, lsl pc
   12874:			; <UNDEFINED> instruction: 0x4770e7d2
   12878:			; <UNDEFINED> instruction: 0x0002dabe
   1287c:	blmi	5ffd64 <fchmod@plt+0x5fc920>
   12880:	ldrbtmi	r4, [fp], #-3351	; 0xfffff2e9
   12884:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
   12888:	stclne	8, cr6, [r2], #-932	; 0xfffffc5c
   1288c:	strtmi	sp, [r0], -sl
   12890:			; <UNDEFINED> instruction: 0xf916f004
   12894:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   12898:	movwcc	r6, #6171	; 0x181b
   1289c:	andle	r4, sl, r5, lsl #12
   128a0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   128a4:	tstcs	r0, r8, lsl #12
   128a8:	bl	fec50870 <fchmod@plt+0xfec4d42c>
   128ac:	strmi	r1, [r4], -r3, asr #24
   128b0:	stmiavs	r9!, {r1, r2, ip, lr, pc}^
   128b4:	strtmi	lr, [r0], -fp, ror #15
   128b8:	ldc	7, cr15, [r6, #960]	; 0x3c0
   128bc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   128c0:	andcs	r4, r5, #147456	; 0x24000
   128c4:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   128c8:			; <UNDEFINED> instruction: 0xf7f04478
   128cc:			; <UNDEFINED> instruction: 0x4604eaf4
   128d0:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   128d4:	strtmi	r4, [r0], -r1, lsl #12
   128d8:	stc2	0, cr15, [r4], {3}
   128dc:	strdeq	sp, [r2], -lr
   128e0:	andeq	sp, r2, r8, lsr #21
   128e4:	andeq	sp, r2, sl, ror #15
   128e8:	andeq	r7, r1, lr, lsr #15
   128ec:	andeq	r9, r1, ip, asr #18
   128f0:	cfstr32mi	mvfx11, [r6], #-64	; 0xffffffc0
   128f4:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   128f8:	blle	5d500 <fchmod@plt+0x5a0bc>
   128fc:	ldclt	0, cr2, [r0, #-4]
   12900:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   12904:	bl	fe5508cc <fchmod@plt+0xfe54d488>
   12908:			; <UNDEFINED> instruction: 0xf04fb1c8
   1290c:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
   12910:			; <UNDEFINED> instruction: 0xf44f4b20
   12914:	vqsub.s8	<illegal reg q11.5>, q8, q4
   12918:	ldrbtmi	r2, [fp], #-322	; 0xfffffebe
   1291c:			; <UNDEFINED> instruction: 0xf7f068d8
   12920:	blmi	78d700 <fchmod@plt+0x78a2bc>
   12924:	andsvs	r4, r8, fp, ror r4
   12928:	mvnle	r3, r1
   1292c:	stc	7, cr15, [ip], {240}	; 0xf0
   12930:	blcs	6c944 <fchmod@plt+0x69500>
   12934:	blcs	38259c <fchmod@plt+0x37f158>
   12938:	andcs	sp, r0, r2, lsr #2
   1293c:	blmi	601d84 <fchmod@plt+0x5fe940>
   12940:	sbcsvc	pc, r8, #1325400064	; 0x4f000000
   12944:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
   12948:	bvs	623b3c <fchmod@plt+0x6206f8>
   1294c:	bl	17d0914 <fchmod@plt+0x17cd4d0>
   12950:	andcc	r6, r1, r0, rrx
   12954:			; <UNDEFINED> instruction: 0xf7f0d1dc
   12958:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1295c:	svclt	0x00182b01
   12960:	rscle	r2, sl, sp, lsl #22
   12964:	andcs	r4, r5, #229376	; 0x38000
   12968:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   1296c:			; <UNDEFINED> instruction: 0xf7f04478
   12970:	strmi	lr, [r4], -r2, lsr #21
   12974:	mrc2	7, 2, pc, cr6, cr15, {7}
   12978:	strtmi	r4, [r0], -r1, lsl #12
   1297c:	ldc2	0, cr15, [r2], #-12
   12980:	andcs	r4, r5, #147456	; 0x24000
   12984:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   12988:			; <UNDEFINED> instruction: 0xe7f04478
   1298c:	andeq	sp, r2, ip, lsl #15
   12990:	andeq	r7, r1, lr, lsr #15
   12994:	andeq	sp, r2, r2, lsl sl
   12998:	andeq	sp, r2, ip, asr r7
   1299c:	andeq	sp, r2, r4, ror #19
   129a0:	andeq	r7, r1, lr, asr r7
   129a4:	andeq	r9, r1, r8, lsr #17
   129a8:	andeq	r7, r1, lr, ror r7
   129ac:	andeq	r9, r1, ip, lsl #17
   129b0:			; <UNDEFINED> instruction: 0xf7ffb570
   129b4:	teqlt	r8, #628	; 0x274	; <UNPREDICTABLE>
   129b8:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
   129bc:	movwcc	r6, #6243	; 0x1863
   129c0:	blmi	686a04 <fchmod@plt+0x6835c0>
   129c4:	ldmdbmi	r9, {r0, r2, r9, sp}
   129c8:	ldrbtmi	r4, [fp], #-2073	; 0xfffff7e7
   129cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   129d0:			; <UNDEFINED> instruction: 0xf7f06a1d
   129d4:	tstcs	r0, r0, ror sl
   129d8:	strmi	r4, [r3], -sl, lsr #12
   129dc:			; <UNDEFINED> instruction: 0xf0041d20
   129e0:	blmi	550cc4 <fchmod@plt+0x54d880>
   129e4:	ldmdbmi	r4, {r0, r2, r9, sp}
   129e8:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
   129ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   129f0:			; <UNDEFINED> instruction: 0xf7f068dc
   129f4:	tstcs	r0, r0, ror #20
   129f8:	pop	{r1, r5, r9, sl, lr}
   129fc:			; <UNDEFINED> instruction: 0x46034070
   12a00:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   12a04:	stmialt	r4!, {r2, ip, sp, lr, pc}
   12a08:	andcs	r4, r5, #229376	; 0x38000
   12a0c:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   12a10:			; <UNDEFINED> instruction: 0xf7f04478
   12a14:			; <UNDEFINED> instruction: 0x4604ea50
   12a18:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   12a1c:	strtmi	r4, [r0], -r1, lsl #12
   12a20:	blx	ff0cea36 <fchmod@plt+0xff0cb5f2>
   12a24:	andeq	sp, r2, r6, asr #13
   12a28:	andeq	sp, r2, r2, ror #18
   12a2c:			; <UNDEFINED> instruction: 0x000177bc
   12a30:	andeq	r9, r1, r6, asr #16
   12a34:	andeq	sp, r2, r2, asr #18
   12a38:			; <UNDEFINED> instruction: 0x000177b0
   12a3c:	andeq	r9, r1, r6, lsr #16
   12a40:	andeq	sp, r2, lr, ror r6
   12a44:	andeq	r7, r1, r6, lsr r7
   12a48:	andeq	r9, r1, r4, lsl #16
   12a4c:	andcs	fp, r1, r8, lsl #10
   12a50:	blx	fe3cea64 <fchmod@plt+0xfe3cb620>
   12a54:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   12a58:	movwcc	r6, #6235	; 0x185b
   12a5c:	andcs	sp, r1, r2
   12a60:	blx	fe1cea74 <fchmod@plt+0xfe1cb630>
   12a64:			; <UNDEFINED> instruction: 0xf04f4b04
   12a68:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   12a6c:	andcs	lr, r0, #3194880	; 0x30c000
   12a70:	svclt	0x0000bd08
   12a74:	andeq	sp, r2, sl, lsr #12
   12a78:	andeq	sp, r2, r6, lsl r6
   12a7c:	ldmibmi	sl, {r0, r3, r4, r7, r8, r9, fp, lr}
   12a80:	ldrbtmi	r4, [fp], #-2714	; 0xfffff566
   12a84:	svcvc	0x001b4479
   12a88:	mvnsmi	lr, sp, lsr #18
   12a8c:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
   12a90:	cdpmi	6, 9, cr4, cr7, cr4, {0}
   12a94:	andls	r6, r5, #1179648	; 0x120000
   12a98:	andeq	pc, r0, #79	; 0x4f
   12a9c:	stmdblt	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   12aa0:	mrc2	7, 4, pc, cr0, cr15, {7}
   12aa4:			; <UNDEFINED> instruction: 0xf4244b93
   12aa8:	vst3.16	{d4,d6,d8}, [r4 :256]
   12aac:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
   12ab0:	sfmcs	f6, 4, [r4, #-368]	; 0xfffffe90
   12ab4:	mrshi	pc, R10_fiq	; <UNPREDICTABLE>
   12ab8:			; <UNDEFINED> instruction: 0xf005e8df
   12abc:	stceq	3, cr0, [sp, #-616]	; 0xfffffd98
   12ac0:			; <UNDEFINED> instruction: 0xf7f00003
   12ac4:	stmdacs	r0, {r7, r8, fp, sp, lr, pc}
   12ac8:	adcshi	pc, sp, r0, asr #32
   12acc:	b	1150a94 <fchmod@plt+0x114d650>
   12ad0:			; <UNDEFINED> instruction: 0xf0402800
   12ad4:			; <UNDEFINED> instruction: 0xf7ff80b8
   12ad8:	smlatbcs	r2, r5, sp, pc	; <UNPREDICTABLE>
   12adc:	bl	fe6d0aa4 <fchmod@plt+0xfe6cd660>
   12ae0:	rsbsle	r2, ip, r0, lsl #16
   12ae4:	bl	c50aac <fchmod@plt+0xc4d668>
   12ae8:	blcs	36cafc <fchmod@plt+0x3696b8>
   12aec:	sbchi	pc, r8, r0, asr #32
   12af0:			; <UNDEFINED> instruction: 0xf0002d03
   12af4:	blmi	fe032e48 <fchmod@plt+0xfe02fa04>
   12af8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   12afc:	svcmi	0x007f609a
   12b00:			; <UNDEFINED> instruction: 0xffbaf7fe
   12b04:	ldmvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   12b08:	subsle	r2, r5, r1, lsl #16
   12b0c:	andcs	r4, r0, #124, 26	; 0x1f00
   12b10:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
   12b14:	ldrbtmi	r4, [sp], #-1556	; 0xfffff9ec
   12b18:			; <UNDEFINED> instruction: 0xf0066aa8
   12b1c:	stmibvs	sl!, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   12b20:			; <UNDEFINED> instruction: 0xf04f4b78
   12b24:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   12b28:	bmi	1deeb80 <fchmod@plt+0x1deb73c>
   12b2c:	stmdbge	r4, {r0, r3, r5, sp, lr}
   12b30:	ldrbtmi	r5, [sl], #-2291	; 0xfffff70d
   12b34:	ldc	7, cr15, [r0], {240}	; 0xf0
   12b38:	strmi	r1, [r6], -r3, asr #24
   12b3c:	adcshi	pc, ip, r0
   12b40:	eorle	r2, r0, r0, lsl #16
   12b44:	addhi	pc, r8, r0, asr #6
   12b48:	strtmi	r9, [r7], -r4, lsl #22
   12b4c:			; <UNDEFINED> instruction: 0xf85369a8
   12b50:	strcc	r1, [r1], #-36	; 0xffffffdc
   12b54:			; <UNDEFINED> instruction: 0xf7f03113
   12b58:	stmdbvs	r8!, {r2, r3, r4, r5, r9, fp, sp, lr, pc}^
   12b5c:	vhsub.s8	d18, d0, d0
   12b60:			; <UNDEFINED> instruction: 0xf0062149
   12b64:	adcmi	pc, r6, #62464	; 0xf400
   12b68:	blmi	1a47328 <fchmod@plt+0x1a43ee4>
   12b6c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12b70:	stmdale	r2, {r1, r8, r9, fp, sp}^
   12b74:	blls	11bb7c <fchmod@plt+0x118738>
   12b78:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   12b7c:			; <UNDEFINED> instruction: 0xf7f03401
   12b80:	adcmi	lr, r6, #60, 18	; 0xf0000
   12b84:	stmdals	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   12b88:	ldmdb	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b8c:	andcs	r4, r0, #96, 22	; 0x18000
   12b90:	bvs	1663d84 <fchmod@plt+0x1660940>
   12b94:	ldmibcs	pc!, {r1, r3, r4, r6, r7, r9, sp, lr}^	; <UNPREDICTABLE>
   12b98:	mrrcmi	8, 4, sp, lr, cr15
   12b9c:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   12ba0:	stmdble	r9, {r1, fp, sp}
   12ba4:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   12ba8:	vst2.16	{d20-d21}, [pc :64], fp
   12bac:	ldrbtmi	r5, [r8], #-288	; 0xfffffee0
   12bb0:			; <UNDEFINED> instruction: 0xf00b3034
   12bb4:	stmiavs	r0!, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   12bb8:			; <UNDEFINED> instruction: 0xf00a4c58
   12bbc:	ldrbtmi	pc, [ip], #-2705	; 0xfffff56f	; <UNPREDICTABLE>
   12bc0:			; <UNDEFINED> instruction: 0xf00a68a0
   12bc4:	bmi	15d1f18 <fchmod@plt+0x15cead4>
   12bc8:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
   12bcc:	ldmpl	r3, {r5, r7, fp, sp, lr}^
   12bd0:	blls	16cc40 <fchmod@plt+0x1697fc>
   12bd4:	cmple	r1, sl, asr r0
   12bd8:	pop	{r1, r2, ip, sp, pc}
   12bdc:			; <UNDEFINED> instruction: 0xf7ff81f0
   12be0:	blmi	1452784 <fchmod@plt+0x144f340>
   12be4:	ldrbtmi	r2, [fp], #-3329	; 0xfffff2ff
   12be8:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
   12bec:			; <UNDEFINED> instruction: 0xe786609d
   12bf0:	andcs	r4, r0, #78848	; 0x13400
   12bf4:	addsvs	r4, sl, fp, ror r4
   12bf8:	bvs	fea4ca04 <fchmod@plt+0xfea495c0>
   12bfc:			; <UNDEFINED> instruction: 0xf0022102
   12c00:	strcs	pc, [r0], #-4035	; 0xfffff03d
   12c04:	stmdapl	r5, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   12c08:	ldrmi	lr, [ip], -r0
   12c0c:	strbmi	r9, [r0], -r4, lsl #22
   12c10:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   12c14:			; <UNDEFINED> instruction: 0xf7f03113
   12c18:			; <UNDEFINED> instruction: 0x4628e9dc
   12c1c:	stmdb	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12c20:	adcmi	fp, r7, #16, 22	; 0x4000
   12c24:	movweq	pc, #4356	; 0x1104	; <UNPREDICTABLE>
   12c28:	blmi	10473ec <fchmod@plt+0x1043fa8>
   12c2c:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   12c30:			; <UNDEFINED> instruction: 0xffa0f001
   12c34:	ldcle	14, cr2, [sp], {0}
   12c38:	blvs	64cad4 <fchmod@plt+0x649690>
   12c3c:	cmpcs	r6, r0, asr #4	; <UNPREDICTABLE>
   12c40:	blx	ff3cec60 <fchmod@plt+0xff3cb81c>
   12c44:	ldmdbmi	sl!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   12c48:	ldmdami	sl!, {r0, r2, r9, sp}
   12c4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12c50:	ldmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c54:	blx	fea4ec68 <fchmod@plt+0xfea4b824>
   12c58:	blcs	acf4c <fchmod@plt+0xa9b08>
   12c5c:	bvs	fea492b0 <fchmod@plt+0xfea45e6c>
   12c60:			; <UNDEFINED> instruction: 0xf0022102
   12c64:			; <UNDEFINED> instruction: 0xe7e0ff91
   12c68:	andcs	r4, r5, #835584	; 0xcc000
   12c6c:	ldrbtmi	r4, [r9], #-2099	; 0xfffff7cd
   12c70:			; <UNDEFINED> instruction: 0xf7f04478
   12c74:	strtmi	lr, [r9], -r0, lsr #18
   12c78:	blx	fed4ec8c <fchmod@plt+0xfed4b848>
   12c7c:	stmdb	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c80:	andcs	r4, r5, #770048	; 0xbc000
   12c84:	ldrbtmi	r4, [r9], #-2095	; 0xfffff7d1
   12c88:			; <UNDEFINED> instruction: 0xf7f04478
   12c8c:			; <UNDEFINED> instruction: 0x4604e914
   12c90:	stc2l	7, cr15, [r8], {255}	; 0xff
   12c94:	strtmi	r4, [r0], -r1, lsl #12
   12c98:	blx	fe94ecac <fchmod@plt+0xfe94b868>
   12c9c:	andcs	r4, r5, #688128	; 0xa8000
   12ca0:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
   12ca4:			; <UNDEFINED> instruction: 0xf7f04478
   12ca8:	andls	lr, r3, r6, lsl #18
   12cac:	ldc2	7, cr15, [sl], #1020	; 0x3fc
   12cb0:	stmdals	r3, {r0, r9, sl, lr}
   12cb4:	blx	1e4ecc8 <fchmod@plt+0x1e4b884>
   12cb8:	andcs	r4, r5, #606208	; 0x94000
   12cbc:	ldrbtmi	r4, [r9], #-2085	; 0xfffff7db
   12cc0:			; <UNDEFINED> instruction: 0xf7f04478
   12cc4:	stmdbvs	r9!, {r3, r4, r5, r6, r7, fp, sp, lr, pc}^
   12cc8:	blx	fe34ecdc <fchmod@plt+0xfe34b898>
   12ccc:			; <UNDEFINED> instruction: 0xf44f4b22
   12cd0:	bmi	8af33c <fchmod@plt+0x8abef8>
   12cd4:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
   12cd8:	strls	r4, [r0, #-1146]	; 0xfffffb86
   12cdc:			; <UNDEFINED> instruction: 0xf0034478
   12ce0:	svclt	0x0000f99b
   12ce4:	andeq	sp, r2, sl, lsr #17
   12ce8:	andeq	sp, r2, r4, ror #3
   12cec:	andeq	r0, r0, r4, lsr #5
   12cf0:	andeq	sp, r2, ip, asr #3
   12cf4:	andeq	sp, r2, lr, ror r8
   12cf8:	andeq	sp, r2, r6, lsl #11
   12cfc:	andeq	sp, r2, ip, ror r5
   12d00:	andeq	sp, r2, r6, lsl r8
   12d04:	andeq	r0, r0, ip, ror r2
   12d08:			; <UNDEFINED> instruction: 0xfffffb13
   12d0c:	andeq	sp, r2, r4, lsl r5
   12d10:	muleq	r2, ip, r7
   12d14:	andeq	sp, r2, r4, ror #9
   12d18:	andeq	sp, r2, lr, ror r7
   12d1c:	andeq	sp, r2, r2, asr #9
   12d20:	muleq	r2, lr, r0
   12d24:	muleq	r2, sl, r4
   12d28:	andeq	sp, r2, ip, lsl #9
   12d2c:	andeq	sp, r2, r0, lsl #14
   12d30:	andeq	r7, r1, r4, ror #10
   12d34:	andeq	r9, r1, r6, asr #11
   12d38:	andeq	r7, r1, sl, asr #12
   12d3c:	andeq	r9, r1, r4, lsr #11
   12d40:	andeq	r7, r1, lr, asr r5
   12d44:	andeq	r9, r1, ip, lsl #11
   12d48:	andeq	r7, r1, r2, ror r5
   12d4c:	andeq	r9, r1, r0, ror r5
   12d50:	ldrdeq	r7, [r1], -r2
   12d54:	andeq	r9, r1, r4, asr r5
   12d58:	andeq	r7, r1, lr, ror r5
   12d5c:	andeq	r7, r1, r8, lsl #16
   12d60:	muleq	r1, r4, r5
   12d64:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   12d68:			; <UNDEFINED> instruction: 0x47706898
   12d6c:	andeq	sp, r2, sl, lsl r3
   12d70:	push	{r0, r2, r3, r5, r8, r9, fp, lr}
   12d74:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   12d78:	ldmvs	fp, {r1, r7, ip, sp, pc}
   12d7c:	stmdble	r6, {r1, r8, r9, fp, sp}^
   12d80:	tstcs	r2, sl, lsr #26
   12d84:	bvs	fea23f80 <fchmod@plt+0xfea20b3c>
   12d88:	cdp2	0, 15, cr15, cr14, cr2, {0}
   12d8c:	blcs	2d940 <fchmod@plt+0x2a4fc>
   12d90:			; <UNDEFINED> instruction: 0xf8dfdd1b
   12d94:	strcs	r8, [r0], #-156	; 0xffffff64
   12d98:	ldrbtmi	r6, [r8], #2478	; 0x9ae
   12d9c:			; <UNDEFINED> instruction: 0x46434630
   12da0:	rscscc	pc, pc, #79	; 0x4f
   12da4:	strls	r2, [r0], #-257	; 0xfffffeff
   12da8:	ldmib	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12dac:	ldrtmi	r6, [r0], -lr, lsr #19
   12db0:	ldmib	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12db4:	ldmdale	r2, {r1, r3, fp, sp}
   12db8:	ldrtmi	r6, [r8], -pc, ror #18
   12dbc:	ldm	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12dc0:	bvs	ffb01528 <fchmod@plt+0xffafe0e4>
   12dc4:	addsmi	r3, ip, #16777216	; 0x1000000
   12dc8:			; <UNDEFINED> instruction: 0x4c1adbe8
   12dcc:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   12dd0:	cdp2	0, 13, cr15, cr0, cr1, {0}
   12dd4:	rscvs	r2, r3, #0, 6
   12dd8:	pop	{r1, ip, sp, pc}
   12ddc:	bmi	5b35a4 <fchmod@plt+0x5b0160>
   12de0:	ldmdami	r6, {r1, r3, r8, r9, sp}
   12de4:	cmpne	fp, r0, asr #4	; <UNPREDICTABLE>
   12de8:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   12dec:	andscc	r4, r0, #20, 22	; 0x5000
   12df0:			; <UNDEFINED> instruction: 0x96004478
   12df4:			; <UNDEFINED> instruction: 0xf003447b
   12df8:	ldmdbmi	r2, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
   12dfc:	ldmdami	r2, {r0, r2, r9, sp}
   12e00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12e04:	ldmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e08:			; <UNDEFINED> instruction: 0xf0034639
   12e0c:	bmi	4115c0 <fchmod@plt+0x40e17c>
   12e10:			; <UNDEFINED> instruction: 0x71a9f44f
   12e14:	movwls	r4, #2062	; 0x80e
   12e18:	blmi	3a4008 <fchmod@plt+0x3a0bc4>
   12e1c:	ldrbtmi	r3, [r8], #-528	; 0xfffffdf0
   12e20:			; <UNDEFINED> instruction: 0xf003447b
   12e24:	svclt	0x0000f8f9
   12e28:	andeq	sp, r2, sl, lsl #6
   12e2c:	andeq	sp, r2, r8, lsr #11
   12e30:	andeq	r7, r1, sl, ror r5
   12e34:	andeq	sp, r2, r0, ror #10
   12e38:	strdeq	r7, [r1], -r6
   12e3c:	andeq	r7, r1, r0, lsl #9
   12e40:	andeq	r7, r1, r8, lsr #10
   12e44:	andeq	r7, r1, ip, asr #10
   12e48:	andeq	r9, r1, r2, lsl r4
   12e4c:	andeq	r7, r1, r8, asr #13
   12e50:	andeq	r7, r1, r2, asr r4
   12e54:	andeq	r7, r1, ip, asr #9
   12e58:	ldrlt	r4, [r0, #-2838]	; 0xfffff4ea
   12e5c:	bvs	16a4050 <fchmod@plt+0x16a0c0c>
   12e60:	svcvc	0x0000f5b2
   12e64:	blmi	5476ec <fchmod@plt+0x5442a8>
   12e68:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12e6c:	andle	r2, pc, r1, lsl #22
   12e70:	tstle	pc, r3, lsl #22
   12e74:			; <UNDEFINED> instruction: 0xf7ff4c11
   12e78:	ldrbtmi	pc, [ip], #-3963	; 0xfffff085	; <UNPREDICTABLE>
   12e7c:			; <UNDEFINED> instruction: 0xf7f068a0
   12e80:	stmdavs	r0!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}^
   12e84:	ldmda	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e88:	eorseq	pc, r4, r4, lsl #2
   12e8c:			; <UNDEFINED> instruction: 0xf8f2f00b
   12e90:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   12e94:	blx	ffc4eeb8 <fchmod@plt+0xffc4ba74>
   12e98:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   12e9c:	tstlt	r3, fp, lsl pc
   12ea0:			; <UNDEFINED> instruction: 0x4010e8bd
   12ea4:	cfldrslt	mvf14, [r0, #-744]	; 0xfffffd18
   12ea8:	tstcs	r1, r8, lsl fp
   12eac:	cdp2	0, 6, cr15, cr12, cr2, {0}
   12eb0:	svclt	0x0000e7d9
   12eb4:	ldrdeq	sp, [r2], -r0
   12eb8:	andeq	sp, r2, r8, lsl r2
   12ebc:			; <UNDEFINED> instruction: 0x0002d4b2
   12ec0:	muleq	r2, r2, r4
   12ec4:	bmi	fe025cc8 <fchmod@plt+0xfe022884>
   12ec8:	stmdbvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   12ecc:	mvnsmi	lr, sp, lsr #18
   12ed0:	ldmpl	lr, {r2, r7, ip, sp, pc}
   12ed4:	bcs	5ac04 <fchmod@plt+0x577c0>
   12ed8:	ldmdavs	r3!, {r2, r9, sl, lr}
   12edc:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   12ee0:	stmdble	pc, {r0, r1, r4, r5, sp, lr}	; <UNPREDICTABLE>
   12ee4:			; <UNDEFINED> instruction: 0xf04f2901
   12ee8:			; <UNDEFINED> instruction: 0xf8c00200
   12eec:	stmdale	r9, {r6, r7, sp}
   12ef0:	ldrsbtcc	pc, [r4], r0	; <UNPREDICTABLE>
   12ef4:	andsvs	fp, sl, fp, lsl r1
   12ef8:	blcs	2d26c <fchmod@plt+0x29e28>
   12efc:	movwcs	sp, #507	; 0x1fb
   12f00:			; <UNDEFINED> instruction: 0x332de9c4
   12f04:	smullscc	pc, r1, r4, r8	; <UNPREDICTABLE>
   12f08:	cmnle	r3, r0, lsl #22
   12f0c:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
   12f10:	blcs	ad184 <fchmod@plt+0xa9d40>
   12f14:			; <UNDEFINED> instruction: 0xf8d4d809
   12f18:	blcs	1f220 <fchmod@plt+0x1bddc>
   12f1c:	ldmdavs	r3!, {r1, r5, r6, ip, lr, pc}
   12f20:	eorsvs	r3, r3, r1, lsl #22
   12f24:	pop	{r2, ip, sp, pc}
   12f28:	stfmip	f0, [r9, #-960]!	; 0xfffffc40
   12f2c:			; <UNDEFINED> instruction: 0xf105447d
   12f30:	andls	r0, r3, r4, lsr r0
   12f34:			; <UNDEFINED> instruction: 0xff66f00a
   12f38:			; <UNDEFINED> instruction: 0xf1049803
   12f3c:	strtmi	r0, [r1], -ip, lsr #4
   12f40:	stc2	0, cr15, [r2, #-8]
   12f44:	blvs	1aad1f8 <fchmod@plt+0x1aa9db4>
   12f48:	blvs	ffa1b354 <fchmod@plt+0xffa17f10>
   12f4c:	stmda	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12f50:	addsmi	r6, r8, #109568	; 0x1ac00
   12f54:	addhi	pc, r8, r0, asr #32
   12f58:			; <UNDEFINED> instruction: 0xf7ef68a8
   12f5c:	andls	lr, r3, lr, lsr #30
   12f60:			; <UNDEFINED> instruction: 0xf0402800
   12f64:	stmiavs	pc!, {r0, r4, r7, pc}	; <UNPREDICTABLE>
   12f68:			; <UNDEFINED> instruction: 0xf7f04638
   12f6c:	blvs	1acd464 <fchmod@plt+0x1aca020>
   12f70:			; <UNDEFINED> instruction: 0xf7ef9b03
   12f74:	stmdacs	r0, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
   12f78:	addhi	pc, ip, r0, asr #32
   12f7c:			; <UNDEFINED> instruction: 0xf7f04638
   12f80:			; <UNDEFINED> instruction: 0xf7efe932
   12f84:	stmdacs	r0, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   12f88:	addhi	pc, sl, r0, asr #32
   12f8c:			; <UNDEFINED> instruction: 0xf7f068a8
   12f90:	stmdacs	r0, {r1, r3, r6, r8, fp, sp, lr, pc}
   12f94:	addhi	pc, sl, r0, asr #32
   12f98:			; <UNDEFINED> instruction: 0xf04f6aef
   12f9c:	blmi	135fba0 <fchmod@plt+0x135c75c>
   12fa0:	stmibvs	r8!, {r0, r8, sp}
   12fa4:	smlsdxls	r0, fp, r4, r4
   12fa8:	ldm	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12fac:	stmdavs	r8!, {r0, r3, r5, r6, r8, fp, sp, lr}^
   12fb0:	stm	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12fb4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   12fb8:	stmdbvs	r8!, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
   12fbc:	ldc2l	0, cr15, [sl, #4]
   12fc0:			; <UNDEFINED> instruction: 0x8018f8d5
   12fc4:			; <UNDEFINED> instruction: 0xf7f04640
   12fc8:	stmdacs	sl, {r2, r4, r7, fp, sp, lr, pc}
   12fcc:	bvs	ffb090c8 <fchmod@plt+0xffb05c84>
   12fd0:	rscvs	r3, fp, #67108864	; 0x4000000
   12fd4:			; <UNDEFINED> instruction: 0xdc342bfa
   12fd8:	blx	1f50fde <fchmod@plt+0x1f4db9a>
   12fdc:	ldrdcc	pc, [r0], #132	; 0x84
   12fe0:	orrsle	r2, ip, r0, lsl #22
   12fe4:	ldrsbtcc	pc, [ip], r4	; <UNPREDICTABLE>
   12fe8:	addsle	r2, r8, r0, lsl #22
   12fec:			; <UNDEFINED> instruction: 0xf0094620
   12ff0:			; <UNDEFINED> instruction: 0xe794fbf5
   12ff4:			; <UNDEFINED> instruction: 0xf0074620
   12ff8:	tstcs	r3, r9, asr ip	; <UNPREDICTABLE>
   12ffc:	strtmi	r4, [r0], -r5, lsl #12
   13000:	blx	fffcf026 <fchmod@plt+0xfffcbbe2>
   13004:	andls	r2, r3, r1, lsl #2
   13008:	subseq	pc, r8, r4, lsl #2
   1300c:	blx	ff4cf02c <fchmod@plt+0xff4cbbe8>
   13010:	strtmi	r9, [r9], -r3, lsl #20
   13014:	ldmdami	r0!, {r0, r1, r9, sl, lr}
   13018:			; <UNDEFINED> instruction: 0xf0044478
   1301c:	smlatbcs	r1, fp, r8, pc	; <UNPREDICTABLE>
   13020:			; <UNDEFINED> instruction: 0xf0074620
   13024:	andls	pc, r3, sp, ror #23
   13028:			; <UNDEFINED> instruction: 0xf0074620
   1302c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   13030:	stmdami	sl!, {r1, r9, sl, lr}
   13034:			; <UNDEFINED> instruction: 0xf0044478
   13038:	movwcs	pc, #2365	; 0x93d	; <UNPREDICTABLE>
   1303c:	sbcscc	pc, r1, r4, lsl #17
   13040:			; <UNDEFINED> instruction: 0xf7ffe764
   13044:	rscvs	pc, pc, #2384	; 0x950
   13048:	bmi	98cf68 <fchmod@plt+0x989b24>
   1304c:	stmdami	r5!, {r1, r3, r8, r9, sp}
   13050:	orrsne	pc, pc, r0, asr #4
   13054:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   13058:	eorcc	r4, r8, #35840	; 0x8c00
   1305c:			; <UNDEFINED> instruction: 0xf8cd4478
   13060:	ldrbtmi	r8, [fp], #-0
   13064:			; <UNDEFINED> instruction: 0xffd8f002
   13068:	andcs	r4, r5, #32, 18	; 0x80000
   1306c:	ldrbtmi	r4, [r9], #-2080	; 0xfffff7e0
   13070:			; <UNDEFINED> instruction: 0xf7ef4478
   13074:	tstcs	r1, r0, lsr #30
   13078:	strtmi	r4, [r0], -r5, lsl #12
   1307c:	blx	ff04f0a2 <fchmod@plt+0xff04bc5e>
   13080:	strtmi	r4, [r8], -r1, lsl #12
   13084:			; <UNDEFINED> instruction: 0xf8aef003
   13088:	andcs	r4, r5, #425984	; 0x68000
   1308c:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
   13090:			; <UNDEFINED> instruction: 0xe7ee4478
   13094:	andcs	r4, r5, #409600	; 0x64000
   13098:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
   1309c:			; <UNDEFINED> instruction: 0xe7e84478
   130a0:	andcs	r4, r5, #24, 18	; 0x60000
   130a4:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
   130a8:			; <UNDEFINED> instruction: 0xe7e24478
   130ac:	andcs	r4, r5, #376832	; 0x5c000
   130b0:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   130b4:			; <UNDEFINED> instruction: 0xe7dc4478
   130b8:	andcs	r4, r5, #360448	; 0x58000
   130bc:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   130c0:			; <UNDEFINED> instruction: 0xe7d64478
   130c4:	andeq	ip, r2, r0, lsr #27
   130c8:	muleq	r0, r0, r3
   130cc:	andeq	sp, r2, r2, ror r1
   130d0:	andeq	sp, r2, r0, lsl #8
   130d4:	andeq	r7, r1, r0, ror r3
   130d8:	andeq	r7, r1, r0, ror #6
   130dc:	andeq	r7, r1, r4, asr r3
   130e0:	andeq	r7, r1, sl, lsl #9
   130e4:	andeq	r7, r1, r4, lsl r2
   130e8:			; <UNDEFINED> instruction: 0x000172ba
   130ec:	andeq	r7, r1, sl, lsr #6
   130f0:	andeq	r9, r1, r4, lsr #3
   130f4:	andeq	r7, r1, r6, lsr r3
   130f8:	andeq	r9, r1, r4, lsl #3
   130fc:	andeq	r7, r1, r6, asr r3
   13100:	andeq	r9, r1, r8, ror r1
   13104:	andeq	r7, r1, lr, ror r3
   13108:	andeq	r9, r1, ip, ror #2
   1310c:	muleq	r1, lr, r3
   13110:	andeq	r9, r1, r0, ror #2
   13114:			; <UNDEFINED> instruction: 0x000173be
   13118:	andeq	r9, r1, r4, asr r1
   1311c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   13120:	blcs	ad394 <fchmod@plt+0xa9f50>
   13124:	ldrbmi	sp, [r0, -r0, lsl #16]!
   13128:	mcrlt	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1312c:	andeq	ip, r2, r2, ror #30
   13130:	addslt	fp, ip, r0, lsl r5
   13134:	blmi	626198 <fchmod@plt+0x622d54>
   13138:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   1313c:	tstls	fp, #1769472	; 0x1b0000
   13140:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13144:			; <UNDEFINED> instruction: 0xf9bcf000
   13148:	strmi	r4, [r4], -sl, ror #12
   1314c:	strtmi	r2, [r1], -r3
   13150:	ldmdb	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13154:			; <UNDEFINED> instruction: 0xf7efb180
   13158:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1315c:	svclt	0x00082b02
   13160:	mrsle	r2, (UNDEF: 13)
   13164:	blmi	3259a0 <fchmod@plt+0x32255c>
   13168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1316c:	blls	6ed1dc <fchmod@plt+0x6e9d98>
   13170:	qaddle	r4, sl, r3
   13174:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
   13178:	ldrb	r2, [r3, r1]!
   1317c:	cdp	7, 10, cr15, cr6, cr15, {7}
   13180:	andcs	r4, r5, #114688	; 0x1c000
   13184:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   13188:			; <UNDEFINED> instruction: 0xf7ef4478
   1318c:			; <UNDEFINED> instruction: 0x4621ee94
   13190:			; <UNDEFINED> instruction: 0xf828f003
   13194:	andeq	ip, r2, r0, lsr fp
   13198:	andeq	r0, r0, r4, lsr #5
   1319c:	andeq	ip, r2, r0, lsl #22
   131a0:	muleq	r1, r6, r3
   131a4:	andeq	r9, r1, ip, lsl #1
   131a8:	svcmi	0x00f0e92d
   131ac:	blmi	15ff3d8 <fchmod@plt+0x15fbf94>
   131b0:	andls	r4, r0, #12, 12	; 0xc00000
   131b4:	bmi	15a49d4 <fchmod@plt+0x15a1590>
   131b8:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   131bc:	beq	34f5f8 <fchmod@plt+0x34c1b4>
   131c0:	ldrbtmi	r4, [sl], #-3412	; 0xfffff2ac
   131c4:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
   131c8:	movwls	r6, #30747	; 0x781b
   131cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   131d0:	stmib	sp, {r8, r9, sp}^
   131d4:	movwls	r3, #25348	; 0x6304
   131d8:			; <UNDEFINED> instruction: 0xf940f000
   131dc:	strtmi	r6, [r1], -r3, lsr #17
   131e0:	svclt	0x00082b01
   131e4:	ldrtmi	r2, [r0], -r1, lsl #16
   131e8:	andcs	fp, r1, #10, 30	; 0x28
   131ec:	andcs	r2, r3, #0, 4
   131f0:	blx	ff94f214 <fchmod@plt+0xff94bdd0>
   131f4:			; <UNDEFINED> instruction: 0xf0004607
   131f8:	andls	pc, r1, r3, asr r9	; <UNPREDICTABLE>
   131fc:			; <UNDEFINED> instruction: 0xf950f000
   13200:	svc	0x0076f7ef
   13204:	strmi	r9, [r2], -r1, lsl #18
   13208:			; <UNDEFINED> instruction: 0xf00a4640
   1320c:	smlawtcs	pc, r7, lr, pc	; <UNPREDICTABLE>
   13210:			; <UNDEFINED> instruction: 0xf00a4640
   13214:			; <UNDEFINED> instruction: 0x4640fe1f
   13218:	cdp2	0, 13, cr15, cr2, cr10, {0}
   1321c:	ldrbmi	r4, [r1], -r0, asr #12
   13220:			; <UNDEFINED> instruction: 0xff00f00a
   13224:			; <UNDEFINED> instruction: 0xf7ef9806
   13228:	strmi	lr, [r6], -r6, ror #29
   1322c:	rsble	r2, r1, r0, lsl #16
   13230:			; <UNDEFINED> instruction: 0x46334839
   13234:			; <UNDEFINED> instruction: 0xf04f2201
   13238:			; <UNDEFINED> instruction: 0xf8df31ff
   1323c:	stmdapl	r8!, {r5, r6, r7, ip, pc}
   13240:			; <UNDEFINED> instruction: 0xf932f003
   13244:	ldrsblt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   13248:	ldrbtmi	r4, [fp], #1273	; 0x4f9
   1324c:			; <UNDEFINED> instruction: 0xf7f04630
   13250:			; <UNDEFINED> instruction: 0x4605e838
   13254:	eorsle	r2, ip, r0, lsl #16
   13258:	ldreq	pc, [r3], #-261	; 0xfffffefb
   1325c:	vst1.16	{d20-d22}, [pc], r9
   13260:	strtmi	r7, [r2], -r0
   13264:	blx	ff44f272 <fchmod@plt+0xff44be2e>
   13268:	blcs	bb261c <fchmod@plt+0xbaf1d8>
   1326c:			; <UNDEFINED> instruction: 0x212ed0ee
   13270:			; <UNDEFINED> instruction: 0xf7f04620
   13274:	strmi	lr, [r5], -r8, lsl #16
   13278:	rscle	r2, r7, r0, lsl #16
   1327c:			; <UNDEFINED> instruction: 0xf7ef4638
   13280:	blne	b0ef68 <fchmod@plt+0xb0bb24>
   13284:			; <UNDEFINED> instruction: 0x46024298
   13288:	ldrtmi	sp, [r9], -r0, ror #3
   1328c:			; <UNDEFINED> instruction: 0xf7f04620
   13290:	stmdacs	r0, {r1, r4, r7, fp, sp, lr, pc}
   13294:			; <UNDEFINED> instruction: 0x4659d1da
   13298:	addvs	pc, r0, pc, asr #8
   1329c:	blx	fed4f2aa <fchmod@plt+0xfed4be66>
   132a0:			; <UNDEFINED> instruction: 0x46404651
   132a4:	cdp2	0, 12, cr15, cr2, cr10, {0}
   132a8:			; <UNDEFINED> instruction: 0xf7ef4620
   132ac:	strtmi	lr, [r1], -r2, lsr #30
   132b0:	strbmi	r4, [r0], -r2, lsl #12
   132b4:	cdp2	0, 7, cr15, cr2, cr10, {0}
   132b8:			; <UNDEFINED> instruction: 0xf00a4640
   132bc:	stclne	14, cr15, [r9], #-516	; 0xfffffdfc
   132c0:	blls	392e0 <fchmod@plt+0x35e9c>
   132c4:			; <UNDEFINED> instruction: 0x46304798
   132c8:	svc	0x00faf7ef
   132cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   132d0:	andcs	sp, r1, r2, asr #3
   132d4:	cdp2	0, 4, cr15, cr12, cr2, {0}
   132d8:			; <UNDEFINED> instruction: 0xf00a4640
   132dc:	bmi	492e10 <fchmod@plt+0x48f9cc>
   132e0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   132e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   132e8:	subsmi	r9, sl, r7, lsl #22
   132ec:	andlt	sp, r9, fp, lsl #2
   132f0:	svchi	0x00f0e8bd
   132f4:	andcs	r4, r5, #12, 18	; 0x30000
   132f8:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
   132fc:			; <UNDEFINED> instruction: 0xf7ef4478
   13300:			; <UNDEFINED> instruction: 0xf002edda
   13304:			; <UNDEFINED> instruction: 0xf7efff6f
   13308:	svclt	0x0000ede2
   1330c:	andeq	r0, r0, r4, lsr #5
   13310:	andeq	ip, r2, r6, lsr #21
   13314:	andeq	ip, r2, r4, lsr #21
   13318:	andeq	r0, r0, r8, asr r3
   1331c:	andeq	r7, r1, r8, lsl r3
   13320:	andeq	r7, r1, r6, lsr r3
   13324:	andeq	ip, r2, r6, lsl #19
   13328:	andeq	r7, r1, sl, asr #4
   1332c:	andeq	r8, r1, r8, lsl pc
   13330:	blmi	f25c24 <fchmod@plt+0xf227e0>
   13334:	ldmdami	ip!, {r1, r3, r4, r5, r6, sl, lr}
   13338:			; <UNDEFINED> instruction: 0xb09fb5f0
   1333c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   13340:	tstls	sp, #1769472	; 0x1b0000
   13344:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13348:			; <UNDEFINED> instruction: 0xf972f7ff
   1334c:	strmi	r2, [r6], -r0, lsl #2
   13350:	ldc2	7, cr15, [r6], #-1016	; 0xfffffc08
   13354:	ldrbtmi	r4, [r9], #-2357	; 0xfffff6cb
   13358:	strmi	r6, [r5], -r7, asr #16
   1335c:			; <UNDEFINED> instruction: 0xf7ef4638
   13360:	strmi	lr, [r4], -r8, asr #31
   13364:	eorsle	r2, r3, r0, lsl #16
   13368:	bge	a5834 <fchmod@plt+0xa23f0>
   1336c:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   13370:	ldc	7, cr15, [r0, #-956]	; 0xfffffc44
   13374:	stmdacs	r1, {r0, r9, fp, ip, pc}
   13378:	strtmi	sp, [r0], -r7, asr #2
   1337c:			; <UNDEFINED> instruction: 0xf7ef9201
   13380:	ldmib	sp, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
   13384:	svcmi	0x002b2401
   13388:	stmiavs	r9!, {r0, r1, sp}
   1338c:	eorsvs	r4, ip, pc, ror r4
   13390:	svc	0x00f0f7ef
   13394:	strtmi	fp, [r8], -r8, lsr #3
   13398:	ldc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   1339c:			; <UNDEFINED> instruction: 0xf7ef4630
   133a0:	blmi	98e858 <fchmod@plt+0x98b414>
   133a4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   133a8:	stmdale	r4!, {r0, sl, fp, sp}
   133ac:	blmi	765c40 <fchmod@plt+0x7627fc>
   133b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   133b4:	blls	76d424 <fchmod@plt+0x769fe0>
   133b8:	tstle	sl, sl, asr r0
   133bc:	andslt	r4, pc, r0, lsr #12
   133c0:	blmi	802b88 <fchmod@plt+0x7ff744>
   133c4:	andcs	r3, r1, #16777216	; 0x1000000
   133c8:	ldrbtmi	r6, [fp], #-60	; 0xffffffc4
   133cc:			; <UNDEFINED> instruction: 0xe7e2701a
   133d0:	cdp	7, 11, cr15, cr10, cr15, {7}
   133d4:	blcs	ad3e8 <fchmod@plt+0xa9fa4>
   133d8:	bge	c3000 <fchmod@plt+0xbfbbc>
   133dc:	ldmdbmi	r9, {r0, r1, r4, r6, r7, ip, lr, pc}
   133e0:	ldmdami	r9, {r0, r2, r9, sp}
   133e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   133e8:	stcl	7, cr15, [r4, #-956]!	; 0xfffffc44
   133ec:			; <UNDEFINED> instruction: 0xf0024639
   133f0:			; <UNDEFINED> instruction: 0xf7effef9
   133f4:	ldmdbmi	r5, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   133f8:	ldmdami	r5, {r0, r2, r9, sp}
   133fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13400:	ldcl	7, cr15, [r8, #-956]	; 0xfffffc44
   13404:			; <UNDEFINED> instruction: 0xf0024621
   13408:	ldmdbmi	r2, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1340c:	ldmdami	r2, {r0, r2, r9, sp}
   13410:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13414:	stcl	7, cr15, [lr, #-956]	; 0xfffffc44
   13418:			; <UNDEFINED> instruction: 0xf0024639
   1341c:	svclt	0x0000fec5
   13420:	andeq	ip, r2, r4, lsr r9
   13424:	andeq	r0, r0, r4, lsr #5
   13428:	andeq	r7, r1, r2, ror #4
   1342c:	andeq	r6, r1, lr, lsl #8
   13430:	andeq	r7, r1, lr, lsr r2
   13434:	andeq	ip, r2, r0, lsl #26
   13438:	andeq	ip, r2, r8, ror #25
   1343c:			; <UNDEFINED> instruction: 0x0002c8b8
   13440:	andeq	ip, r2, r2, lsr #31
   13444:	andeq	r5, r1, r8, ror #14
   13448:	andeq	r8, r1, lr, lsr #28
   1344c:	ldrdeq	r7, [r1], -ip
   13450:	andeq	r8, r1, r6, lsl lr
   13454:	andeq	r7, r1, r0, lsr #3
   13458:	andeq	r8, r1, r2, lsl #28
   1345c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   13460:	stmdacs	r0, {r3, r4, fp, sp, lr}
   13464:	ldrbmi	sp, [r0, -r0, lsl #22]!
   13468:	svclt	0x0000e762
   1346c:	andeq	ip, r2, lr, lsr #24
   13470:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   13474:			; <UNDEFINED> instruction: 0x47706018
   13478:	andeq	ip, r2, sl, lsl ip
   1347c:	blmi	1c08a4 <fchmod@plt+0x1bd460>
   13480:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   13484:	blle	de08c <fchmod@plt+0xdac48>
   13488:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   1348c:	stclt	8, cr7, [r8, #-96]	; 0xffffffa0
   13490:			; <UNDEFINED> instruction: 0xff4ef7ff
   13494:	svclt	0x0000e7f8
   13498:	andeq	ip, r2, ip, lsl #24
   1349c:	andeq	ip, r2, r2, ror #29
   134a0:	cfstr32mi	mvfx11, [r5], {16}
   134a4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   134a8:	ldfltd	f3, [r0, #-0]
   134ac:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   134b0:			; <UNDEFINED> instruction: 0xf8bef7ff
   134b4:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
   134b8:	andeq	ip, r2, r8, asr #29
   134bc:	andeq	r2, r1, lr, asr #30
   134c0:	push	{r1, r4, r5, r8, r9, fp, lr}
   134c4:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
   134c8:	strmi	fp, [r0], r2, lsl #1
   134cc:	ldrdls	pc, [r0], -r3
   134d0:	ldrmi	r4, [r5], -pc, lsl #12
   134d4:	svceq	0x0000f1b9
   134d8:			; <UNDEFINED> instruction: 0x4c2ddb40
   134dc:			; <UNDEFINED> instruction: 0xf104447c
   134e0:			; <UNDEFINED> instruction: 0xf00a0008
   134e4:	stmdavs	r6!, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
   134e8:	eorsle	r2, fp, r0, lsl #28
   134ec:			; <UNDEFINED> instruction: 0xf7ef4630
   134f0:	stcmi	14, cr14, [r8], #-0
   134f4:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
   134f8:	strmi	r3, [r2], -r8, lsl #8
   134fc:			; <UNDEFINED> instruction: 0xf00a4620
   13500:	strtmi	pc, [r0], -sp, asr #26
   13504:			; <UNDEFINED> instruction: 0xf00a212f
   13508:			; <UNDEFINED> instruction: 0xf8d8fca5
   1350c:	ldmdavs	r9, {ip, sp}^
   13510:	tstls	r1, r8, lsl #12
   13514:	stcl	7, cr15, [ip, #956]!	; 0x3bc
   13518:	strmi	r9, [r2], -r1, lsl #18
   1351c:			; <UNDEFINED> instruction: 0xf00a4620
   13520:	ldmvs	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   13524:	svclt	0x00082b01
   13528:	svceq	0x0001f1b9
   1352c:	ldcmi	0, cr13, [sl], {41}	; 0x29
   13530:	ldrbtmi	r2, [ip], #-302	; 0xfffffed2
   13534:	streq	pc, [r8], -r4, lsl #2
   13538:			; <UNDEFINED> instruction: 0xf00a4630
   1353c:	strtmi	pc, [r8], -fp, lsl #25
   13540:	ldcl	7, cr15, [r6, #956]	; 0x3bc
   13544:	strmi	r4, [r2], -r9, lsr #12
   13548:			; <UNDEFINED> instruction: 0xf00a4630
   1354c:	ldrtmi	pc, [r0], -r7, lsr #26	; <UNPREDICTABLE>
   13550:	ldc2	0, cr15, [r6, #-40]!	; 0xffffffd8
   13554:	andlt	r6, r2, r0, lsr #18
   13558:			; <UNDEFINED> instruction: 0x87f0e8bd
   1355c:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   13560:	ldr	r4, [sl, r1, lsl #13]!
   13564:	ldrsbtge	pc, [r4], -pc	; <UNPREDICTABLE>
   13568:			; <UNDEFINED> instruction: 0x465044fa
   1356c:			; <UNDEFINED> instruction: 0xf860f7ff
   13570:	rsbvs	r4, r0, r6, lsl #12
   13574:			; <UNDEFINED> instruction: 0xd1b92800
   13578:			; <UNDEFINED> instruction: 0xf7ff4650
   1357c:	rsbvs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   13580:	ldmvs	r9!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   13584:			; <UNDEFINED> instruction: 0xf7fe4620
   13588:			; <UNDEFINED> instruction: 0xe7d0f9f3
   1358c:	andeq	ip, r2, r6, asr #23
   13590:	muleq	r2, r0, lr
   13594:	andeq	ip, r2, r6, ror lr
   13598:	andeq	ip, r2, sl, lsr lr
   1359c:	muleq	r1, r4, lr
   135a0:	cfstr32mi	mvfx11, [r6], {16}
   135a4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   135a8:	stc	7, cr15, [r6], #-956	; 0xfffffc44
   135ac:	movwcs	r4, #2052	; 0x804
   135b0:	ldrbtmi	r6, [r8], #-99	; 0xffffff9d
   135b4:			; <UNDEFINED> instruction: 0xf83cf7ff
   135b8:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
   135bc:	andeq	ip, r2, r8, asr #27
   135c0:	andeq	r2, r1, sl, asr #28
   135c4:	blmi	a00dac <fchmod@plt+0x9fd968>
   135c8:	ldrbtmi	r6, [fp], #-2063	; 0xfffff7f1
   135cc:	mvnlt	r6, sp, lsl r8
   135d0:	ldrbtmi	r4, [lr], #-3621	; 0xfffff1db
   135d4:	stmdavs	sp!, {r2, r3, r5, r9, sl, lr}
   135d8:	ldrdne	lr, [r1], -r4
   135dc:	ldcl	7, cr15, [r6, #956]!	; 0x3bc
   135e0:			; <UNDEFINED> instruction: 0xf7efb120
   135e4:	stmdavs	r3, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   135e8:			; <UNDEFINED> instruction: 0xd1272b11
   135ec:			; <UNDEFINED> instruction: 0xf7ef68a0
   135f0:	stmiblt	r8, {r1, r7, sl, fp, sp, lr, pc}^
   135f4:			; <UNDEFINED> instruction: 0xf7ef6860
   135f8:	stmiavs	r0!, {sl, fp, sp, lr, pc}
   135fc:	bl	fff515c0 <fchmod@plt+0xfff4e17c>
   13600:			; <UNDEFINED> instruction: 0xf7ef4620
   13604:	ldrshtvs	lr, [r5], -sl
   13608:	mvnle	r2, r0, lsl #26
   1360c:			; <UNDEFINED> instruction: 0xf7ef68b8
   13610:			; <UNDEFINED> instruction: 0xb120ec72
   13614:	ldc	7, cr15, [r8, #956]	; 0x3bc
   13618:	blcs	ad62c <fchmod@plt+0xaa1e8>
   1361c:			; <UNDEFINED> instruction: 0x4638d118
   13620:	ldrhtmi	lr, [r8], #141	; 0x8d
   13624:	bllt	ffcd1624 <fchmod@plt+0xffcce1e0>
   13628:	andcs	r4, r5, #16, 18	; 0x40000
   1362c:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
   13630:			; <UNDEFINED> instruction: 0xf7ef4478
   13634:	stmiavs	r1!, {r6, sl, fp, sp, lr, pc}
   13638:	ldc2l	0, cr15, [r4, #8]
   1363c:	andcs	r4, r5, #212992	; 0x34000
   13640:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   13644:			; <UNDEFINED> instruction: 0xf7ef4478
   13648:	stmdavs	r1!, {r1, r2, r4, r5, sl, fp, sp, lr, pc}^
   1364c:	stc2l	0, cr15, [sl, #8]
   13650:	andcs	r4, r5, #163840	; 0x28000
   13654:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   13658:			; <UNDEFINED> instruction: 0xf7ef4478
   1365c:	ldmvs	r9!, {r2, r3, r5, sl, fp, sp, lr, pc}
   13660:	stc2l	0, cr15, [r0, #8]
   13664:			; <UNDEFINED> instruction: 0x0002cdb6
   13668:	andeq	ip, r2, lr, lsr #27
   1366c:	andeq	r3, r1, lr, lsl #27
   13670:	andeq	r8, r1, r4, ror #23
   13674:	andeq	sp, r0, sl, asr #7
   13678:	ldrdeq	r8, [r1], -r0
   1367c:	andeq	r3, r1, r6, ror #26
   13680:			; <UNDEFINED> instruction: 0x00018bbc
   13684:	svcmi	0x00f0e92d
   13688:	vpush	{s8-s201}
   1368c:	blmi	ff0b629c <fchmod@plt+0xff0b2e58>
   13690:	cfstrdmi	mvd4, [r2], {122}	; 0x7a
   13694:			; <UNDEFINED> instruction: 0xb09358d3
   13698:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   1369c:			; <UNDEFINED> instruction: 0xf04f9311
   136a0:			; <UNDEFINED> instruction: 0xf7ff0300
   136a4:			; <UNDEFINED> instruction: 0x4605fedb
   136a8:	blx	17516ae <fchmod@plt+0x174e26a>
   136ac:	vadd.i8	d18, d0, d2
   136b0:	stccs	0, cr8, [r0, #-936]	; 0xfffffc58
   136b4:			; <UNDEFINED> instruction: 0xf7ffdd04
   136b8:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   136bc:	rschi	pc, r3, r0
   136c0:			; <UNDEFINED> instruction: 0xf10d48b7
   136c4:	vstrge.16	s0, [r7, #-88]	; 0xffffffa8	; <UNPREDICTABLE>
   136c8:	bleq	e4fb04 <fchmod@plt+0xe4c6c0>
   136cc:			; <UNDEFINED> instruction: 0xf7fe4478
   136d0:	smlatbcs	r0, pc, pc, pc	; <UNPREDICTABLE>
   136d4:	bpl	44eefc <fchmod@plt+0x44bab8>
   136d8:			; <UNDEFINED> instruction: 0xf7fe9002
   136dc:			; <UNDEFINED> instruction: 0x4607fa71
   136e0:	blx	fe3516e0 <fchmod@plt+0xfe34e29c>
   136e4:	andcs	r4, r1, #11468800	; 0xaf0000
   136e8:	ldrtmi	r2, [fp], -r2, lsl #2
   136ec:			; <UNDEFINED> instruction: 0xf0024478
   136f0:	movwcs	pc, #3803	; 0xedb	; <UNPREDICTABLE>
   136f4:	movwcc	lr, #35277	; 0x89cd
   136f8:	movwcc	lr, #43469	; 0xa9cd
   136fc:	movwcc	lr, #51661	; 0xc9cd
   13700:	movwcc	lr, #59853	; 0xe9cd
   13704:			; <UNDEFINED> instruction: 0xf7ff9310
   13708:	andls	pc, r1, fp, asr #29
   1370c:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   13710:	stcl	7, cr15, [lr], #956	; 0x3bc
   13714:	strmi	r9, [r2], -r1, lsl #18
   13718:			; <UNDEFINED> instruction: 0xf00a4648
   1371c:	msrcs	CPSR_fsxc, pc, lsr ip
   13720:			; <UNDEFINED> instruction: 0xf00a4648
   13724:			; <UNDEFINED> instruction: 0x4648fb97
   13728:	mcrr2	0, 0, pc, sl, cr10	; <UNPREDICTABLE>
   1372c:	strtmi	r4, [r9], -r8, asr #12
   13730:	ldc2l	0, cr15, [r8], #-40	; 0xffffffd8
   13734:	stmdbls	sp, {r0, r1, r3, r9, fp, ip, pc}
   13738:			; <UNDEFINED> instruction: 0xf00a4658
   1373c:	ldrbmi	pc, [r8], -pc, lsr #24	; <UNPREDICTABLE>
   13740:	ldc2	0, cr15, [lr], #-40	; 0xffffffd8
   13744:			; <UNDEFINED> instruction: 0xf7ef980d
   13748:	pkhtbmi	lr, r2, r6, asr #24
   1374c:			; <UNDEFINED> instruction: 0xf0002800
   13750:	ldmmi	r5, {r2, r8, pc}
   13754:	andcs	r4, r1, #87031808	; 0x5300000
   13758:	mvnscc	pc, pc, asr #32
   1375c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13760:	ldcmi	8, cr5, [r2], {32}
   13764:	strls	r4, [r1], #-1148	; 0xfffffb84
   13768:	cdp2	0, 9, cr15, cr14, cr2, {0}
   1376c:	ldrbtmi	r4, [fp], #-2960	; 0xfffff470
   13770:	blmi	fe438384 <fchmod@plt+0xfe434f40>
   13774:	movwls	r4, #17531	; 0x447b
   13778:			; <UNDEFINED> instruction: 0xf7ef4650
   1377c:	stmdacs	r0, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
   13780:	stclvc	0, cr13, [r3], {54}	; 0x36
   13784:	rscsle	r2, r7, lr, lsr #22
   13788:	ldreq	pc, [r3], #-256	; 0xffffff00
   1378c:	strtmi	r2, [r0], -lr, lsr #2
   13790:	ldcl	7, cr15, [r8, #-956]!	; 0xfffffc44
   13794:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13798:	strbmi	sp, [r0], -lr, ror #1
   1379c:	blx	ccf7ce <fchmod@plt+0xccc38a>
   137a0:	blne	ca502c <fchmod@plt+0xca1be8>
   137a4:			; <UNDEFINED> instruction: 0xf00a4640
   137a8:			; <UNDEFINED> instruction: 0x4640fbf9
   137ac:	stc2	0, cr15, [r8], {10}
   137b0:	teqcs	sl, sl, lsl #26
   137b4:			; <UNDEFINED> instruction: 0xf7ef4628
   137b8:	stmdacs	r0, {r3, r5, r7, sl, fp, sp, lr, pc}
   137bc:			; <UNDEFINED> instruction: 0x4628d1dc
   137c0:	ldc2l	0, cr15, [r0], #24
   137c4:	streq	pc, [r8, #-256]	; 0xffffff00
   137c8:	blcs	2dc7c <fchmod@plt+0x2a838>
   137cc:	stmdavs	sp!, {r3, r5, r6, r8, ip, lr, pc}^
   137d0:	mvnsle	r2, r0, lsl #26
   137d4:	ldrdne	lr, [r3], -sp
   137d8:			; <UNDEFINED> instruction: 0xf7ef2205
   137dc:	strmi	lr, [r5], -ip, ror #22
   137e0:	mrc2	7, 2, pc, cr14, cr15, {7}
   137e4:	strmi	r4, [r1], -r2, lsr #12
   137e8:			; <UNDEFINED> instruction: 0xf0074628
   137ec:			; <UNDEFINED> instruction: 0xe7c3fc5f
   137f0:			; <UNDEFINED> instruction: 0xf0022001
   137f4:			; <UNDEFINED> instruction: 0x4640fbbd
   137f8:	ldc2	0, cr15, [ip], #-40	; 0xffffffd8
   137fc:			; <UNDEFINED> instruction: 0xf00a4658
   13800:			; <UNDEFINED> instruction: 0x4648fc39
   13804:	ldc2	0, cr15, [r6], #-40	; 0xffffffd8
   13808:	movwcs	r4, #6763	; 0x1a6b
   1380c:	ldrbtmi	r6, [sl], #-2296	; 0xfffff708
   13810:			; <UNDEFINED> instruction: 0xf7ef4619
   13814:	stmdacs	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   13818:	adchi	pc, r8, r0, asr #5
   1381c:			; <UNDEFINED> instruction: 0xf7fe4638
   13820:			; <UNDEFINED> instruction: 0x4638fa1d
   13824:	blx	15d1824 <fchmod@plt+0x15ce3e0>
   13828:			; <UNDEFINED> instruction: 0xf0016878
   1382c:			; <UNDEFINED> instruction: 0x2001f9bf
   13830:	mrc2	7, 0, pc, cr14, cr15, {7}
   13834:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
   13838:			; <UNDEFINED> instruction: 0xb1a4681c
   1383c:	ldrbtmi	r4, [lr], #-3680	; 0xfffff1a0
   13840:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}
   13844:			; <UNDEFINED> instruction: 0xf7ef6868
   13848:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
   1384c:	stmdavs	r8!, {r0, r3, r4, r5, r6, r8, ip, lr, pc}^
   13850:	b	ff4d1814 <fchmod@plt+0xff4ce3d0>
   13854:			; <UNDEFINED> instruction: 0xf7ef68a8
   13858:			; <UNDEFINED> instruction: 0x4628ead0
   1385c:	b	ff351820 <fchmod@plt+0xff34e3dc>
   13860:	stccs	0, cr6, [r0], {52}	; 0x34
   13864:	ldrtmi	sp, [r8], -ip, ror #3
   13868:	blx	1e51868 <fchmod@plt+0x1e4e424>
   1386c:	mrc2	7, 0, pc, cr8, cr15, {7}
   13870:			; <UNDEFINED> instruction: 0xf980f001
   13874:			; <UNDEFINED> instruction: 0xf0022001
   13878:			; <UNDEFINED> instruction: 0x4638fb7b
   1387c:	blx	ff1d187c <fchmod@plt+0xff1ce438>
   13880:			; <UNDEFINED> instruction: 0xf7ef9802
   13884:	bmi	140e374 <fchmod@plt+0x140af30>
   13888:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   1388c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13890:	subsmi	r9, sl, r1, lsl fp
   13894:	andslt	sp, r3, pc, asr r1
   13898:	blhi	ceb94 <fchmod@plt+0xcb750>
   1389c:	svchi	0x00f0e8bd
   138a0:	blcs	6e654 <fchmod@plt+0x6b210>
   138a4:	svcge	0x0068f47f
   138a8:	bne	44f110 <fchmod@plt+0x44bccc>
   138ac:			; <UNDEFINED> instruction: 0xf00a4648
   138b0:			; <UNDEFINED> instruction: 0x4620fbbd
   138b4:	ldc	7, cr15, [ip], {239}	; 0xef
   138b8:	strcc	r4, [r1], -r1, lsr #12
   138bc:	strbmi	r4, [r8], -r2, lsl #12
   138c0:	blx	1b4f8f2 <fchmod@plt+0x1b4c4ae>
   138c4:			; <UNDEFINED> instruction: 0xf00a4648
   138c8:	vmov.s16	pc, d8[1]
   138cc:			; <UNDEFINED> instruction: 0x46581a10
   138d0:	blx	feb4f902 <fchmod@plt+0xfeb4c4be>
   138d4:			; <UNDEFINED> instruction: 0xf1052303
   138d8:	strtmi	r0, [r9], -ip, lsr #4
   138dc:			; <UNDEFINED> instruction: 0xf0064658
   138e0:	strdcs	pc, [lr, -r1]!
   138e4:			; <UNDEFINED> instruction: 0xf00a4658
   138e8:			; <UNDEFINED> instruction: 0x4630fab5
   138ec:	stc	7, cr15, [r0], {239}	; 0xef
   138f0:			; <UNDEFINED> instruction: 0x46024631
   138f4:			; <UNDEFINED> instruction: 0xf00a4658
   138f8:			; <UNDEFINED> instruction: 0x4658fb51
   138fc:	blx	184f92e <fchmod@plt+0x184c4ea>
   13900:	stmdals	sp, {r4, r8, fp, ip, pc}
   13904:	stcl	7, cr15, [r2], #-956	; 0xfffffc44
   13908:			; <UNDEFINED> instruction: 0xf7efb120
   1390c:	stmdavs	r3, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
   13910:	teqle	r5, r1, lsl fp
   13914:	andcs	r9, ip, sp, lsl #22
   13918:	movwls	r9, #23824	; 0x5d10
   1391c:	ldmdavs	lr, {r0, r8, r9, fp, ip, pc}
   13920:	ldc2	0, cr15, [r8, #-12]!
   13924:	strmi	r9, [r4], -r5, lsl #22
   13928:	eorvs	r4, r6, r8, lsl r6
   1392c:	stc2l	0, cr15, [sl, #-12]
   13930:	strtmi	r4, [r8], -r3, lsl #12
   13934:			; <UNDEFINED> instruction: 0xf0036063
   13938:	blls	92e54 <fchmod@plt+0x8fa10>
   1393c:	adcvs	r6, r0, ip, lsl r0
   13940:	stmdbmi	r1!, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   13944:	stmdami	r1!, {r0, r2, r9, sp}
   13948:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1394c:	b	fecd1910 <fchmod@plt+0xfecce4cc>
   13950:			; <UNDEFINED> instruction: 0xf0026869
   13954:			; <UNDEFINED> instruction: 0xf7effc47
   13958:	ldmdbmi	sp, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   1395c:	ldmdami	sp, {r0, r2, r9, sp}
   13960:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13964:	b	fe9d1928 <fchmod@plt+0xfe9ce4e4>
   13968:	ldc2	0, cr15, [ip], #-8
   1396c:	andcs	r4, r5, #425984	; 0x68000
   13970:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
   13974:			; <UNDEFINED> instruction: 0xf7ef4478
   13978:	ldmvs	r9!, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
   1397c:	ldc2	0, cr15, [r2], #-8
   13980:	andcs	r4, r5, #376832	; 0x5c000
   13984:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   13988:			; <UNDEFINED> instruction: 0xf7ef4478
   1398c:	ldmdbls	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
   13990:	stc2	0, cr15, [r8], #-8
   13994:	ldrdeq	ip, [r2], -r8
   13998:	andeq	r0, r0, r4, lsr #5
   1399c:	ldrdeq	ip, [r2], -r0
   139a0:	ldrdeq	r6, [r1], -r4
   139a4:			; <UNDEFINED> instruction: 0xfffffed5
   139a8:	andeq	r0, r0, r8, asr r3
   139ac:	andeq	ip, r2, ip, lsl ip
   139b0:	ldrdeq	r6, [r1], -r2
   139b4:	andeq	r8, r1, r0, lsr #21
   139b8:	andeq	r6, r1, r2, lsl lr
   139bc:	andeq	ip, r2, sl, asr #22
   139c0:	andeq	ip, r2, r2, asr #22
   139c4:	ldrdeq	ip, [r2], -lr
   139c8:	andeq	r3, r1, r4, ror sl
   139cc:	andeq	r8, r1, sl, asr #17
   139d0:	andeq	r6, r1, r4, ror #23
   139d4:			; <UNDEFINED> instruction: 0x000188b2
   139d8:			; <UNDEFINED> instruction: 0x00016cb2
   139dc:	andeq	r8, r1, r0, lsr #17
   139e0:	andeq	sp, r0, r6, lsl #1
   139e4:	andeq	r8, r1, ip, lsl #17
   139e8:	mvnsmi	lr, #737280	; 0xb4000
   139ec:			; <UNDEFINED> instruction: 0xf8df4688
   139f0:	strmi	r9, [r5], -ip, lsr #1
   139f4:	addlt	r4, r3, sl, lsr #18
   139f8:	strdcs	r4, [r1], -r9
   139fc:			; <UNDEFINED> instruction: 0x46144479
   13a00:			; <UNDEFINED> instruction: 0xf001461f
   13a04:			; <UNDEFINED> instruction: 0xf105f801
   13a08:	strtmi	r0, [r8], -ip, ror #2
   13a0c:			; <UNDEFINED> instruction: 0xf7ff464a
   13a10:	tstlt	r0, pc, lsl #23	; <UNPREDICTABLE>
   13a14:	pop	{r0, r1, ip, sp, pc}
   13a18:			; <UNDEFINED> instruction: 0x464183f0
   13a1c:	strbmi	r4, [sl], -r6, lsl #12
   13a20:			; <UNDEFINED> instruction: 0xf7ff4628
   13a24:	ldrtmi	pc, [r1], -sp, asr #26	; <UNPREDICTABLE>
   13a28:			; <UNDEFINED> instruction: 0xf8caf7fe
   13a2c:			; <UNDEFINED> instruction: 0xf7fe4680
   13a30:	mvnslt	pc, r5, ror #17
   13a34:	ldrdls	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   13a38:	strd	r4, [r3], -r9
   13a3c:	ldmdblt	r8!, {r3, r5, r6, fp, ip, sp, lr}^
   13a40:			; <UNDEFINED> instruction: 0xb1bc6824
   13a44:	strbmi	r6, [sl], -r6, ror #16
   13a48:	tstlt	r7, r1, lsl #2
   13a4c:	andsmi	r6, pc, #2932736	; 0x2cc000
   13a50:	bvs	d88230 <fchmod@plt+0xd84dec>
   13a54:	mulgt	r0, r5, r8
   13a58:			; <UNDEFINED> instruction: 0xf1bc462b
   13a5c:	rscle	r0, sp, sp, lsr #30
   13a60:			; <UNDEFINED> instruction: 0xf8d86875
   13a64:	strcc	r0, [r1, #-12]
   13a68:			; <UNDEFINED> instruction: 0xf7ef9500
   13a6c:	stmdavs	r4!, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
   13a70:	mvnle	r2, r0, lsl #24
   13a74:			; <UNDEFINED> instruction: 0xf7fe4640
   13a78:			; <UNDEFINED> instruction: 0x4640f8f1
   13a7c:			; <UNDEFINED> instruction: 0xf92af7fe
   13a80:			; <UNDEFINED> instruction: 0xf7fe4640
   13a84:	strbmi	pc, [r0], -fp, ror #18	; <UNPREDICTABLE>
   13a88:			; <UNDEFINED> instruction: 0xf9c0f7fe
   13a8c:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   13a90:	pop	{r0, r1, ip, sp, pc}
   13a94:			; <UNDEFINED> instruction: 0xf00143f0
   13a98:	svclt	0x0000b86d
   13a9c:	andeq	pc, r0, ip, asr sp	; <UNPREDICTABLE>
   13aa0:	andeq	r6, r1, r4, ror ip
   13aa4:	andeq	r6, r1, r4, asr ip
   13aa8:	push	{r1, r5, r6, r9, fp, lr}
   13aac:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   13ab0:	addlt	r4, r9, r1, ror #28
   13ab4:	vstrge	d4, [r4, #-388]	; 0xfffffe7c
   13ab8:	svcge	0x0001447e
   13abc:	ldmpl	r3, {r2, r9, sl, lr}^
   13ac0:	ldmdavs	fp, {r1, r4, r5, r9, sl, lr}
   13ac4:			; <UNDEFINED> instruction: 0xf04f9307
   13ac8:	movwcs	r0, #768	; 0x300
   13acc:	movwcc	lr, #6605	; 0x19cd
   13ad0:	movwcc	lr, #14797	; 0x39cd
   13ad4:	movwcc	lr, #22989	; 0x59cd
   13ad8:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
   13adc:	ldrtmi	r4, [r9], -sl, lsr #12
   13ae0:			; <UNDEFINED> instruction: 0xff08f002
   13ae4:	blle	41daec <fchmod@plt+0x41a6a8>
   13ae8:	bllt	cfa6f4 <fchmod@plt+0xcf72b0>
   13aec:			; <UNDEFINED> instruction: 0xf00a4638
   13af0:	bmi	15125fc <fchmod@plt+0x150f1b8>
   13af4:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
   13af8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13afc:	subsmi	r9, sl, r7, lsl #22
   13b00:	addshi	pc, r6, r0, asr #32
   13b04:	pop	{r0, r3, ip, sp, pc}
   13b08:	blls	177ad0 <fchmod@plt+0x17468c>
   13b0c:	rscle	r2, fp, r2, lsl #22
   13b10:	andcs	r4, r5, #76, 18	; 0x130000
   13b14:	ldrbtmi	r4, [r9], #-2124	; 0xfffff7b4
   13b18:			; <UNDEFINED> instruction: 0xf7ef4478
   13b1c:	smlabtcs	r1, ip, r9, lr
   13b20:	strtmi	r4, [r0], -r0, lsl #13
   13b24:	cdp2	0, 6, cr15, cr12, cr6, {0}
   13b28:			; <UNDEFINED> instruction: 0x46414632
   13b2c:	strtmi	r4, [r8], -r3, lsl #12
   13b30:	stc2l	0, cr15, [r8, #8]
   13b34:	blcs	3a740 <fchmod@plt+0x372fc>
   13b38:			; <UNDEFINED> instruction: 0x4620d0d8
   13b3c:			; <UNDEFINED> instruction: 0xf0062101
   13b40:	stcls	14, cr15, [r3], {95}	; 0x5f
   13b44:	strtmi	r9, [r6], #-3585	; 0xfffff1ff
   13b48:			; <UNDEFINED> instruction: 0x468142b4
   13b4c:			; <UNDEFINED> instruction: 0xf8dfd2ce
   13b50:	strcs	r8, [r0, #-252]	; 0xffffff04
   13b54:			; <UNDEFINED> instruction: 0xe01844f8
   13b58:	stccc	8, cr15, [r1], {16}
   13b5c:	svclt	0x00182b2f
   13b60:	eorsle	r7, ip, r5
   13b64:			; <UNDEFINED> instruction: 0x4622465b
   13b68:	subcs	r4, r0, r1, asr #12
   13b6c:			; <UNDEFINED> instruction: 0xff4cf000
   13b70:	tstcs	r0, r8, asr r6
   13b74:			; <UNDEFINED> instruction: 0xf97cf003
   13b78:	strtmi	r4, [r0], -r3, lsl #13
   13b7c:	stc2l	0, cr15, [r6, #12]
   13b80:			; <UNDEFINED> instruction: 0xf8cb4556
   13b84:	ldmible	r1!, {r5}
   13b88:	blne	ca54e0 <fchmod@plt+0xca209c>
   13b8c:	strtmi	r2, [r0], -sl, lsl #2
   13b90:	bl	ed1b54 <fchmod@plt+0xece710>
   13b94:	eorsle	r2, pc, r0, lsl #16
   13b98:	msreq	CPSR_xc, #4, 2
   13b9c:	bleq	8cffb4 <fchmod@plt+0x8ccb70>
   13ba0:			; <UNDEFINED> instruction: 0xd32d4298
   13ba4:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
   13ba8:	tstle	sp, r0, lsr #22
   13bac:	mlacc	r1, r4, r8, pc	; <UNPREDICTABLE>
   13bb0:	tstle	r9, r0, lsr #22
   13bb4:			; <UNDEFINED> instruction: 0xf10042a0
   13bb8:			; <UNDEFINED> instruction: 0xf8840a01
   13bbc:	stmiale	fp, {r5, ip, lr}^
   13bc0:	andvc	r4, r5, r0, lsr #5
   13bc4:	stmdbmi	r2!, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
   13bc8:	stmdami	r2!, {r0, r2, r9, sp}
   13bcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13bd0:	ldmdb	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13bd4:	strbmi	r4, [sl], -r0, lsr #18
   13bd8:			; <UNDEFINED> instruction: 0xf0024479
   13bdc:	stmdacc	r1, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   13be0:	adcmi	r7, r0, #5
   13be4:			; <UNDEFINED> instruction: 0xe7eed1be
   13be8:	andcs	r4, r5, #28, 18	; 0x70000
   13bec:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
   13bf0:			; <UNDEFINED> instruction: 0xf7ef4478
   13bf4:	ldmdbmi	fp, {r5, r6, r8, fp, sp, lr, pc}
   13bf8:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   13bfc:	blx	ff54fc0c <fchmod@plt+0xff54c7c8>
   13c00:	andcs	r4, r5, #409600	; 0x64000
   13c04:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
   13c08:			; <UNDEFINED> instruction: 0xf7ef4478
   13c0c:	ldmdbmi	r8, {r2, r4, r6, r8, fp, sp, lr, pc}
   13c10:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   13c14:	blx	ff24fc24 <fchmod@plt+0xff24c7e0>
   13c18:	andcs	r4, r5, #360448	; 0x58000
   13c1c:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   13c20:			; <UNDEFINED> instruction: 0xf7ef4478
   13c24:	ldmdbmi	r5, {r3, r6, r8, fp, sp, lr, pc}
   13c28:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   13c2c:	blx	fef4fc3c <fchmod@plt+0xfef4c7f8>
   13c30:	stmdb	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13c34:			; <UNDEFINED> instruction: 0x0002c1ba
   13c38:	muleq	r0, ip, ip
   13c3c:	andeq	r0, r0, r4, lsr #5
   13c40:	andeq	ip, r2, r2, ror r1
   13c44:	andeq	r6, r1, lr, ror fp
   13c48:	strdeq	r8, [r1], -ip
   13c4c:	andeq	r6, r1, r8, asr ip
   13c50:	andeq	r6, r1, r4, lsr #23
   13c54:	andeq	r8, r1, r6, asr #12
   13c58:	andeq	pc, r0, ip, ror fp	; <UNPREDICTABLE>
   13c5c:	andeq	r6, r1, r2, asr #22
   13c60:	andeq	r8, r1, r4, lsr #12
   13c64:	andeq	pc, r0, sl, asr fp	; <UNPREDICTABLE>
   13c68:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   13c6c:	andeq	r8, r1, ip, lsl #12
   13c70:	andeq	pc, r0, r2, asr #22
   13c74:	andeq	r6, r1, r2, lsr #21
   13c78:	strdeq	r8, [r1], -r4
   13c7c:	andeq	pc, r0, sl, lsr #22
   13c80:	svcmi	0x00f0e92d
   13c84:	lfmmi	f7, 3, [r4, #-692]!	; 0xfffffd4c
   13c88:	bmi	fe4672d0 <fchmod@plt+0xfe463e8c>
   13c8c:	ldrbtmi	r4, [sp], #-2961	; 0xfffff46f
   13c90:	cfldrsmi	mvf4, [r1], {122}	; 0x7a
   13c94:	ldmpl	r3, {r3, r5, fp, sp, lr}^
   13c98:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   13c9c:	strbtcc	pc, [ip], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   13ca0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13ca4:			; <UNDEFINED> instruction: 0xf0002800
   13ca8:	blmi	fe334058 <fchmod@plt+0xfe330c14>
   13cac:			; <UNDEFINED> instruction: 0xf854498c
   13cb0:	ldrbtmi	r8, [r9], #-3
   13cb4:	ldrdcc	pc, [r0], -r8
   13cb8:			; <UNDEFINED> instruction: 0xf8c83301
   13cbc:			; <UNDEFINED> instruction: 0xf7ef3000
   13cc0:			; <UNDEFINED> instruction: 0x4606eb18
   13cc4:			; <UNDEFINED> instruction: 0xf0002800
   13cc8:			; <UNDEFINED> instruction: 0xf8df80ab
   13ccc:			; <UNDEFINED> instruction: 0xf7efa218
   13cd0:	strbtmi	lr, [r9], sl, lsl #21
   13cd4:			; <UNDEFINED> instruction: 0xf8da44fa
   13cd8:			; <UNDEFINED> instruction: 0xf0031000
   13cdc:	ldrtmi	pc, [r0], -r3, lsl #25	; <UNPREDICTABLE>
   13ce0:	b	fe051ca4 <fchmod@plt+0xfe04e860>
   13ce4:	strmi	r4, [r1], -sl, asr #12
   13ce8:			; <UNDEFINED> instruction: 0xf7ef2003
   13cec:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
   13cf0:	rschi	pc, r3, r0, asr #32
   13cf4:	ldrdmi	pc, [r4], -sl
   13cf8:	ldmib	sl, {r2, r6, r8, ip, sp, pc}^
   13cfc:	ldmib	r9, {r1, r8, r9, sp}^
   13d00:	addmi	r0, fp, #0, 2
   13d04:	addmi	fp, r2, #8, 30
   13d08:	addshi	pc, r3, r0
   13d0c:			; <UNDEFINED> instruction: 0x46494876
   13d10:	ldrbtmi	r2, [r8], #-616	; 0xfffffd98
   13d14:			; <UNDEFINED> instruction: 0xf7ef3008
   13d18:			; <UNDEFINED> instruction: 0xb114e890
   13d1c:			; <UNDEFINED> instruction: 0xf7ef4620
   13d20:	bmi	1cce730 <fchmod@plt+0x1ccb2ec>
   13d24:	svcvs	0x0013447a
   13d28:	qdaddlt	r6, r6, r3
   13d2c:	ldmdavs	sl, {r8, sp}
   13d30:	ldmvs	r0, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   13d34:	sbcvs	r6, r1, r0, asr #16
   13d38:	blcs	2c084 <fchmod@plt+0x28c40>
   13d3c:			; <UNDEFINED> instruction: 0xf8dfd1f7
   13d40:	movwcs	sl, #432	; 0x1b0
   13d44:			; <UNDEFINED> instruction: 0xf8ca44fa
   13d48:	mcrcs	0, 0, r3, cr0, cr0, {3}
   13d4c:	addhi	pc, sl, r0
   13d50:	andcs	r4, r1, r8, ror #20
   13d54:			; <UNDEFINED> instruction: 0xf10d4968
   13d58:			; <UNDEFINED> instruction: 0xf8df096c
   13d5c:	ldrbtmi	fp, [sl], #-416	; 0xfffffe60
   13d60:			; <UNDEFINED> instruction: 0xf0004479
   13d64:	ldrbtmi	pc, [fp], #3665	; 0xe51	; <UNPREDICTABLE>
   13d68:	andscs	lr, r0, lr, lsr r0
   13d6c:			; <UNDEFINED> instruction: 0xf0032500
   13d70:			; <UNDEFINED> instruction: 0x4604fc7b
   13d74:			; <UNDEFINED> instruction: 0xf0032010
   13d78:			; <UNDEFINED> instruction: 0x4629fc77
   13d7c:	strbmi	r4, [r8], -r7, lsl #12
   13d80:			; <UNDEFINED> instruction: 0xf876f003
   13d84:	ldrdcc	pc, [r0], -sl
   13d88:	vst1.8	{d20-d22}, [pc :256], r2
   13d8c:	eorsvs	r6, sp, r0, lsl #3
   13d90:			; <UNDEFINED> instruction: 0x46486078
   13d94:			; <UNDEFINED> instruction: 0xffecf009
   13d98:	strbmi	r4, [r8], -r9, lsr #12
   13d9c:			; <UNDEFINED> instruction: 0xf868f003
   13da0:	ldrdcc	pc, [r0], -sl
   13da4:	vst1.8	{d20-d22}, [pc :256], r2
   13da8:	rsbvs	r6, r5, r0, lsl #3
   13dac:	strbmi	r6, [r8], -r0, lsr #32
   13db0:			; <UNDEFINED> instruction: 0xffdef009
   13db4:			; <UNDEFINED> instruction: 0x3000f8b9
   13db8:	svclt	0x00082b3a
   13dbc:	andle	r4, r2, r8, lsr #12
   13dc0:			; <UNDEFINED> instruction: 0xf0064648
   13dc4:	ldmdavs	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   13dc8:	adcsvs	r6, r8, r0, lsr #1
   13dcc:	blcs	2e120 <fchmod@plt+0x2acdc>
   13dd0:	stmdavs	r3!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}
   13dd4:	stmdbcs	r0, {r0, r3, r4, r6, r7, fp, sp, lr}
   13dd8:			; <UNDEFINED> instruction: 0xf8dbd157
   13ddc:	sbcsvs	r1, r4, r0, ror r0
   13de0:	rsbsmi	pc, r0, fp, asr #17
   13de4:	ldrdvs	r6, [r1], #15	; <UNPREDICTABLE>
   13de8:	ldrdcc	pc, [r0], -sl
   13dec:	vst1.8	{d20-d22}, [pc :256], r2
   13df0:	strbmi	r6, [r8], -r0, lsl #3
   13df4:			; <UNDEFINED> instruction: 0xff78f009
   13df8:	ble	fed9de00 <fchmod@plt+0xfed9a9bc>
   13dfc:	ldrdcc	pc, [r0], -r8
   13e00:			; <UNDEFINED> instruction: 0xf8c83b01
   13e04:	bmi	f9fe0c <fchmod@plt+0xf9c9c8>
   13e08:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   13e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13e10:	strbtcc	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   13e14:	qdaddle	r4, sl, lr
   13e18:	lfmmi	f7, 3, [r4, #-52]!	; 0xffffffcc
   13e1c:	svchi	0x00f0e8bd
   13e20:	ldmib	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13e24:	blcs	ade38 <fchmod@plt+0xaa9f4>
   13e28:	blmi	dc8320 <fchmod@plt+0xdc4edc>
   13e2c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   13e30:	ldmib	sl, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   13e34:	ldmib	r9, {r1, r3, r4, r8, r9, sp}^
   13e38:	addmi	r0, fp, #24, 2
   13e3c:	addmi	fp, r2, #8, 30
   13e40:	svcge	0x0064f47f
   13e44:			; <UNDEFINED> instruction: 0xf7ef4630
   13e48:	bmi	c0e608 <fchmod@plt+0xc0b1c4>
   13e4c:	andcs	r4, r1, pc, lsr #18
   13e50:	ldrdcc	pc, [r0], -r8
   13e54:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13e58:			; <UNDEFINED> instruction: 0xf8c83b01
   13e5c:			; <UNDEFINED> instruction: 0xf0003000
   13e60:			; <UNDEFINED> instruction: 0xe7d0fdd3
   13e64:	andcs	r4, r1, sl, lsr #20
   13e68:			; <UNDEFINED> instruction: 0xf8d8492a
   13e6c:	ldrbtmi	r3, [sl], #-0
   13e70:	blcc	6505c <fchmod@plt+0x61c18>
   13e74:	andcc	pc, r0, r8, asr #17
   13e78:	stc2l	0, cr15, [r6]
   13e7c:	stmdami	r6!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   13e80:			; <UNDEFINED> instruction: 0xf7fe4478
   13e84:	ldrdvs	pc, [r8], -r5	; <UNPREDICTABLE>
   13e88:	stmdbmi	r4!, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
   13e8c:	stmdami	r4!, {r0, r2, r9, sp}
   13e90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13e94:	stmda	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13e98:	ldmdavs	fp!, {r1, r5, fp, sp, lr}^
   13e9c:	ldmdavs	r9, {r1, r4, r6, fp, sp, lr}^
   13ea0:			; <UNDEFINED> instruction: 0xf982f002
   13ea4:	andcs	r4, r5, #507904	; 0x7c000
   13ea8:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
   13eac:			; <UNDEFINED> instruction: 0xf7ef4478
   13eb0:			; <UNDEFINED> instruction: 0xf002e802
   13eb4:			; <UNDEFINED> instruction: 0xf7eff997
   13eb8:	ldmdbmi	ip, {r1, r3, fp, sp, lr, pc}
   13ebc:	ldmdami	ip, {r0, r2, r9, sp}
   13ec0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13ec4:	svc	0x00f6f7ee
   13ec8:			; <UNDEFINED> instruction: 0xf98cf002
   13ecc:	strdeq	ip, [r2], -r6
   13ed0:	ldrdeq	fp, [r2], -r8
   13ed4:	andeq	r0, r0, r4, lsr #5
   13ed8:	ldrdeq	fp, [r2], -r0
   13edc:	muleq	r0, r0, r3
   13ee0:			; <UNDEFINED> instruction: 0x00015ab2
   13ee4:			; <UNDEFINED> instruction: 0x0002c6b0
   13ee8:	andeq	ip, r2, r2, ror r6
   13eec:	andeq	ip, r2, r0, ror #12
   13ef0:	andeq	ip, r2, r0, asr #12
   13ef4:	andeq	r6, r1, r6, lsr fp
   13ef8:	andeq	r6, r1, r4, ror #21
   13efc:	andeq	ip, r2, lr, lsl r6
   13f00:	andeq	fp, r2, lr, asr lr
   13f04:	andeq	ip, r2, r8, asr r5
   13f08:	andeq	r6, r1, r0, asr #20
   13f0c:	andeq	r6, r1, r6, asr #19
   13f10:	andeq	r6, r1, r6, lsr #20
   13f14:	andeq	r6, r1, r0, asr #19
   13f18:	andeq	r6, r1, r0, asr r9
   13f1c:	andeq	r6, r1, ip, asr #19
   13f20:	andeq	r8, r1, r2, lsl #7
   13f24:	andeq	r6, r1, r2, lsr r9
   13f28:	andeq	r8, r1, r8, ror #6
   13f2c:	andeq	r6, r1, ip, lsr r9
   13f30:	andeq	r8, r1, r2, asr r3
   13f34:	stmdavs	r9, {r0, r1, fp, sp, lr}
   13f38:	teqcs	r2, #3457024	; 0x34c000
   13f3c:	teqeq	r2, r1	; <illegal shifter operand>
   13f40:	bl	1ce4950 <fchmod@plt+0x1ce150c>
   13f44:	blle	196f50 <fchmod@plt+0x193b0c>
   13f48:	bl	1c64990 <fchmod@plt+0x1c6154c>
   13f4c:	svclt	0x00b40303
   13f50:	andcs	r2, r0, r1
   13f54:			; <UNDEFINED> instruction: 0xf04f4770
   13f58:			; <UNDEFINED> instruction: 0x477030ff
   13f5c:	andcs	r4, r0, #3072	; 0xc00
   13f60:	sbcscs	pc, r0, r0, lsl #17
   13f64:	andsvc	r4, sl, fp, ror r4
   13f68:	svclt	0x00004770
   13f6c:	muleq	r2, r4, r4
   13f70:	blmi	1aa691c <fchmod@plt+0x1aa34d8>
   13f74:	push	{r1, r3, r4, r5, r6, sl, lr}
   13f78:	strdlt	r4, [r9], r0
   13f7c:	smullsvc	pc, r0, r0, r8	; <UNPREDICTABLE>
   13f80:	stclmi	8, cr5, [r7], #-844	; 0xfffffcb4
   13f84:	movwls	r6, #30747	; 0x781b
   13f88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13f8c:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   13f90:	movwcc	lr, #6605	; 0x19cd
   13f94:	movwcc	lr, #14797	; 0x39cd
   13f98:	movwcc	lr, #22989	; 0x59cd
   13f9c:	bmi	1880520 <fchmod@plt+0x187d0dc>
   13fa0:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
   13fa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13fa8:	subsmi	r9, sl, r7, lsl #22
   13fac:	adcshi	pc, r2, r0, asr #32
   13fb0:	pop	{r0, r3, ip, sp, pc}
   13fb4:			; <UNDEFINED> instruction: 0x46058ff0
   13fb8:			; <UNDEFINED> instruction: 0xf8b8f006
   13fbc:	ldmdblt	fp, {r0, r1, r3, r5, r8, fp, sp, lr}
   13fc0:			; <UNDEFINED> instruction: 0xf8852301
   13fc4:	ubfx	r3, r0, #1, #11
   13fc8:			; <UNDEFINED> instruction: 0xf1054a57
   13fcc:	strtmi	r0, [r8], -ip, lsr #2
   13fd0:	ldrbtmi	sl, [sl], #-3588	; 0xfffff1fc
   13fd4:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   13fd8:	blx	1cd1fdc <fchmod@plt+0x1cceb98>
   13fdc:			; <UNDEFINED> instruction: 0x46324b53
   13fe0:			; <UNDEFINED> instruction: 0xf8544649
   13fe4:			; <UNDEFINED> instruction: 0xf8d88003
   13fe8:	movwcc	r3, #4096	; 0x1000
   13fec:	andcc	pc, r0, r8, asr #17
   13ff0:	stc2	0, cr15, [r0], {2}
   13ff4:	blle	eddffc <fchmod@plt+0xedabb8>
   13ff8:	cdpcs	14, 0, cr9, cr0, cr1, {0}
   13ffc:			; <UNDEFINED> instruction: 0xf8ddd04f
   14000:			; <UNDEFINED> instruction: 0xf105a00c
   14004:	ldrbmi	r0, [r6], #-1220	; 0xfffffb3c
   14008:	tstle	r2, #746586112	; 0x2c800000
   1400c:			; <UNDEFINED> instruction: 0xf810e047
   14010:	bcs	bdf01c <fchmod@plt+0xbdbbd8>
   14014:	tstcs	r0, pc, lsr r0
   14018:			; <UNDEFINED> instruction: 0x4650701f
   1401c:			; <UNDEFINED> instruction: 0xff28f002
   14020:	strmi	r4, [r1], -r2, lsr #12
   14024:			; <UNDEFINED> instruction: 0xf0064628
   14028:	ldrbmi	pc, [lr, #-2203]	; 0xfffff765	; <UNPREDICTABLE>
   1402c:	ldmdble	r6!, {r2, r9, sl, lr}
   14030:	bl	fe9a5ba0 <fchmod@plt+0xfe9a275c>
   14034:	tstcs	sl, sl, lsl #4
   14038:			; <UNDEFINED> instruction: 0xf7ef4650
   1403c:	strmi	lr, [r3], -r6, ror #17
   14040:	rsble	r2, r1, r0, lsl #16
   14044:			; <UNDEFINED> instruction: 0xf1004550
   14048:	stmiale	r0!, {r0, r8, r9, fp}^
   1404c:	mvnle	r4, r3, asr r5
   14050:	andcs	r4, r5, #901120	; 0xdc000
   14054:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   14058:			; <UNDEFINED> instruction: 0xf7ee4478
   1405c:	tstcs	r1, ip, lsr #30
   14060:	strtmi	r4, [r8], -r4, lsl #12
   14064:	blx	ff350086 <fchmod@plt+0xff34cc42>
   14068:	strtmi	r4, [r0], -r1, lsl #12
   1406c:			; <UNDEFINED> instruction: 0xf89cf002
   14070:	blcs	bac8c <fchmod@plt+0xb7848>
   14074:	stmdbvs	sl!, {r1, r2, r4, r5, r8, ip, lr, pc}
   14078:	ldrdcc	pc, [r0], -r8
   1407c:			; <UNDEFINED> instruction: 0xf1032a01
   14080:			; <UNDEFINED> instruction: 0xf8c833ff
   14084:	tstle	r6, r0
   14088:	movwcs	r2, #4608	; 0x1200
   1408c:	sbccs	pc, r4, r5, asr #17
   14090:	sbcscc	pc, r0, r5, lsl #17
   14094:	cdpne	7, 4, cr14, cr3, cr3, {4}
   14098:			; <UNDEFINED> instruction: 0xd1bc4553
   1409c:			; <UNDEFINED> instruction: 0x4648e7d8
   140a0:			; <UNDEFINED> instruction: 0xffe8f009
   140a4:	ldrdcc	pc, [r0], -r8
   140a8:			; <UNDEFINED> instruction: 0xf8852201
   140ac:	blcc	5c3f4 <fchmod@plt+0x58fb0>
   140b0:	andcc	pc, r0, r8, asr #17
   140b4:			; <UNDEFINED> instruction: 0xf105e773
   140b8:			; <UNDEFINED> instruction: 0xf00a0020
   140bc:	stmdacs	r0, {r0, r1, r7, fp, ip, sp, lr, pc}
   140c0:	ldmdbmi	sp, {r1, r5, r6, r7, ip, lr, pc}
   140c4:	ldmdami	sp, {r0, r2, r9, sp}
   140c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   140cc:	cdp	7, 15, cr15, cr2, cr14, {7}
   140d0:	strmi	r2, [r4], -r1, lsl #2
   140d4:			; <UNDEFINED> instruction: 0xf0064628
   140d8:			; <UNDEFINED> instruction: 0x4601fb93
   140dc:			; <UNDEFINED> instruction: 0xf0064620
   140e0:	ldrb	pc, [r1, r5, ror #31]	; <UNPREDICTABLE>
   140e4:	andcs	r4, r5, #360448	; 0x58000
   140e8:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   140ec:			; <UNDEFINED> instruction: 0xf7ee4478
   140f0:	smlattcs	r1, r2, lr, lr
   140f4:	strtmi	r4, [r8], -r4, lsl #12
   140f8:	blx	fe0d011a <fchmod@plt+0xfe0cccd6>
   140fc:	strmi	r4, [r2], -r1, lsr #12
   14100:			; <UNDEFINED> instruction: 0xf0024630
   14104:	sbfx	pc, pc, #21, #23
   14108:	andcs	r4, r5, #245760	; 0x3c000
   1410c:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   14110:			; <UNDEFINED> instruction: 0xe7a24478
   14114:	cdp	7, 13, cr15, cr10, cr14, {7}
   14118:	strdeq	fp, [r2], -r4
   1411c:	andeq	r0, r0, r4, lsr #5
   14120:	ldrdeq	fp, [r2], -sl
   14124:	andeq	fp, r2, r6, asr #25
   14128:	andeq	r3, r1, lr, ror #3
   1412c:	muleq	r0, r0, r3
   14130:	andeq	r6, r1, lr, lsl r9
   14134:			; <UNDEFINED> instruction: 0x000181bc
   14138:	andeq	r6, r1, ip, lsl #16
   1413c:	andeq	r8, r1, sl, asr #2
   14140:			; <UNDEFINED> instruction: 0x000167be
   14144:	andeq	r8, r1, r8, lsr #2
   14148:	andeq	r6, r1, r6, lsr #16
   1414c:	andeq	r8, r1, r4, lsl #2
   14150:	blmi	1966ae8 <fchmod@plt+0x19636a4>
   14154:	svcmi	0x00f0e92d
   14158:	cfstrdmi	mvd4, [r4], #-488	; 0xfffffe18
   1415c:	ldmpl	r3, {r0, r1, r3, r4, r5, r7, ip, sp, pc}^
   14160:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   14164:			; <UNDEFINED> instruction: 0xf04f9339
   14168:	stmdavs	r3!, {r8, r9}^
   1416c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   14170:			; <UNDEFINED> instruction: 0xf10d8089
   14174:			; <UNDEFINED> instruction: 0x46480914
   14178:			; <UNDEFINED> instruction: 0xff7ef005
   1417c:			; <UNDEFINED> instruction: 0xf990f7ff
   14180:			; <UNDEFINED> instruction: 0xf7efa90c
   14184:	stmdacs	r0, {r1, r2, r7, fp, sp, lr, pc}
   14188:	bls	18aec0 <fchmod@plt+0x187a7c>
   1418c:	vstrle	s5, [r4, #-0]
   14190:	ldrsblt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   14194:	bvs	310ab4 <fchmod@plt+0x30d670>
   14198:	beq	850cd0 <fchmod@plt+0x84d88c>
   1419c:	ldrbtmi	r2, [fp], #1024	; 0x400
   141a0:			; <UNDEFINED> instruction: 0xf8539b06
   141a4:	stmdbvs	fp!, {r2, r5, ip, lr}
   141a8:	ldmib	r5, {r0, r1, r5, r7, r8, r9, ip, sp, pc}^
   141ac:	b	15ade7c <fchmod@plt+0x15aaa38>
   141b0:			; <UNDEFINED> instruction: 0xd12f0307
   141b4:	mvnscc	pc, #79	; 0x4f
   141b8:	msreq	CPSR_fs, r5, lsl #2
   141bc:	rscscc	pc, pc, #79	; 0x4f
   141c0:	stmib	r5, {r3, r5, r9, sl, lr}^
   141c4:			; <UNDEFINED> instruction: 0x465a2332
   141c8:			; <UNDEFINED> instruction: 0xf97af7ff
   141cc:			; <UNDEFINED> instruction: 0xf7ee2100
   141d0:			; <UNDEFINED> instruction: 0xf1b0ef1e
   141d4:	blle	7161dc <fchmod@plt+0x712d98>
   141d8:	tstcs	r0, r4, asr #4
   141dc:			; <UNDEFINED> instruction: 0xf7eea827
   141e0:	blls	390158 <fchmod@plt+0x38cd14>
   141e4:	ldrbmi	sl, [r1], -r2, lsr #20
   141e8:	stmib	sp, {r6, r9, sl, lr}^
   141ec:	ldrmi	r6, [lr], -r2, lsr #14
   141f0:	movwcs	r1, #6111	; 0x17df
   141f4:	strvs	lr, [r4, -sp, asr #19]!
   141f8:	strcs	r9, [r0], -r8, lsr #6
   141fc:			; <UNDEFINED> instruction: 0xf7ee9626
   14200:	ldmdblt	r8, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
   14204:			; <UNDEFINED> instruction: 0x232ce9dd
   14208:	teqcs	r2, #3227648	; 0x314000
   1420c:			; <UNDEFINED> instruction: 0xf7ef4640
   14210:	bls	18e5c8 <fchmod@plt+0x18b184>
   14214:	addsmi	r3, r4, #16777216	; 0x1000000
   14218:	ldmdbmi	r6!, {r1, r6, r7, r8, r9, fp, ip, lr, pc}
   1421c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   14220:			; <UNDEFINED> instruction: 0xff74f005
   14224:	blcs	3ae40 <fchmod@plt+0x379fc>
   14228:	ldcmi	13, cr13, [r3, #-92]!	; 0xffffffa4
   1422c:	strcs	sl, [r0], #-3591	; 0xfffff1f9
   14230:	and	r4, r3, sp, ror r4
   14234:	strcc	r9, [r1], #-2821	; 0xfffff4fb
   14238:	ble	3a4cb0 <fchmod@plt+0x3a186c>
   1423c:			; <UNDEFINED> instruction: 0xf8539b06
   14240:			; <UNDEFINED> instruction: 0xf7ff0024
   14244:	stmdavs	fp!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   14248:	mvnsle	r2, r1, lsl #22
   1424c:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   14250:	cdp2	0, 3, cr15, cr12, cr6, {0}
   14254:	addsmi	r9, ip, #5120	; 0x1400
   14258:			; <UNDEFINED> instruction: 0x4c28dbf0
   1425c:			; <UNDEFINED> instruction: 0xf0054648
   14260:	movwcs	pc, #8027	; 0x1f5b	; <UNPREDICTABLE>
   14264:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
   14268:	addsmi	r7, sp, #35	; 0x23
   1426c:	bmi	9482e4 <fchmod@plt+0x944ea0>
   14270:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   14274:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14278:	subsmi	r9, sl, r9, lsr fp
   1427c:	eorslt	sp, fp, pc, lsr #2
   14280:	svchi	0x00f0e8bd
   14284:			; <UNDEFINED> instruction: 0xf89af006
   14288:	andcs	r4, r5, #491520	; 0x78000
   1428c:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
   14290:	strmi	r6, [r5], -r3, rrx
   14294:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   14298:	cdp	7, 0, cr15, cr12, cr14, {7}
   1429c:	strmi	r4, [r1], -sl, lsr #12
   142a0:			; <UNDEFINED> instruction: 0xf006a807
   142a4:	strb	pc, [r4, -pc, ror #27]!	; <UNPREDICTABLE>
   142a8:			; <UNDEFINED> instruction: 0xf006a807
   142ac:			; <UNDEFINED> instruction: 0xf002fe3b
   142b0:	ldrdcs	pc, [r5, -r9]
   142b4:	tstls	r0, r5, lsl sl
   142b8:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
   142bc:			; <UNDEFINED> instruction: 0x46034479
   142c0:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   142c4:	ldm	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   142c8:			; <UNDEFINED> instruction: 0xf0029003
   142cc:	stmdbls	r3, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   142d0:	strtmi	r4, [r8], -r2, lsl #12
   142d4:	svc	0x006ef7ee
   142d8:	rsbvs	r2, r3, r2, lsl #6
   142dc:			; <UNDEFINED> instruction: 0xf7eee7c7
   142e0:	svclt	0x0000edf6
   142e4:	andeq	fp, r2, r0, lsl fp
   142e8:	andeq	r0, r0, r4, lsr #5
   142ec:	muleq	r2, r8, r2
   142f0:	andeq	r3, r1, r2, lsr #32
   142f4:			; <UNDEFINED> instruction: 0xfffffd13
   142f8:	andeq	ip, r2, r8, asr #3
   142fc:	muleq	r2, r4, r1
   14300:	strdeq	fp, [r2], -r6
   14304:	andeq	r6, r1, r6, lsr #14
   14308:	andeq	r7, r1, lr, ror pc
   1430c:	andeq	r6, r1, r2, lsl r7
   14310:	andeq	r6, r1, r0, asr #14
   14314:	andeq	r7, r1, r2, asr pc
   14318:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1431c:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
   14320:			; <UNDEFINED> instruction: 0x4770e716
   14324:	ldrdeq	ip, [r2], -lr
   14328:	tstcs	r2, r3, lsl #22
   1432c:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   14330:	stmdblt	r2, {r0, r3, r4, r6, sp, lr}
   14334:	ldrbmi	lr, [r0, -ip, lsl #14]!
   14338:	andeq	ip, r2, ip, asr #1
   1433c:			; <UNDEFINED> instruction: 0x4614b5f8
   14340:			; <UNDEFINED> instruction: 0x461e4a19
   14344:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   14348:			; <UNDEFINED> instruction: 0xf8baf7ff
   1434c:			; <UNDEFINED> instruction: 0xf7fd2100
   14350:			; <UNDEFINED> instruction: 0x4605fc37
   14354:	mrrc2	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
   14358:	stmdavs	r2!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}^
   1435c:	ldmibvs	r3, {r1, r2, r4, r8, ip, sp, pc}
   14360:	tstle	r7, lr, lsl r2
   14364:	ldmdavs	r0, {r0, r3, r5, r6, r7, fp, sp, lr}^
   14368:	ldmda	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1436c:	andcs	r6, sl, r9, ror #17
   14370:	svc	0x00b2f7ee
   14374:	stccs	8, cr6, [r0], {36}	; 0x24
   14378:	strtmi	sp, [r8], -pc, ror #3
   1437c:	stc2l	7, cr15, [lr], #-1012	; 0xfffffc0c
   14380:			; <UNDEFINED> instruction: 0xf7fd4628
   14384:	strtmi	pc, [r8], -r7, lsr #25
   14388:	stc2l	7, cr15, [r8], #1012	; 0x3f4
   1438c:			; <UNDEFINED> instruction: 0xf7fd4628
   14390:			; <UNDEFINED> instruction: 0xf7fffd3d
   14394:			; <UNDEFINED> instruction: 0xf000f885
   14398:	blmi	153354 <fchmod@plt+0x14ff10>
   1439c:			; <UNDEFINED> instruction: 0xf8872200
   143a0:	ldrbtmi	r2, [fp], #-208	; 0xffffff30
   143a4:	ldcllt	0, cr7, [r8, #104]!	; 0x68
   143a8:	andeq	r2, r1, sl, ror lr
   143ac:	andeq	ip, r2, r6, asr r0
   143b0:	blmi	866c38 <fchmod@plt+0x8637f4>
   143b4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   143b8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   143bc:	movwls	r6, #6171	; 0x181b
   143c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   143c4:	blcs	8f23d8 <fchmod@plt+0x8eef94>
   143c8:			; <UNDEFINED> instruction: 0xf7eed00d
   143cc:	cmnlt	r0, #184, 24	; 0xb800
   143d0:	bmi	6ae5d8 <fchmod@plt+0x6ab194>
   143d4:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   143d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   143dc:	subsmi	r9, sl, r1, lsl #22
   143e0:	andlt	sp, r2, r6, lsr #2
   143e4:			; <UNDEFINED> instruction: 0x4604bd70
   143e8:	cdp	7, 10, cr15, cr14, cr14, {7}
   143ec:	movwcs	r1, #3173	; 0xc65
   143f0:	strbtmi	r2, [r9], -sl, lsl #4
   143f4:	strmi	r6, [r6], -r3
   143f8:			; <UNDEFINED> instruction: 0xf7ee4628
   143fc:	blls	4f704 <fchmod@plt+0x4c2c0>
   14400:	mulle	r8, sp, r2
   14404:	svceq	0x00c3781a
   14408:	svclt	0x00182a00
   1440c:	ldmdblt	r3, {r0, r8, r9, sp}
   14410:	blcs	2e4e4 <fchmod@plt+0x2b0a0>
   14414:	stmdbmi	sl, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
   14418:	stmdami	sl, {r0, r2, r9, sp}
   1441c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14420:	stcl	7, cr15, [r8, #-952]	; 0xfffffc48
   14424:			; <UNDEFINED> instruction: 0xf0014621
   14428:			; <UNDEFINED> instruction: 0xf04ffebf
   1442c:			; <UNDEFINED> instruction: 0xe7d030ff
   14430:	stcl	7, cr15, [ip, #-952]	; 0xfffffc48
   14434:			; <UNDEFINED> instruction: 0x0002b8b4
   14438:	andeq	r0, r0, r4, lsr #5
   1443c:	muleq	r2, r2, r8
   14440:	andeq	r6, r1, ip, lsl #12
   14444:	strdeq	r7, [r1], -r6
   14448:	blmi	866cd0 <fchmod@plt+0x86388c>
   1444c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   14450:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   14454:	movwls	r6, #6171	; 0x181b
   14458:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1445c:	blcs	8f2470 <fchmod@plt+0x8ef02c>
   14460:			; <UNDEFINED> instruction: 0xf7eed00d
   14464:	cmnlt	r0, #228, 30	; 0x390
   14468:	bmi	6ae670 <fchmod@plt+0x6ab22c>
   1446c:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   14470:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14474:	subsmi	r9, sl, r1, lsl #22
   14478:	andlt	sp, r2, r6, lsr #2
   1447c:			; <UNDEFINED> instruction: 0x4604bd70
   14480:	cdp	7, 6, cr15, cr2, cr14, {7}
   14484:	movwcs	r1, #3173	; 0xc65
   14488:	strbtmi	r2, [r9], -sl, lsl #4
   1448c:	strmi	r6, [r6], -r3
   14490:			; <UNDEFINED> instruction: 0xf7ee4628
   14494:	blls	4f66c <fchmod@plt+0x4c228>
   14498:	mulle	r8, sp, r2
   1449c:	svceq	0x00c3781a
   144a0:	svclt	0x00182a00
   144a4:	ldmdblt	r3, {r0, r8, r9, sp}
   144a8:	blcs	2e57c <fchmod@plt+0x2b138>
   144ac:	stmdbmi	sl, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
   144b0:	stmdami	sl, {r0, r2, r9, sp}
   144b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   144b8:	ldcl	7, cr15, [ip], #952	; 0x3b8
   144bc:			; <UNDEFINED> instruction: 0xf0014621
   144c0:			; <UNDEFINED> instruction: 0xf04ffe73
   144c4:			; <UNDEFINED> instruction: 0xe7d030ff
   144c8:	stc	7, cr15, [r0, #-952]	; 0xfffffc48
   144cc:	andeq	fp, r2, ip, lsl r8
   144d0:	andeq	r0, r0, r4, lsr #5
   144d4:	strdeq	fp, [r2], -sl
   144d8:	muleq	r1, r0, r5
   144dc:	andeq	r7, r1, lr, asr sp
   144e0:	addlt	fp, r2, r0, lsl r5
   144e4:	andcs	r4, r8, #5376	; 0x1500
   144e8:			; <UNDEFINED> instruction: 0x46694b15
   144ec:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   144f0:	ldmdavs	fp, {r2, r9, sl, lr}
   144f4:			; <UNDEFINED> instruction: 0xf04f9301
   144f8:			; <UNDEFINED> instruction: 0xf7ee0300
   144fc:	bls	4f604 <fchmod@plt+0x4c1c0>
   14500:	andle	r4, lr, r2, lsr #5
   14504:	stmdblt	r2!, {r1, r4, fp, ip, sp, lr}^
   14508:	svcpl	0x0080f5b0
   1450c:	bmi	388d38 <fchmod@plt+0x3858f4>
   14510:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   14514:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14518:	subsmi	r9, sl, r1, lsl #22
   1451c:	andlt	sp, r2, fp, lsl #2
   14520:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
   14524:	stmdami	r9, {r0, r2, r9, sp}
   14528:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1452c:	stcl	7, cr15, [r2], {238}	; 0xee
   14530:			; <UNDEFINED> instruction: 0xf0014621
   14534:			; <UNDEFINED> instruction: 0xf7eefe39
   14538:	svclt	0x0000ecca
   1453c:	andeq	fp, r2, ip, ror r7
   14540:	andeq	r0, r0, r4, lsr #5
   14544:	andeq	fp, r2, r6, asr r7
   14548:	andeq	r6, r1, r8, lsr r5
   1454c:	andeq	r7, r1, sl, ror #25
   14550:	svcmi	0x00f0e92d
   14554:	cdpmi	6, 14, cr4, cr2, cr4, {0}
   14558:	bmi	ff8c07dc <fchmod@plt+0xff8bd398>
   1455c:	ldrbtmi	r4, [lr], #-3042	; 0xfffff41e
   14560:	cfstrdmi	mvd4, [r2, #488]!	; 0x1e8
   14564:	ldmpl	r3, {r4, r5, fp, sp, lr}^
   14568:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   1456c:			; <UNDEFINED> instruction: 0xf04f931d
   14570:	stmdacs	r0, {r8, r9}
   14574:	teqhi	fp, r0	; <UNPREDICTABLE>
   14578:	ldmibmi	lr, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   1457c:	ldrbtmi	r5, [r9], #-2282	; 0xfffff716
   14580:	andls	r6, r1, #1245184	; 0x130000
   14584:	andsvs	r3, r3, r1, lsl #6
   14588:	cdp	7, 11, cr15, cr2, cr14, {7}
   1458c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14590:	rscshi	pc, fp, r0
   14594:			; <UNDEFINED> instruction: 0xf7ee4fd8
   14598:			; <UNDEFINED> instruction: 0xf10dee26
   1459c:	ldrbtmi	r0, [pc], #-2824	; 145a4 <fchmod@plt+0x11160>
   145a0:			; <UNDEFINED> instruction: 0xf0036839
   145a4:			; <UNDEFINED> instruction: 0x4628f81f
   145a8:	cdp	7, 1, cr15, cr12, cr14, {7}
   145ac:			; <UNDEFINED> instruction: 0x4601465a
   145b0:			; <UNDEFINED> instruction: 0xf7ee2003
   145b4:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   145b8:	cmnhi	r1, r0, asr #32	; <UNPREDICTABLE>
   145bc:	hvclt	26254	; 0x668e
   145c0:	stmdbhi	r2, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   145c4:	movwcs	lr, #10717	; 0x29dd
   145c8:	svclt	0x00084599
   145cc:			; <UNDEFINED> instruction: 0xf0004590
   145d0:	stmiami	sl, {r1, r3, r5, r6, r7, pc}^
   145d4:	rsbcs	r4, r8, #93323264	; 0x5900000
   145d8:	andcc	r4, r8, r8, ror r4
   145dc:	stc	7, cr15, [ip], #-952	; 0xfffffc48
   145e0:			; <UNDEFINED> instruction: 0x4630b116
   145e4:	cdp	7, 1, cr15, cr14, cr14, {7}
   145e8:			; <UNDEFINED> instruction: 0xf04f4bc5
   145ec:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
   145f0:			; <UNDEFINED> instruction: 0xf002605d
   145f4:			; <UNDEFINED> instruction: 0x4606fd73
   145f8:			; <UNDEFINED> instruction: 0xf8c7e001
   145fc:			; <UNDEFINED> instruction: 0x46308010
   14600:	ldc2l	0, cr15, [r4, #-8]!
   14604:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   14608:			; <UNDEFINED> instruction: 0x4630d1f7
   1460c:	ldc2	0, cr15, [r2, #8]
   14610:			; <UNDEFINED> instruction: 0xf0002d00
   14614:	bmi	feef499c <fchmod@plt+0xfeef1558>
   14618:	ldmibmi	fp!, {r0, sp}
   1461c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   14620:			; <UNDEFINED> instruction: 0xf9f2f000
   14624:	ldrdeq	lr, [lr, -sp]
   14628:	movweq	lr, #6736	; 0x1a50
   1462c:	bls	88a70 <fchmod@plt+0x8562c>
   14630:	blcc	6e684 <fchmod@plt+0x6b240>
   14634:	bmi	fed6c688 <fchmod@plt+0xfed69244>
   14638:	ldrbtmi	r4, [sl], #-2987	; 0xfffff455
   1463c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14640:	subsmi	r9, sl, sp, lsl fp
   14644:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
   14648:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   1464c:			; <UNDEFINED> instruction: 0xf0028ff0
   14650:	blls	3d40dc <fchmod@plt+0x3d0c98>
   14654:	strtmi	r4, [r8], -r1, lsl #13
   14658:	beq	10f284 <fchmod@plt+0x10be40>
   1465c:	stcl	7, cr15, [r2, #952]	; 0x3b8
   14660:	strbmi	r9, [r9], -lr, lsl #20
   14664:			; <UNDEFINED> instruction: 0xf882f002
   14668:	vmlal.s8	q9, d0, d0
   1466c:	ldrbmi	r8, [r1, #300]	; 0x12c
   14670:			; <UNDEFINED> instruction: 0x46cbbf38
   14674:	adds	sp, r2, fp, lsr r3
   14678:	strmi	r3, [sl, #1281]!	; 0x501
   1467c:	sbchi	pc, pc, r0, asr #4
   14680:	andeq	lr, r5, #168, 22	; 0x2a000
   14684:	strtmi	r2, [r8], -r0, lsr #2
   14688:	ldc	7, cr15, [lr, #952]!	; 0x3b8
   1468c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   14690:	rschi	pc, r1, r0
   14694:	strtmi	r7, [r8], -r7
   14698:	mrc2	7, 6, pc, cr6, cr15, {7}
   1469c:	andcc	r6, r1, r0, ror r0
   146a0:	teqvs	r7, r8, lsl pc
   146a4:			; <UNDEFINED> instruction: 0xf10bd05c
   146a8:	ldrbmi	r0, [sl, #2817]	; 0xb01
   146ac:	sbcshi	pc, ip, r0, asr #4
   146b0:	andeq	lr, fp, #168, 22	; 0x2a000
   146b4:	ldrbmi	r2, [r8], -r0, lsr #2
   146b8:	stc	7, cr15, [r6, #952]!	; 0x3b8
   146bc:			; <UNDEFINED> instruction: 0xf0002800
   146c0:			; <UNDEFINED> instruction: 0x460580dc
   146c4:			; <UNDEFINED> instruction: 0xf8054658
   146c8:			; <UNDEFINED> instruction: 0xf7ff7b01
   146cc:	strmi	pc, [sl, #3849]!	; 0xf09
   146d0:	vqadd.s8	d22, d16, d16
   146d4:	ldrdcs	r8, [r0, -fp]
   146d8:			; <UNDEFINED> instruction: 0xf0024628
   146dc:	stmdbvs	r3, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   146e0:			; <UNDEFINED> instruction: 0xf0402b00
   146e4:	strbmi	r8, [r2, #165]	; 0xa5
   146e8:	ldmdble	r8, {r1, r2, r8, sp, lr}^
   146ec:	andscs	r4, r4, r3, asr #13
   146f0:			; <UNDEFINED> instruction: 0xffbaf002
   146f4:	andeq	lr, fp, #174080	; 0x2a800
   146f8:	strmi	r2, [r6], -sl, lsl #2
   146fc:			; <UNDEFINED> instruction: 0xf7ee4658
   14700:	stmdacs	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
   14704:	addshi	pc, lr, r0
   14708:			; <UNDEFINED> instruction: 0xf1004583
   1470c:	rsbsle	r0, r4, r1, lsl #16
   14710:	bl	fea30734 <fchmod@plt+0xfea2d2f0>
   14714:			; <UNDEFINED> instruction: 0x2120020b
   14718:			; <UNDEFINED> instruction: 0xf7ee4658
   1471c:			; <UNDEFINED> instruction: 0x4605ed76
   14720:	rsbsle	r2, r3, r0, lsl #16
   14724:	ldrbmi	r7, [r8], -r7
   14728:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1472c:	andcc	r6, r1, r0, lsr r0
   14730:	rscsvs	fp, r7, r8, lsl pc
   14734:	ldrbmi	sp, [r8], -r0, lsr #3
   14738:			; <UNDEFINED> instruction: 0xffe8f002
   1473c:	movwcc	r6, #6195	; 0x1833
   14740:	ldrshle	r6, [r9, r0]
   14744:	ldrle	r0, [r7], #2018	; 0x7e2
   14748:	andcs	r4, r5, #1851392	; 0x1c4000
   1474c:	ldrbtmi	r4, [r9], #-2161	; 0xfffff78f
   14750:			; <UNDEFINED> instruction: 0xf7ee4478
   14754:	bmi	1c4f61c <fchmod@plt+0x1c4c1d8>
   14758:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
   1475c:	stc2	0, cr15, [r4, #-4]!
   14760:			; <UNDEFINED> instruction: 0xf0024628
   14764:	ldmdavs	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   14768:	teqvs	r0, r1, lsl #6
   1476c:			; <UNDEFINED> instruction: 0x07e3d19b
   14770:	stmdbmi	sl!, {r0, r3, r4, r7, sl, ip, lr, pc}^
   14774:	stmdami	sl!, {r0, r2, r9, sp}^
   14778:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1477c:	bl	fe6d273c <fchmod@plt+0xfe6cf2f8>
   14780:	strtmi	r4, [r9], -r8, ror #20
   14784:			; <UNDEFINED> instruction: 0xf001447a
   14788:			; <UNDEFINED> instruction: 0xf7eefd0f
   1478c:	stmdavs	r3, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   14790:			; <UNDEFINED> instruction: 0xf0402b02
   14794:	blmi	19349d0 <fchmod@plt+0x193158c>
   14798:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1479c:	strbmi	lr, [r8], -r0, lsr #14
   147a0:	bl	ad2760 <fchmod@plt+0xacf31c>
   147a4:	ldmib	r7, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
   147a8:	ldmib	sp, {r1, r3, r4, r8}^
   147ac:	addsmi	r2, r9, #1744830464	; 0x68000000
   147b0:	addsmi	fp, r0, #8, 30
   147b4:	svcge	0x000df47f
   147b8:			; <UNDEFINED> instruction: 0xf7ee4628
   147bc:	stcls	13, cr14, [r1], {52}	; 0x34
   147c0:	andcs	r4, r1, sl, asr sl
   147c4:	stmdavs	r3!, {r1, r3, r4, r6, r8, fp, lr}
   147c8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   147cc:	eorvs	r3, r3, r1, lsl #22
   147d0:			; <UNDEFINED> instruction: 0xf91af000
   147d4:	stcls	7, cr14, [r1], {47}	; 0x2f
   147d8:	bmi	159c7e4 <fchmod@plt+0x15993a0>
   147dc:	stmdavs	r3!, {r1, r2, r4, r6, r8, fp, lr}
   147e0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   147e4:	eorvs	r3, r3, r1, lsl #22
   147e8:			; <UNDEFINED> instruction: 0xf90ef000
   147ec:	ldmdami	r3, {r0, r1, r5, r8, r9, sl, sp, lr, pc}^
   147f0:			; <UNDEFINED> instruction: 0xf7fd4478
   147f4:	eorsvs	pc, r0, sp, lsl pc	; <UNPREDICTABLE>
   147f8:	ldmdbmi	r1, {r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
   147fc:	ldmdami	r1, {r0, r2, r9, sp}^
   14800:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14804:	bl	15d27c4 <fchmod@plt+0x15cf380>
   14808:	stc2l	0, cr15, [lr], {1}
   1480c:	andcs	r4, r5, #1277952	; 0x138000
   14810:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
   14814:			; <UNDEFINED> instruction: 0xf7ee4478
   14818:			; <UNDEFINED> instruction: 0xf001eb4e
   1481c:	stmdbmi	ip, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}^
   14820:	stmdami	ip, {r0, r2, r9, sp}^
   14824:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14828:	bl	11527e8 <fchmod@plt+0x114f3a4>
   1482c:	ldc2	0, cr15, [ip], #4
   14830:	andcs	r4, r5, #1196032	; 0x124000
   14834:	ldrbtmi	r4, [r9], #-2121	; 0xfffff7b7
   14838:			; <UNDEFINED> instruction: 0xf7ee4478
   1483c:			; <UNDEFINED> instruction: 0x4629eb3c
   14840:	ldc2	0, cr15, [r2], #4
   14844:	andcs	r4, r5, #1146880	; 0x118000
   14848:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
   1484c:			; <UNDEFINED> instruction: 0xf7ee4478
   14850:			; <UNDEFINED> instruction: 0xf001eb32
   14854:	stmdbmi	r4, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
   14858:	stmdami	r4, {r0, r2, r9, sp}^
   1485c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14860:	bl	a52820 <fchmod@plt+0xa4f3dc>
   14864:	stc2	0, cr15, [r0], #4
   14868:	andcs	r4, r5, #1064960	; 0x104000
   1486c:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
   14870:			; <UNDEFINED> instruction: 0xf7ee4478
   14874:			; <UNDEFINED> instruction: 0xf001eb20
   14878:	ldmdbmi	pc!, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1487c:	ldmdami	pc!, {r0, r2, r9, sp}	; <UNPREDICTABLE>
   14880:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14884:	bl	5d2844 <fchmod@plt+0x5cf400>
   14888:	stc2	0, cr15, [lr], {1}
   1488c:	andcs	r4, r5, #60, 18	; 0xf0000
   14890:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
   14894:			; <UNDEFINED> instruction: 0xf7ee4478
   14898:			; <UNDEFINED> instruction: 0xf001eb0e
   1489c:	ldmdbmi	sl!, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
   148a0:	ldmdami	sl!, {r0, r2, r9, sp}
   148a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   148a8:	bl	152868 <fchmod@plt+0x14f424>
   148ac:	ldc2	0, cr15, [sl], {1}
   148b0:	andcs	r4, r5, #901120	; 0xdc000
   148b4:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   148b8:			; <UNDEFINED> instruction: 0xf7ee4478
   148bc:			; <UNDEFINED> instruction: 0xf001eafc
   148c0:			; <UNDEFINED> instruction: 0xf7eefc91
   148c4:	ldmdbmi	r4!, {r2, r8, r9, fp, sp, lr, pc}
   148c8:	ldmdami	r4!, {r0, r2, r9, sp}
   148cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   148d0:	b	ffc52890 <fchmod@plt+0xffc4f44c>
   148d4:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   148d8:			; <UNDEFINED> instruction: 0xf0016819
   148dc:	svclt	0x0000fc83
   148e0:	andeq	fp, r2, r6, lsr #29
   148e4:	andeq	fp, r2, r8, lsl #14
   148e8:	andeq	r0, r0, r4, lsr #5
   148ec:	andeq	fp, r2, r0, lsl #14
   148f0:	muleq	r0, r0, r3
   148f4:	andeq	r5, r1, r6, ror #3
   148f8:	andeq	fp, r2, r6, ror #28
   148fc:	andeq	fp, r2, ip, lsr #28
   14900:	andeq	fp, r2, r6, lsl lr
   14904:	andeq	r6, r1, r0, asr r7
   14908:	andeq	r6, r1, r6, lsr #4
   1490c:	andeq	fp, r2, lr, lsr #12
   14910:	andeq	r6, r1, r6, lsr #8
   14914:	andeq	r7, r1, r4, asr #21
   14918:	ldrdeq	r6, [r1], -sl
   1491c:	strdeq	r6, [r1], -ip
   14920:	muleq	r1, sl, sl
   14924:			; <UNDEFINED> instruction: 0x000164b0
   14928:	andeq	fp, r2, ip, ror #24
   1492c:	andeq	r6, r1, r4, lsr #11
   14930:	andeq	r6, r1, r2, asr r0
   14934:	andeq	r6, r1, ip, lsl #11
   14938:	andeq	r6, r1, lr, asr #32
   1493c:	muleq	r1, r0, r2
   14940:	andeq	r6, r1, r8, lsr #6
   14944:	andeq	r7, r1, r2, lsl sl
   14948:	andeq	r6, r1, lr, lsr r3
   1494c:	andeq	r7, r1, r0, lsl #20
   14950:	andeq	r6, r1, r4, lsr #8
   14954:	andeq	r7, r1, lr, ror #19
   14958:	andeq	r6, r1, r2, lsl #10
   1495c:	ldrdeq	r7, [r1], -ip
   14960:			; <UNDEFINED> instruction: 0x000162b2
   14964:	andeq	r7, r1, r8, asr #19
   14968:	strdeq	r6, [r1], -r4
   1496c:			; <UNDEFINED> instruction: 0x000179b6
   14970:	ldrdeq	r6, [r1], -sl
   14974:	andeq	r7, r1, r4, lsr #19
   14978:	ldrdeq	r6, [r1], -r0
   1497c:	muleq	r1, r2, r9
   14980:			; <UNDEFINED> instruction: 0x000163b6
   14984:	andeq	r7, r1, r0, lsl #19
   14988:	andeq	r6, r1, r0, lsl r2
   1498c:	andeq	r7, r1, lr, ror #18
   14990:	ldrdeq	r6, [r1], -sl
   14994:	andeq	r7, r1, ip, asr r9
   14998:	andeq	r6, r1, ip, lsl #4
   1499c:	andeq	r7, r1, r6, asr #18
   149a0:	andeq	fp, r2, lr, lsr #22
   149a4:	addlt	fp, r2, r0, lsl r5
   149a8:	tstls	r1, r4, lsl #12
   149ac:	ldc	7, cr15, [sl], {238}	; 0xee
   149b0:			; <UNDEFINED> instruction: 0xf0029901
   149b4:			; <UNDEFINED> instruction: 0x4620fe17
   149b8:	blx	4d09da <fchmod@plt+0x4cd596>
   149bc:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   149c0:	andlt	r6, r2, ip, lsl r0
   149c4:	svclt	0x0000bd10
   149c8:			; <UNDEFINED> instruction: 0x0002bab6
   149cc:	bmi	1e75ec <fchmod@plt+0x1e41a8>
   149d0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   149d4:	subsvs	r6, r8, r9, lsl r8
   149d8:	ldrbmi	fp, [r0, -r1, lsl #2]!
   149dc:	ldmdapl	r2, {r2, r8, fp, lr}^
   149e0:	andsvs	r6, sl, r2, lsl r8
   149e4:	svclt	0x00004770
   149e8:	andeq	fp, r2, r4, lsr #21
   149ec:	muleq	r2, r6, r2
   149f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   149f4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   149f8:	andsmi	r6, r8, #5963776	; 0x5b0000
   149fc:	andcs	fp, r1, r4, lsl pc
   14a00:	ldrbmi	r2, [r0, -r0]!
   14a04:	andeq	fp, r2, lr, ror sl
   14a08:	bmi	641a48 <fchmod@plt+0x63e604>
   14a0c:	ldrlt	r4, [r0, #-2840]!	; 0xfffff4e8
   14a10:	cfldrsmi	mvf4, [r8], {122}	; 0x7a
   14a14:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   14a18:	cfstrsls	mvf4, [r5, #-496]	; 0xfffffe10
   14a1c:	movwls	r6, #6171	; 0x181b
   14a20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14a24:	andsmi	r6, r8, #6488064	; 0x630000
   14a28:	bmi	508a74 <fchmod@plt+0x505630>
   14a2c:	tstcs	r1, r3, lsl #12
   14a30:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   14a34:	bl	ff8d29f4 <fchmod@plt+0xff8cf5b0>
   14a38:	tstcs	r1, r6, lsl #22
   14a3c:	strtmi	r6, [sl], -r0, lsr #16
   14a40:			; <UNDEFINED> instruction: 0xf7ee9300
   14a44:	stmdavs	r1!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
   14a48:			; <UNDEFINED> instruction: 0xf7ee200a
   14a4c:	bmi	30fb6c <fchmod@plt+0x30c728>
   14a50:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   14a54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14a58:	subsmi	r9, sl, r1, lsl #22
   14a5c:	andlt	sp, r2, r4, lsl #2
   14a60:	ldrhtmi	lr, [r0], -sp
   14a64:	ldrbmi	fp, [r0, -r3]!
   14a68:	b	c52a28 <fchmod@plt+0xc4f5e4>
   14a6c:	andeq	fp, r2, r8, asr r2
   14a70:	andeq	r0, r0, r4, lsr #5
   14a74:	andeq	fp, r2, ip, asr sl
   14a78:	andeq	r6, r1, r2, asr r3
   14a7c:	andeq	fp, r2, r6, lsl r2
   14a80:	andseq	pc, r8, #1073741824	; 0x40000000
   14a84:	bvs	1260b3c <fchmod@plt+0x125d6f8>
   14a88:	bllt	ff150ab4 <fchmod@plt+0xff14d670>
   14a8c:	mlacc	r8, r2, r8, pc	; <UNPREDICTABLE>
   14a90:			; <UNDEFINED> instruction: 0x4605b570
   14a94:	tstlt	r3, ip, lsl #12
   14a98:	stmdbcs	r3, {r0, r7, fp, sp, lr}
   14a9c:	ldmdbvs	r6, {r1, r2, r3, ip, lr, pc}^
   14aa0:	blcs	eed74 <fchmod@plt+0xeb930>
   14aa4:			; <UNDEFINED> instruction: 0xf033d01a
   14aa8:	andle	r0, lr, r4, lsl #6
   14aac:			; <UNDEFINED> instruction: 0xf03368a3
   14ab0:	andle	r0, r5, r4, lsl #6
   14ab4:	blx	fecdb788 <fchmod@plt+0xfecd8344>
   14ab8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   14abc:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   14ac0:			; <UNDEFINED> instruction: 0xf7fc2005
   14ac4:	strmi	pc, [r4], -r7, lsl #30
   14ac8:	strdcs	lr, [r5], -r4
   14acc:			; <UNDEFINED> instruction: 0xff02f7fc
   14ad0:			; <UNDEFINED> instruction: 0xf03368a3
   14ad4:	strmi	r0, [r6], -r4, lsl #6
   14ad8:	ldrb	sp, [r1, ip, ror #3]!
   14adc:	blcs	aed90 <fchmod@plt+0xab94c>
   14ae0:	movwcs	fp, #7944	; 0x1f08
   14ae4:	ldmdavs	r3, {r1, r3, r5, r6, r7, ip, lr, pc}
   14ae8:	svcne	0x000368d8
   14aec:	svclt	0x00182807
   14af0:	svclt	0x00942b01
   14af4:	movwcs	r2, #769	; 0x301
   14af8:			; <UNDEFINED> instruction: 0x4618d8d8
   14afc:	svclt	0x0000bd70
   14b00:	stmiavs	r1, {r1, r3, r9, sl, lr}^
   14b04:	svclt	0x00c2f7ff
   14b08:	strmi	r6, [fp], -sl, asr #20
   14b0c:	stmdale	r8, {r0, r9, fp, sp}
   14b10:	stmdblt	r2, {r0, r6, r9, fp, sp, lr}
   14b14:			; <UNDEFINED> instruction: 0xf100b929
   14b18:			; <UNDEFINED> instruction: 0xf1030218
   14b1c:			; <UNDEFINED> instruction: 0xf0090018
   14b20:	andcs	fp, r0, r9, ror fp
   14b24:	svclt	0x00004770
   14b28:			; <UNDEFINED> instruction: 0x460cb510
   14b2c:	bl	ff6d2aec <fchmod@plt+0xff6cf6a8>
   14b30:	blle	deb38 <fchmod@plt+0xdb6f4>
   14b34:	stmdb	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14b38:	vldrlt.16	s22, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
   14b3c:	andcs	r4, r5, #147456	; 0x24000
   14b40:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   14b44:			; <UNDEFINED> instruction: 0xf7ee4478
   14b48:			; <UNDEFINED> instruction: 0x4621e9b6
   14b4c:	blx	12d0b5a <fchmod@plt+0x12cd716>
   14b50:	andcs	r4, r5, #98304	; 0x18000
   14b54:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   14b58:			; <UNDEFINED> instruction: 0xf7ee4478
   14b5c:	strtmi	lr, [r1], -ip, lsr #19
   14b60:	blx	1050b6e <fchmod@plt+0x104d72a>
   14b64:	andeq	r6, r1, lr, asr #4
   14b68:	ldrdeq	r7, [r1], -r0
   14b6c:	andeq	r6, r1, lr, ror #4
   14b70:			; <UNDEFINED> instruction: 0x000176bc
   14b74:			; <UNDEFINED> instruction: 0x4605b538
   14b78:	b	f52b38 <fchmod@plt+0xf4f6f4>
   14b7c:	strmi	fp, [r4], -r0, asr #2
   14b80:			; <UNDEFINED> instruction: 0xf7ff4629
   14b84:			; <UNDEFINED> instruction: 0x4620ffd1
   14b88:	ldrhtmi	lr, [r8], -sp
   14b8c:	mcrrlt	7, 14, pc, r6, cr14	; <UNPREDICTABLE>
   14b90:	andcs	r4, r5, #4, 18	; 0x10000
   14b94:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   14b98:			; <UNDEFINED> instruction: 0xf7ee4478
   14b9c:	strtmi	lr, [r9], -ip, lsl #19
   14ba0:	blx	850bae <fchmod@plt+0x84d76a>
   14ba4:	andeq	r6, r1, lr, asr #4
   14ba8:	andeq	r7, r1, ip, ror r6
   14bac:			; <UNDEFINED> instruction: 0xf002b510
   14bb0:	msrcs	CPSR_fsxc, r9, lsl #24
   14bb4:			; <UNDEFINED> instruction: 0xf7ee4604
   14bb8:			; <UNDEFINED> instruction: 0xb128eb66
   14bbc:	andcs	r4, r0, #3145728	; 0x300000
   14bc0:	andsvc	r4, sl, r0, lsr #12
   14bc4:			; <UNDEFINED> instruction: 0xffd6f7ff
   14bc8:	pop	{r5, r9, sl, lr}
   14bcc:			; <UNDEFINED> instruction: 0xf7ee4010
   14bd0:	svclt	0x0000b911
   14bd4:	mvnsmi	lr, sp, lsr #18
   14bd8:			; <UNDEFINED> instruction: 0xf7ee4606
   14bdc:	stmdacs	r0, {r2, r3, r9, fp, sp, lr, pc}
   14be0:	svcmi	0x0033d05c
   14be4:	ldrbtmi	r4, [pc], #-1541	; 14bec <fchmod@plt+0x117a8>
   14be8:			; <UNDEFINED> instruction: 0xf7ee4628
   14bec:	movwlt	lr, #35690	; 0x8b6a
   14bf0:			; <UNDEFINED> instruction: 0xf1007cc3
   14bf4:	blcs	b95448 <fchmod@plt+0xb92004>
   14bf8:	stclvc	0, cr13, [r3], {37}	; 0x25
   14bfc:	eorle	r2, r8, lr, lsr #22
   14c00:			; <UNDEFINED> instruction: 0x46384631
   14c04:	blx	19d0c26 <fchmod@plt+0x19cd7e2>
   14c08:	strmi	r2, [r0], r1, lsl #2
   14c0c:	ldmib	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14c10:	blle	95c428 <fchmod@plt+0x958fe4>
   14c14:	ldm	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c18:	teqle	r5, r0, lsl #16
   14c1c:			; <UNDEFINED> instruction: 0xf7ee4620
   14c20:	bllt	e4fbb8 <fchmod@plt+0xe4c774>
   14c24:			; <UNDEFINED> instruction: 0xf7ee4640
   14c28:	strtmi	lr, [r8], -r8, ror #17
   14c2c:	bl	1252bec <fchmod@plt+0x124f7a8>
   14c30:	bicsle	r2, sp, r0, lsl #16
   14c34:	ldrtmi	r4, [r1], -r8, lsr #12
   14c38:			; <UNDEFINED> instruction: 0xff76f7ff
   14c3c:	pop	{r3, r5, r9, sl, lr}
   14c40:			; <UNDEFINED> instruction: 0xf7ee41f0
   14c44:	ldmdavc	r3, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
   14c48:	sbcle	r2, sp, r0, lsl #22
   14c4c:	blcs	bb3f60 <fchmod@plt+0xbb0b1c>
   14c50:	ldmdavc	r3, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
   14c54:	bicsle	r2, r3, lr, lsr #22
   14c58:	blcs	32eac <fchmod@plt+0x2fa68>
   14c5c:	strb	sp, [pc, r4, asr #1]
   14c60:	andcs	r4, r5, #20, 18	; 0x50000
   14c64:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   14c68:			; <UNDEFINED> instruction: 0xf7ee4478
   14c6c:	strbmi	lr, [r1], -r4, lsr #18
   14c70:	blx	fee50c7c <fchmod@plt+0xfee4d838>
   14c74:	andcs	r4, r5, #278528	; 0x44000
   14c78:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   14c7c:			; <UNDEFINED> instruction: 0xf7ee4478
   14c80:			; <UNDEFINED> instruction: 0x4641e91a
   14c84:	blx	febd0c90 <fchmod@plt+0xfebcd84c>
   14c88:	andcs	r4, r5, #229376	; 0x38000
   14c8c:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   14c90:			; <UNDEFINED> instruction: 0xf7ee4478
   14c94:			; <UNDEFINED> instruction: 0x4641e910
   14c98:	blx	fe950ca4 <fchmod@plt+0xfe94d860>
   14c9c:	andcs	r4, r5, #180224	; 0x2c000
   14ca0:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   14ca4:			; <UNDEFINED> instruction: 0xf7ee4478
   14ca8:	ldrtmi	lr, [r1], -r6, lsl #18
   14cac:	blx	fe6d0cb8 <fchmod@plt+0xfe6cd874>
   14cb0:	andeq	r5, r1, lr, lsr r3
   14cb4:	muleq	r1, lr, r1
   14cb8:	andeq	r7, r1, ip, lsr #11
   14cbc:	andeq	r6, r1, r2, asr #3
   14cc0:	muleq	r1, r8, r5
   14cc4:	muleq	r1, r2, r1
   14cc8:	andeq	r7, r1, r4, lsl #11
   14ccc:	andeq	r6, r1, r2, asr #2
   14cd0:	andeq	r7, r1, r0, ror r5
   14cd4:	ldrblt	r6, [r0, #-2058]!	; 0xfffff7f6
   14cd8:	ldmdavs	r6, {r1, r7, ip, sp, pc}^
   14cdc:	ldrbeq	fp, [fp, lr, lsr #6]
   14ce0:	strle	r4, [sl], #-1541	; 0xfffff9fb
   14ce4:			; <UNDEFINED> instruction: 0xf7ee4630
   14ce8:	ldrtmi	lr, [r1], -r4, lsl #20
   14cec:	strtmi	r4, [r8], -r2, lsl #12
   14cf0:	pop	{r1, ip, sp, pc}
   14cf4:			; <UNDEFINED> instruction: 0xf0094070
   14cf8:			; <UNDEFINED> instruction: 0x460cb951
   14cfc:	andcs	r4, r9, #245760	; 0x3c000
   14d00:			; <UNDEFINED> instruction: 0xf0094479
   14d04:	stmdavs	r3!, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
   14d08:			; <UNDEFINED> instruction: 0x46086859
   14d0c:			; <UNDEFINED> instruction: 0xf7ee9101
   14d10:	stmdbls	r1, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
   14d14:	strtmi	r4, [r8], -r2, lsl #12
   14d18:			; <UNDEFINED> instruction: 0xf940f009
   14d1c:	tstcs	sl, r8, lsr #12
   14d20:	pop	{r1, ip, sp, pc}
   14d24:			; <UNDEFINED> instruction: 0xf0094070
   14d28:	blmi	182f84 <fchmod@plt+0x17fb40>
   14d2c:	bmi	15d22c <fchmod@plt+0x159de8>
   14d30:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   14d34:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   14d38:			; <UNDEFINED> instruction: 0xf96ef001
   14d3c:	andeq	r6, r1, r8, lsl #3
   14d40:	andeq	r6, r1, r6, lsr #2
   14d44:	muleq	r1, r4, r4
   14d48:	andeq	r6, r1, r6, lsr r1
   14d4c:			; <UNDEFINED> instruction: 0xf102b570
   14d50:	strmi	r0, [r5], -ip, lsr #8
   14d54:			; <UNDEFINED> instruction: 0x4620461e
   14d58:	blx	d50d84 <fchmod@plt+0xd4d940>
   14d5c:	ldrbeq	fp, [r3, r8, asr #3]!
   14d60:	strtmi	sp, [r1], -r6, lsl #8
   14d64:	andcs	r4, r1, #40, 12	; 0x2800000
   14d68:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   14d6c:	bllt	fefd0d84 <fchmod@plt+0xfefcd940>
   14d70:	strtmi	r4, [r8], -r8, lsl #18
   14d74:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
   14d78:			; <UNDEFINED> instruction: 0xf910f009
   14d7c:	strtmi	r4, [r8], -r1, lsr #12
   14d80:			; <UNDEFINED> instruction: 0xf0042201
   14d84:			; <UNDEFINED> instruction: 0x4628fbb3
   14d88:	pop	{r1, r3, r8, sp}
   14d8c:			; <UNDEFINED> instruction: 0xf0094070
   14d90:	ldcllt	8, cr11, [r0, #-388]!	; 0xfffffe7c
   14d94:	andeq	r6, r1, lr, lsl r1
   14d98:			; <UNDEFINED> instruction: 0x460cb5f8
   14d9c:	addsmi	r3, r1, #44, 2
   14da0:	ldcllt	0, cr13, [r8]
   14da4:	streq	pc, [r0, -r4, lsl #2]!
   14da8:	ldrmi	r4, [sp], -r6, lsl #12
   14dac:			; <UNDEFINED> instruction: 0xf0094638
   14db0:	stmdacs	r0, {r0, r3, r9, fp, ip, sp, lr, pc}
   14db4:	stmdbvs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   14db8:	blcs	1cc28 <fchmod@plt+0x197e4>
   14dbc:	bcs	84a24 <fchmod@plt+0x815e0>
   14dc0:	strbeq	sp, [fp, pc, ror #19]!
   14dc4:	ldrtmi	sp, [r9], -r6, lsl #8
   14dc8:	andcs	r4, r1, #48, 12	; 0x3000000
   14dcc:	ldrhtmi	lr, [r8], #141	; 0x8d
   14dd0:	bllt	fe350de8 <fchmod@plt+0xfe34d9a4>
   14dd4:	ldrtmi	r4, [r0], -r8, lsl #18
   14dd8:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
   14ddc:			; <UNDEFINED> instruction: 0xf8def009
   14de0:			; <UNDEFINED> instruction: 0x46304639
   14de4:			; <UNDEFINED> instruction: 0xf0042201
   14de8:	ldrtmi	pc, [r0], -r1, lsl #23	; <UNPREDICTABLE>
   14dec:	pop	{r1, r3, r8, sp}
   14df0:			; <UNDEFINED> instruction: 0xf00940f8
   14df4:	svclt	0x0000b82f
   14df8:	andeq	r6, r1, r6, asr #1
   14dfc:	svclt	0x00004770
   14e00:	stmibvs	ip, {r3, r4, r5, r8, sl, ip, sp, pc}^
   14e04:	stmdavc	r2!, {r2, r3, r8, ip, sp, pc}
   14e08:			; <UNDEFINED> instruction: 0xbd38b902
   14e0c:			; <UNDEFINED> instruction: 0x460507db
   14e10:	strtmi	sp, [r0], -r9, lsl #8
   14e14:	stmdb	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e18:	strmi	r4, [r2], -r1, lsr #12
   14e1c:	pop	{r3, r5, r9, sl, lr}
   14e20:			; <UNDEFINED> instruction: 0xf0094038
   14e24:	stmdbmi	r9, {r0, r1, r3, r4, r5, r7, fp, ip, sp, pc}
   14e28:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
   14e2c:			; <UNDEFINED> instruction: 0xf8b6f009
   14e30:			; <UNDEFINED> instruction: 0xf7ee4620
   14e34:			; <UNDEFINED> instruction: 0x4621e95e
   14e38:	strtmi	r4, [r8], -r2, lsl #12
   14e3c:			; <UNDEFINED> instruction: 0xf8aef009
   14e40:	tstcs	sl, r8, lsr #12
   14e44:	ldrhtmi	lr, [r8], -sp
   14e48:	stmdalt	r4, {r0, r3, ip, sp, lr, pc}
   14e4c:	andeq	r6, r1, sl, lsl #1
   14e50:	addlt	fp, r3, r0, lsr r5
   14e54:	stmdbls	r6, {r2, r9, sl, lr}
   14e58:	ldmdapl	r5, {r3, r8, fp, sp, lr}
   14e5c:	stmdavc	sl!, {r0, r2, r3, r8, ip, sp, pc}
   14e60:	andlt	fp, r3, sl, lsl #18
   14e64:			; <UNDEFINED> instruction: 0x07dbbd30
   14e68:	strtmi	sp, [r8], -sl, lsl #8
   14e6c:	stmdb	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e70:	strmi	r4, [r2], -r9, lsr #12
   14e74:	andlt	r4, r3, r0, lsr #12
   14e78:	ldrhtmi	lr, [r0], -sp
   14e7c:	stmlt	lr, {r0, r3, ip, sp, lr, pc}
   14e80:	strmi	r6, [r8], -r9, lsl #16
   14e84:			; <UNDEFINED> instruction: 0xf7ee9101
   14e88:	stmdbls	r1, {r2, r4, r5, r8, fp, sp, lr, pc}
   14e8c:	strtmi	r4, [r0], -r2, lsl #12
   14e90:			; <UNDEFINED> instruction: 0xf884f009
   14e94:	andcs	r4, r2, #163840	; 0x28000
   14e98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14e9c:			; <UNDEFINED> instruction: 0xf87ef009
   14ea0:			; <UNDEFINED> instruction: 0xf7ee4628
   14ea4:	strtmi	lr, [r9], -r6, lsr #18
   14ea8:	strtmi	r4, [r0], -r2, lsl #12
   14eac:			; <UNDEFINED> instruction: 0xf876f009
   14eb0:	tstcs	sl, r0, lsr #12
   14eb4:	pop	{r0, r1, ip, sp, pc}
   14eb8:			; <UNDEFINED> instruction: 0xf0084030
   14ebc:	svclt	0x0000bfcb
   14ec0:	andeq	r6, r1, lr, asr r0
   14ec4:			; <UNDEFINED> instruction: 0xf101b5f0
   14ec8:	addlt	r0, r3, ip, ror #8
   14ecc:	mcrls	2, 0, r4, cr8, cr4, {4}
   14ed0:	andlt	sp, r3, r1
   14ed4:			; <UNDEFINED> instruction: 0xf8d1bdf0
   14ed8:	stccs	0, cr4, [r0], {176}	; 0xb0
   14edc:	ldmdbvs	r2!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   14ee0:	bcs	2b170 <fchmod@plt+0x27d2c>
   14ee4:			; <UNDEFINED> instruction: 0xf013d0f5
   14ee8:	strmi	r0, [r5], -r1, lsl #14
   14eec:			; <UNDEFINED> instruction: 0x2120d11a
   14ef0:			; <UNDEFINED> instruction: 0xf0084628
   14ef4:	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   14ef8:	strmi	r5, [r8], -r1, ror #17
   14efc:			; <UNDEFINED> instruction: 0xf7ee9101
   14f00:	stmdbls	r1, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   14f04:	strtmi	r4, [r8], -r2, lsl #12
   14f08:			; <UNDEFINED> instruction: 0xf848f009
   14f0c:	stccs	8, cr6, [r0], {36}	; 0x24
   14f10:	svccs	0x0000d1ed
   14f14:			; <UNDEFINED> instruction: 0x4628d0dd
   14f18:	andlt	r2, r3, sl, lsl #2
   14f1c:	ldrhtmi	lr, [r0], #141	; 0x8d
   14f20:	svclt	0x0098f008
   14f24:			; <UNDEFINED> instruction: 0x46086831
   14f28:			; <UNDEFINED> instruction: 0xf7ee9101
   14f2c:	stmdbls	r1, {r1, r5, r6, r7, fp, sp, lr, pc}
   14f30:	strtmi	r4, [r8], -r2, lsl #12
   14f34:			; <UNDEFINED> instruction: 0xf832f009
   14f38:			; <UNDEFINED> instruction: 0x4628213a
   14f3c:			; <UNDEFINED> instruction: 0xff8af008
   14f40:	svclt	0x0000e7d5
   14f44:	addlt	fp, r3, r0, lsr r5
   14f48:	stmdbls	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl}
   14f4c:	vldrpl.16	s13, [r2, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
   14f50:	cmnlt	r2, #125829120	; 0x7800000
   14f54:	strmi	r6, [r4], -r9, lsl #16
   14f58:	tstls	r1, r8, lsl #12
   14f5c:	stmia	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14f60:	strmi	r9, [r2], -r1, lsl #18
   14f64:			; <UNDEFINED> instruction: 0xf0094620
   14f68:	ldmdbmi	r3, {r0, r3, r4, fp, ip, sp, lr, pc}
   14f6c:	andcs	r4, r2, #32, 12	; 0x2000000
   14f70:			; <UNDEFINED> instruction: 0xf0094479
   14f74:	ldmdbmi	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   14f78:	andcs	r4, r3, #32, 12	; 0x2000000
   14f7c:			; <UNDEFINED> instruction: 0xf0094479
   14f80:	strtmi	pc, [r0], -sp, lsl #16
   14f84:	andlt	r2, r3, sl, lsl #2
   14f88:	ldrhtmi	lr, [r0], -sp
   14f8c:	svclt	0x0062f008
   14f90:	stmdbmi	fp, {r1, r3, r4, r5, r8, ip, sp, pc}
   14f94:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
   14f98:	pop	{r0, r1, ip, sp, pc}
   14f9c:			; <UNDEFINED> instruction: 0xf0084030
   14fa0:	stmdbmi	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   14fa4:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
   14fa8:	pop	{r0, r1, ip, sp, pc}
   14fac:			; <UNDEFINED> instruction: 0xf0084030
   14fb0:	strdlt	fp, [r3], -r5
   14fb4:	svclt	0x0000bd30
   14fb8:	andeq	r5, r1, r8, lsl #31
   14fbc:	andeq	r5, r1, r4, asr #30
   14fc0:	andeq	r5, r1, sl, lsr #30
   14fc4:	andeq	r5, r1, lr, lsl pc
   14fc8:	addlt	fp, r2, r0, ror r5
   14fcc:	stcmi	6, cr4, [r1, #-16]!
   14fd0:	ldrbeq	r9, [fp, r6, lsl #18]
   14fd4:	stmdbvs	r8, {r0, r2, r3, r4, r5, r6, sl, lr}
   14fd8:	strle	r5, [r7, #-2070]!	; 0xfffff7ea
   14fdc:	eorsle	r2, r7, r0, lsl #28
   14fe0:	strmi	r6, [r8], -r9, lsl #16
   14fe4:			; <UNDEFINED> instruction: 0xf7ee9101
   14fe8:	stmdbls	r1, {r2, r7, fp, sp, lr, pc}
   14fec:	strtmi	r4, [r0], -r2, lsl #12
   14ff0:			; <UNDEFINED> instruction: 0xffd4f008
   14ff4:	andcs	r4, r2, #24, 18	; 0x60000
   14ff8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14ffc:			; <UNDEFINED> instruction: 0xffcef008
   15000:	blx	ddc3a <fchmod@plt+0xda7f6>
   15004:	blmi	592824 <fchmod@plt+0x58f3e0>
   15008:	ldmibpl	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1500c:	tstls	r1, r8, lsl #12
   15010:	stmda	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15014:	strmi	r9, [r2], -r1, lsl #18
   15018:			; <UNDEFINED> instruction: 0xf0084620
   1501c:			; <UNDEFINED> instruction: 0x4620ffbf
   15020:	andlt	r2, r2, sl, lsl #2
   15024:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   15028:	svclt	0x0014f008
   1502c:	bmi	2ddc64 <fchmod@plt+0x2da820>
   15030:			; <UNDEFINED> instruction: 0xf606fb03
   15034:	ldmibpl	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
   15038:	tstls	r1, r8, lsl #12
   1503c:	ldmda	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15040:	strmi	r9, [r2], -r1, lsl #18
   15044:	andlt	r4, r2, r0, lsr #12
   15048:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1504c:	svclt	0x00a6f008
   15050:	ldcllt	0, cr11, [r0, #-8]!
   15054:	muleq	r2, r4, ip
   15058:	strdeq	r5, [r1], -lr
   1505c:	andeq	r0, r0, r8, lsr #6
   15060:			; <UNDEFINED> instruction: 0x4614b530
   15064:	ldrdlt	r6, [r3], r2
   15068:	stmdals	r6, {r0, r2, r9, sl, lr}
   1506c:	ldmvs	r1, {r1, r3, r7, r8, ip, sp, pc}
   15070:	stmdble	lr, {r0, r8, fp, sp}
   15074:	strle	r0, [lr], #-2011	; 0xfffff825
   15078:			; <UNDEFINED> instruction: 0x46086851
   1507c:			; <UNDEFINED> instruction: 0xf7ee9101
   15080:	stmdbls	r1, {r3, r4, r5, fp, sp, lr, pc}
   15084:	strtmi	r4, [r8], -r2, lsl #12
   15088:	pop	{r0, r1, ip, sp, pc}
   1508c:			; <UNDEFINED> instruction: 0xf0084030
   15090:	andlt	fp, r3, r5, lsl #31
   15094:	stmdavs	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
   15098:	tstls	r1, r8, lsl #12
   1509c:	stmda	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   150a0:	strmi	r9, [r2], -r1, lsl #18
   150a4:			; <UNDEFINED> instruction: 0xf0084628
   150a8:	stmdbmi	ip, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   150ac:	strtmi	r2, [r8], -r2, lsl #4
   150b0:			; <UNDEFINED> instruction: 0xf0084479
   150b4:	stmiavs	r3!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   150b8:			; <UNDEFINED> instruction: 0x46086859
   150bc:			; <UNDEFINED> instruction: 0xf7ee9101
   150c0:	stmdbls	r1, {r3, r4, fp, sp, lr, pc}
   150c4:	strtmi	r4, [r8], -r2, lsl #12
   150c8:			; <UNDEFINED> instruction: 0xff68f008
   150cc:	tstcs	sl, r8, lsr #12
   150d0:	pop	{r0, r1, ip, sp, pc}
   150d4:			; <UNDEFINED> instruction: 0xf0084030
   150d8:	svclt	0x0000bebd
   150dc:	andeq	r5, r1, r8, asr #28
   150e0:			; <UNDEFINED> instruction: 0x460cb530
   150e4:	addlt	r6, r5, r9, asr #18
   150e8:	eorsle	r2, r0, r6, lsl #18
   150ec:			; <UNDEFINED> instruction: 0x07dbdc31
   150f0:	ldrle	r4, [r1], #-1541	; 0xfffff9fb
   150f4:			; <UNDEFINED> instruction: 0xf0054620
   150f8:	strmi	pc, [r1], -r7, ror #23
   150fc:	tstls	r3, r0, lsr #12
   15100:	blx	ff8d111e <fchmod@plt+0xff8cdcda>
   15104:	svc	0x00f4f7ed
   15108:	strmi	r9, [r2], -r3, lsl #18
   1510c:	andlt	r4, r5, r8, lsr #12
   15110:	ldrhtmi	lr, [r0], -sp
   15114:	svclt	0x0042f008
   15118:	andcs	r4, sl, #376832	; 0x5c000
   1511c:			; <UNDEFINED> instruction: 0xf0084479
   15120:	qasxmi	pc, r0, sp	; <UNPREDICTABLE>
   15124:	blx	ff451142 <fchmod@plt+0xff44dcfe>
   15128:	strtmi	r4, [r0], -r1, lsl #12
   1512c:			; <UNDEFINED> instruction: 0xf0059103
   15130:			; <UNDEFINED> instruction: 0xf7edfbcb
   15134:	stmdbls	r3, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15138:	strtmi	r4, [r8], -r2, lsl #12
   1513c:			; <UNDEFINED> instruction: 0xff2ef008
   15140:	tstcs	sl, r8, lsr #12
   15144:	pop	{r0, r2, ip, sp, pc}
   15148:			; <UNDEFINED> instruction: 0xf0084030
   1514c:	andlt	fp, r5, r3, lsl #29
   15150:			; <UNDEFINED> instruction: 0x4611bd30
   15154:	andcs	r4, r3, #32, 12	; 0x2000000
   15158:	blx	2d1176 <fchmod@plt+0x2cdd32>
   1515c:	blmi	1ef6ec <fchmod@plt+0x1ec2a8>
   15160:	ldrbtmi	r2, [fp], #-494	; 0xfffffe12
   15164:	andeq	lr, r0, #3358720	; 0x334000
   15168:	andeq	pc, r8, #-1073741824	; 0xc0000000
   1516c:	blmi	167184 <fchmod@plt+0x163d40>
   15170:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   15174:			; <UNDEFINED> instruction: 0xff50f000
   15178:	ldrdeq	r5, [r1], -r4
   1517c:	andeq	r6, r1, r6, rrx
   15180:	strdeq	r5, [r1], -ip
   15184:	andeq	r5, r1, r6, asr sp
   15188:			; <UNDEFINED> instruction: 0xf101b570
   1518c:	adcsmi	r0, r2, #44, 12	; 0x2c00000
   15190:	andle	fp, r1, r4, lsl #1
   15194:	ldcllt	0, cr11, [r0, #-16]!
   15198:	stmvs	r9, {r2, r3, r9, sl, lr}
   1519c:	vmla.i8	d2, d0, d4
   151a0:	stmiavs	r1!, {r2, r3, r8, pc}^
   151a4:	vmla.i8	d2, d0, d1
   151a8:			; <UNDEFINED> instruction: 0x4605811c
   151ac:	stmdacs	r7, {r5, r8, fp, sp, lr}
   151b0:	mrshi	pc, (UNDEF: 99)	; <UNPREDICTABLE>
   151b4:			; <UNDEFINED> instruction: 0xf000e8df
   151b8:	streq	r4, [r4], #-1092	; 0xfffffbbc
   151bc:	orrvs	sl, r2, #4, 4	; 0x40000000
   151c0:	ldrdne	pc, [r0], #132	; 0x84
   151c4:			; <UNDEFINED> instruction: 0xf0402900
   151c8:	ldrbeq	r8, [fp, r0, lsr #2]
   151cc:	adcshi	pc, r3, r0, lsl #2
   151d0:			; <UNDEFINED> instruction: 0xf0054620
   151d4:	strmi	pc, [r1], -pc, asr #22
   151d8:	tstls	r3, r0, lsr #12
   151dc:	blx	12d11fa <fchmod@plt+0x12cddb6>
   151e0:	svc	0x0086f7ed
   151e4:	strmi	r9, [r2], -r3, lsl #18
   151e8:			; <UNDEFINED> instruction: 0xf0084628
   151ec:	ldrdcs	pc, [r0, -r7]!
   151f0:			; <UNDEFINED> instruction: 0xf0084628
   151f4:	strtmi	pc, [r0], -pc, lsr #28
   151f8:	blx	12d1216 <fchmod@plt+0x12cddd2>
   151fc:	strtmi	r4, [r0], -r1, lsl #12
   15200:			; <UNDEFINED> instruction: 0xf0059103
   15204:			; <UNDEFINED> instruction: 0xf7edfb45
   15208:	stmdbls	r3, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1520c:	strtmi	r4, [r8], -r2, lsl #12
   15210:	cdp2	0, 12, cr15, cr4, cr8, {0}
   15214:	strtmi	r2, [r8], -r0, lsr #2
   15218:	cdp2	0, 1, cr15, cr12, cr8, {0}
   1521c:			; <UNDEFINED> instruction: 0xf0054620
   15220:	strmi	pc, [r1], -r5, asr #22
   15224:	tstls	r3, r0, lsr #12
   15228:	blx	1051246 <fchmod@plt+0x104de02>
   1522c:	svc	0x0060f7ed
   15230:	strmi	r9, [r2], -r3, lsl #18
   15234:	andlt	r4, r4, r8, lsr #12
   15238:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1523c:	cdplt	0, 10, cr15, cr14, cr8, {0}
   15240:	ldrdne	pc, [r0], #132	; 0x84
   15244:			; <UNDEFINED> instruction: 0xf8d4b919
   15248:	stmdbcs	r0, {r2, r4, r5, r7, ip}
   1524c:			; <UNDEFINED> instruction: 0x4611d0bd
   15250:	andcs	r4, r3, #32, 12	; 0x2000000
   15254:	blx	fe351270 <fchmod@plt+0xfe34de2c>
   15258:	strtmi	r4, [r0], -r3, lsl #12
   1525c:			; <UNDEFINED> instruction: 0xf005461c
   15260:	blmi	1f53efc <fchmod@plt+0x1f50ab8>
   15264:	tstne	fp, r0, asr #4	; <UNPREDICTABLE>
   15268:			; <UNDEFINED> instruction: 0xf103447b
   1526c:	blmi	1e95ac4 <fchmod@plt+0x1e92680>
   15270:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   15274:	ldmdami	r9!, {lr}^
   15278:			; <UNDEFINED> instruction: 0xf0004478
   1527c:			; <UNDEFINED> instruction: 0xf8d4fecd
   15280:	ldmdblt	r9, {r6, r7, ip}
   15284:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
   15288:	addsle	r2, lr, r0, lsl #18
   1528c:			; <UNDEFINED> instruction: 0x46204611
   15290:			; <UNDEFINED> instruction: 0xf0052203
   15294:	strmi	pc, [r3], -sp, ror #20
   15298:	ldrmi	r4, [ip], -r0, lsr #12
   1529c:	blx	1d12ba <fchmod@plt+0x1cde76>
   152a0:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q15.5>
   152a4:	ldrbtmi	r1, [fp], #-289	; 0xfffffedf
   152a8:	andseq	pc, r4, #-1073741824	; 0xc0000000
   152ac:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
   152b0:	andmi	lr, r0, sp, asr #19
   152b4:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
   152b8:	cdp2	0, 10, cr15, cr14, cr0, {0}
   152bc:	ldrdne	pc, [r0], #132	; 0x84
   152c0:			; <UNDEFINED> instruction: 0xf8d4b121
   152c4:	stmdbcs	r0, {r2, r4, r5, r7, ip}
   152c8:	svcge	0x007ff43f
   152cc:			; <UNDEFINED> instruction: 0x46204611
   152d0:			; <UNDEFINED> instruction: 0xf0052203
   152d4:	strmi	pc, [r3], -sp, asr #20
   152d8:	ldrmi	r4, [ip], -r0, lsr #12
   152dc:	blx	ff9d12f8 <fchmod@plt+0xff9cdeb4>
   152e0:			; <UNDEFINED> instruction: 0xf44f4b62
   152e4:	ldrbtmi	r7, [fp], #-398	; 0xfffffe72
   152e8:	andseq	pc, r4, #-1073741824	; 0xc0000000
   152ec:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
   152f0:	andmi	lr, r0, sp, asr #19
   152f4:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
   152f8:	cdp2	0, 8, cr15, cr14, cr0, {0}
   152fc:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
   15300:			; <UNDEFINED> instruction: 0xf47f2900
   15304:	ldrmi	sl, [r1], -r2, ror #30
   15308:	andcs	r4, r3, #32, 12	; 0x2000000
   1530c:	blx	c51328 <fchmod@plt+0xc4dee4>
   15310:	strtmi	r4, [r0], -r3, lsl #12
   15314:			; <UNDEFINED> instruction: 0xf005461c
   15318:	blmi	1613e44 <fchmod@plt+0x1610a00>
   1531c:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
   15320:			; <UNDEFINED> instruction: 0xf103447b
   15324:	blmi	1555b7c <fchmod@plt+0x1552738>
   15328:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1532c:	ldmdami	r4, {lr}^
   15330:			; <UNDEFINED> instruction: 0xf0004478
   15334:	ldmdbmi	r3, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   15338:	strtmi	r2, [r8], -r8, lsl #4
   1533c:			; <UNDEFINED> instruction: 0xf0084479
   15340:	strtmi	pc, [r0], -sp, lsr #28
   15344:	blx	fe5d1360 <fchmod@plt+0xfe5cdf1c>
   15348:	strtmi	r4, [r0], -r1, lsl #12
   1534c:			; <UNDEFINED> instruction: 0xf0059103
   15350:			; <UNDEFINED> instruction: 0xf7edfa91
   15354:	stmdbls	r3, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   15358:	strtmi	r4, [r8], -r2, lsl #12
   1535c:	cdp2	0, 1, cr15, cr14, cr8, {0}
   15360:	strtmi	r2, [r8], -r0, lsr #2
   15364:	ldc2l	0, cr15, [r6, #-32]!	; 0xffffffe0
   15368:			; <UNDEFINED> instruction: 0xf0054620
   1536c:			; <UNDEFINED> instruction: 0x4601fa91
   15370:	tstls	r3, r0, lsr #12
   15374:	blx	fe351390 <fchmod@plt+0xfe34df4c>
   15378:	cdp	7, 11, cr15, cr10, cr13, {7}
   1537c:	strmi	r9, [r2], -r3, lsl #18
   15380:			; <UNDEFINED> instruction: 0xf0084628
   15384:	msrcs	R8_usr, fp
   15388:			; <UNDEFINED> instruction: 0xf0084628
   1538c:	strtmi	pc, [r0], -r3, ror #26
   15390:	blx	fe3513ac <fchmod@plt+0xfe34df68>
   15394:	strtmi	r4, [r0], -r1, lsl #12
   15398:			; <UNDEFINED> instruction: 0xf0059103
   1539c:			; <UNDEFINED> instruction: 0xf7edfa87
   153a0:	stmdbls	r3, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
   153a4:	strtmi	r4, [r8], -r2, lsl #12
   153a8:	ldc2l	0, cr15, [r8, #32]!
   153ac:	tstcs	sl, r8, lsr #12
   153b0:	pop	{r2, ip, sp, pc}
   153b4:			; <UNDEFINED> instruction: 0xf0084070
   153b8:	ldrmi	fp, [r1], -sp, asr #26
   153bc:	andcs	r4, r3, #32, 12	; 0x2000000
   153c0:			; <UNDEFINED> instruction: 0xf9d6f005
   153c4:	blmi	c2f654 <fchmod@plt+0xc2c210>
   153c8:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
   153cc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   153d0:			; <UNDEFINED> instruction: 0xf1030200
   153d4:	stmdami	sp!, {r2, r4, r9}
   153d8:	ldrbtmi	r4, [r8], #-2861	; 0xfffff4d3
   153dc:			; <UNDEFINED> instruction: 0xf000447b
   153e0:			; <UNDEFINED> instruction: 0x4611fe1b
   153e4:	andcs	r4, r3, #32, 12	; 0x2000000
   153e8:			; <UNDEFINED> instruction: 0xf9c2f005
   153ec:	blmi	a6f77c <fchmod@plt+0xa6c338>
   153f0:	orrvc	pc, r2, pc, asr #8
   153f4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   153f8:			; <UNDEFINED> instruction: 0xf1030200
   153fc:	stmdami	r6!, {r2, r4, r9}
   15400:	ldrbtmi	r4, [r8], #-2854	; 0xfffff4da
   15404:			; <UNDEFINED> instruction: 0xf000447b
   15408:	ldrmi	pc, [r1], -r7, lsl #28
   1540c:	andcs	r4, r3, #32, 12	; 0x2000000
   15410:			; <UNDEFINED> instruction: 0xf9aef005
   15414:	strtmi	r4, [r0], -r3, lsl #12
   15418:			; <UNDEFINED> instruction: 0xf005461c
   1541c:	blmi	853d40 <fchmod@plt+0x8508fc>
   15420:	orrvc	pc, r9, pc, asr #8
   15424:			; <UNDEFINED> instruction: 0xf103447b
   15428:	blmi	795c80 <fchmod@plt+0x79283c>
   1542c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   15430:	ldmdami	sp, {lr}
   15434:			; <UNDEFINED> instruction: 0xf0004478
   15438:	bmi	754bfc <fchmod@plt+0x7517b8>
   1543c:	msrne	SP_usr, r0
   15440:	andls	r4, r0, fp, lsl fp
   15444:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
   15448:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   1544c:			; <UNDEFINED> instruction: 0xf0004478
   15450:	svclt	0x0000fde3
   15454:	andeq	r5, r1, r0, ror #30
   15458:	ldrdeq	r5, [r1], -ip
   1545c:	strdeq	r5, [r1], -r4
   15460:	andeq	r5, r1, r2, lsr #30
   15464:	muleq	r1, lr, ip
   15468:			; <UNDEFINED> instruction: 0x00015bb6
   1546c:	andeq	r5, r1, r2, ror #29
   15470:	andeq	r5, r1, r6, asr #25
   15474:	andeq	r5, r1, r6, ror fp
   15478:	andeq	r5, r1, r8, lsr #29
   1547c:	andeq	r1, r1, r0, lsl #14
   15480:	andeq	r5, r1, ip, lsr fp
   15484:			; <UNDEFINED> instruction: 0x00015cb4
   15488:	strdeq	r5, [r1], -ip
   1548c:	muleq	r1, r2, sl
   15490:	andeq	r5, r1, r0, lsr #22
   15494:	ldrdeq	r5, [r1], -r4
   15498:	andeq	r5, r1, sl, ror #20
   1549c:	andeq	r5, r1, r0, lsr #22
   154a0:	andeq	r5, r1, r4, lsr #27
   154a4:	andeq	r5, r1, r8, asr fp
   154a8:	andeq	r5, r1, r8, lsr sl
   154ac:	andeq	r5, r1, r4, lsl #27
   154b0:	andeq	sp, r0, r6, lsr #17
   154b4:	andeq	r5, r1, r0, lsr #20
   154b8:	mvnsmi	lr, #737280	; 0xb4000
   154bc:	stmvs	ip, {r0, r2, r7, ip, sp, pc}
   154c0:	rsbsle	r2, r0, r0, lsl #24
   154c4:	strmi	r4, [lr], -r5, asr #30
   154c8:			; <UNDEFINED> instruction: 0x9114f8df
   154cc:	stmdbmi	r5, {r0, r2, r9, sl, lr}^
   154d0:			; <UNDEFINED> instruction: 0xf8df447f
   154d4:	ldrbtmi	r8, [r9], #276	; 0x114
   154d8:	ldrbtmi	r4, [r8], #1145	; 0x479
   154dc:	bvs	190d4fc <fchmod@plt+0x190a0b8>
   154e0:	stmiavs	r4!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
   154e4:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
   154e8:	subsle	r2, ip, r0, lsl #24
   154ec:	adcsmi	r6, r3, #2293760	; 0x230000
   154f0:			; <UNDEFINED> instruction: 0x4608d15c
   154f4:			; <UNDEFINED> instruction: 0xf7ed9103
   154f8:	stmdbls	r3, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   154fc:	strtmi	r4, [r8], -r2, lsl #12
   15500:	stc2l	0, cr15, [ip, #-32]	; 0xffffffe0
   15504:	ldmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}^
   15508:	tstls	r3, r8, lsl #12
   1550c:	ldcl	7, cr15, [r0, #948]!	; 0x3b4
   15510:	strmi	r9, [r2], -r3, lsl #18
   15514:			; <UNDEFINED> instruction: 0xf0084628
   15518:			; <UNDEFINED> instruction: 0xf894fd41
   1551c:	blcs	215c4 <fchmod@plt+0x1e180>
   15520:	stmdbvs	r1!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   15524:			; <UNDEFINED> instruction: 0xf7fc4628
   15528:	bvs	1913dbc <fchmod@plt+0x1910978>
   1552c:	sbcsle	r2, r8, r0, lsl #22
   15530:	ldrtmi	r2, [r9], -r2, lsl #4
   15534:			; <UNDEFINED> instruction: 0xf0084628
   15538:	bvs	18d4a04 <fchmod@plt+0x18d15c0>
   1553c:	blcs	11ce90 <fchmod@plt+0x119a4c>
   15540:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   15544:	strcs	pc, [fp, #-3]!
   15548:	andeq	r1, r3, lr, lsl r8
   1554c:	andcs	r4, r2, #40, 18	; 0xa0000
   15550:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   15554:	stc2	0, cr15, [r2, #-32]!	; 0xffffffe0
   15558:			; <UNDEFINED> instruction: 0x21204628
   1555c:	ldc2l	0, cr15, [sl], #-32	; 0xffffffe0
   15560:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   15564:	andcs	r4, r1, #40, 12	; 0x2800000
   15568:			; <UNDEFINED> instruction: 0xffc0f003
   1556c:	strtmi	r2, [r8], -r9, lsr #2
   15570:	ldc2l	0, cr15, [r0], #-32	; 0xffffffe0
   15574:	andcs	lr, r2, #47448064	; 0x2d40000
   15578:	strtmi	r4, [r8], -r1, asr #12
   1557c:	stc2	0, cr15, [lr, #-32]	; 0xffffffe0
   15580:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   15584:	strtmi	r2, [r8], -r2, lsl #4
   15588:			; <UNDEFINED> instruction: 0xf0084479
   1558c:	strb	pc, [r3, r7, lsl #26]!	; <UNPREDICTABLE>
   15590:	strbmi	r2, [r9], -r2, lsl #4
   15594:			; <UNDEFINED> instruction: 0xf0084628
   15598:	ldrb	pc, [sp, r1, lsl #26]	; <UNPREDICTABLE>
   1559c:			; <UNDEFINED> instruction: 0x4628213d
   155a0:	mrrc2	0, 0, pc, r8, cr8	; <UNPREDICTABLE>
   155a4:	ldrdlt	lr, [r5], -r8
   155a8:	mvnshi	lr, #12386304	; 0xbd0000
   155ac:	vst1.8	{d20-d21}, [pc :64], r2
   155b0:	blmi	4b1c2c <fchmod@plt+0x4ae7e8>
   155b4:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
   155b8:	eorcc	r4, r0, #2063597568	; 0x7b000000
   155bc:			; <UNDEFINED> instruction: 0xf0004478
   155c0:	blmi	454a74 <fchmod@plt+0x451630>
   155c4:			; <UNDEFINED> instruction: 0x71aaf44f
   155c8:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   155cc:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
   155d0:	blmi	3a6e40 <fchmod@plt+0x3a39fc>
   155d4:	ldrbtmi	r3, [fp], #-544	; 0xfffffde0
   155d8:	ldc2	0, cr15, [lr, #-0]
   155dc:	andeq	r5, r1, r8, asr fp
   155e0:	andeq	sp, r0, sl, asr sp
   155e4:	ldrdeq	pc, [r0], -r0
   155e8:	andeq	sp, r0, r2, ror #26
   155ec:	andeq	r5, r1, r2, ror #22
   155f0:	andeq	sp, r0, r6, ror #25
   155f4:	andeq	sp, r0, r4, lsr #25
   155f8:	andeq	r5, r1, r2, lsl ip
   155fc:	andeq	r5, r1, r4, asr #20
   15600:			; <UNDEFINED> instruction: 0x000158b0
   15604:	strdeq	r5, [r1], -lr
   15608:	muleq	r1, lr, r8
   1560c:	andeq	r5, r1, r6, asr sl
   15610:	svcmi	0x00f0e92d
   15614:	ldmdavs	r4, {r0, r2, r7, ip, sp, pc}
   15618:	stccs	13, cr9, [r0], {14}
   1561c:			; <UNDEFINED> instruction: 0xf8dfd037
   15620:	strmi	fp, [pc], -r8, lsr #1
   15624:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
   15628:	ldrbtmi	r4, [fp], #1681	; 0x691
   1562c:	ldrbtmi	r4, [sl], #1542	; 0x606
   15630:			; <UNDEFINED> instruction: 0x21004698
   15634:			; <UNDEFINED> instruction: 0xf018e009
   15638:	tstle	r5, r1, lsl #30
   1563c:	ldrtmi	r4, [r0], -r1, lsr #12
   15640:			; <UNDEFINED> instruction: 0xff3af7ff
   15644:	stmdavs	r4!, {r0, r8, sp}^
   15648:	stmiavs	r2!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
   1564c:	addsmi	r6, sl, #704512	; 0xac000
   15650:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   15654:			; <UNDEFINED> instruction: 0xd12442ba
   15658:	rscle	r2, ip, r0, lsl #18
   1565c:	ldrbmi	r2, [r1], -r2, lsl #4
   15660:			; <UNDEFINED> instruction: 0xf0084630
   15664:			; <UNDEFINED> instruction: 0xe7e9fc9b
   15668:	strmi	r6, [r8], -r9, lsr #16
   1566c:			; <UNDEFINED> instruction: 0xf7ed9103
   15670:	stmdbls	r3, {r6, r8, sl, fp, sp, lr, pc}
   15674:	ldrtmi	r4, [r0], -r2, lsl #12
   15678:	ldc2	0, cr15, [r0], {8}
   1567c:	ldrbmi	r2, [r9], -r2, lsl #4
   15680:			; <UNDEFINED> instruction: 0xf0084630
   15684:	ldrb	pc, [r9, fp, lsl #25]	; <UNPREDICTABLE>
   15688:	svceq	0x0001ea18
   1568c:	andlt	sp, r5, r2, lsl #2
   15690:	svchi	0x00f0e8bd
   15694:	tstcs	sl, r0, lsr r6
   15698:	pop	{r0, r2, ip, sp, pc}
   1569c:			; <UNDEFINED> instruction: 0xf0084ff0
   156a0:			; <UNDEFINED> instruction: 0x4649bbd9
   156a4:	ldrtmi	r2, [r8], -r3, lsl #4
   156a8:			; <UNDEFINED> instruction: 0xf862f005
   156ac:	vqdmulh.s<illegal width 8>	d20, d0, d8
   156b0:	ldrbtmi	r1, [fp], #-361	; 0xfffffe97
   156b4:	eorseq	pc, r4, #-1073741824	; 0xc0000000
   156b8:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   156bc:	stmdami	r6, {ip, pc}
   156c0:			; <UNDEFINED> instruction: 0xf0004478
   156c4:	svclt	0x0000fca9
   156c8:	andeq	r5, r1, lr, asr #17
   156cc:	andeq	r5, r1, lr, asr #20
   156d0:	andeq	r5, r1, r6, lsl fp
   156d4:	muleq	r1, r2, r9
   156d8:	andeq	r5, r1, ip, lsr #15
   156dc:	mvnsmi	lr, sp, lsr #18
   156e0:	blvs	fe5418f0 <fchmod@plt+0xfe53e4ac>
   156e4:	eorsle	r2, sp, r0, lsl #24
   156e8:	ldrmi	r3, [r6], -ip, ror #2
   156ec:	eorsle	r4, r9, sl, lsl #5
   156f0:	smuadeq	r1, r3, r0
   156f4:	teqle	r8, r5, lsl #12
   156f8:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   156fc:	strdcs	r4, [r0, -r8]!
   15700:			; <UNDEFINED> instruction: 0xf0084628
   15704:	stmdavs	r1!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   15708:	tstls	r1, r8, lsl #12
   1570c:	ldcl	7, cr15, [r0], #948	; 0x3b4
   15710:	strmi	r9, [r2], -r1, lsl #18
   15714:			; <UNDEFINED> instruction: 0xf0084628
   15718:	msrcs	CPSR_, r1, asr #24
   1571c:			; <UNDEFINED> instruction: 0xf0084628
   15720:	stmiavs	r1!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   15724:	tstls	r1, r8, lsl #12
   15728:	stcl	7, cr15, [r2], #948	; 0x3b4
   1572c:	strmi	r9, [r2], -r1, lsl #18
   15730:			; <UNDEFINED> instruction: 0xf0084628
   15734:	blvc	914808 <fchmod@plt+0x9113c4>
   15738:	stmdavs	r4!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
   1573c:	strtmi	r2, [r8], -sl, lsl #2
   15740:	blvs	fed01d38 <fchmod@plt+0xfecfe8f4>
   15744:	smullsle	r4, sl, ip, r2
   15748:	blx	fe151772 <fchmod@plt+0xfe14e32e>
   1574c:			; <UNDEFINED> instruction: 0x4641e7d7
   15750:	andcs	r4, r9, #40, 12	; 0x2800000
   15754:	stc2	0, cr15, [r2], #-32	; 0xffffffe0
   15758:	tstcs	sl, r4, lsr #16
   1575c:	stccs	6, cr4, [r0], {40}	; 0x28
   15760:	ldmdblt	r7, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   15764:	pop	{r1, ip, sp, pc}
   15768:	stmdbmi	r8, {r4, r5, r6, r7, r8, pc}
   1576c:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
   15770:	ldc2	0, cr15, [r4], {8}
   15774:			; <UNDEFINED> instruction: 0x2c006bb4
   15778:			; <UNDEFINED> instruction: 0x4628d1be
   1577c:	andlt	r2, r2, sl, lsl #2
   15780:	ldrhmi	lr, [r0, #141]!	; 0x8d
   15784:	bllt	19d17ac <fchmod@plt+0x19ce368>
   15788:	muleq	r1, r0, r9
   1578c:	andeq	r5, r1, r2, lsl r9
   15790:			; <UNDEFINED> instruction: 0x460eb5f0
   15794:	addlt	r3, r5, ip, ror #2
   15798:	andsle	r4, ip, sl, lsl #5
   1579c:	ldrdmi	pc, [r0], #134	; 0x86
   157a0:	ldmdbvs	r1!, {r2, r3, r6, r7, r8, ip, sp, pc}
   157a4:	stmdbcs	r1, {r0, r2, r8, fp, ip, sp}
   157a8:			; <UNDEFINED> instruction: 0xf013d827
   157ac:	strmi	r0, [r5], -r1, lsl #14
   157b0:			; <UNDEFINED> instruction: 0x2120d113
   157b4:			; <UNDEFINED> instruction: 0xf0084628
   157b8:	stmdavs	r1!, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
   157bc:	tstls	r3, r8, lsl #12
   157c0:	ldc	7, cr15, [r6], {237}	; 0xed
   157c4:	strmi	r9, [r2], -r3, lsl #18
   157c8:			; <UNDEFINED> instruction: 0xf0084628
   157cc:	stmdavs	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   157d0:	mvnle	r2, r0, lsl #24
   157d4:	andlt	fp, r5, r7, asr r9
   157d8:	ldmdbmi	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   157dc:	ldrbtmi	r2, [r9], #-529	; 0xfffffdef
   157e0:	blx	ff75180a <fchmod@plt+0xff74e3c6>
   157e4:	ldrdmi	pc, [r0], #134	; 0x86
   157e8:	mvnle	r2, r0, lsl #24
   157ec:	tstcs	sl, r8, lsr #12
   157f0:	pop	{r0, r2, ip, sp, pc}
   157f4:			; <UNDEFINED> instruction: 0xf00840f0
   157f8:	ldrmi	fp, [r1], -sp, lsr #22
   157fc:	andcs	r4, r3, #48, 12	; 0x3000000
   15800:			; <UNDEFINED> instruction: 0xffb6f004
   15804:	ldrtmi	r4, [r0], -r4, lsl #12
   15808:			; <UNDEFINED> instruction: 0xf850f005
   1580c:			; <UNDEFINED> instruction: 0xf44f4b07
   15810:	ldrbtmi	r7, [fp], #-463	; 0xfffffe31
   15814:	subeq	pc, r4, #-1073741824	; 0xc0000000
   15818:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   1581c:	andmi	lr, r0, sp, asr #19
   15820:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   15824:	blx	ffe5182e <fchmod@plt+0xffe4e3ea>
   15828:	strdeq	r5, [r1], -r6
   1582c:			; <UNDEFINED> instruction: 0x000159b6
   15830:	andeq	r5, r1, lr, ror r8
   15834:	andeq	r5, r1, sl, asr #12
   15838:			; <UNDEFINED> instruction: 0x460eb5f0
   1583c:	addlt	r3, r3, ip, ror #2
   15840:	andsle	r4, r9, sl, lsl #5
   15844:	ldrsbtmi	pc, [r4], r6	; <UNPREDICTABLE>
   15848:	ldmdbvs	r1!, {r2, r4, r5, r7, r8, ip, sp, pc}
   1584c:	stmdbcs	r3, {r1, r8, fp, ip, sp}
   15850:			; <UNDEFINED> instruction: 0xf013d824
   15854:	strmi	r0, [r5], -r1, lsl #14
   15858:			; <UNDEFINED> instruction: 0x2120d110
   1585c:			; <UNDEFINED> instruction: 0xf0084628
   15860:	stmdavs	r1!, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   15864:	strtmi	r2, [r8], -r1, lsl #6
   15868:	eoreq	pc, ip, #1073741824	; 0x40000000
   1586c:			; <UNDEFINED> instruction: 0xff2af004
   15870:	stccs	8, cr6, [r0], {228}	; 0xe4
   15874:	ldmdblt	r7, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   15878:	ldcllt	0, cr11, [r0, #12]!
   1587c:	andscs	r4, r1, #311296	; 0x4c000
   15880:			; <UNDEFINED> instruction: 0xf0084479
   15884:			; <UNDEFINED> instruction: 0xf8d6fb8b
   15888:	stccs	0, cr4, [r0], {180}	; 0xb4
   1588c:	strtmi	sp, [r8], -r5, ror #3
   15890:	andlt	r2, r3, sl, lsl #2
   15894:	ldrhtmi	lr, [r0], #141	; 0x8d
   15898:	blt	ff7518c0 <fchmod@plt+0xff74e47c>
   1589c:			; <UNDEFINED> instruction: 0x46304611
   158a0:			; <UNDEFINED> instruction: 0xf0042203
   158a4:	strmi	pc, [r4], -r5, ror #30
   158a8:			; <UNDEFINED> instruction: 0xf0044630
   158ac:	blmi	2558b0 <fchmod@plt+0x25246c>
   158b0:			; <UNDEFINED> instruction: 0x11b7f240
   158b4:			; <UNDEFINED> instruction: 0xf103447b
   158b8:	blmi	196200 <fchmod@plt+0x192dbc>
   158bc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   158c0:	stmdami	r5, {lr}
   158c4:			; <UNDEFINED> instruction: 0xf0004478
   158c8:	svclt	0x0000fba7
   158cc:	muleq	r1, r8, r8
   158d0:	andeq	r5, r1, r4, lsl r9
   158d4:	andeq	r5, r1, ip, lsr #16
   158d8:	andeq	r5, r1, r8, lsr #11
   158dc:	ldrlt	r0, [r0, #-2003]!	; 0xfffff82d
   158e0:	addlt	r4, r3, r4, lsl #12
   158e4:	strle	r4, [ip], #-1549	; 0xfffff9f3
   158e8:	strmi	r6, [r8], -r9, lsl #17
   158ec:			; <UNDEFINED> instruction: 0xf7ed9101
   158f0:	stmdbls	r1, {sl, fp, sp, lr, pc}
   158f4:	strtmi	r4, [r0], -r2, lsl #12
   158f8:	pop	{r0, r1, ip, sp, pc}
   158fc:			; <UNDEFINED> instruction: 0xf0084030
   15900:	stmdavs	r9, {r0, r2, r3, r6, r8, r9, fp, ip, sp, pc}^
   15904:	tstls	r1, r8, lsl #12
   15908:	bl	ffcd38c4 <fchmod@plt+0xffcd0480>
   1590c:	strmi	r9, [r2], -r1, lsl #18
   15910:			; <UNDEFINED> instruction: 0xf0084620
   15914:	stmdbmi	fp, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
   15918:	strtmi	r2, [r0], -r2, lsl #4
   1591c:			; <UNDEFINED> instruction: 0xf0084479
   15920:	stmiavs	r9!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   15924:	tstls	r1, r8, lsl #12
   15928:	bl	ff8d38e4 <fchmod@plt+0xff8d04a0>
   1592c:	strmi	r9, [r2], -r1, lsl #18
   15930:			; <UNDEFINED> instruction: 0xf0084620
   15934:			; <UNDEFINED> instruction: 0x4620fb33
   15938:	andlt	r2, r3, sl, lsl #2
   1593c:	ldrhtmi	lr, [r0], -sp
   15940:	blt	fe251968 <fchmod@plt+0xfe24e524>
   15944:	ldrdeq	r5, [r1], -ip
   15948:	push	{r0, r4, r8, r9, fp, lr}
   1594c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   15950:	addlt	r4, r2, r0, lsl ip
   15954:	ldrmi	r4, [r7], -r5, lsl #12
   15958:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
   1595c:	pkhtbmi	fp, r8, fp, asr #2
   15960:	movwcs	r9, #5120	; 0x1400
   15964:	ldrtmi	r6, [sl], -r6, ror #17
   15968:	strtmi	r4, [r8], -r1, asr #12
   1596c:			; <UNDEFINED> instruction: 0xf85447b0
   15970:	blcs	255c8 <fchmod@plt+0x22184>
   15974:	blvs	fff4a14c <fchmod@plt+0xfff46d08>
   15978:			; <UNDEFINED> instruction: 0x4621b13c
   1597c:	strtmi	r2, [r8], -r1, lsl #4
   15980:			; <UNDEFINED> instruction: 0xffacf7ff
   15984:	stccs	8, cr6, [r0], {36}	; 0x24
   15988:	strdlt	sp, [r2], -r7
   1598c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   15990:	andeq	sl, r2, sl, lsl r3
   15994:	andeq	r0, r0, r4, ror #5
   15998:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
   1599c:	mvnsmi	lr, sp, lsr #18
   159a0:			; <UNDEFINED> instruction: 0x461d4614
   159a4:	blmi	867214 <fchmod@plt+0x863dd0>
   159a8:	ldrbtmi	fp, [ip], #134	; 0x86
   159ac:	strmi	sl, [r6], -r2, lsl #30
   159b0:			; <UNDEFINED> instruction: 0xf85c4688
   159b4:	strtmi	r3, [r1], -r3
   159b8:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   159bc:			; <UNDEFINED> instruction: 0xf04f9305
   159c0:	movwcs	r0, #768	; 0x300
   159c4:	movwcc	lr, #10701	; 0x29cd
   159c8:			; <UNDEFINED> instruction: 0xf7ff9304
   159cc:			; <UNDEFINED> instruction: 0x4638ffbd
   159d0:	blx	ffdd19f8 <fchmod@plt+0xffdce5b4>
   159d4:	ldrtmi	r9, [r1], -r4, lsl #16
   159d8:	stcl	7, cr15, [r6], #948	; 0x3b4
   159dc:	blle	35f9e4 <fchmod@plt+0x35c5a0>
   159e0:			; <UNDEFINED> instruction: 0xf0084638
   159e4:	bmi	4d4708 <fchmod@plt+0x4d12c4>
   159e8:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   159ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   159f0:	subsmi	r9, sl, r5, lsl #22
   159f4:	andlt	sp, r6, r5, lsl r1
   159f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   159fc:	andcs	r4, r5, #212992	; 0x34000
   15a00:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   15a04:			; <UNDEFINED> instruction: 0xf7ed4478
   15a08:			; <UNDEFINED> instruction: 0x4629ea56
   15a0c:	andls	r2, r1, r1, lsl #4
   15a10:	stcls	6, cr4, [r1], {32}
   15a14:	cdp2	0, 10, cr15, cr12, cr4, {0}
   15a18:	strmi	r4, [r1], -r2, asr #12
   15a1c:			; <UNDEFINED> instruction: 0xf0004620
   15a20:			; <UNDEFINED> instruction: 0xf7edfbe1
   15a24:	svclt	0x0000ea54
   15a28:			; <UNDEFINED> instruction: 0x0002a2be
   15a2c:	andeq	r0, r0, r4, lsr #5
   15a30:	andeq	sl, r2, lr, ror r2
   15a34:	andeq	r5, r1, sl, lsr #14
   15a38:	andeq	r6, r1, r0, lsl r8
   15a3c:	svcmi	0x00f0e92d
   15a40:	blmi	1181c6c <fchmod@plt+0x117e828>
   15a44:	smuadeq	r1, r2, r0
   15a48:	strmi	r9, [r0], r1, lsl #2
   15a4c:	vstrmi.16	s9, [r4, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
   15a50:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   15a54:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   15a58:			; <UNDEFINED> instruction: 0xf04f9307
   15a5c:			; <UNDEFINED> instruction: 0xf04f0300
   15a60:	stmib	sp, {r8, r9}^
   15a64:	movwls	r3, #25348	; 0x6304
   15a68:			; <UNDEFINED> instruction: 0xf8dfd152
   15a6c:	ldrbtmi	fp, [fp], #248	; 0xf8
   15a70:	vst2.8	{d20,d22}, [pc :256]!
   15a74:	andcs	r5, r0, #0, 6
   15a78:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   15a7c:	bl	fe153a38 <fchmod@plt+0xfe1505f4>
   15a80:	stmdacs	r0, {r2, r9, sl, lr}
   15a84:			; <UNDEFINED> instruction: 0xf10dd15b
   15a88:	vmlage.f16	s0, s8, s16	; <UNPREDICTABLE>
   15a8c:			; <UNDEFINED> instruction: 0xf0044648
   15a90:	blmi	dd4664 <fchmod@plt+0xdd1220>
   15a94:	stmiapl	r9!, {r3, r6, r9, sl, lr}^
   15a98:	blx	e51ab2 <fchmod@plt+0xe4e66e>
   15a9c:	blcs	3c6ac <fchmod@plt+0x39268>
   15aa0:	blls	10cf3c <fchmod@plt+0x109af8>
   15aa4:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   15aa8:	beq	1b51ec4 <fchmod@plt+0x1b4ea80>
   15aac:			; <UNDEFINED> instruction: 0xf105b90f
   15ab0:	ldrbmi	r0, [r1], -ip, lsr #20
   15ab4:			; <UNDEFINED> instruction: 0xf0044628
   15ab8:	rorlt	pc, r7, #20	; <UNPREDICTABLE>
   15abc:			; <UNDEFINED> instruction: 0x46294652
   15ac0:			; <UNDEFINED> instruction: 0xf7ff4630
   15ac4:	tstcs	sl, r1, asr #30	; <UNPREDICTABLE>
   15ac8:			; <UNDEFINED> instruction: 0xf0084630
   15acc:	ldrtmi	pc, [r0], -r3, asr #19	; <UNPREDICTABLE>
   15ad0:	blx	1dd1af8 <fchmod@plt+0x1dce6b4>
   15ad4:	strbmi	r9, [r1], -r6, lsl #16
   15ad8:	stcl	7, cr15, [r6], #-948	; 0xfffffc4c
   15adc:	blle	6dfae4 <fchmod@plt+0x6dc6a0>
   15ae0:			; <UNDEFINED> instruction: 0xf0084630
   15ae4:	blls	d4128 <fchmod@plt+0xd0ce4>
   15ae8:	adcmi	r3, r3, #16777216	; 0x1000000
   15aec:			; <UNDEFINED> instruction: 0x4648dcd9
   15af0:	blx	4d1b0a <fchmod@plt+0x4ce6c6>
   15af4:			; <UNDEFINED> instruction: 0xf0084630
   15af8:	bmi	7945f4 <fchmod@plt+0x7911b0>
   15afc:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   15b00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15b04:	subsmi	r9, sl, r7, lsl #22
   15b08:	andlt	sp, r9, r3, lsr #2
   15b0c:	svchi	0x00f0e8bd
   15b10:	ldrdlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   15b14:			; <UNDEFINED> instruction: 0xe7ab44fb
   15b18:	andcs	r4, r5, #376832	; 0x5c000
   15b1c:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   15b20:			; <UNDEFINED> instruction: 0xf7ed4478
   15b24:	ldrbmi	lr, [r1], -r8, asr #19
   15b28:	strmi	r2, [r4], -r1, lsl #4
   15b2c:			; <UNDEFINED> instruction: 0xf0044628
   15b30:	blls	9544c <fchmod@plt+0x92008>
   15b34:			; <UNDEFINED> instruction: 0x46024659
   15b38:			; <UNDEFINED> instruction: 0xf0004620
   15b3c:	ldmdbmi	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   15b40:	ldmdami	r0, {r0, r2, r9, sp}
   15b44:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15b48:	ldmib	r4!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b4c:			; <UNDEFINED> instruction: 0xf0004659
   15b50:			; <UNDEFINED> instruction: 0xf7edfb49
   15b54:	svclt	0x0000e9bc
   15b58:	andeq	r0, r0, r4, lsr #5
   15b5c:	andeq	sl, r2, r8, lsl r2
   15b60:	andeq	sl, r2, r6, lsl r2
   15b64:	andeq	r0, r1, sl, lsl r6
   15b68:	andeq	sl, r2, r2, lsl #20
   15b6c:	ldrdeq	r0, [r0], -r4
   15b70:	andeq	sl, r2, sl, ror #2
   15b74:	strdeq	r3, [r1], -r8
   15b78:	andeq	r5, r1, sl, ror #12
   15b7c:	strdeq	r6, [r1], -r4
   15b80:	andeq	r5, r1, r8, lsl r6
   15b84:	andeq	r6, r1, lr, asr #13
   15b88:			; <UNDEFINED> instruction: 0x460db570
   15b8c:	strmi	r2, [r6], -r1, lsl #2
   15b90:			; <UNDEFINED> instruction: 0xf816f7fc
   15b94:			; <UNDEFINED> instruction: 0xf7fc4604
   15b98:	stmiavs	r0!, {r0, r4, r5, fp, ip, sp, lr, pc}^
   15b9c:	ldrtmi	r4, [r1], -sl, lsr #12
   15ba0:			; <UNDEFINED> instruction: 0xff4cf7ff
   15ba4:	strtmi	r0, [r0], -fp, lsr #15
   15ba8:			; <UNDEFINED> instruction: 0xf7fcd409
   15bac:			; <UNDEFINED> instruction: 0x4620f893
   15bb0:			; <UNDEFINED> instruction: 0xf8d4f7fc
   15bb4:	pop	{r5, r9, sl, lr}
   15bb8:			; <UNDEFINED> instruction: 0xf7fc4070
   15bbc:			; <UNDEFINED> instruction: 0xf7fcb927
   15bc0:	strtmi	pc, [r0], -sp, asr #16
   15bc4:			; <UNDEFINED> instruction: 0xf886f7fc
   15bc8:			; <UNDEFINED> instruction: 0xf7fc4620
   15bcc:	strtmi	pc, [r0], -r7, asr #17
   15bd0:			; <UNDEFINED> instruction: 0xf91cf7fc
   15bd4:	pop	{r4, r5, r9, sl, lr}
   15bd8:			; <UNDEFINED> instruction: 0xf7fe4070
   15bdc:	svclt	0x0000bfe7
   15be0:	bmi	7a885c <fchmod@plt+0x7a5418>
   15be4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   15be8:			; <UNDEFINED> instruction: 0x468043f0
   15bec:	umulllt	r5, r9, fp, r8
   15bf0:	ldcmi	8, cr4, [ip], {27}
   15bf4:			; <UNDEFINED> instruction: 0xf8d34478
   15bf8:			; <UNDEFINED> instruction: 0xf0099000
   15bfc:	ldrbtmi	pc, [ip], #-2079	; 0xfffff7e1	; <UNPREDICTABLE>
   15c00:			; <UNDEFINED> instruction: 0xf0059007
   15c04:			; <UNDEFINED> instruction: 0x4605f913
   15c08:			; <UNDEFINED> instruction: 0xf0094620
   15c0c:			; <UNDEFINED> instruction: 0x4606f817
   15c10:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   15c14:			; <UNDEFINED> instruction: 0xf812f009
   15c18:	andcs	r4, r5, #20, 18	; 0x50000
   15c1c:			; <UNDEFINED> instruction: 0x46074479
   15c20:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   15c24:	stmdb	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15c28:	strtmi	r4, [r0], -r2, lsl #12
   15c2c:			; <UNDEFINED> instruction: 0xf0094614
   15c30:	blls	213c4c <fchmod@plt+0x210808>
   15c34:			; <UNDEFINED> instruction: 0xf8cd2101
   15c38:	strls	r8, [r3], #-20	; 0xffffffec
   15c3c:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
   15c40:	strmi	r5, [r2], -r0, lsl #12
   15c44:	bmi	2fa45c <fchmod@plt+0x2f7018>
   15c48:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   15c4c:	b	ff5d3c08 <fchmod@plt+0xff5d07c4>
   15c50:	pop	{r0, r3, ip, sp, pc}
   15c54:	svclt	0x000083f0
   15c58:	andeq	sl, r2, r4, lsl #1
   15c5c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15c60:	andeq	r5, r1, r0, lsr r6
   15c64:	andeq	r5, r1, lr, lsr #12
   15c68:	andeq	r5, r1, r2, lsr #12
   15c6c:	andeq	sp, r0, r0, lsl #27
   15c70:	strdeq	r6, [r1], -r2
   15c74:	strdeq	r5, [r1], -r2
   15c78:	andcs	r4, r5, #30720	; 0x7800
   15c7c:	mvnsmi	lr, #737280	; 0xb4000
   15c80:	cfldrsmi	mvf4, [sp], {123}	; 0x7b
   15c84:	strmi	r4, [r8], r7, lsl #12
   15c88:	ldmdbmi	sp, {r2, r3, r4, fp, lr}
   15c8c:	ldmdbpl	sp, {r0, r3, r7, ip, sp, pc}
   15c90:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   15c94:			; <UNDEFINED> instruction: 0xf8d54c1b
   15c98:			; <UNDEFINED> instruction: 0xf7ed9000
   15c9c:	ldrbtmi	lr, [ip], #-2316	; 0xfffff6f4
   15ca0:	ldmdami	r9, {r1, r9, sl, lr}
   15ca4:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
   15ca8:			; <UNDEFINED> instruction: 0xffc8f008
   15cac:			; <UNDEFINED> instruction: 0xf0059006
   15cb0:			; <UNDEFINED> instruction: 0x4605f8bd
   15cb4:			; <UNDEFINED> instruction: 0xf0084620
   15cb8:	strmi	pc, [r6], -r1, asr #31
   15cbc:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   15cc0:			; <UNDEFINED> instruction: 0xffbcf008
   15cc4:	strtmi	r4, [r0], -r1, lsl #12
   15cc8:			; <UNDEFINED> instruction: 0xf008460c
   15ccc:	blls	1d5bb0 <fchmod@plt+0x1d276c>
   15cd0:	bls	1de0dc <fchmod@plt+0x1dac98>
   15cd4:	andshi	pc, r4, sp, asr #17
   15cd8:	strls	r9, [r2], #-1795	; 0xfffff8fd
   15cdc:	strls	r9, [r0, #-1537]	; 0xfffff9ff
   15ce0:	strbmi	r4, [r8], -r4, lsl #13
   15ce4:	andsgt	pc, r0, sp, asr #17
   15ce8:	b	fe253ca4 <fchmod@plt+0xfe250860>
   15cec:	pop	{r0, r3, ip, sp, pc}
   15cf0:	svclt	0x000083f0
   15cf4:	andeq	r9, r2, r8, ror #31
   15cf8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15cfc:	andeq	r6, r1, r4, lsl #11
   15d00:			; <UNDEFINED> instruction: 0x000155be
   15d04:	andeq	r5, r1, lr, lsl #11
   15d08:	andeq	r5, r1, lr, ror r5
   15d0c:	andeq	r5, r1, r6, ror r5
   15d10:			; <UNDEFINED> instruction: 0x4604b510
   15d14:	andcs	r4, r5, #81920	; 0x14000
   15d18:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   15d1c:			; <UNDEFINED> instruction: 0xf7ed4478
   15d20:	strtmi	lr, [r1], -sl, asr #17
   15d24:			; <UNDEFINED> instruction: 0x4010e8bd
   15d28:	svclt	0x0000e7a6
   15d2c:	andeq	r5, r1, lr, asr #10
   15d30:	strdeq	r6, [r1], -r8
   15d34:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   15d38:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
   15d3c:	mcrmi	4, 1, r4, cr8, cr12, {7}
   15d40:	strmi	fp, [ip], -r6, lsl #1
   15d44:	strls	r4, [r3], #-1538	; 0xfffff9fe
   15d48:			; <UNDEFINED> instruction: 0xf85c4605
   15d4c:	stmdage	r4, {r1, r2, sp, lr}
   15d50:	ldmdavs	r6!, {r0, r8, sp}
   15d54:			; <UNDEFINED> instruction: 0xf04f9605
   15d58:	strcs	r0, [r0], -r0, lsl #12
   15d5c:			; <UNDEFINED> instruction: 0xf7ed9604
   15d60:	vmlane.f32	s28, s12, s12
   15d64:	bmi	80c9c8 <fchmod@plt+0x809584>
   15d68:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   15d6c:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
   15d70:	cmncc	r4, #20, 16	; 0x140000
   15d74:	addsmi	r6, r8, #160, 18	; 0x280000
   15d78:			; <UNDEFINED> instruction: 0xf7edd001
   15d7c:			; <UNDEFINED> instruction: 0x61a5e83e
   15d80:	blmi	5e85f0 <fchmod@plt+0x5e51ac>
   15d84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15d88:	blls	16fdf8 <fchmod@plt+0x16c9b4>
   15d8c:	qsuble	r4, sl, r2
   15d90:	andlt	r4, r6, r0, lsr r6
   15d94:	bmi	5c535c <fchmod@plt+0x5c1f18>
   15d98:	orrpl	pc, r0, #1325400064	; 0x4f000000
   15d9c:	ldrmi	r9, [r9], -r1, lsl #8
   15da0:	strls	r4, [r0, #-1146]	; 0xfffffb86
   15da4:	ldrbtcc	r4, [r4], #-1556	; 0xfffff9ec
   15da8:	strtmi	r2, [r0], -r1, lsl #4
   15dac:	ldmda	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15db0:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   15db4:			; <UNDEFINED> instruction: 0xf5b0681d
   15db8:	svclt	0x00b45f80
   15dbc:			; <UNDEFINED> instruction: 0xf04f4606
   15dc0:	stmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
   15dc4:	andle	r4, r1, r0, lsr #5
   15dc8:	ldmda	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15dcc:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   15dd0:			; <UNDEFINED> instruction: 0x61ab3374
   15dd4:			; <UNDEFINED> instruction: 0xf7ede7d4
   15dd8:	svclt	0x0000e87a
   15ddc:	andeq	r9, r2, ip, lsr #30
   15de0:	andeq	r0, r0, r4, lsr #5
   15de4:	andeq	ip, r2, r2, lsl r7
   15de8:	andeq	ip, r2, sl, lsl r7
   15dec:	andeq	r9, r2, r4, ror #29
   15df0:	andeq	ip, r2, r8, ror #13
   15df4:	andeq	ip, r2, sl, asr #13
   15df8:			; <UNDEFINED> instruction: 0x0002c6ba
   15dfc:			; <UNDEFINED> instruction: 0x460db570
   15e00:	rscslt	r4, r4, pc, asr #18
   15e04:	strmi	r4, [r4], -pc, asr #20
   15e08:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
   15e0c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   15e10:			; <UNDEFINED> instruction: 0xf04f9273
   15e14:	tstlt	r3, r0, lsl #4
   15e18:	stmibvs	r0, {r0, r8, fp, sp, lr}
   15e1c:	mcrmi	7, 2, r4, cr10, cr8, {4}
   15e20:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   15e24:	rsbsvs	r3, r3, r1, lsl #6
   15e28:	svclt	0x00d82b03
   15e2c:	cfldr64le	mvdx9, [sp], {8}
   15e30:	stmdbvs	r1!, {r1, r2, r6, r8, r9, fp, lr}^
   15e34:	bmi	11a7028 <fchmod@plt+0x11a3be4>
   15e38:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
   15e3c:	andls	r6, r4, #1769472	; 0x1b0000
   15e40:	movwls	r4, #10820	; 0x2a44
   15e44:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
   15e48:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
   15e4c:	blmi	10faa60 <fchmod@plt+0x10f761c>
   15e50:	movwls	r4, #5243	; 0x147b
   15e54:	mvnlt	r9, r6, lsl #22
   15e58:	andls	r2, r7, #0, 4
   15e5c:	blge	1fc680 <fchmod@plt+0x1f923c>
   15e60:	vstmdble	r5!, {s4}
   15e64:	stmdbls	r8, {r1, r2, fp, ip, pc}
   15e68:	andmi	r6, r1, r0, asr #18
   15e6c:	stmdals	r6, {r3, r8, ip, pc}
   15e70:	stmibvs	r0, {r3, r8, fp, ip, pc}
   15e74:	tstls	r8, r1, lsl #6
   15e78:	blls	1bc298 <fchmod@plt+0x1b8e54>
   15e7c:	stmdbls	r1, {r2, r3, fp, sp, lr}
   15e80:	andle	r4, r2, fp, lsl #5
   15e84:			; <UNDEFINED> instruction: 0xf7ec9806
   15e88:	strls	lr, [r6], #-4024	; 0xfffff048
   15e8c:	blcs	3caac <fchmod@plt+0x39668>
   15e90:	bmi	d0a620 <fchmod@plt+0xd071dc>
   15e94:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15e98:	subsvs	r3, r3, r1, lsl #22
   15e9c:	blmi	a68768 <fchmod@plt+0xa65324>
   15ea0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15ea4:	blls	1ceff14 <fchmod@plt+0x1cecad0>
   15ea8:	qdaddle	r4, sl, r7
   15eac:	ldcllt	0, cr11, [r0, #-464]!	; 0xfffffe30
   15eb0:	ldmdavs	r8, {r1, r2, r9, fp, ip, pc}
   15eb4:	sbceq	lr, r0, #2048	; 0x800
   15eb8:			; <UNDEFINED> instruction: 0xb19a6892
   15ebc:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
   15ec0:	bl	bc2e8 <fchmod@plt+0xb8ea4>
   15ec4:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
   15ec8:	andle	r4, fp, r9, lsl r2
   15ecc:			; <UNDEFINED> instruction: 0xf7eca810
   15ed0:	bicslt	lr, r8, r0, lsl #31
   15ed4:	tstcs	r6, r9, lsl #16
   15ed8:			; <UNDEFINED> instruction: 0xff90f7ff
   15edc:	ldrmi	r9, [sl], -r3, lsl #22
   15ee0:	andsvs	r9, r3, r2, lsl #22
   15ee4:	movwcc	r9, #6919	; 0x1b07
   15ee8:	ldr	r9, [r7, r7, lsl #6]!
   15eec:	andcs	r4, r5, #491520	; 0x78000
   15ef0:	ldmvs	r3!, {r1, r2, r3, r4, fp, lr}
   15ef4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15ef8:	adcsvs	r3, r3, r1, lsl #6
   15efc:	svc	0x00daf7ec
   15f00:			; <UNDEFINED> instruction: 0xf7ff2100
   15f04:	andcs	pc, r0, #5, 30
   15f08:	ldr	r9, [r1, r8, lsl #4]
   15f0c:	blge	27c728 <fchmod@plt+0x2792e4>
   15f10:	stmib	sp, {r0, r2, r3, ip, pc}^
   15f14:	andsvs	r0, r3, lr
   15f18:	sfmls	f2, 4, [r6], {1}
   15f1c:	andls	r9, r9, r7, lsl #18
   15f20:	stmdals	r4, {r1, r2, r8, sl, fp, ip, pc}
   15f24:	strbeq	lr, [r1], #2820	; 0xb04
   15f28:	stmiavs	r4!, {r1, r2, r8, fp, ip, pc}
   15f2c:			; <UNDEFINED> instruction: 0x3120900c
   15f30:	bge	43a760 <fchmod@plt+0x43731c>
   15f34:	andls	r6, fp, #232, 18	; 0x3a0000
   15f38:	strb	r4, [pc, r0, lsr #15]
   15f3c:	svc	0x00c6f7ec
   15f40:	andeq	r9, r2, r0, ror #28
   15f44:	andeq	r0, r0, r4, lsr #5
   15f48:	andeq	ip, r2, ip, asr r6
   15f4c:	andeq	ip, r2, r8, asr #12
   15f50:			; <UNDEFINED> instruction: 0xfffffed3
   15f54:	andeq	ip, r2, r6, lsr r6
   15f58:	andeq	ip, r2, r2, lsr r6
   15f5c:	andeq	ip, r2, r8, lsr r6
   15f60:	andeq	ip, r2, r8, ror #11
   15f64:	andeq	r9, r2, r8, asr #27
   15f68:	andeq	r5, r1, ip, lsl #7
   15f6c:	andeq	r6, r1, lr, lsl r3
   15f70:			; <UNDEFINED> instruction: 0x4605b538
   15f74:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   15f78:	ldmdavs	sl, {r0, r3, r4, fp, sp, lr}
   15f7c:	stmdavs	r1!, {r2, r3, r6, r8, fp, sp, lr}
   15f80:	cmpvs	r1, r3, lsr #17
   15f84:	stmdavs	r2!, {r0, r1, r4, r8, ip, sp, pc}^
   15f88:	tstle	r2, r0, lsl r2
   15f8c:	tstlt	r3, r3, lsr #18
   15f90:	andsmi	r6, r5, #14811136	; 0xe20000
   15f94:	blmi	30a3bc <fchmod@plt+0x306f78>
   15f98:	addsmi	r4, ip, #2063597568	; 0x7b000000
   15f9c:	strtmi	sp, [r0], -lr
   15fa0:	ldrhtmi	lr, [r8], -sp
   15fa4:	svclt	0x0026f7ec
   15fa8:			; <UNDEFINED> instruction: 0xf10469e0
   15fac:	ldrmi	r0, [r8, r0, lsr #2]
   15fb0:	stmibvs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   15fb4:	msreq	CPSR_, r4, lsl #2
   15fb8:			; <UNDEFINED> instruction: 0xe7e74798
   15fbc:	svclt	0x0000bd38
   15fc0:	andeq	ip, r2, r6, lsl #10
   15fc4:	strdeq	ip, [r2], -r0
   15fc8:	strmi	r4, [r1], -sp, lsl #22
   15fcc:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   15fd0:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
   15fd4:	bfieq	r6, sl, #0, #4
   15fd8:	svclt	0x00444620
   15fdc:	stmib	r4, {r8, r9, sp}^
   15fe0:			; <UNDEFINED> instruction: 0xf7ff3303
   15fe4:	blmi	215c18 <fchmod@plt+0x2127d4>
   15fe8:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
   15fec:	addsmi	r3, r8, #116, 6	; 0xd0000001
   15ff0:			; <UNDEFINED> instruction: 0xf7ecd001
   15ff4:	strtmi	lr, [r0], -r2, lsl #30
   15ff8:			; <UNDEFINED> instruction: 0x4010e8bd
   15ffc:	cdplt	7, 15, cr15, cr10, cr12, {7}
   16000:	andeq	ip, r2, lr, lsr #9
   16004:	muleq	r2, lr, r4
   16008:	strlt	r2, [r8, #-2]
   1600c:			; <UNDEFINED> instruction: 0xffdcf7ff
   16010:			; <UNDEFINED> instruction: 0xf7ed2002
   16014:	svclt	0x0000e868
   16018:	strmi	fp, [r5], -r8, lsl #8
   1601c:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   16020:	blge	482260 <fchmod@plt+0x47ee1c>
   16024:	bmi	a67a78 <fchmod@plt+0xa64634>
   16028:			; <UNDEFINED> instruction: 0xf853460e
   1602c:			; <UNDEFINED> instruction: 0xf8df4b04
   16030:	strtmi	sl, [r0], -r0, lsr #1
   16034:	ldrmi	r4, [r9], -r7, lsr #24
   16038:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
   1603c:	stcmi	8, cr5, [r6], #-648	; 0xfffffd78
   16040:	andls	r6, sp, #1179648	; 0x120000
   16044:	andeq	pc, r0, #79	; 0x4f
   16048:			; <UNDEFINED> instruction: 0xf7ff930c
   1604c:	bmi	915a20 <fchmod@plt+0x9125dc>
   16050:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, lr}
   16054:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
   16058:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   1605c:	stc2l	0, cr15, [lr, #32]!
   16060:			; <UNDEFINED> instruction: 0xf004900b
   16064:	strmi	pc, [r4], -r3, ror #29
   16068:			; <UNDEFINED> instruction: 0xf0084650
   1606c:	strmi	pc, [r0], r7, ror #27
   16070:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   16074:	stc2l	0, cr15, [r2, #32]!
   16078:	andcs	r4, r5, #442368	; 0x6c000
   1607c:	sxtab16mi	r4, r1, r9, ror #8
   16080:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   16084:	svc	0x0016f7ec
   16088:	ldrbmi	r4, [r0], -r2, lsl #12
   1608c:			; <UNDEFINED> instruction: 0xf0084692
   16090:			; <UNDEFINED> instruction: 0xf8dffdd5
   16094:	qaddcs	ip, ip, r1
   16098:	ldrbtmi	r4, [ip], #2582	; 0xa16
   1609c:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
   160a0:	ldrtmi	r4, [r8], -r6, lsl #13
   160a4:	ldrdvc	pc, [r0], -ip
   160a8:			; <UNDEFINED> instruction: 0xf8cd69bf
   160ac:			; <UNDEFINED> instruction: 0xf8cde01c
   160b0:			; <UNDEFINED> instruction: 0xf8cdb00c
   160b4:	smladls	r8, r8, r0, sl
   160b8:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   160bc:	strpl	lr, [r1], -sp, asr #19
   160c0:			; <UNDEFINED> instruction: 0xf7ed9400
   160c4:			; <UNDEFINED> instruction: 0xf7ede89c
   160c8:	svclt	0x0000e982
   160cc:	andeq	r0, r0, r4, lsr #5
   160d0:	strdeq	r5, [r1], -r4
   160d4:	andeq	r9, r2, lr, lsr #24
   160d8:	andeq	r9, r2, r8, lsl ip
   160dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   160e0:	andeq	r5, r1, ip, asr #3
   160e4:	andeq	r5, r1, r2, asr #3
   160e8:	andeq	r5, r1, r4, lsr r2
   160ec:	muleq	r1, r2, r1
   160f0:	andeq	ip, r2, r2, ror #7
   160f4:	andeq	r5, r1, r2, lsr #4
   160f8:	strlt	r4, [r0, #-3104]	; 0xfffff3e0
   160fc:	addlt	r4, r3, ip, ror r4
   16100:	bllt	6f0394 <fchmod@plt+0x6ecf50>
   16104:	blcs	30198 <fchmod@plt+0x2cd54>
   16108:	stmdavs	r3!, {r1, r4, r5, ip, lr, pc}
   1610c:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}^
   16110:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
   16114:	blmi	6a7f7c <fchmod@plt+0x6a4b38>
   16118:	vpmin.s8	d20, d0, d10
   1611c:	ldmdami	sl, {r0, r1, r2, r4, r5, r7, r8, ip}
   16120:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   16124:			; <UNDEFINED> instruction: 0xf7ff4478
   16128:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1612c:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
   16130:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
   16134:			; <UNDEFINED> instruction: 0x11bbf240
   16138:	bmi	568d90 <fchmod@plt+0x56594c>
   1613c:	ldrbtmi	r6, [fp], #-2116	; 0xfffff7bc
   16140:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
   16144:	strls	r4, [r0], #-1144	; 0xfffffb88
   16148:			; <UNDEFINED> instruction: 0xff66f7ff
   1614c:	andcs	r4, r5, #294912	; 0x48000
   16150:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   16154:			; <UNDEFINED> instruction: 0xf7ec4478
   16158:	stmdavs	r3!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   1615c:			; <UNDEFINED> instruction: 0xf7ff6999
   16160:	andcs	pc, r2, fp, lsl #27
   16164:	svc	0x00bef7ec
   16168:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
   1616c:	stmda	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16170:	andcs	r4, r5, #180224	; 0x2c000
   16174:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   16178:			; <UNDEFINED> instruction: 0xe7ec4478
   1617c:	andeq	ip, r2, r0, lsl #7
   16180:	andeq	r5, r1, r4, lsl #4
   16184:	andeq	r5, r1, r6, ror #5
   16188:	andeq	r5, r1, r8, lsr #4
   1618c:	andeq	r5, r1, sl, lsr #4
   16190:	andeq	r5, r1, r6, asr #5
   16194:	andeq	r5, r1, r8, lsl #4
   16198:	andeq	r5, r1, lr, lsl #3
   1619c:	andeq	r6, r1, r0, asr #1
   161a0:	andeq	r5, r1, lr, lsl #3
   161a4:	muleq	r1, ip, r0
   161a8:	bmi	2831ec <fchmod@plt+0x27fda8>
   161ac:	addlt	fp, r3, r0, lsl #10
   161b0:	blmi	2405c8 <fchmod@plt+0x23d184>
   161b4:			; <UNDEFINED> instruction: 0xf851447a
   161b8:	ldmpl	r3, {r2, r8, r9, fp}^
   161bc:	movwls	r6, #6171	; 0x181b
   161c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   161c4:			; <UNDEFINED> instruction: 0xf7ff9100
   161c8:			; <UNDEFINED> instruction: 0xf7fffdb5
   161cc:	svclt	0x0000ff95
   161d0:			; <UNDEFINED> instruction: 0x00029ab4
   161d4:	andeq	r0, r0, r4, lsr #5
   161d8:			; <UNDEFINED> instruction: 0xf7ffb508
   161dc:			; <UNDEFINED> instruction: 0xf7fffdab
   161e0:	svclt	0x0000ff8b
   161e4:	bmi	743228 <fchmod@plt+0x73fde4>
   161e8:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   161ec:	addlt	fp, r9, r0, lsl #10
   161f0:	stcge	8, cr5, [sl], {211}	; 0xd3
   161f4:	movwls	r6, #30747	; 0x781b
   161f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   161fc:	svc	0x00a4f7ec
   16200:	blpl	154358 <fchmod@plt+0x150f14>
   16204:	strls	r4, [r5], #-1569	; 0xfffff9df
   16208:	strtmi	r6, [r8], -r6, lsl #16
   1620c:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
   16210:	stcle	8, cr2, [r1], {-0}
   16214:			; <UNDEFINED> instruction: 0xff70f7ff
   16218:	movwcs	r4, #3089	; 0xc11
   1621c:	ldrtmi	r9, [r0], -r6, lsl #6
   16220:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   16224:	movwls	r6, #14747	; 0x399b
   16228:	svc	0x0020f7ec
   1622c:	tstcs	r1, sp, lsl #20
   16230:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
   16234:	stmdage	r6, {ip, pc}
   16238:	cdp	7, 15, cr15, cr4, cr12, {7}
   1623c:	stclle	8, cr2, [r9]
   16240:	blmi	2702d8 <fchmod@plt+0x26ce94>
   16244:	stmibvs	r0!, {r1, r2, r8, sl, fp, ip, pc}
   16248:	cmncc	r4, #2063597568	; 0x7b000000
   1624c:	mulle	r1, r8, r2
   16250:	ldcl	7, cr15, [r2, #944]	; 0x3b0
   16254:	ldrb	r6, [sp, r5, lsr #3]
   16258:	andeq	r9, r2, lr, ror sl
   1625c:	andeq	r0, r0, r4, lsr #5
   16260:	andeq	ip, r2, ip, asr r2
   16264:	andeq	lr, r0, sl, lsl #12
   16268:	andeq	ip, r2, r0, asr #4
   1626c:	andscs	fp, ip, r8, lsl #10
   16270:	cdp	7, 15, cr15, cr0, cr12, {7}
   16274:	bmi	28277c <fchmod@plt+0x27f338>
   16278:	stmib	r0, {r8, sp}^
   1627c:	ldrbtmi	r1, [sl], #-261	; 0xfffffefb
   16280:	andsvs	r6, r0, r1, lsl r8
   16284:	stclt	0, cr6, [r8, #-4]
   16288:	andcs	r4, r5, #81920	; 0x14000
   1628c:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   16290:			; <UNDEFINED> instruction: 0xf7ec4478
   16294:			; <UNDEFINED> instruction: 0xf7ffee10
   16298:	svclt	0x0000ffa5
   1629c:	strdeq	ip, [r2], -lr
   162a0:	strdeq	r5, [r1], -sl
   162a4:	andeq	r5, r1, r4, lsl #31
   162a8:			; <UNDEFINED> instruction: 0x4615b570
   162ac:	strmi	r4, [lr], -r4, lsl #12
   162b0:			; <UNDEFINED> instruction: 0xffdcf7ff
   162b4:	andcs	r4, r0, #4, 22	; 0x1000
   162b8:	addsvs	r4, sl, fp, ror r4
   162bc:	smlabtvs	r5, r6, r0, r6
   162c0:	strcs	lr, [r1], #-2496	; 0xfffff640
   162c4:	svclt	0x0000bd70
   162c8:	andeq	ip, r2, r4, asr #3
   162cc:			; <UNDEFINED> instruction: 0xf7ffb510
   162d0:	andcs	pc, r0, #820	; 0x334
   162d4:			; <UNDEFINED> instruction: 0x4c064b05
   162d8:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
   162dc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   162e0:	stmib	r0, {r1, r3, r4, r7, sp, lr}^
   162e4:	tstvs	r2, r2, lsl #8
   162e8:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
   162ec:	andeq	ip, r2, r2, lsr #3
   162f0:			; <UNDEFINED> instruction: 0xfffff901
   162f4:			; <UNDEFINED> instruction: 0xfffffd27
   162f8:	strdlt	fp, [r3], r0
   162fc:	ldrmi	r4, [r6], -pc, lsl #12
   16300:			; <UNDEFINED> instruction: 0xf7ff4605
   16304:	stcmi	15, cr15, [r6], {179}	; 0xb3
   16308:	andcs	r2, r0, #1073741824	; 0x40000000
   1630c:	adcvs	r4, r2, ip, ror r4
   16310:	sbcvs	r9, r7, r1
   16314:	stmib	r0, {r1, r2, r8, sp, lr}^
   16318:	andlt	r1, r3, r1, lsl #10
   1631c:	svclt	0x0000bdf0
   16320:	andeq	ip, r2, r0, ror r1
   16324:			; <UNDEFINED> instruction: 0x4605b538
   16328:	strmi	r2, [ip], -r8, lsr #32
   1632c:	cdp	7, 9, cr15, cr2, cr12, {7}
   16330:	bmi	402938 <fchmod@plt+0x3ff4f4>
   16334:	stmib	r0, {r8, r9, sp}^
   16338:	ldrbtmi	r5, [sl], #-1029	; 0xfffffbfb
   1633c:	ldmdavs	r1, {r0, r1, r7, sp, lr}
   16340:	stmdbvs	r9, {r1, r4, fp, sp, lr}^
   16344:	tstvs	r3, r3, asr #32
   16348:	sbcvs	r6, r3, r1
   1634c:	movwcc	lr, #31168	; 0x79c0
   16350:	ldflts	f6, [r8, #-320]!	; 0xfffffec0
   16354:	andcs	r4, r5, #7168	; 0x1c00
   16358:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
   1635c:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   16360:	ldrbtmi	r6, [r8], #-2204	; 0xfffff764
   16364:	addsvs	r3, ip, r1, lsl #8
   16368:	stc	7, cr15, [r4, #944]!	; 0x3b0
   1636c:			; <UNDEFINED> instruction: 0xff3af7ff
   16370:	andeq	ip, r2, r2, asr #2
   16374:	andeq	ip, r2, r2, lsr #2
   16378:	andeq	r5, r1, lr, asr #32
   1637c:			; <UNDEFINED> instruction: 0x00015eb2
   16380:	svcmi	0x00f0e92d
   16384:	ldcmi	0, cr11, [sp, #-524]!	; 0xfffffdf4
   16388:	ldcmi	6, cr4, [sp], #-524	; 0xfffffdf4
   1638c:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
   16390:	ldrmi	r9, [r0], ip, lsl #28
   16394:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
   16398:	streq	pc, [sl, #-262]	; 0xfffffefa
   1639c:	beq	524e0 <fchmod@plt+0x4f09c>
   163a0:	strls	r6, [r1], #-2084	; 0xfffff7dc
   163a4:	streq	pc, [r0], #-79	; 0xffffffb1
   163a8:	adceq	r4, sp, r6, lsr ip
   163ac:			; <UNDEFINED> instruction: 0x4628447c
   163b0:	ldrdgt	pc, [r8], -r4
   163b4:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
   163b8:	stcls	0, cr6, [sp], {163}	; 0xa3
   163bc:	cdp	7, 4, cr15, cr10, cr12, {7}
   163c0:	eorsle	r2, sl, r0, lsl #16
   163c4:	mvnscc	pc, pc, asr #32
   163c8:			; <UNDEFINED> instruction: 0xf1002300
   163cc:	ldmdane	r2!, {r5, sl, fp}^
   163d0:	andlt	pc, r8, r0, asr #17
   163d4:	andls	pc, r4, r0, asr #17
   163d8:	andshi	pc, r0, r0, asr #17
   163dc:	bicvs	r6, r6, r7, asr #1
   163e0:	stmib	r0, {sl, ip, pc}^
   163e4:	cmnlt	r6, r5, lsl #6
   163e8:	tsteq	ip, r0, lsl #2	; <UNPREDICTABLE>
   163ec:	strls	r3, [r0], #-1028	; 0xfffffbfc
   163f0:			; <UNDEFINED> instruction: 0xf8543a01
   163f4:			; <UNDEFINED> instruction: 0xf8413c04
   163f8:	mrrcne	15, 0, r3, r3, cr4	; <UNPREDICTABLE>
   163fc:	stfccd	f5, [r8, #-984]!	; 0xfffffc28
   16400:	blmi	8676b8 <fchmod@plt+0x864274>
   16404:			; <UNDEFINED> instruction: 0xf8cc2200
   16408:	ldrbtmi	r2, [fp], #-0
   1640c:	ldmdavs	ip, {r0, r1, r2, r3, r4, r9, fp, lr}
   16410:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   16414:	stmdbvs	r4!, {r4, r7, r9, lr}^
   16418:	cmpvs	r8, r4
   1641c:	ldmvs	sl, {r3, r4, ip, lr, pc}
   16420:	addsvs	r3, sl, r1, lsl #20
   16424:	blmi	5a8c94 <fchmod@plt+0x5a5850>
   16428:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1642c:	blls	7049c <fchmod@plt+0x6d058>
   16430:	qaddle	r4, sl, fp
   16434:	pop	{r0, r1, ip, sp, pc}
   16438:	mrccs	15, 0, r8, cr4, cr0, {7}
   1643c:			; <UNDEFINED> instruction: 0xf7ecd815
   16440:			; <UNDEFINED> instruction: 0xf8d0ee84
   16444:	ldmdami	r3, {sp, pc}
   16448:			; <UNDEFINED> instruction: 0xe7bb4478
   1644c:	ldc	7, cr15, [lr, #-944]!	; 0xfffffc50
   16450:	cdp	7, 7, cr15, cr10, cr12, {7}
   16454:	andcs	r4, r5, #16, 18	; 0x40000
   16458:			; <UNDEFINED> instruction: 0xf8c04479
   1645c:	stmdami	pc, {sp, pc}	; <UNPREDICTABLE>
   16460:			; <UNDEFINED> instruction: 0xf7ec4478
   16464:			; <UNDEFINED> instruction: 0xf7ffed28
   16468:	stmdbmi	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1646c:	stmdami	sp, {r0, r2, r9, sp}
   16470:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16474:	ldc	7, cr15, [lr, #-944]	; 0xfffffc50
   16478:	mrc2	7, 5, pc, cr4, cr15, {7}
   1647c:	ldrdeq	r9, [r2], -sl
   16480:	andeq	r0, r0, r4, lsr #5
   16484:	ldrdeq	ip, [r2], -r0
   16488:	andeq	ip, r2, r2, ror r0
   1648c:	andeq	ip, r2, r8, ror r0
   16490:	andeq	r9, r2, r0, asr #16
   16494:	andeq	ip, r2, r0, asr #32
   16498:	andeq	r4, r1, r4, asr pc
   1649c:			; <UNDEFINED> instruction: 0x00015db4
   164a0:	andeq	r4, r1, r0, ror #30
   164a4:	andeq	r5, r1, r2, lsr #27
   164a8:	movwcs	fp, #1036	; 0x40c
   164ac:	addlt	fp, r5, r0, lsr r5
   164b0:	ldrd	pc, [r8], #-143	; 0xffffff71
   164b4:			; <UNDEFINED> instruction: 0xf8dfac08
   164b8:	ldrmi	ip, [sl], -r8, asr #32
   164bc:			; <UNDEFINED> instruction: 0xf85444fe
   164c0:			; <UNDEFINED> instruction: 0xf85e5b04
   164c4:			; <UNDEFINED> instruction: 0xf8dcc00c
   164c8:			; <UNDEFINED> instruction: 0xf8cdc000
   164cc:			; <UNDEFINED> instruction: 0xf04fc00c
   164d0:	stmib	sp, {sl, fp}^
   164d4:	strls	r5, [r2], #-1024	; 0xfffffc00
   164d8:			; <UNDEFINED> instruction: 0xff52f7ff
   164dc:	blmi	228d08 <fchmod@plt+0x2258c4>
   164e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   164e4:	blls	f0554 <fchmod@plt+0xed110>
   164e8:	qaddle	r4, sl, r4
   164ec:	pop	{r0, r2, ip, sp, pc}
   164f0:	andlt	r4, r2, r0, lsr r0
   164f4:			; <UNDEFINED> instruction: 0xf7ec4770
   164f8:	svclt	0x0000ecea
   164fc:	andeq	r9, r2, ip, lsr #15
   16500:	andeq	r0, r0, r4, lsr #5
   16504:	andeq	r9, r2, r8, lsl #15
   16508:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   1650c:	ldrbtmi	fp, [ip], #1328	; 0x530
   16510:	addlt	r4, r5, lr, lsl #26
   16514:			; <UNDEFINED> instruction: 0xf85cac08
   16518:	stmdavs	sp!, {r0, r2, ip, lr}
   1651c:			; <UNDEFINED> instruction: 0xf04f9503
   16520:			; <UNDEFINED> instruction: 0xf8540500
   16524:	stmib	sp, {r2, r8, r9, fp, ip, lr}^
   16528:	strls	r5, [r2], #-1024	; 0xfffffc00
   1652c:			; <UNDEFINED> instruction: 0xff28f7ff
   16530:	blmi	1a8d54 <fchmod@plt+0x1a5910>
   16534:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16538:	blls	f05a8 <fchmod@plt+0xed164>
   1653c:	qaddle	r4, sl, r1
   16540:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   16544:	stcl	7, cr15, [r2], {236}	; 0xec
   16548:	andeq	r9, r2, sl, asr r7
   1654c:	andeq	r0, r0, r4, lsr #5
   16550:	andeq	r9, r2, r4, lsr r7
   16554:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
   16558:	svclt	0x00183800
   1655c:	ldrbmi	r2, [r0, -r1]!
   16560:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
   16564:	ldcmi	0, cr11, [r5], {135}	; 0x87
   16568:	blmi	580d94 <fchmod@plt+0x57d950>
   1656c:			; <UNDEFINED> instruction: 0xf852447c
   16570:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
   16574:	movwls	r6, #22555	; 0x581b
   16578:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1657c:	stmib	sp, {r8, r9, sp}^
   16580:	stmib	sp, {r0, r8, r9, sp}^
   16584:	cmplt	r0, r3, lsl #6
   16588:	subvs	r4, r3, r4, lsl #12
   1658c:	stmdage	r2, {r0, r8, r9, sp}
   16590:			; <UNDEFINED> instruction: 0xf0076023
   16594:	blls	155790 <fchmod@plt+0x15234c>
   16598:	bmi	2ae82c <fchmod@plt+0x2ab3e8>
   1659c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   165a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   165a4:	subsmi	r9, sl, r5, lsl #22
   165a8:			; <UNDEFINED> instruction: 0xf04fd106
   165ac:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
   165b0:			; <UNDEFINED> instruction: 0x4010e8bd
   165b4:	ldrbmi	fp, [r0, -r3]!
   165b8:	stc	7, cr15, [r8], {236}	; 0xec
   165bc:	strdeq	r9, [r2], -ip
   165c0:	andeq	r0, r0, r4, lsr #5
   165c4:	andeq	r9, r2, sl, asr #13
   165c8:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
   165cc:	ldcmi	0, cr11, [r5], {135}	; 0x87
   165d0:	blmi	580dfc <fchmod@plt+0x57d9b8>
   165d4:			; <UNDEFINED> instruction: 0xf852447c
   165d8:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
   165dc:	movwls	r6, #22555	; 0x581b
   165e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   165e4:	stmib	sp, {r8, r9, sp}^
   165e8:	stmib	sp, {r0, r8, r9, sp}^
   165ec:	cmplt	r0, r3, lsl #6
   165f0:	subvs	r4, r3, r4, lsl #12
   165f4:	stmdage	r2, {r1, r8, r9, sp}
   165f8:			; <UNDEFINED> instruction: 0xf0076023
   165fc:	blls	155728 <fchmod@plt+0x1522e4>
   16600:	bmi	2ae894 <fchmod@plt+0x2ab450>
   16604:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   16608:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1660c:	subsmi	r9, sl, r5, lsl #22
   16610:			; <UNDEFINED> instruction: 0xf04fd106
   16614:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
   16618:			; <UNDEFINED> instruction: 0x4010e8bd
   1661c:	ldrbmi	fp, [r0, -r3]!
   16620:	mrrc	7, 14, pc, r4, cr12	; <UNPREDICTABLE>
   16624:	muleq	r2, r4, r6
   16628:	andeq	r0, r0, r4, lsr #5
   1662c:	andeq	r9, r2, r2, ror #12
   16630:	bmi	843670 <fchmod@plt+0x84022c>
   16634:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   16638:	strdlt	fp, [r8], r0
   1663c:			; <UNDEFINED> instruction: 0x460458d3
   16640:	ldmdavs	fp, {r0, r2, r3, r9, sl, fp, sp, pc}
   16644:			; <UNDEFINED> instruction: 0xf04f9307
   16648:			; <UNDEFINED> instruction: 0xf7ec0300
   1664c:			; <UNDEFINED> instruction: 0xf856ed7e
   16650:	tstls	r1, r4, lsl #22
   16654:	ldrtmi	r6, [r8], -r7, lsl #16
   16658:	stc	7, cr15, [r8, #-944]	; 0xfffffc50
   1665c:	strmi	r9, [r2], -r1, lsl #18
   16660:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   16664:	cdp2	0, 3, cr15, cr6, cr4, {0}
   16668:	strls	r2, [r3], -r0, lsl #6
   1666c:	movwcc	lr, #18893	; 0x49cd
   16670:	strmi	r9, [r5], -r6, lsl #6
   16674:	movwcs	fp, #8524	; 0x214c
   16678:	eorvs	r4, r3, r1, lsl #12
   1667c:	ldrtmi	sl, [r2], -r4, lsl #16
   16680:			; <UNDEFINED> instruction: 0xf0076067
   16684:	blls	1d56a0 <fchmod@plt+0x1d225c>
   16688:	strtmi	r6, [r8], -r3, lsr #1
   1668c:	bl	fed54644 <fchmod@plt+0xfed51200>
   16690:	blmi	268ec4 <fchmod@plt+0x265a80>
   16694:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16698:	blls	1f0708 <fchmod@plt+0x1ed2c4>
   1669c:	qaddle	r4, sl, r6
   166a0:	rscscc	pc, pc, pc, asr #32
   166a4:	pop	{r3, ip, sp, pc}
   166a8:	strdlt	r4, [r3], -r0
   166ac:			; <UNDEFINED> instruction: 0xf7ec4770
   166b0:	svclt	0x0000ec0e
   166b4:	andeq	r9, r2, r2, lsr r6
   166b8:	andeq	r0, r0, r4, lsr #5
   166bc:	andeq	r9, r0, r6, asr #18
   166c0:	ldrdeq	r9, [r2], -r4
   166c4:			; <UNDEFINED> instruction: 0xf8dfb40e
   166c8:	ldrlt	ip, [r0, #-100]	; 0xffffff9c
   166cc:	bge	2028e8 <fchmod@plt+0x1ff4a4>
   166d0:	ldrbtmi	r4, [ip], #2839	; 0xb17
   166d4:			; <UNDEFINED> instruction: 0xf8524604
   166d8:	stmdage	r2, {r2, r8, r9, fp, ip}
   166dc:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   166e0:	movwls	r6, #14363	; 0x381b
   166e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   166e8:			; <UNDEFINED> instruction: 0xf0009201
   166ec:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   166f0:	blcs	70980 <fchmod@plt+0x6d53c>
   166f4:	tstle	r3, r2, lsl #18
   166f8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   166fc:	ldc2l	0, cr15, [r6], {4}
   16700:			; <UNDEFINED> instruction: 0xf7ec9802
   16704:	bmi	3514f4 <fchmod@plt+0x34e0b0>
   16708:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   1670c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16710:	subsmi	r9, sl, r3, lsl #22
   16714:	andlt	sp, r5, r8, lsl #2
   16718:			; <UNDEFINED> instruction: 0x4010e8bd
   1671c:	ldrbmi	fp, [r0, -r3]!
   16720:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   16724:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   16728:	bl	ff4546e0 <fchmod@plt+0xff45129c>
   1672c:	muleq	r2, r6, r5
   16730:	andeq	r0, r0, r4, lsr #5
   16734:	andeq	lr, r0, r2, asr #2
   16738:	andeq	r9, r2, lr, asr r5
   1673c:	andeq	lr, r0, sl, lsl r1
   16740:	movwcs	r6, #2186	; 0x88a
   16744:	stmdavs	ip, {r4, sl, ip, sp, pc}
   16748:	andvs	r6, fp, r4
   1674c:	blmi	1548c8 <fchmod@plt+0x151484>
   16750:	addvs	r6, fp, r2, lsl #1
   16754:	svclt	0x00004770
   16758:	strcs	fp, [r0, #-1336]	; 0xfffffac8
   1675c:	stmib	r0, {r2, r9, sl, lr}^
   16760:	stmvs	r0, {r8, sl, ip, lr}
   16764:	bl	125471c <fchmod@plt+0x12512d8>
   16768:	ldclt	0, cr6, [r8, #-660]!	; 0xfffffd6c
   1676c:	mvnsmi	lr, #737280	; 0xb4000
   16770:	tstlt	r2, #22020096	; 0x1500000
   16774:	strmi	r4, [r9], r0, lsl #13
   16778:	strmi	r2, [pc], -r0, lsl #12
   1677c:	ldrtmi	r4, [r9], -sl, lsr #12
   16780:			; <UNDEFINED> instruction: 0xf7ec4640
   16784:	mcrrne	11, 0, lr, r3, cr14
   16788:	andle	r4, r9, r4, lsl #12
   1678c:	bne	b82c14 <fchmod@plt+0xb7f7d0>
   16790:	bl	2677b0 <fchmod@plt+0x26436c>
   16794:	mvnsle	r0, r6, lsl #14
   16798:			; <UNDEFINED> instruction: 0x46204634
   1679c:	mvnshi	lr, #12386304	; 0xbd0000
   167a0:	ldcl	7, cr15, [r2], {236}	; 0xec
   167a4:	blcs	2f07b8 <fchmod@plt+0x2ed374>
   167a8:	blcs	146410 <fchmod@plt+0x142fcc>
   167ac:	cdpcs	0, 0, cr13, cr0, cr6, {7}
   167b0:	rsbsmi	sp, r4, #243	; 0xf3
   167b4:	pop	{r5, r9, sl, lr}
   167b8:			; <UNDEFINED> instruction: 0x461483f8
   167bc:	svclt	0x0000e7ed
   167c0:	mvnsmi	lr, #737280	; 0xb4000
   167c4:	tstlt	r2, #22020096	; 0x1500000
   167c8:	strmi	r4, [r9], r0, lsl #13
   167cc:	strmi	r2, [pc], -r0, lsl #12
   167d0:	ldrtmi	r4, [r9], -sl, lsr #12
   167d4:			; <UNDEFINED> instruction: 0xf7ec4640
   167d8:	mcrrne	13, 0, lr, r3, cr0
   167dc:	andle	r4, r9, r4, lsl #12
   167e0:	bne	b82c68 <fchmod@plt+0xb7f824>
   167e4:	bl	267804 <fchmod@plt+0x2643c0>
   167e8:	mvnsle	r0, r6, lsl #14
   167ec:			; <UNDEFINED> instruction: 0x46204634
   167f0:	mvnshi	lr, #12386304	; 0xbd0000
   167f4:	stc	7, cr15, [r8], #944	; 0x3b0
   167f8:	blcs	2f080c <fchmod@plt+0x2ed3c8>
   167fc:	blcs	146464 <fchmod@plt+0x143020>
   16800:	cdpcs	0, 0, cr13, cr0, cr6, {7}
   16804:	rsbsmi	sp, r4, #243	; 0xf3
   16808:	pop	{r5, r9, sl, lr}
   1680c:			; <UNDEFINED> instruction: 0x461483f8
   16810:	svclt	0x0000e7ed
   16814:			; <UNDEFINED> instruction: 0xf7ecb508
   16818:	eorcs	lr, r6, #152, 24	; 0x9800
   1681c:			; <UNDEFINED> instruction: 0xf04f4603
   16820:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   16824:	svclt	0x0000bd08
   16828:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   1682c:	ldrbtmi	r4, [ip], #2857	; 0xb29
   16830:	addslt	fp, sp, r0, lsr r5
   16834:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   16838:	strmi	r4, [r4], -sp, lsl #12
   1683c:	strbtmi	r4, [sl], -r1, lsl #12
   16840:	ldmdavs	fp, {r0, r1, sp}
   16844:			; <UNDEFINED> instruction: 0xf04f931b
   16848:			; <UNDEFINED> instruction: 0xf7ec0300
   1684c:	mulcc	r1, r4, sp
   16850:			; <UNDEFINED> instruction: 0xf7ecd10e
   16854:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   16858:			; <UNDEFINED> instruction: 0xd1242b02
   1685c:	blmi	7690dc <fchmod@plt+0x765c98>
   16860:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16864:	blls	6f08d4 <fchmod@plt+0x6ed490>
   16868:	tstle	sl, sl, asr r0
   1686c:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
   16870:	strtmi	r9, [r8], -r7, lsl #20
   16874:			; <UNDEFINED> instruction: 0xf7ec9906
   16878:	andcc	lr, r1, ip, asr ip
   1687c:	stmdbls	r4, {r0, r2, r3, r4, ip, lr, pc}
   16880:	vld1.8	{d4-d6}, [r1 :128], r8
   16884:			; <UNDEFINED> instruction: 0xf7ec4170
   16888:	andcc	lr, r1, r2, ror #26
   1688c:	ldmdbmi	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   16890:	ldmdami	r3, {r0, r2, r9, sp}
   16894:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16898:	bl	354850 <fchmod@plt+0x35140c>
   1689c:			; <UNDEFINED> instruction: 0xf7ff4629
   168a0:			; <UNDEFINED> instruction: 0xf7ecfca1
   168a4:	stmdbmi	pc, {r2, r4, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   168a8:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
   168ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   168b0:	bl	54868 <fchmod@plt+0x51424>
   168b4:			; <UNDEFINED> instruction: 0xf7ff4621
   168b8:	stmdbmi	ip, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   168bc:	stmdami	ip, {r0, r2, r9, sp}
   168c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   168c4:	b	ffdd487c <fchmod@plt+0xffdd1438>
   168c8:			; <UNDEFINED> instruction: 0xf7ff4629
   168cc:	svclt	0x0000fc8b
   168d0:	andeq	r9, r2, sl, lsr r4
   168d4:	andeq	r0, r0, r4, lsr #5
   168d8:	andeq	r9, r2, r8, lsl #8
   168dc:	andeq	r4, r1, r0, ror #23
   168e0:	andeq	r5, r1, lr, ror r9
   168e4:	andeq	r4, r1, r0, ror fp
   168e8:	andeq	r5, r1, r6, ror #18
   168ec:	andeq	r4, r1, r0, lsl #23
   168f0:	andeq	r5, r1, r2, asr r9
   168f4:			; <UNDEFINED> instruction: 0x4617b5f0
   168f8:	addslt	r4, sp, fp, lsr sl
   168fc:			; <UNDEFINED> instruction: 0x46044b3b
   16900:			; <UNDEFINED> instruction: 0x4608447a
   16904:	tstcs	r0, lr, lsl #12
   16908:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1690c:			; <UNDEFINED> instruction: 0xf04f931b
   16910:			; <UNDEFINED> instruction: 0xf0070300
   16914:	strtmi	pc, [r0], -r9, ror #20
   16918:			; <UNDEFINED> instruction: 0xf7ec2100
   1691c:	vmovne.16	d5[1], lr
   16920:			; <UNDEFINED> instruction: 0x466adb3d
   16924:	andcs	r4, r3, r9, lsr #12
   16928:	bl	8d48e0 <fchmod@plt+0x8d149c>
   1692c:	blle	1120934 <fchmod@plt+0x111d4f0>
   16930:			; <UNDEFINED> instruction: 0xf4039b04
   16934:			; <UNDEFINED> instruction: 0xf5b34370
   16938:	tstle	r5, r0, lsl #30
   1693c:	movwcs	lr, #51677	; 0xc9dd
   16940:	tsteq	r3, r2, asr sl
   16944:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   16948:			; <UNDEFINED> instruction: 0x4611d01b
   1694c:			; <UNDEFINED> instruction: 0xf0074630
   16950:	bls	355284 <fchmod@plt+0x351e40>
   16954:			; <UNDEFINED> instruction: 0x462868b1
   16958:			; <UNDEFINED> instruction: 0xff08f7ff
   1695c:	blle	ea0964 <fchmod@plt+0xe9d520>
   16960:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   16964:	and	r6, ip, r3, lsr r0
   16968:	andcs	r4, r5, #540672	; 0x84000
   1696c:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
   16970:			; <UNDEFINED> instruction: 0xf7ec4478
   16974:	strtmi	lr, [r2], -r0, lsr #21
   16978:	ldrtmi	r4, [r8], -r1, lsl #12
   1697c:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   16980:	strtmi	r4, [r8], -r4, lsl #12
   16984:	ldc	7, cr15, [r0, #-944]!	; 0xfffffc50
   16988:	blmi	6291fc <fchmod@plt+0x625db8>
   1698c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16990:	blls	6f0a00 <fchmod@plt+0x6ed5bc>
   16994:	qsuble	r4, sl, r4
   16998:	andslt	r4, sp, r0, lsr #12
   1699c:	ldmdbmi	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   169a0:	ldmdami	r7, {r0, r2, r9, sp}
   169a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   169a8:	b	fe154960 <fchmod@plt+0xfe15151c>
   169ac:	strmi	r4, [r1], -r2, lsr #12
   169b0:			; <UNDEFINED> instruction: 0xf7ff4638
   169b4:			; <UNDEFINED> instruction: 0x4604fe3d
   169b8:	ldmdbmi	r2, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   169bc:	ldmdami	r2, {r0, r2, r9, sp}
   169c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   169c4:	b	1dd497c <fchmod@plt+0x1dd1538>
   169c8:	strmi	r4, [r1], -r2, lsr #12
   169cc:			; <UNDEFINED> instruction: 0xf7ff4638
   169d0:	strmi	pc, [r4], -pc, lsr #28
   169d4:	stmdbmi	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   169d8:	stmdami	sp, {r0, r2, r9, sp}
   169dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   169e0:			; <UNDEFINED> instruction: 0xf7ece7f0
   169e4:	svclt	0x0000ea74
   169e8:	andeq	r9, r2, r8, ror #6
   169ec:	andeq	r0, r0, r4, lsr #5
   169f0:	andeq	r4, r1, r2, asr fp
   169f4:	andeq	r5, r1, r4, lsr #17
   169f8:	ldrdeq	r9, [r2], -ip
   169fc:	strdeq	r4, [r1], -ip
   16a00:	andeq	r5, r1, lr, ror #16
   16a04:	strdeq	r4, [r1], -r0
   16a08:	andeq	r5, r1, r2, asr r8
   16a0c:	andeq	r4, r1, r0, lsl #22
   16a10:	andeq	r5, r1, r6, lsr r8
   16a14:			; <UNDEFINED> instruction: 0x4616b570
   16a18:	addlt	r4, lr, lr, lsl sl
   16a1c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   16a20:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16a24:			; <UNDEFINED> instruction: 0xf04f930d
   16a28:	cdpne	3, 0, cr0, cr3, cr0, {0}
   16a2c:	bge	14d698 <fchmod@plt+0x14a254>
   16a30:	movwcs	r2, #8461	; 0x210d
   16a34:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   16a38:	stmib	sp, {r2, r8, r9, ip, pc}^
   16a3c:	movwcs	r4, #1286	; 0x506
   16a40:	strmi	lr, [r8, #-2509]	; 0xfffff633
   16a44:			; <UNDEFINED> instruction: 0xf7ec930a
   16a48:	andcc	lr, r1, r6, lsl #24
   16a4c:	bmi	50aab4 <fchmod@plt+0x507670>
   16a50:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   16a54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16a58:	subsmi	r9, sl, sp, lsl #22
   16a5c:	andlt	sp, lr, lr, lsl #2
   16a60:	bmi	406028 <fchmod@plt+0x402be4>
   16a64:	stmdami	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
   16a68:	movwls	r2, #8574	; 0x217e
   16a6c:	blmi	3a7c5c <fchmod@plt+0x3a4818>
   16a70:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   16a74:	ldrbtmi	r6, [fp], #-1024	; 0xfffffc00
   16a78:	blx	ff3d4a7c <fchmod@plt+0xff3d1638>
   16a7c:	b	9d4a34 <fchmod@plt+0x9d15f0>
   16a80:	andcs	r4, r5, #163840	; 0x28000
   16a84:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   16a88:			; <UNDEFINED> instruction: 0xf7ec4478
   16a8c:			; <UNDEFINED> instruction: 0x4631ea14
   16a90:	blx	fea54a96 <fchmod@plt+0xfea51652>
   16a94:	andeq	r9, r2, sl, asr #4
   16a98:	andeq	r0, r0, r4, lsr #5
   16a9c:	andeq	r9, r2, r6, lsl r2
   16aa0:	andeq	r4, r1, r4, lsl #23
   16aa4:	muleq	r1, r4, sl
   16aa8:	andeq	r4, r1, r6, ror sl
   16aac:	muleq	r1, sl, sl
   16ab0:	andeq	r5, r1, ip, lsl #15
   16ab4:	ldmib	r1, {r0, r1, r3, fp, sp, lr}^
   16ab8:	ldmdavs	r8, {r0, r9, ip}
   16abc:	svclt	0x00aaf7ff
   16ac0:	strdlt	fp, [fp], r0
   16ac4:			; <UNDEFINED> instruction: 0x460d4c1d
   16ac8:			; <UNDEFINED> instruction: 0x466a4b1d
   16acc:	tstcs	ip, ip, ror r4
   16ad0:	strcs	r2, [r0, -r0, lsl #12]
   16ad4:	strcs	r5, [r0], #-2275	; 0xfffff71d
   16ad8:	movwls	r6, #38939	; 0x981b
   16adc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16ae0:	stmib	sp, {r0, r8, r9, sp}^
   16ae4:	movwls	r6, #1794	; 0x702
   16ae8:	strvs	lr, [r4, -sp, asr #19]
   16aec:			; <UNDEFINED> instruction: 0xf7ec9406
   16af0:			; <UNDEFINED> instruction: 0x3001ebb2
   16af4:			; <UNDEFINED> instruction: 0xf9bdd016
   16af8:	blcs	62b00 <fchmod@plt+0x5f6bc>
   16afc:	qadd16mi	fp, r0, r8
   16b00:	bmi	44ab2c <fchmod@plt+0x4476e8>
   16b04:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   16b08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16b0c:	subsmi	r9, sl, r9, lsl #22
   16b10:	andlt	sp, fp, r2, lsl r1
   16b14:	stcls	13, cr11, [r6, #-960]	; 0xfffffc40
   16b18:	b	ff7d4ad0 <fchmod@plt+0xff7d168c>
   16b1c:	svclt	0x00181a28
   16b20:	strb	r2, [lr, r1]!
   16b24:	andcs	r4, r5, #8, 18	; 0x20000
   16b28:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   16b2c:			; <UNDEFINED> instruction: 0xf7ec4478
   16b30:	strtmi	lr, [r9], -r2, asr #19
   16b34:	blx	e54b3a <fchmod@plt+0xe516f6>
   16b38:	stmib	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b3c:	muleq	r2, ip, r1
   16b40:	andeq	r0, r0, r4, lsr #5
   16b44:	andeq	r9, r2, r2, ror #2
   16b48:	andeq	r4, r1, sl, lsl #20
   16b4c:	andeq	r5, r1, r8, ror #13
   16b50:	mvnsmi	lr, #737280	; 0xb4000
   16b54:	ldrmi	r4, [r5], -lr, lsl #12
   16b58:	bmi	ae83a4 <fchmod@plt+0xae4f60>
   16b5c:	blmi	ae83e0 <fchmod@plt+0xae4f9c>
   16b60:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   16b64:	stmdavs	r0, {r2, r9, sl, lr}
   16b68:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16b6c:			; <UNDEFINED> instruction: 0xf04f58d3
   16b70:	ldmdavs	fp, {r8, fp}
   16b74:			; <UNDEFINED> instruction: 0xf04f930b
   16b78:			; <UNDEFINED> instruction: 0xf0000300
   16b7c:	mcrcs	13, 0, pc, cr1, cr3, {1}	; <UNPREDICTABLE>
   16b80:	bge	b0c08 <fchmod@plt+0xad7c4>
   16b84:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   16b88:	tstcs	lr, ip, lsl #30
   16b8c:	movwls	r2, #8461	; 0x210d
   16b90:	stmib	sp, {r8, r9, sp}^
   16b94:	stmib	sp, {r2, r8, fp, pc}^
   16b98:	movwls	r8, #35078	; 0x8906
   16b9c:	bl	16d4b54 <fchmod@plt+0x16d1710>
   16ba0:	tstle	r9, r1
   16ba4:	b	ff454b5c <fchmod@plt+0xff451718>
   16ba8:	stmdavs	r3, {r0, r2, r9, sp}
   16bac:			; <UNDEFINED> instruction: 0xf0333b0b
   16bb0:	tstle	r8, r2, lsl #6
   16bb4:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
   16bb8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16bbc:	ldmdb	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16bc0:			; <UNDEFINED> instruction: 0xf7ff4639
   16bc4:	ldmdbmi	r4, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   16bc8:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   16bcc:			; <UNDEFINED> instruction: 0xf7ec4478
   16bd0:			; <UNDEFINED> instruction: 0x4639e972
   16bd4:	blx	1d4bda <fchmod@plt+0x1d1796>
   16bd8:			; <UNDEFINED> instruction: 0x46234811
   16bdc:			; <UNDEFINED> instruction: 0xf04f2203
   16be0:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   16be4:	strls	r9, [r0, #-1793]	; 0xfffff8ff
   16be8:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   16bec:	blmi	1e9428 <fchmod@plt+0x1e5fe4>
   16bf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16bf4:	blls	2f0c64 <fchmod@plt+0x2ed820>
   16bf8:	qaddle	r4, sl, r2
   16bfc:	pop	{r0, r2, r3, ip, sp, pc}
   16c00:			; <UNDEFINED> instruction: 0xf7ec83f0
   16c04:	svclt	0x0000e964
   16c08:	andeq	r9, r2, r6, lsl #2
   16c0c:	andeq	r0, r0, r4, lsr #5
   16c10:	andeq	r4, r1, r4, lsr #19
   16c14:	andeq	r5, r1, sl, asr r6
   16c18:			; <UNDEFINED> instruction: 0x000149b2
   16c1c:	andeq	r5, r1, r8, asr #12
   16c20:			; <UNDEFINED> instruction: 0xfffffecf
   16c24:	andeq	r9, r2, r8, ror r0
   16c28:	blmi	d69500 <fchmod@plt+0xd660bc>
   16c2c:	push	{r1, r3, r4, r5, r6, sl, lr}
   16c30:	strdlt	r4, [sl], r0
   16c34:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16c38:			; <UNDEFINED> instruction: 0xf04f9309
   16c3c:	stmdacs	r0, {r8, r9}
   16c40:	qaddcs	sp, r0, r0
   16c44:			; <UNDEFINED> instruction: 0xf7ec4607
   16c48:	vmlsne.f16	s28, s9, s5	; <UNPREDICTABLE>
   16c4c:			; <UNDEFINED> instruction: 0xf8dfdb40
   16c50:	andcs	r8, r5, #180	; 0xb4
   16c54:			; <UNDEFINED> instruction: 0xf04f492c
   16c58:	ldrbtmi	r3, [r8], #2815	; 0xaff
   16c5c:	blcc	12da0 <fchmod@plt+0xf95c>
   16c60:			; <UNDEFINED> instruction: 0x46404479
   16c64:	stmdb	r6!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16c68:	blx	1e52c74 <fchmod@plt+0x1e4f830>
   16c6c:	ldrmi	r2, [r1], -r0, lsl #4
   16c70:	stmib	sp, {r1, r2, r8, r9, fp, sp, pc}^
   16c74:	movwls	sl, #19202	; 0x4b02
   16c78:	strmi	r2, [r6], -r1, lsl #6
   16c7c:	stmib	sp, {r1, sp}^
   16c80:	movwcs	r3, #16384	; 0x4000
   16c84:			; <UNDEFINED> instruction: 0xf7fb4620
   16c88:			; <UNDEFINED> instruction: 0x4605fa77
   16c8c:			; <UNDEFINED> instruction: 0xf0014630
   16c90:			; <UNDEFINED> instruction: 0x4620fb11
   16c94:	bl	fea54c4c <fchmod@plt+0xfea51808>
   16c98:	blle	2a20a0 <fchmod@plt+0x29ec5c>
   16c9c:	blmi	629510 <fchmod@plt+0x6260cc>
   16ca0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16ca4:	blls	270d14 <fchmod@plt+0x26d8d0>
   16ca8:	qsuble	r4, sl, r5
   16cac:	pop	{r1, r3, ip, sp, pc}
   16cb0:	stcls	13, cr8, [r7], {240}	; 0xf0
   16cb4:	rscsle	r2, r1, r0, lsr #24
   16cb8:	b	11d4c70 <fchmod@plt+0x11d182c>
   16cbc:	andcs	r4, r5, #20, 18	; 0x50000
   16cc0:	andvs	r4, r4, r9, ror r4
   16cc4:			; <UNDEFINED> instruction: 0xf7ec4640
   16cc8:			; <UNDEFINED> instruction: 0x4639e8f6
   16ccc:	blx	fe2d4cd0 <fchmod@plt+0xfe2d188c>
   16cd0:	andcs	r4, r5, #16, 18	; 0x40000
   16cd4:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
   16cd8:			; <UNDEFINED> instruction: 0xf7ec4478
   16cdc:	ldrtmi	lr, [r9], -ip, ror #17
   16ce0:	blx	fe054ce4 <fchmod@plt+0xfe0518a0>
   16ce4:	bicscs	r4, r1, sp, lsl #20
   16ce8:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
   16cec:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   16cf0:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
   16cf4:			; <UNDEFINED> instruction: 0xf990f7ff
   16cf8:	stmia	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16cfc:	andeq	r9, r2, ip, lsr r0
   16d00:	andeq	r0, r0, r4, lsr #5
   16d04:			; <UNDEFINED> instruction: 0x000155ba
   16d08:	andeq	r4, r1, r8, asr r9
   16d0c:	andeq	r8, r2, r8, asr #31
   16d10:	andeq	r4, r1, ip, lsl #18
   16d14:	andeq	r4, r1, lr, asr #17
   16d18:	andeq	r5, r1, ip, lsr r5
   16d1c:	andeq	r4, r1, r4, lsl #18
   16d20:	andeq	r4, r1, r2, lsr #17
   16d24:	andeq	r4, r1, r2, lsl r8
   16d28:	cmplt	r8, r0, lsl r5
   16d2c:	blx	12d2d36 <fchmod@plt+0x12cf8f2>
   16d30:			; <UNDEFINED> instruction: 0xf0024604
   16d34:	blmi	216768 <fchmod@plt+0x213324>
   16d38:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   16d3c:	ldclt	0, cr6, [r0, #-112]	; 0xffffff90
   16d40:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   16d44:	ldmdb	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16d48:	mvnle	r2, r0, lsl #16
   16d4c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   16d50:	svclt	0x0000e7ec
   16d54:	andeq	r9, r2, r6, asr r3
   16d58:	ldrdeq	pc, [r0], -sl
   16d5c:	andeq	lr, r0, sl, asr r5
   16d60:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   16d64:			; <UNDEFINED> instruction: 0x47706818
   16d68:	andeq	r9, r2, lr, lsr #6
   16d6c:	strmi	r4, [r2], -r3, lsl #22
   16d70:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
   16d74:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   16d78:	blt	feb52d90 <fchmod@plt+0xfeb4f94c>
   16d7c:	andeq	r9, r2, lr, lsl r3
   16d80:			; <UNDEFINED> instruction: 0x000131b0
   16d84:	movwcs	fp, #1336	; 0x538
   16d88:	cmnlt	r1, r3
   16d8c:	strmi	r4, [ip], -r5, lsl #12
   16d90:			; <UNDEFINED> instruction: 0xf0002008
   16d94:	stmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   16d98:	andvs	r6, r2, r3, ror #16
   16d9c:	subvs	r6, r3, r4, lsr #16
   16da0:	stccs	0, cr6, [r0], {40}	; 0x28
   16da4:	ldfltd	f5, [r8, #-976]!	; 0xfffffc30
   16da8:	stmdavs	r0, {r1, r9, sl, lr}
   16dac:			; <UNDEFINED> instruction: 0x4604b510
   16db0:	ldmib	r0, {r5, r8, ip, sp, pc}^
   16db4:	andsvs	r1, r1, r0, lsl #8
   16db8:	ldmda	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16dbc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   16dc0:			; <UNDEFINED> instruction: 0x4604b538
   16dc4:	ldrmi	r6, [r8], -r3, lsr #16
   16dc8:	ldmib	r3, {r0, r1, r4, r5, r8, ip, sp, pc}^
   16dcc:	eorvs	r2, r2, r0, lsl #10
   16dd0:	ldmda	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16dd4:	mvnsle	r2, r0, lsl #26
   16dd8:	svclt	0x0000bd38
   16ddc:			; <UNDEFINED> instruction: 0x4604b510
   16de0:			; <UNDEFINED> instruction: 0xf0002004
   16de4:	stmiavs	r3!, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   16de8:	ldclt	0, cr6, [r0, #-12]
   16dec:	stmdavs	r0, {r0, r1, r9, sl, lr}
   16df0:	ldmib	r0, {r4, r8, ip, sp, pc}^
   16df4:	andsvs	r2, sl, r0
   16df8:	svclt	0x00004770
   16dfc:	svclt	0x00faf7eb
   16e00:	andcs	r4, r0, #12, 16	; 0xc0000
   16e04:	ldrbtmi	r4, [r8], #-2316	; 0xfffff6f4
   16e08:			; <UNDEFINED> instruction: 0xf500b410
   16e0c:	ldrbtmi	r2, [r9], #-1151	; 0xfffffb81
   16e10:			; <UNDEFINED> instruction: 0xf6043804
   16e14:			; <UNDEFINED> instruction: 0xf85074e8
   16e18:	teqlt	r3, r4, lsl #30
   16e1c:	andcs	lr, r6, #3194880	; 0x30c000
   16e20:	andne	lr, r8, #3194880	; 0x30c000
   16e24:	blcs	30e98 <fchmod@plt+0x2da54>
   16e28:	adcmi	sp, r0, #248, 2	; 0x3e
   16e2c:			; <UNDEFINED> instruction: 0xf85dd1f3
   16e30:	ldrbmi	r4, [r0, -r4, lsl #22]!
   16e34:	strdeq	ip, [r2], -sl
   16e38:	andeq	sl, r0, r2, asr #26
   16e3c:	tstcs	r0, r7, lsl #22
   16e40:			; <UNDEFINED> instruction: 0xf503447b
   16e44:	blcc	11f848 <fchmod@plt+0x11c404>
   16e48:	rscvc	pc, r8, #2097152	; 0x200000
   16e4c:	svcne	0x0004f843
   16e50:			; <UNDEFINED> instruction: 0xd1fb4293
   16e54:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   16e58:			; <UNDEFINED> instruction: 0x47706019
   16e5c:	andeq	ip, r2, r0, asr #13
   16e60:	andeq	ip, r2, r6, lsr #13
   16e64:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   16e68:			; <UNDEFINED> instruction: 0x47706818
   16e6c:	muleq	r2, r6, r6
   16e70:	mvnsmi	lr, #737280	; 0xb4000
   16e74:	strmi	fp, [lr], -r3, lsl #1
   16e78:			; <UNDEFINED> instruction: 0xf0024607
   16e7c:			; <UNDEFINED> instruction: 0xf64ffe07
   16e80:			; <UNDEFINED> instruction: 0xf2c074fb
   16e84:	strmi	r0, [r5], -r3, lsl #8
   16e88:	blx	fefd2ea0 <fchmod@plt+0xfefcfa5c>
   16e8c:	movweq	pc, #4682	; 0x124a	; <UNPREDICTABLE>
   16e90:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   16e94:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
   16e98:	andcc	pc, r0, #166912	; 0x28c00
   16e9c:	blx	119fee <fchmod@plt+0x116baa>
   16ea0:			; <UNDEFINED> instruction: 0xf8510312
   16ea4:	bl	66f38 <fchmod@plt+0x63af4>
   16ea8:	ldmdblt	ip, {r0, r1, r7, fp}
   16eac:	stmdavs	r3!, {r0, r4, sp, lr, pc}
   16eb0:			; <UNDEFINED> instruction: 0x461cb173
   16eb4:	stmdavc	r2, {r5, r6, fp, sp, lr}
   16eb8:	cmple	fp, pc, lsr #20
   16ebc:	strtmi	r3, [r9], -r1
   16ec0:	svc	0x0050f7eb
   16ec4:	mvnsle	r2, r0, lsl #16
   16ec8:	andlt	r4, r3, r0, lsr #12
   16ecc:	mvnshi	lr, #12386304	; 0xbd0000
   16ed0:			; <UNDEFINED> instruction: 0xf01646a0
   16ed4:			; <UNDEFINED> instruction: 0xd12f0902
   16ed8:	adcmi	r2, pc, #40	; 0x28
   16edc:	strcs	fp, [r0], -ip, lsr #30
   16ee0:	streq	pc, [r1], -r6
   16ee4:	blx	ff052eee <fchmod@plt+0xff04faaa>
   16ee8:			; <UNDEFINED> instruction: 0xf8c04604
   16eec:	bllt	11baf14 <fchmod@plt+0x11b7ad0>
   16ef0:			; <UNDEFINED> instruction: 0xf7ec4628
   16ef4:	strdcc	lr, [r2], -lr	; <UNPREDICTABLE>
   16ef8:	blx	fedd2f02 <fchmod@plt+0xfedcfabe>
   16efc:	strtmi	r2, [r9], -pc, lsr #6
   16f00:			; <UNDEFINED> instruction: 0xf8004606
   16f04:			; <UNDEFINED> instruction: 0xf7ec3b01
   16f08:	rsbvs	lr, r6, r4, ror #16
   16f0c:	movwcs	r4, #2071	; 0x817
   16f10:	ldrbtmi	r4, [r8], #-2327	; 0xfffff6e9
   16f14:	ldrbtmi	r6, [r9], #-419	; 0xfffffe5d
   16f18:	stmdavs	r2, {r0, r1, r5, sp, lr}
   16f1c:	andcc	r6, r1, #268435458	; 0x10000002
   16f20:	movwcc	lr, #14788	; 0x39c4
   16f24:	strtmi	r6, [r0], -r2
   16f28:	rsbvs	r6, r3, #-1073741768	; 0xc0000038
   16f2c:			; <UNDEFINED> instruction: 0xf8c86163
   16f30:	andlt	r4, r3, r0
   16f34:	mvnshi	lr, #12386304	; 0xbd0000
   16f38:	strtmi	r2, [r0], -r0, lsl #8
   16f3c:	pop	{r0, r1, ip, sp, pc}
   16f40:			; <UNDEFINED> instruction: 0xf81583f0
   16f44:	blcs	be5f50 <fchmod@plt+0xbe2b0c>
   16f48:			; <UNDEFINED> instruction: 0xf105bf04
   16f4c:	strdvs	r3, [r5], #-95	; 0xffffffa1
   16f50:	ldrb	sp, [fp, lr, asr #3]
   16f54:	cmpcs	ip, r7, lsl #22
   16f58:	andls	r4, r0, r7, lsl #20
   16f5c:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
   16f60:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   16f64:			; <UNDEFINED> instruction: 0xf858f7ff
   16f68:	andeq	ip, r2, sl, ror #12
   16f6c:	andeq	ip, r2, sl, ror #11
   16f70:	andeq	sl, r0, sl, lsr ip
   16f74:	andeq	r4, r1, ip, lsr #13
   16f78:	andeq	r4, r1, ip, lsl #15
   16f7c:	ldrdeq	r4, [r1], -r2
   16f80:	svcmi	0x00f0e92d
   16f84:	mcrrmi	6, 0, r4, ip, cr7
   16f88:	blhi	d2444 <fchmod@plt+0xcf000>
   16f8c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   16f90:	addseq	fp, fp, r5, lsl #1
   16f94:			; <UNDEFINED> instruction: 0xf0001c58
   16f98:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   16f9c:	svclt	0x00a22a00
   16fa0:	bl	1f3a8 <fchmod@plt+0x1bf64>
   16fa4:	svcne	0x00030282
   16fa8:	blle	e89b0 <fchmod@plt+0xe556c>
   16fac:	svcne	0x0004f843
   16fb0:			; <UNDEFINED> instruction: 0xd1fb429a
   16fb4:	stclmi	3, cr2, [r1, #-0]
   16fb8:			; <UNDEFINED> instruction: 0x469a461e
   16fbc:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
   16fc0:			; <UNDEFINED> instruction: 0xf5059302
   16fc4:	blmi	fa15c8 <fchmod@plt+0xf9e184>
   16fc8:			; <UNDEFINED> instruction: 0xf8df3d04
   16fcc:			; <UNDEFINED> instruction: 0xf609b0f8
   16fd0:	ldrbtmi	r7, [fp], #-2536	; 0xfffff618
   16fd4:	mcr	4, 0, r4, cr8, cr11, {7}
   16fd8:			; <UNDEFINED> instruction: 0xf8553a10
   16fdc:	bcs	22bf4 <fchmod@plt+0x1f7b0>
   16fe0:	strcs	sp, [r0], #-90	; 0xffffffa6
   16fe4:	strcc	r6, [r1], #-2066	; 0xfffff7ee
   16fe8:	mvnsle	r2, r0, lsl #20
   16fec:	tstcs	r1, r3, asr r6
   16ff0:			; <UNDEFINED> instruction: 0x4638465a
   16ff4:	strmi	r9, [lr], #-1024	; 0xfffffc00
   16ff8:	stmdb	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ffc:	bl	222008 <fchmod@plt+0x21ebc4>
   17000:	svclt	0x001e0184
   17004:	movwcc	r9, #6915	; 0x1b03
   17008:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
   1700c:			; <UNDEFINED> instruction: 0xf10a45a9
   17010:			; <UNDEFINED> instruction: 0xf1020a01
   17014:	andvs	r0, sl, r1, lsl #4
   17018:	blmi	b0b79c <fchmod@plt+0xb08358>
   1701c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   17020:	svclt	0x00c82c00
   17024:	orreq	lr, r4, #8, 22	; 0x2000
   17028:	sub	sp, r2, r2, lsl #24
   1702c:	andle	r3, r3, r1, lsl #24
   17030:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   17034:	rscsle	r2, r9, r0, lsl #20
   17038:			; <UNDEFINED> instruction: 0x9090f8df
   1703c:	streq	lr, [r4, #2824]	; 0xb08
   17040:	ldrbtmi	r4, [r9], #1714	; 0x6b2
   17044:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   17048:	strbmi	r4, [sl], -r3, lsr #12
   1704c:	tstcs	r1, r1, lsl #24
   17050:			; <UNDEFINED> instruction: 0x96004638
   17054:	ldm	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17058:	mvnsle	r1, r3, ror #24
   1705c:	bmi	7289bc <fchmod@plt+0x725578>
   17060:	blls	9f46c <fchmod@plt+0x9c028>
   17064:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   17068:	stmia	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1706c:	bmi	67dc80 <fchmod@plt+0x67a83c>
   17070:	ldrtmi	r2, [r8], -r1, lsl #2
   17074:	movwls	r4, #1146	; 0x47a
   17078:			; <UNDEFINED> instruction: 0xf7ec4633
   1707c:	ldmdbmi	r6, {r6, r7, fp, sp, lr, pc}
   17080:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   17084:	blx	fe45308c <fchmod@plt+0xfe44fc48>
   17088:	andlt	r4, r5, r0, asr #12
   1708c:	blhi	d2388 <fchmod@plt+0xcef44>
   17090:	svcmi	0x00f0e8bd
   17094:	cdplt	7, 10, cr15, cr14, cr11, {7}
   17098:	tstcs	r1, r2, lsl #24
   1709c:	ldrbmi	r9, [r3], -r0, lsl #4
   170a0:	bcs	452908 <fchmod@plt+0x44f4c4>
   170a4:	strmi	r4, [ip], #-1592	; 0xfffff9c8
   170a8:			; <UNDEFINED> instruction: 0xf7ec9402
   170ac:	strbmi	lr, [r1], -r8, lsr #17
   170b0:	blle	ff550f64 <fchmod@plt+0xff54db20>
   170b4:	svclt	0x0000e7c0
   170b8:	andeq	ip, r2, r0, ror r5
   170bc:	andeq	ip, r2, r2, asr #10
   170c0:	andeq	r4, r1, r2, lsl #13
   170c4:	andeq	r4, r1, r0, lsl #13
   170c8:	andeq	ip, r2, r0, ror #9
   170cc:	andeq	r4, r1, r2, lsl #13
   170d0:	andeq	r4, r1, sl, lsl #12
   170d4:	andeq	r4, r1, r8, lsl r6
   170d8:	andeq	r4, r1, r2, lsr r6
   170dc:	andcs	fp, r8, r8, lsl #10
   170e0:			; <UNDEFINED> instruction: 0xf958f000
   170e4:	stmib	r0, {r9, sp}^
   170e8:	sfmlt	f2, 4, [r8, #-0]
   170ec:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
   170f0:	stmdavs	r3, {r0, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
   170f4:	ldrbtvc	pc, [sl], #1615	; 0x64f	; <UNPREDICTABLE>
   170f8:	vqdmlal.s<illegal width 8>	q10, d0, d13
   170fc:	addseq	r0, sl, r3, lsl #8
   17100:	bcc	1282ec <fchmod@plt+0x124ea8>
   17104:	and	r4, r4, r1, lsl r4
   17108:	svccs	0x0004f851
   1710c:	movwcs	lr, #2496	; 0x9c0
   17110:	adcmi	fp, r3, #950272	; 0xe8000
   17114:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   17118:			; <UNDEFINED> instruction: 0x4628ddf6
   1711c:			; <UNDEFINED> instruction: 0x4770bc30
   17120:	ldmdavs	r3, {r1, r3, r5, r9, sl, lr}
   17124:	andvs	r4, r3, r5, lsl r6
   17128:	ldclt	6, cr4, [r0], #-160	; 0xffffff60
   1712c:	svclt	0x00004770
   17130:	andeq	ip, r2, r0, lsl #8
   17134:	cdplt	7, 5, cr15, cr14, cr11, {7}
   17138:			; <UNDEFINED> instruction: 0x4604b510
   1713c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   17140:	svc	0x0076f7eb
   17144:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
   17148:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1714c:	stmia	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17150:	pop	{r5, r9, sl, lr}
   17154:			; <UNDEFINED> instruction: 0xf7eb4010
   17158:	stmdbmi	r5, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, pc}
   1715c:	ldrbtmi	r2, [r9], #-6
   17160:	ldmda	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17164:	svclt	0x0000e7ef
   17168:	andeq	r4, r1, r2, asr #11
   1716c:	ldrdeq	r4, [r1], -r2
   17170:	andeq	lr, r0, sl, asr #2
   17174:	ldrblt	fp, [r0, #-1039]!	; 0xfffffbf1
   17178:	ldcmi	0, cr11, [r5], #-560	; 0xfffffdd0
   1717c:	blmi	da9a58 <fchmod@plt+0xda6614>
   17180:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   17184:	stmdavs	r0!, {r4, r8, sl, fp, ip, pc}
   17188:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1718c:			; <UNDEFINED> instruction: 0xf04f930b
   17190:	movtlt	r0, #768	; 0x300
   17194:	blcs	31328 <fchmod@plt+0x2dee4>
   17198:	ldcmi	0, cr13, [r0], #-200	; 0xffffff38
   1719c:	movwls	sl, #23313	; 0x5b11
   171a0:			; <UNDEFINED> instruction: 0xf104447c
   171a4:	andls	r0, r3, r8
   171a8:	cdp2	0, 2, cr15, cr12, cr6, {0}
   171ac:	stcge	6, cr4, [r4, #-164]	; 0xffffff5c
   171b0:	stmdals	r3, {r0, r2, r9, fp, ip, pc}
   171b4:	cdp2	0, 6, cr15, cr12, cr6, {0}
   171b8:			; <UNDEFINED> instruction: 0xf7eb4628
   171bc:			; <UNDEFINED> instruction: 0x4628ee56
   171c0:	svc	0x006cf7eb
   171c4:	bmi	9c25e4 <fchmod@plt+0x9bf1a0>
   171c8:	ldrbtmi	r2, [sl], #-276	; 0xfffffeec
   171cc:	strtmi	r4, [r8], -r3, lsl #12
   171d0:	svc	0x0058f7eb
   171d4:	stmdbvs	r4!, {r5, r6, fp, sp, lr}
   171d8:	bmi	8a8a8c <fchmod@plt+0x8a5648>
   171dc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   171e0:			; <UNDEFINED> instruction: 0xf7ec9400
   171e4:	bmi	85121c <fchmod@plt+0x84ddd8>
   171e8:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   171ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   171f0:	subsmi	r9, sl, fp, lsl #22
   171f4:	andlt	sp, ip, sl, lsr #2
   171f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   171fc:	ldrbmi	fp, [r0, -r4]!
   17200:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   17204:	ldmda	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17208:	rsbvs	r4, r0, r6, lsl #12
   1720c:			; <UNDEFINED> instruction: 0xf7ebb140
   17210:	shadd8mi	lr, r0, r6
   17214:	svc	0x00e6f7eb
   17218:			; <UNDEFINED> instruction: 0xf0006821
   1721c:	ldr	pc, [ip, r3, ror #19]!
   17220:	andcs	r4, r5, #311296	; 0x4c000
   17224:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   17228:			; <UNDEFINED> instruction: 0xf7eb4478
   1722c:	strmi	lr, [r5], -r4, asr #28
   17230:	svc	0x008af7eb
   17234:	tstls	r3, r1, lsr #16
   17238:			; <UNDEFINED> instruction: 0xf7eb6800
   1723c:	stmdbls	r3, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
   17240:	strtmi	r4, [r8], -r2, lsl #12
   17244:			; <UNDEFINED> instruction: 0xff58f003
   17248:	strb	r6, [ip, r6, lsr #32]
   1724c:	cdp	7, 3, cr15, cr14, cr11, {7}
   17250:	andseq	ip, r2, ip, ror #6
   17254:	andeq	r8, r2, r6, ror #21
   17258:	andeq	r0, r0, r4, lsr #5
   1725c:	andseq	ip, r2, ip, asr #6
   17260:	andeq	r4, r1, r2, lsl #11
   17264:	andeq	r4, r1, r2, lsl #11
   17268:	andeq	r8, r2, lr, ror sl
   1726c:	andeq	r5, r1, sl, lsr #19
   17270:	andeq	r4, r1, sl, lsl #10
   17274:	andeq	r4, r1, ip, ror #31
   17278:			; <UNDEFINED> instruction: 0x4604b510
   1727c:	andcs	r4, r5, #163840	; 0x28000
   17280:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   17284:			; <UNDEFINED> instruction: 0xf7eb4478
   17288:			; <UNDEFINED> instruction: 0x4601ee16
   1728c:			; <UNDEFINED> instruction: 0xf0004620
   17290:	andcs	pc, r8, r9, lsr #19
   17294:			; <UNDEFINED> instruction: 0xf9e8f000
   17298:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   1729c:	subvs	r6, r4, sl, asr r9
   172a0:	andvs	r6, r2, r8, asr r1
   172a4:	svclt	0x0000bd10
   172a8:	andeq	r4, r1, r6, ror #9
   172ac:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   172b0:	andseq	ip, r2, r2, asr r2
   172b4:	bmi	9442f8 <fchmod@plt+0x940eb4>
   172b8:	ldrblt	r4, [r0, #-2852]!	; 0xfffff4dc
   172bc:	cfstrsmi	mvf4, [r4, #-488]!	; 0xfffffe18
   172c0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   172c4:	mcrls	4, 0, r4, cr6, cr13, {3}
   172c8:	movwls	r6, #6171	; 0x181b
   172cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   172d0:	movwlt	r6, #14699	; 0x396b
   172d4:	ldreq	pc, [r8], #-261	; 0xfffffefb
   172d8:	movwls	sl, #2823	; 0xb07
   172dc:			; <UNDEFINED> instruction: 0xf0064620
   172e0:	bls	5692c <fchmod@plt+0x534e8>
   172e4:			; <UNDEFINED> instruction: 0x46204631
   172e8:	ldc2l	0, cr15, [r2, #24]
   172ec:	eorcs	r4, r0, #32, 12	; 0x2000000
   172f0:			; <UNDEFINED> instruction: 0xf006210a
   172f4:			; <UNDEFINED> instruction: 0x4620fd53
   172f8:			; <UNDEFINED> instruction: 0xf006210a
   172fc:	stmdbvs	ip!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   17300:	stmibvs	sl!, {r2, r3, r6, r8, ip, sp, pc}
   17304:	stmdavs	r0!, {r0, r3, r5, r9, fp, sp, lr}^
   17308:	blx	16d530c <fchmod@plt+0x16d1ec8>
   1730c:	blle	3e1314 <fchmod@plt+0x3dded0>
   17310:	stccs	8, cr6, [r0], {36}	; 0x24
   17314:	bmi	40baf0 <fchmod@plt+0x4086ac>
   17318:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1731c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17320:	subsmi	r9, sl, r1, lsl #22
   17324:	andlt	sp, r2, lr, lsl #2
   17328:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1732c:	ldrbmi	fp, [r0, -r4]!
   17330:	andcs	r4, r5, #147456	; 0x24000
   17334:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   17338:			; <UNDEFINED> instruction: 0xf7eb4478
   1733c:	stmdavs	r1!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   17340:			; <UNDEFINED> instruction: 0xff50f7fe
   17344:	stcl	7, cr15, [r2, #940]	; 0x3ac
   17348:	andeq	r8, r2, ip, lsr #19
   1734c:	andeq	r0, r0, r4, lsr #5
   17350:	andseq	ip, r2, r8, lsr #4
   17354:	andeq	r8, r2, lr, asr #18
   17358:	andeq	r4, r1, r2, ror #8
   1735c:	ldrdeq	r4, [r1], -ip
   17360:	andcs	fp, r5, #8, 10	; 0x2000000
   17364:			; <UNDEFINED> instruction: 0x4c084b07
   17368:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1736c:	ldmdbpl	ip, {r3, fp, lr}
   17370:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17374:	movwcc	r6, #6179	; 0x1823
   17378:			; <UNDEFINED> instruction: 0xf7eb6023
   1737c:			; <UNDEFINED> instruction: 0xf7feed9c
   17380:	svclt	0x0000ff31
   17384:	andeq	r8, r2, r0, lsl #18
   17388:	muleq	r0, r0, r3
   1738c:	andeq	r4, r1, r0, asr r4
   17390:	andeq	r4, r1, r2, lsr #29
   17394:			; <UNDEFINED> instruction: 0xf7ebb508
   17398:	tstlt	r0, lr, asr lr
   1739c:			; <UNDEFINED> instruction: 0xf7ffbd08
   173a0:	svclt	0x0000ffdf
   173a4:			; <UNDEFINED> instruction: 0xf7ebb508
   173a8:			; <UNDEFINED> instruction: 0xb100ecb2
   173ac:			; <UNDEFINED> instruction: 0xf7ffbd08
   173b0:	svclt	0x0000ffd7
   173b4:			; <UNDEFINED> instruction: 0xf7ebb508
   173b8:	smlatblt	r0, sl, sp, lr
   173bc:			; <UNDEFINED> instruction: 0xf7ffbd08
   173c0:	svclt	0x0000ffcf
   173c4:			; <UNDEFINED> instruction: 0xf7ebb508
   173c8:	tstlt	r0, ip, ror sp
   173cc:			; <UNDEFINED> instruction: 0xf7ffbd08
   173d0:	svclt	0x0000ffc7
   173d4:			; <UNDEFINED> instruction: 0xf7ebb508
   173d8:	tstlt	r0, r2, lsr #26
   173dc:			; <UNDEFINED> instruction: 0xf7ffbd08
   173e0:	svclt	0x0000ffbf
   173e4:			; <UNDEFINED> instruction: 0x460a4613
   173e8:	tstcs	r1, r0, lsl r5
   173ec:	cdp	7, 11, cr15, cr14, cr11, {7}
   173f0:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
   173f4:	blle	213fc <fchmod@plt+0x1dfb8>
   173f8:	blmi	246840 <fchmod@plt+0x2433fc>
   173fc:	stmdbmi	r8, {r0, r2, r9, sp}
   17400:	stmiapl	r4!, {r3, fp, lr}^
   17404:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17408:	movwcc	r6, #6179	; 0x1823
   1740c:			; <UNDEFINED> instruction: 0xf7eb6023
   17410:			; <UNDEFINED> instruction: 0xf7feed52
   17414:	svclt	0x0000fee7
   17418:	andeq	r8, r2, r6, ror r8
   1741c:	muleq	r0, r0, r3
   17420:			; <UNDEFINED> instruction: 0x000143bc
   17424:	andeq	r4, r1, lr, lsl #28
   17428:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
   1742c:	addlt	fp, r2, r0, lsl #10
   17430:	bge	ea070 <fchmod@plt+0xe6c2c>
   17434:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   17438:	blne	155588 <fchmod@plt+0x152144>
   1743c:	movwls	r6, #6171	; 0x181b
   17440:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17444:			; <UNDEFINED> instruction: 0xf7ff9200
   17448:	bmi	297384 <fchmod@plt+0x293f40>
   1744c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   17450:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17454:	subsmi	r9, sl, r1, lsl #22
   17458:	andlt	sp, r2, r4, lsl #2
   1745c:	bl	1555d8 <fchmod@plt+0x152194>
   17460:	ldrbmi	fp, [r0, -r3]!
   17464:	ldc	7, cr15, [r2, #-940]!	; 0xfffffc54
   17468:	andeq	r8, r2, r4, lsr r8
   1746c:	andeq	r0, r0, r4, lsr #5
   17470:	andeq	r8, r2, sl, lsl r8
   17474:			; <UNDEFINED> instruction: 0x4604b538
   17478:	stcl	7, cr15, [lr, #-940]	; 0xfffffc54
   1747c:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
   17480:	blle	21488 <fchmod@plt+0x1e044>
   17484:	blmi	24696c <fchmod@plt+0x243528>
   17488:	stmdbmi	r8, {r0, r2, r9, sp}
   1748c:	stmiapl	sp!, {r3, fp, lr}^
   17490:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17494:	movwcc	r6, #6187	; 0x182b
   17498:			; <UNDEFINED> instruction: 0xf7eb602b
   1749c:	strtmi	lr, [r1], -ip, lsl #26
   174a0:	mcr2	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   174a4:	andeq	r8, r2, sl, ror #15
   174a8:	muleq	r0, r0, r3
   174ac:	andeq	r4, r1, ip, asr #6
   174b0:	andeq	r4, r1, r2, lsl #27
   174b4:			; <UNDEFINED> instruction: 0x460cb570
   174b8:	addlt	r4, r4, r2, lsr #18
   174bc:	strmi	r4, [r6], -r2, lsr #20
   174c0:	blmi	8a86ac <fchmod@plt+0x8a5268>
   174c4:	stmpl	sl, {r1, r5, r8, sl, fp, lr}
   174c8:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   174cc:	andls	r6, r3, #1179648	; 0x120000
   174d0:	andeq	pc, r0, #79	; 0x4f
   174d4:	muleq	r7, r3, r8
   174d8:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
   174dc:	ldrtmi	r0, [r0], -r7
   174e0:			; <UNDEFINED> instruction: 0xf7eb4621
   174e4:	adcmi	lr, r0, #896	; 0x380
   174e8:	blmi	6cb56c <fchmod@plt+0x6c8128>
   174ec:	stmiapl	sl!, {r1, sl, fp, sp}^
   174f0:			; <UNDEFINED> instruction: 0xf1036813
   174f4:	andsvs	r0, r3, r1, lsl #6
   174f8:	andeq	pc, r5, #79	; 0x4f
   174fc:	ldmdbmi	r6, {r2, r3, sl, fp, ip, lr, pc}
   17500:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   17504:			; <UNDEFINED> instruction: 0xf7eb4478
   17508:	blge	152868 <fchmod@plt+0x14f424>
   1750c:	streq	lr, [r4], #2819	; 0xb03
   17510:	ldcne	8, cr15, [r0], {84}	; 0x54
   17514:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   17518:	ldmdami	r2, {r0, r4, r8, fp, lr}
   1751c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17520:	stcl	7, cr15, [r8], {235}	; 0xeb
   17524:			; <UNDEFINED> instruction: 0xf7fe4621
   17528:	bmi	416ea4 <fchmod@plt+0x413a60>
   1752c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   17530:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17534:	subsmi	r9, sl, r3, lsl #22
   17538:	andlt	sp, r4, r1, lsl #2
   1753c:			; <UNDEFINED> instruction: 0xf7ebbd70
   17540:	svclt	0x0000ecc6
   17544:	andeq	r8, r2, r8, lsr #15
   17548:	andeq	r0, r0, r4, lsr #5
   1754c:	andeq	r8, r2, ip, asr #23
   17550:	muleq	r2, lr, r7
   17554:	muleq	r0, r0, r3
   17558:	strdeq	r4, [r1], -r2
   1755c:	andeq	r4, r1, r0, lsl sp
   17560:	andeq	r4, r1, r0, asr #5
   17564:	strdeq	r4, [r1], -r6
   17568:	andeq	r8, r2, sl, lsr r7
   1756c:			; <UNDEFINED> instruction: 0xf7ebb510
   17570:	blmi	292ef8 <fchmod@plt+0x28fab4>
   17574:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   17578:	stcmi	13, cr11, [r8], {16}
   1757c:	stmdbmi	r8, {r0, r2, r9, sp}
   17580:	ldmdbpl	ip, {r3, fp, lr}
   17584:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17588:	movwcc	r6, #6179	; 0x1823
   1758c:			; <UNDEFINED> instruction: 0xf7eb6023
   17590:			; <UNDEFINED> instruction: 0xf7feec92
   17594:	svclt	0x0000fe27
   17598:	strdeq	r8, [r2], -r4
   1759c:	muleq	r0, r0, r3
   175a0:	andeq	r4, r1, r8, lsl #5
   175a4:	andeq	r4, r1, lr, lsl #25
   175a8:			; <UNDEFINED> instruction: 0x4604b538
   175ac:			; <UNDEFINED> instruction: 0xf7eb460d
   175b0:	strtmi	lr, [r0], -r4, lsl #24
   175b4:	stc	7, cr15, [ip], #-940	; 0xfffffc54
   175b8:			; <UNDEFINED> instruction: 0xf7ebb120
   175bc:	stmdavs	r3, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
   175c0:	tstle	r0, r0, lsr #22
   175c4:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   175c8:	stmdami	r5, {r0, r2, r9, sp}
   175cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   175d0:	ldcl	7, cr15, [r0], #-940	; 0xfffffc54
   175d4:			; <UNDEFINED> instruction: 0xf7fe4629
   175d8:	svclt	0x0000fe05
   175dc:	andeq	r4, r1, r8, asr r2
   175e0:	andeq	r4, r1, r6, asr #24
   175e4:			; <UNDEFINED> instruction: 0x460db538
   175e8:	strmi	r2, [r4], -r1, lsl #2
   175ec:	cdp	7, 3, cr15, cr2, cr11, {7}
   175f0:	andle	r1, r8, r3, asr #24
   175f4:	andeq	pc, r1, #64	; 0x40
   175f8:	strtmi	r2, [r0], -r2, lsl #2
   175fc:	cdp	7, 2, cr15, cr10, cr11, {7}
   17600:	andle	r3, sl, r1
   17604:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   17608:	stmdami	sl, {r0, r2, r9, sp}
   1760c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17610:	mrrc	7, 14, pc, r0, cr11	; <UNPREDICTABLE>
   17614:			; <UNDEFINED> instruction: 0xf7fe4629
   17618:	stmdbmi	r7, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1761c:	stmdami	r7, {r0, r2, r9, sp}
   17620:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17624:	mcrr	7, 14, pc, r6, cr11	; <UNPREDICTABLE>
   17628:			; <UNDEFINED> instruction: 0xf7fe4629
   1762c:	svclt	0x0000fddb
   17630:	andeq	r4, r1, r0, lsr r2
   17634:	andeq	r4, r1, r6, lsl #24
   17638:	andeq	r4, r1, ip, asr #4
   1763c:	strdeq	r4, [r1], -r2
   17640:			; <UNDEFINED> instruction: 0x460db538
   17644:	cmnlt	r1, r1, lsl #16
   17648:	and	r4, r2, r4, lsl #12
   1764c:	strcc	r6, [ip], #-2273	; 0xfffff71f
   17650:	stmiavs	r2!, {r0, r3, r4, r5, r8, ip, sp, pc}
   17654:			; <UNDEFINED> instruction: 0xf7eb4628
   17658:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   1765c:			; <UNDEFINED> instruction: 0x4620d1f6
   17660:			; <UNDEFINED> instruction: 0x460cbd38
   17664:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   17668:			; <UNDEFINED> instruction: 0x4604b570
   1766c:	addlt	r4, r2, pc, lsl sp
   17670:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
   17674:	stmdavc	sl!, {r3, r4, r5, r6, sl, lr}
   17678:	ldcmi	3, cr11, [lr, #-72]	; 0xffffffb8
   1767c:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
   17680:	bne	ff463e98 <fchmod@plt+0xff460a54>
   17684:	blle	aa8110 <fchmod@plt+0xaa4ccc>
   17688:	strtmi	r4, [r3], #-2331	; 0xfffff6e5
   1768c:	stmiavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   17690:	svclt	0x00024283
   17694:	mlami	ip, r1, r8, pc	; <UNPREDICTABLE>
   17698:	streq	pc, [r2], #-68	; 0xffffffbc
   1769c:	eormi	pc, ip, r1, lsl #17
   176a0:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
   176a4:	strtmi	r6, [r3], #-2508	; 0xfffff634
   176a8:	movweq	lr, #18979	; 0x4a23
   176ac:	svclt	0x00964293
   176b0:	tstvs	sl, fp, lsl #2
   176b4:	blmi	4a8f24 <fchmod@plt+0x4a5ae0>
   176b8:	sbcsvs	r4, sl, fp, ror r4
   176bc:	ldcllt	0, cr11, [r0, #-8]!
   176c0:			; <UNDEFINED> instruction: 0x46114e10
   176c4:	stmibpl	r6, {r4, r8, r9, fp, lr}
   176c8:	stcne	8, cr5, [r8, #-780]!	; 0xfffffcf4
   176cc:			; <UNDEFINED> instruction: 0xf7eb9600
   176d0:	andcs	lr, r1, #2560	; 0xa00
   176d4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   176d8:	rsbvs	r7, fp, sl, lsr #32
   176dc:	stcne	7, cr14, [r8, #-820]!	; 0xfffffccc
   176e0:			; <UNDEFINED> instruction: 0xf7eb4621
   176e4:	ldmib	r5, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   176e8:	strb	r3, [sp, r4, lsl #4]
   176ec:	mulseq	r2, lr, lr
   176f0:	strdeq	r8, [r2], -r4
   176f4:	mulseq	r2, r4, lr
   176f8:	andseq	fp, r2, r4, lsl #29
   176fc:	andseq	fp, r2, lr, ror #28
   17700:	andseq	fp, r2, r8, asr lr
   17704:	muleq	r0, ip, r2
   17708:	strdeq	r0, [r0], -r4
   1770c:			; <UNDEFINED> instruction: 0x4605b570
   17710:	addlt	r4, r2, r7, lsr #24
   17714:	ldrbtmi	r4, [ip], #-2087	; 0xfffff7d9
   17718:	stmdavc	r2!, {r3, r4, r5, r6, sl, lr}
   1771c:	eorsle	r2, r3, r0, lsl #20
   17720:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx8
   17724:	stcl	7, cr15, [r4], #940	; 0x3ac
   17728:	cfstrdne	mvd4, [r1], {126}	; 0x7e
   1772c:	ldmib	r6, {r2, r9, sl, lr}^
   17730:	stmdane	r3, {r2, r9}^
   17734:	teqle	r6, #-1610612727	; 0xa0000009
   17738:	strtmi	r4, [r2], -r9, lsr #12
   1773c:	bl	1f556f0 <fchmod@plt+0x1f522ac>
   17740:	andcs	r4, r0, lr, lsl sl
   17744:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   17748:	movwcc	r1, #6411	; 0x190b
   1774c:	strpl	r6, [r8, #-275]	; 0xfffffeed
   17750:	movweq	lr, #14802	; 0x39d2
   17754:	svclt	0x00024283
   17758:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
   1775c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   17760:	eorne	pc, ip, r2, lsl #17
   17764:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   17768:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
   1776c:	b	8e8800 <fchmod@plt+0x8e53bc>
   17770:	tstvs	r3, r4, lsl #6
   17774:	svclt	0x0088428b
   17778:	bmi	4afbc4 <fchmod@plt+0x4ac780>
   1777c:	strmi	fp, [fp], -r8, lsl #31
   17780:	sbcsvs	r4, r3, sl, ror r4
   17784:	ldcllt	0, cr11, [r0, #-8]!
   17788:	ldrmi	r4, [r1], -pc, lsl #28
   1778c:	stmibpl	r6, {r0, r1, r2, r3, r8, r9, fp, lr}
   17790:	stcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
   17794:			; <UNDEFINED> instruction: 0xf7eb9600
   17798:	andcs	lr, r1, #169984	; 0x29800
   1779c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   177a0:	rsbvs	r7, r3, r2, lsr #32
   177a4:	ldcne	7, cr14, [r0, #-752]!	; 0xfffffd10
   177a8:	bl	1dd575c <fchmod@plt+0x1dd2318>
   177ac:			; <UNDEFINED> instruction: 0xe7c36930
   177b0:			; <UNDEFINED> instruction: 0x0012bdfa
   177b4:	andeq	r8, r2, r0, asr r5
   177b8:	andseq	fp, r2, r8, ror #27
   177bc:	andseq	fp, r2, ip, asr #27
   177c0:	andseq	fp, r2, sl, lsr #27
   177c4:	mulseq	r2, r0, sp
   177c8:	muleq	r0, ip, r2
   177cc:	strdeq	r0, [r0], -r4
   177d0:			; <UNDEFINED> instruction: 0x4605b5f0
   177d4:	addlt	r4, r3, r5, lsr #28
   177d8:	strmi	r4, [ip], -r5, lsr #16
   177dc:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   177e0:	cmnlt	sl, #3276800	; 0x320000
   177e4:	stclne	14, cr4, [r1], #-140	; 0xffffff74
   177e8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
   177ec:	stmdane	r3, {r2, r9}^
   177f0:	teqle	r6, #-1610612727	; 0xa0000009
   177f4:	strtmi	r4, [r2], -r9, lsr #12
   177f8:	bl	7d57ac <fchmod@plt+0x7d2368>
   177fc:	andcs	r4, r0, lr, lsl sl
   17800:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   17804:	movwcc	r1, #6411	; 0x190b
   17808:	strpl	r6, [r8, #-275]	; 0xfffffeed
   1780c:	movweq	lr, #14802	; 0x39d2
   17810:	svclt	0x00024283
   17814:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
   17818:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   1781c:	eorne	pc, ip, r2, lsl #17
   17820:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   17824:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
   17828:	b	8e88bc <fchmod@plt+0x8e5478>
   1782c:	tstvs	r3, r4, lsl #6
   17830:	svclt	0x0088428b
   17834:	bmi	4afc80 <fchmod@plt+0x4ac83c>
   17838:	strmi	fp, [fp], -r8, lsl #31
   1783c:	sbcsvs	r4, r3, sl, ror r4
   17840:	ldcllt	0, cr11, [r0, #12]!
   17844:	ldrmi	r4, [r1], -pc, lsl #30
   17848:	stmibpl	r7, {r0, r1, r2, r3, r8, r9, fp, lr}^
   1784c:	ldcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
   17850:			; <UNDEFINED> instruction: 0xf7eb9700
   17854:	andcs	lr, r1, #72, 22	; 0x12000
   17858:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   1785c:	rsbsvs	r7, r3, r2, lsr r0
   17860:	ldcne	7, cr14, [r0, #-768]!	; 0xfffffd00
   17864:	bl	655818 <fchmod@plt+0x6523d4>
   17868:			; <UNDEFINED> instruction: 0xe7c36930
   1786c:	andseq	fp, r2, r4, lsr sp
   17870:	andeq	r8, r2, sl, lsl #9
   17874:	andseq	fp, r2, r8, lsr #26
   17878:	andseq	fp, r2, r0, lsl sp
   1787c:	andseq	fp, r2, lr, ror #25
   17880:			; <UNDEFINED> instruction: 0x0012bcd4
   17884:	muleq	r0, ip, r2
   17888:	strdeq	r0, [r0], -r4
   1788c:	cfstr32mi	mvfx11, [r6], {16}
   17890:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
   17894:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   17898:	tstcs	r0, r0, lsr #26
   1789c:	bl	755850 <fchmod@plt+0x75240c>
   178a0:	eorvc	r2, r3, r0, lsl #6
   178a4:	svclt	0x0000bd10
   178a8:	andseq	fp, r2, r0, lsl #25
   178ac:	strmi	fp, [sp], -ip, lsl #8
   178b0:	addlt	fp, r5, r0, lsl #10
   178b4:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   178b8:	ldmdbmi	r0, {r1, r2, r8, r9, fp, sp, pc}
   178bc:	ldrbtmi	r4, [ip], #1540	; 0x604
   178c0:	blcs	155a14 <fchmod@plt+0x1525d0>
   178c4:			; <UNDEFINED> instruction: 0xf85ca801
   178c8:	stmdavs	r9, {r0, ip}
   178cc:			; <UNDEFINED> instruction: 0xf04f9103
   178d0:	ldrmi	r0, [r1], -r0, lsl #2
   178d4:	movwls	r4, #9754	; 0x261a
   178d8:	movwls	r2, #4864	; 0x1300
   178dc:	stc2	7, cr15, [r2, #1020]	; 0x3fc
   178e0:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   178e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   178e8:			; <UNDEFINED> instruction: 0xf7eb4478
   178ec:	blls	92484 <fchmod@plt+0x8f040>
   178f0:	strtmi	r4, [r1], -sl, lsr #12
   178f4:	mrrc2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   178f8:	andeq	r8, r2, sl, lsr #7
   178fc:	andeq	r0, r0, r4, lsr #5
   17900:			; <UNDEFINED> instruction: 0x00013fb2
   17904:	andeq	r4, r1, ip, lsr #18
   17908:			; <UNDEFINED> instruction: 0x4604b510
   1790c:	stmdacs	lr!, {r6, r7, sl, fp, ip, sp, lr}
   17910:	ldrcc	sp, [r3], #-16
   17914:	teqcs	r8, r0, ror #2
   17918:	stc2	7, cr15, [r4, #-1000]	; 0xfffffc18
   1791c:	stmdavc	r3!, {r5, r8, fp, ip, sp, pc}
   17920:	svclt	0x00182b5f
   17924:	tstle	r5, sp, lsr #22
   17928:	svceq	0x0001f814
   1792c:	mvnsle	r2, r0, lsl #16
   17930:	ldclt	0, cr2, [r0, #-4]
   17934:	ldclt	0, cr2, [r0, #-0]
   17938:	svcmi	0x00f0e92d
   1793c:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
   17940:	bmi	fe23a550 <fchmod@plt+0xfe23710c>
   17944:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
   17948:	vqdmlal.s32	q2, d29, d8
   1794c:	mcr	13, 0, r4, cr8, cr4, {0}
   17950:	ldmpl	r3, {r4, r9, fp}^
   17954:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   17958:	strcc	pc, [ip], #-2253	; 0xfffff733
   1795c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17960:	stcl	7, cr15, [r6], {235}	; 0xeb
   17964:			; <UNDEFINED> instruction: 0xf0002800
   17968:	movwcs	r8, #187	; 0xbb
   1796c:	strmi	sl, [r0], r3, lsl #26
   17970:	movwls	r4, #5785	; 0x1699
   17974:	vst1.16	{d20-d22}, [pc], r2
   17978:	strtmi	r6, [r8], -r0, lsl #3
   1797c:	b	10d5930 <fchmod@plt+0x10d24ec>
   17980:			; <UNDEFINED> instruction: 0xf0002800
   17984:	blls	77b94 <fchmod@plt+0x74750>
   17988:	movwcc	r4, #5672	; 0x1628
   1798c:			; <UNDEFINED> instruction: 0xf7eb9301
   17990:			; <UNDEFINED> instruction: 0x4604ebb0
   17994:	cmplt	ip, lr, lsr #16
   17998:	stceq	8, cr15, [r1, #-88]	; 0xffffffa8
   1799c:			; <UNDEFINED> instruction: 0xf7fa2104
   179a0:	cdpne	12, 6, cr15, cr3, cr1, {6}
   179a4:			; <UNDEFINED> instruction: 0x461cb110
   179a8:	mvnsle	r2, r0, lsl #24
   179ac:	andls	pc, r4, r5, lsl #16
   179b0:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   179b4:	stmdacs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   179b8:	qadd16mi	fp, ip, r8
   179bc:	ldrd	sp, [r1], -sl
   179c0:	svceq	0x0001f814
   179c4:			; <UNDEFINED> instruction: 0xf7fa2138
   179c8:	stmdacs	r0, {r0, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   179cc:	stmdavc	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   179d0:	rscsle	r2, r5, sp, lsr #28
   179d4:	stmdavc	r3!, {r1, r2, r4, r5, r7, r8, ip, sp, pc}^
   179d8:	blcs	f73a60 <fchmod@plt+0xf7061c>
   179dc:	stclne	15, cr11, [r6], #-72	; 0xffffffb8
   179e0:	stmiavc	r3!, {r1, r2, r5, r7, sl, fp, ip}
   179e4:			; <UNDEFINED> instruction: 0xf816e001
   179e8:	ldrmi	r3, [r8], -r1, lsl #30
   179ec:			; <UNDEFINED> instruction: 0xf7fa2104
   179f0:	stmdacs	r0, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   179f4:			; <UNDEFINED> instruction: 0x4630d1f7
   179f8:	ldc2l	0, cr15, [r2], #12
   179fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   17a00:	adchi	pc, r8, r0
   17a04:	and	r4, r9, r4, asr r6
   17a08:	ldrtmi	r4, [r8], -r9, lsr #12
   17a0c:	stmib	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17a10:	subsle	r2, r3, r0, lsl #16
   17a14:	bcs	b1ca4 <fchmod@plt+0xae860>
   17a18:	strtcc	sp, [r4], #-20	; 0xffffffec
   17a1c:	svccs	0x00006827
   17a20:	stmdbvc	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   17a24:	mvnsle	r2, r0, lsl #22
   17a28:	andcs	r4, r5, #1327104	; 0x144000
   17a2c:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
   17a30:			; <UNDEFINED> instruction: 0xf7eb4478
   17a34:	stmdbls	r1, {r6, r9, fp, sp, lr, pc}
   17a38:	strmi	r4, [r2], -fp, lsr #12
   17a3c:	beq	4532a4 <fchmod@plt+0x44fe60>
   17a40:			; <UNDEFINED> instruction: 0xff34f7ff
   17a44:			; <UNDEFINED> instruction: 0xf7eb4638
   17a48:			; <UNDEFINED> instruction: 0x5c29eb54
   17a4c:	pushcs	{r0, r1, r7, r9, sl, lr}
   17a50:	cdpcs	15, 0, cr11, cr0, cr8, {0}
   17a54:	strmi	sp, [r2], -r1, ror #3
   17a58:			; <UNDEFINED> instruction: 0x46284639
   17a5c:	stc	7, cr15, [sl], #940	; 0x3ac
   17a60:	bicsle	r2, sl, r0, lsl #16
   17a64:			; <UNDEFINED> instruction: 0xf10b6963
   17a68:	stmiane	lr!, {r0, r9}
   17a6c:	ldrtmi	fp, [r0], -r3, ror #22
   17a70:			; <UNDEFINED> instruction: 0xf7ff6924
   17a74:	strbmi	pc, [r2], -r7, lsr #25	; <UNPREDICTABLE>
   17a78:	orrvs	pc, r0, pc, asr #8
   17a7c:	strtmi	r6, [r8], -r0, lsr #32
   17a80:	stmib	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17a84:			; <UNDEFINED> instruction: 0xf47f2800
   17a88:			; <UNDEFINED> instruction: 0x4640af7e
   17a8c:	stmib	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17a90:	cmple	r9, r0, lsl #16
   17a94:			; <UNDEFINED> instruction: 0xf7eb4640
   17a98:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
   17a9c:	bmi	dcbfe0 <fchmod@plt+0xdc8b9c>
   17aa0:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   17aa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17aa8:	strcc	pc, [ip], #-2269	; 0xfffff723
   17aac:	cmple	r7, sl, asr r0
   17ab0:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
   17ab4:	blhi	d2db0 <fchmod@plt+0xcf96c>
   17ab8:	svchi	0x00f0e8bd
   17abc:	teqlt	fp, r3, lsr #17
   17ac0:	stmdbvs	r3!, {r1, r2, r5, r6, r8, r9, ip, sp, pc}^
   17ac4:	sbcsle	r2, r2, r0, lsl #22
   17ac8:			; <UNDEFINED> instruction: 0x46204631
   17acc:			; <UNDEFINED> instruction: 0xe7514798
   17ad0:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
   17ad4:	mvnsle	r2, r0, lsl #22
   17ad8:	stmiavs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
   17adc:	smlald	r6, r9, sl, r0
   17ae0:	bl	cd5a94 <fchmod@plt+0xcd2650>
   17ae4:	strmi	r6, [r4], -r3, lsl #16
   17ae8:	sbcsle	r2, r8, r2, lsl #22
   17aec:	andcs	r4, r5, #573440	; 0x8c000
   17af0:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
   17af4:			; <UNDEFINED> instruction: 0xf7eb4478
   17af8:			; <UNDEFINED> instruction: 0x4605e9de
   17afc:			; <UNDEFINED> instruction: 0xf7eb6820
   17b00:			; <UNDEFINED> instruction: 0xee18eab6
   17b04:			; <UNDEFINED> instruction: 0x46021a10
   17b08:			; <UNDEFINED> instruction: 0xf0034628
   17b0c:	strb	pc, [r6, pc, asr #21]	; <UNPREDICTABLE>
   17b10:	andcs	r4, r5, #28, 18	; 0x70000
   17b14:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
   17b18:			; <UNDEFINED> instruction: 0xe78a4478
   17b1c:	andcs	r4, r5, #442368	; 0x6c000
   17b20:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
   17b24:			; <UNDEFINED> instruction: 0xe7844478
   17b28:	andcs	r4, r5, #425984	; 0x68000
   17b2c:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
   17b30:			; <UNDEFINED> instruction: 0xf7eb4478
   17b34:	vnmla.f16	s28, s17, s0
   17b38:			; <UNDEFINED> instruction: 0xf7fe1a10
   17b3c:	ldmdbmi	r7, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   17b40:	ldmdami	r7, {r0, r2, r9, sp}
   17b44:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17b48:	ldmib	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17b4c:	bne	4533b4 <fchmod@plt+0x44ff70>
   17b50:	blx	1255b52 <fchmod@plt+0x125270e>
   17b54:	andcs	r4, r5, #311296	; 0x4c000
   17b58:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   17b5c:			; <UNDEFINED> instruction: 0xe7684478
   17b60:	ldmib	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17b64:	andeq	r8, r2, r2, lsr #6
   17b68:	andeq	r0, r0, r4, lsr #5
   17b6c:	andeq	r1, r1, r0, lsl lr
   17b70:	andeq	r3, r1, sl, ror #30
   17b74:	andeq	r4, r1, r4, ror #15
   17b78:	andeq	r8, r2, r6, asr #3
   17b7c:	andeq	r3, r1, r6, asr #27
   17b80:	andeq	r4, r1, r0, lsr #14
   17b84:	andeq	r3, r1, lr, lsl #28
   17b88:	strdeq	r4, [r1], -ip
   17b8c:	andeq	r3, r1, lr, ror #27
   17b90:	strdeq	r4, [r1], -r0
   17b94:	andeq	r3, r1, r2, lsl lr
   17b98:	andeq	r4, r1, r4, ror #13
   17b9c:	andeq	r3, r1, r8, lsr #28
   17ba0:	andeq	r4, r1, lr, asr #13
   17ba4:	muleq	r1, sl, sp
   17ba8:			; <UNDEFINED> instruction: 0x000146b8
   17bac:	cfldrsmi	mvf11, [r1], {15}
   17bb0:	addlt	fp, r5, r0, lsl #10
   17bb4:	blmi	4423d4 <fchmod@plt+0x43ef90>
   17bb8:	stmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
   17bbc:	blne	155d0c <fchmod@plt+0x1528c8>
   17bc0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   17bc4:			; <UNDEFINED> instruction: 0xf04f9303
   17bc8:	movwcs	r0, #768	; 0x300
   17bcc:	andcc	lr, r1, #3358720	; 0x334000
   17bd0:	stc2	7, cr15, [r8], {255}	; 0xff
   17bd4:	andcs	r4, r5, #9216	; 0x2400
   17bd8:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
   17bdc:	ldrbtmi	r9, [r8], #-3073	; 0xfffff3ff
   17be0:			; <UNDEFINED> instruction: 0xf7eb6819
   17be4:	strtmi	lr, [r1], -r8, ror #18
   17be8:	stmdami	r6, {r1, r9, sl, lr}
   17bec:			; <UNDEFINED> instruction: 0xf7fe4478
   17bf0:	svclt	0x0000fadb
   17bf4:	strheq	r8, [r2], -r0
   17bf8:	andeq	r0, r0, r4, lsr #5
   17bfc:	andseq	fp, r2, r6, ror #18
   17c00:	andeq	r4, r1, r6, lsr r6
   17c04:	andeq	r3, r1, r0, asr #27
   17c08:	ldrbmi	lr, [r0, sp, lsr #18]!
   17c0c:	cdpmi	6, 4, cr4, cr1, cr2, {0}
   17c10:	blmi	1069448 <fchmod@plt+0x1066004>
   17c14:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   17c18:	stmdami	r1, {r6, r8, fp, lr}^
   17c1c:	ldmpl	r3!, {r1, r7, ip, sp, pc}^
   17c20:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17c24:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
   17c28:			; <UNDEFINED> instruction: 0xf04f9301
   17c2c:			; <UNDEFINED> instruction: 0xf0030300
   17c30:			; <UNDEFINED> instruction: 0xf8dffb51
   17c34:	ldrbtmi	ip, [lr], #-244	; 0xffffff0c
   17c38:			; <UNDEFINED> instruction: 0x46694a3c
   17c3c:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   17c40:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   17c44:			; <UNDEFINED> instruction: 0xf7eb4607
   17c48:			; <UNDEFINED> instruction: 0xf1b0eb88
   17c4c:	blle	131a054 <fchmod@plt+0x1316c10>
   17c50:			; <UNDEFINED> instruction: 0xf8dfd01a
   17c54:			; <UNDEFINED> instruction: 0x2600a0dc
   17c58:	blls	29048 <fchmod@plt+0x25c04>
   17c5c:			; <UNDEFINED> instruction: 0x46504639
   17c60:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   17c64:			; <UNDEFINED> instruction: 0xf0033213
   17c68:			; <UNDEFINED> instruction: 0x4621fb35
   17c6c:			; <UNDEFINED> instruction: 0xf7ff4680
   17c70:	blls	57604 <fchmod@plt+0x541c0>
   17c74:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   17c78:			; <UNDEFINED> instruction: 0xf7eb3601
   17c7c:			; <UNDEFINED> instruction: 0x4640e8be
   17c80:	ldm	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c84:	strhle	r4, [r8, #81]!	; 0x51
   17c88:			; <UNDEFINED> instruction: 0xf7eb4638
   17c8c:	stmdals	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   17c90:	ldm	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c94:	strtmi	r4, [sl], -r7, lsr #18
   17c98:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
   17c9c:			; <UNDEFINED> instruction: 0xf0034478
   17ca0:			; <UNDEFINED> instruction: 0x4621fb19
   17ca4:			; <UNDEFINED> instruction: 0xf7ff4606
   17ca8:	ldrtmi	pc, [r0], -r7, asr #28	; <UNPREDICTABLE>
   17cac:	stmia	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17cb0:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   17cb4:	ldmib	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17cb8:	cmplt	r8, r1, lsl #12
   17cbc:	strtmi	r4, [sl], -r0, lsr #16
   17cc0:			; <UNDEFINED> instruction: 0xf0034478
   17cc4:	strtmi	pc, [r1], -r7, lsl #22
   17cc8:			; <UNDEFINED> instruction: 0xf7ff4604
   17ccc:			; <UNDEFINED> instruction: 0x4620fe35
   17cd0:	ldm	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17cd4:	blmi	42a548 <fchmod@plt+0x427104>
   17cd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17cdc:	blls	71d4c <fchmod@plt+0x6e908>
   17ce0:	qaddle	r4, sl, fp
   17ce4:	pop	{r1, ip, sp, pc}
   17ce8:			; <UNDEFINED> instruction: 0xf7eb87f0
   17cec:	stmdavs	r3, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
   17cf0:	tstle	r5, r2, lsl #22
   17cf4:			; <UNDEFINED> instruction: 0xf7eb4638
   17cf8:	strb	lr, [fp, r0, lsl #17]
   17cfc:	stmia	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17d00:	andcs	r4, r5, #278528	; 0x44000
   17d04:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   17d08:			; <UNDEFINED> instruction: 0xf7eb4478
   17d0c:			; <UNDEFINED> instruction: 0x4639e8d4
   17d10:	blx	1a55d10 <fchmod@plt+0x1a528cc>
   17d14:	andeq	r8, r2, r2, asr r0
   17d18:	andeq	r0, r0, r4, lsr #5
   17d1c:	muleq	r1, r4, sp
   17d20:	muleq	r1, lr, sp
   17d24:	andeq	r8, r2, r2, lsr r0
   17d28:	andeq	r0, r0, ip, ror r2
   17d2c:			; <UNDEFINED> instruction: 0xfffffcc7
   17d30:	andeq	r2, r1, ip, asr #5
   17d34:	andeq	r3, r1, sl, lsl sp
   17d38:	andeq	r3, r1, ip, asr sp
   17d3c:	andeq	r3, r1, r2, asr sp
   17d40:	andeq	r3, r1, ip, asr #26
   17d44:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   17d48:	andeq	r3, r1, r6, asr #25
   17d4c:	andeq	r4, r1, ip, lsl #10
   17d50:	svcmi	0x00f0e92d
   17d54:	ldclmi	0, cr11, [r8], #-524	; 0xfffffdf4
   17d58:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
   17d5c:	ldcne	0, cr6, [ip, #-136]	; 0xffffff78
   17d60:	andvs	r6, r4, fp, asr r8
   17d64:	subsle	r2, r3, r0, lsl #22
   17d68:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
   17d6c:	bmi	1d29590 <fchmod@plt+0x1d2614c>
   17d70:	ldrbtmi	r4, [r8], #1550	; 0x60e
   17d74:	andls	r4, r1, #2046820352	; 0x7a000000
   17d78:	bcs	b75de8 <fchmod@plt+0xb729a4>
   17d7c:	ldmdavc	sl, {r3, r6, r8, ip, lr, pc}^
   17d80:	suble	r2, r5, r0, lsl #20
   17d84:	bleq	15419c <fchmod@plt+0x150d58>
   17d88:	andlt	pc, r0, r7, asr #17
   17d8c:	bcs	b75dfc <fchmod@plt+0xb729b8>
   17d90:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
   17d94:	tstle	r2, sp, lsr #20
   17d98:	bcs	36008 <fchmod@plt+0x32bc4>
   17d9c:	ldmdavc	sp, {r3, r4, r5, ip, lr, pc}^
   17da0:	subsle	r2, r4, sp, lsr #26
   17da4:	stccs	6, cr4, [r0, #-368]	; 0xfffffe90
   17da8:			; <UNDEFINED> instruction: 0xf103d02f
   17dac:	ldrtmi	r0, [r4], -r1, lsl #20
   17db0:	adcmi	lr, fp, #2
   17db4:	strtcc	sp, [r4], #-17	; 0xffffffef
   17db8:	stmdbvc	r3!, {r1, r5, fp, sp, lr}
   17dbc:	mvnsle	r2, r0, lsl #20
   17dc0:	mvnsle	r2, r0, lsl #22
   17dc4:	andcs	r4, r5, #1556480	; 0x17c000
   17dc8:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
   17dcc:			; <UNDEFINED> instruction: 0xf7eb4478
   17dd0:			; <UNDEFINED> instruction: 0xf89ae872
   17dd4:			; <UNDEFINED> instruction: 0xf7ff1000
   17dd8:	stmiavs	r1!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   17ddc:	streq	pc, [r1, #-266]	; 0xfffffef6
   17de0:	mulcc	r1, sl, r8
   17de4:	ldmiblt	r3!, {r0, r3, r4, r5, r7, r8, ip, sp, pc}^
   17de8:	ldcne	8, cr6, [sl, #-236]	; 0xffffff14
   17dec:	ldmdavs	r9, {r1, r3, r4, r5, sp, lr}
   17df0:			; <UNDEFINED> instruction: 0xf0002900
   17df4:	strtmi	r8, [sl], sp, lsl #1
   17df8:	movwlt	r6, #14691	; 0x3963
   17dfc:	ldrmi	r4, [r8, r0, lsr #12]
   17e00:	mulpl	r0, sl, r8
   17e04:	bicsle	r2, r2, r0, lsl #26
   17e08:	stmdavs	r3!, {r2, r3, r4, r5, fp, sp, lr}
   17e0c:			; <UNDEFINED> instruction: 0xd1b32b00
   17e10:	pop	{r0, r1, ip, sp, pc}
   17e14:	blcs	f7bddc <fchmod@plt+0xf78998>
   17e18:	stmdbvs	r3!, {r4, r5, r6, ip, lr, pc}^
   17e1c:			; <UNDEFINED> instruction: 0x4620b193
   17e20:	ldrmi	r4, [r8, sl, lsr #13]
   17e24:	blcs	f91ddc <fchmod@plt+0xf8e998>
   17e28:			; <UNDEFINED> instruction: 0xf10abf04
   17e2c:			; <UNDEFINED> instruction: 0xf8dd0102
   17e30:	rscle	sl, r1, r4
   17e34:	strtmi	r6, [r9], -r3, ror #18
   17e38:	blcs	29948 <fchmod@plt+0x26504>
   17e3c:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   17e40:	bfi	r6, r9, #0, #30
   17e44:	strtmi	r6, [sl], r2, lsr #19
   17e48:	andsvs	r6, sl, r3, ror #17
   17e4c:			; <UNDEFINED> instruction: 0xf103e7d8
   17e50:	ldrtmi	r0, [r5], -r2, lsl #20
   17e54:			; <UNDEFINED> instruction: 0x4650e019
   17e58:			; <UNDEFINED> instruction: 0xf7ea9100
   17e5c:			; <UNDEFINED> instruction: 0xb320ef84
   17e60:	strmi	r9, [r8], -r0, lsl #18
   17e64:	stmdb	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17e68:	strmi	r9, [r1], r0, lsl #18
   17e6c:	ldrbmi	r4, [r0], -r2, lsl #12
   17e70:	b	fe855e24 <fchmod@plt+0xfe8529e0>
   17e74:	stmiavs	fp!, {r6, r8, fp, ip, sp, pc}
   17e78:	andeq	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
   17e7c:	svclt	0x00142b02
   17e80:			; <UNDEFINED> instruction: 0x212d213d
   17e84:	andsle	r4, r8, r8, lsl #5
   17e88:	stmdavs	r9!, {r2, r5, r8, sl, ip, sp}
   17e8c:	mvnle	r2, r0, lsl #18
   17e90:	blcs	36344 <fchmod@plt+0x32f00>
   17e94:	pushmi	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
   17e98:	stmdami	sp!, {r0, r2, r9, sp}
   17e9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17ea0:	stmda	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17ea4:			; <UNDEFINED> instruction: 0xf7ff4651
   17ea8:	stmiavs	r9!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
   17eac:	stmdbvs	fp!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
   17eb0:	strtmi	fp, [r8], -r3, lsl #3
   17eb4:	ldmdavs	ip!, {r3, r4, r7, r8, r9, sl, lr}
   17eb8:			; <UNDEFINED> instruction: 0xf109e7a7
   17ebc:	bl	2986c8 <fchmod@plt+0x295284>
   17ec0:	blcs	182d0 <fchmod@plt+0x14e8c>
   17ec4:	stmdbvs	fp!, {r1, r2, r3, r5, ip, lr, pc}^
   17ec8:	mvnsle	r2, r0, lsl #22
   17ecc:	ldmdavs	ip!, {r0, r1, r3, r5, r8, fp, sp, lr}
   17ed0:			; <UNDEFINED> instruction: 0xe79a6019
   17ed4:	ldrbmi	r6, [ip], -sl, lsr #19
   17ed8:	andsvs	r6, sl, fp, ror #17
   17edc:	stmdavs	r1!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   17ee0:	eorsvs	r3, ip, r8, lsl #8
   17ee4:	mvnle	r2, r0, lsl #18
   17ee8:	andcs	r4, r5, #425984	; 0x68000
   17eec:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
   17ef0:			; <UNDEFINED> instruction: 0xf7ea4478
   17ef4:	stmdavs	r9!, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17ef8:	mrc2	7, 2, pc, cr8, cr15, {7}
   17efc:	andcs	r4, r5, #376832	; 0x5c000
   17f00:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   17f04:			; <UNDEFINED> instruction: 0xf7ea4478
   17f08:	stmdbvc	r1!, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17f0c:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   17f10:	andcs	r4, r5, #20, 18	; 0x50000
   17f14:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   17f18:			; <UNDEFINED> instruction: 0xf7ea4478
   17f1c:	stmdbvc	r1!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17f20:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   17f24:	andcs	r4, r5, #278528	; 0x44000
   17f28:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   17f2c:			; <UNDEFINED> instruction: 0xf7ea4478
   17f30:	stmdavs	r9!, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17f34:	mrc2	7, 1, pc, cr10, cr15, {7}
   17f38:	andseq	fp, r2, r6, ror #15
   17f3c:	andeq	sp, r0, r6, lsr r5
   17f40:	andeq	sp, r0, r4, lsr r5
   17f44:	andeq	r3, r1, lr, lsl #25
   17f48:	andeq	r4, r1, r8, asr #8
   17f4c:	andeq	r3, r1, r0, lsl ip
   17f50:	andeq	r4, r1, r6, ror r3
   17f54:	andeq	r3, r1, sl, lsr #22
   17f58:	andeq	r4, r1, r4, lsr #6
   17f5c:	andeq	r3, r1, r6, lsl #23
   17f60:	andeq	r4, r1, r0, lsl r3
   17f64:	andeq	r3, r1, r6, asr fp
   17f68:	strdeq	r4, [r1], -ip
   17f6c:	andeq	r3, r1, sl, lsl #22
   17f70:	andeq	r4, r1, r8, ror #5
   17f74:	blmi	8aa800 <fchmod@plt+0x8a73bc>
   17f78:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   17f7c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   17f80:	strmi	r4, [r5], -ip, lsl #12
   17f84:	movwls	r6, #6171	; 0x181b
   17f88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17f8c:	ldm	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f90:	strbtmi	r2, [r9], -r0, lsl #4
   17f94:	strmi	r6, [r6], -r2
   17f98:			; <UNDEFINED> instruction: 0xf7ea4620
   17f9c:	bls	53b64 <fchmod@plt+0x50720>
   17fa0:	andle	r4, r5, r2, lsr #5
   17fa4:	svceq	0x00c37812
   17fa8:	svclt	0x00182a00
   17fac:	cmnlt	r3, r1, lsl #6
   17fb0:	andcs	r6, r5, #2818048	; 0x2b0000
   17fb4:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   17fb8:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   17fbc:			; <UNDEFINED> instruction: 0xf7ea4478
   17fc0:	stmdavs	r9!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   17fc4:			; <UNDEFINED> instruction: 0xf7ff4622
   17fc8:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   17fcc:	mvnle	r2, r0, lsl #22
   17fd0:	blmi	2ea810 <fchmod@plt+0x2e73cc>
   17fd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17fd8:	blls	72048 <fchmod@plt+0x6ec04>
   17fdc:	qaddle	r4, sl, fp
   17fe0:	ldcllt	0, cr11, [r0, #-8]!
   17fe4:	stmdami	fp, {r1, r3, r8, fp, lr}
   17fe8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17fec:	svc	0x0062f7ea
   17ff0:	strtmi	r7, [r2], -r9, lsr #18
   17ff4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   17ff8:	svc	0x0068f7ea
   17ffc:	strdeq	r7, [r2], -r0
   18000:	andeq	r0, r0, r4, lsr #5
   18004:	andeq	r3, r1, r6, lsl #22
   18008:	andeq	r4, r1, r8, asr r2
   1800c:	muleq	r2, r4, ip
   18010:	strdeq	r3, [r1], -ip
   18014:	andeq	r4, r1, sl, lsr #4
   18018:			; <UNDEFINED> instruction: 0x4604b510
   1801c:	andcs	r4, r5, #81920	; 0x14000
   18020:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   18024:			; <UNDEFINED> instruction: 0xf7ea4478
   18028:	stmdavs	r1!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
   1802c:			; <UNDEFINED> instruction: 0x4010e8bd
   18030:	ldmdalt	ip!, {r0, r1, ip, sp, lr, pc}
   18034:	andeq	r3, r1, r6, ror #21
   18038:	strdeq	r4, [r1], -r0
   1803c:			; <UNDEFINED> instruction: 0x4604b530
   18040:	addlt	r4, r3, pc, lsl #26
   18044:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   18048:	svclt	0x00182b00
   1804c:	tstle	r2, r0, lsl #16
   18050:	andlt	r6, r3, r8, rrx
   18054:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
   18058:	stmdami	fp, {r0, r2, r9, sp}
   1805c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18060:	svc	0x0028f7ea
   18064:	stmdbvc	r1!, {r0, r2, r3, r5, r6, fp, sp, lr}
   18068:	stmdbvc	fp!, {r1, r5, fp, sp, lr}
   1806c:	stmdavs	ip!, {r8, fp, sp}
   18070:	tstcs	r8, r8, lsl #30
   18074:	strls	r2, [r0], #-2816	; 0xfffff500
   18078:	movwcs	fp, #36616	; 0x8f08
   1807c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   18080:			; <UNDEFINED> instruction: 0x0012b4fc
   18084:	andeq	r3, r1, r4, asr #21
   18088:			; <UNDEFINED> instruction: 0x000141b6
   1808c:	blmi	56a8e4 <fchmod@plt+0x5674a0>
   18090:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   18094:	strmi	fp, [ip], -r5, lsl #1
   18098:			; <UNDEFINED> instruction: 0x460558d3
   1809c:	strtmi	r4, [r0], -r9, ror #12
   180a0:	movwls	r6, #14363	; 0x381b
   180a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   180a8:	cdp2	0, 2, cr15, cr6, cr2, {0}
   180ac:	bmi	3c45d4 <fchmod@plt+0x3c1190>
   180b0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   180b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   180b8:	subsmi	r9, sl, r3, lsl #22
   180bc:	andlt	sp, r5, sp, lsl #2
   180c0:	stmdbmi	sl, {r4, r5, r8, sl, fp, ip, sp, pc}
   180c4:	stmdami	sl, {r0, r2, r9, sp}
   180c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   180cc:	cdp	7, 15, cr15, cr2, cr10, {7}
   180d0:	blls	b217c <fchmod@plt+0xaed38>
   180d4:			; <UNDEFINED> instruction: 0xf7ff4622
   180d8:			; <UNDEFINED> instruction: 0xf7eafd69
   180dc:	svclt	0x0000eef8
   180e0:	ldrdeq	r7, [r2], -r8
   180e4:	andeq	r0, r0, r4, lsr #5
   180e8:			; <UNDEFINED> instruction: 0x00027bb6
   180ec:	andeq	r3, r1, r8, lsl #21
   180f0:	andeq	r4, r1, sl, asr #2
   180f4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   180f8:			; <UNDEFINED> instruction: 0x47707018
   180fc:	andeq	r7, r2, sl, lsr #31
   18100:	andcs	fp, r0, r8, lsl #10
   18104:	ldmdb	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18108:	stmdami	pc, {r4, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1810c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   18110:			; <UNDEFINED> instruction: 0xf7eb2001
   18114:	stmdacs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   18118:	stmdami	ip, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   1811c:			; <UNDEFINED> instruction: 0xf7ea4478
   18120:	tstlt	r0, r8, lsl #31
   18124:	blcs	36138 <fchmod@plt+0x32cf4>
   18128:	stmdami	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   1812c:			; <UNDEFINED> instruction: 0xf7ea4478
   18130:	smlawblt	r8, r0, pc, lr	; <UNPREDICTABLE>
   18134:	blcs	36148 <fchmod@plt+0x32d04>
   18138:	stmdami	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   1813c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   18140:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   18144:	svclt	0x0000bd08
   18148:	muleq	r0, r0, fp
   1814c:	andeq	sp, r0, r4, lsl #23
   18150:	andeq	r3, r1, r4, ror #20
   18154:	andeq	r3, r1, ip, asr #20
   18158:	andeq	r3, r1, r6, asr #20
   1815c:			; <UNDEFINED> instruction: 0x21a44a4c
   18160:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
   18164:	mvnsmi	lr, #737280	; 0xb4000
   18168:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   1816c:	andcs	fp, r1, r7, lsr #1
   18170:	ldmdavs	fp, {r0, r3, r6, r9, sl, fp, lr}
   18174:			; <UNDEFINED> instruction: 0xf04f9325
   18178:			; <UNDEFINED> instruction: 0xf7ff0300
   1817c:	ldrbtmi	pc, [lr], #-2323	; 0xfffff6ed	; <UNPREDICTABLE>
   18180:	andcs	r4, r0, r4, lsl #12
   18184:	ldm	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18188:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1818c:	eorvc	sp, r3, sp, asr r1
   18190:			; <UNDEFINED> instruction: 0xf7ff6065
   18194:	stmdbmi	r1, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   18198:			; <UNDEFINED> instruction: 0x46074479
   1819c:	stcl	7, cr15, [r2, #936]!	; 0x3a8
   181a0:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
   181a4:	ldmdblt	r8!, {r1, r4, fp, ip, sp, lr}^
   181a8:	stmdblt	sl, {r5, ip, sp, lr}
   181ac:	eorvc	r2, r3, r0, lsl #6
   181b0:	blmi	e2aaa8 <fchmod@plt+0xe27664>
   181b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   181b8:	blls	972228 <fchmod@plt+0x96ede4>
   181bc:	qdaddle	r4, sl, fp
   181c0:	eorlt	r4, r7, r0, lsr #12
   181c4:	mvnshi	lr, #12386304	; 0xbd0000
   181c8:	rscle	r2, pc, r0, lsl #20
   181cc:	blcs	36260 <fchmod@plt+0x32e1c>
   181d0:			; <UNDEFINED> instruction: 0xf10dd0ee
   181d4:			; <UNDEFINED> instruction: 0xf1040808
   181d8:			; <UNDEFINED> instruction: 0xf7ff009c
   181dc:	addcs	pc, ip, #3260416	; 0x31c000
   181e0:	strbmi	r2, [r0], -r0, lsl #2
   181e4:	svc	0x00d8f7ea
   181e8:			; <UNDEFINED> instruction: 0xf7eba803
   181ec:			; <UNDEFINED> instruction: 0xf104e840
   181f0:	strbmi	r0, [r1], -ip, lsl #4
   181f4:			; <UNDEFINED> instruction: 0xf04f200d
   181f8:			; <UNDEFINED> instruction: 0xf04f0801
   181fc:			; <UNDEFINED> instruction: 0xf8cd0900
   18200:			; <UNDEFINED> instruction: 0xf8cd8008
   18204:			; <UNDEFINED> instruction: 0xf7ea908c
   18208:			; <UNDEFINED> instruction: 0xf003eec0
   1820c:			; <UNDEFINED> instruction: 0x4602f9f3
   18210:	tstlt	r8, #160	; 0xa0
   18214:			; <UNDEFINED> instruction: 0xf7ff4640
   18218:	strbmi	pc, [r1], -sp, lsr #18	; <UNPREDICTABLE>
   1821c:	addseq	pc, r8, r4, asr #17
   18220:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
   18224:			; <UNDEFINED> instruction: 0xf946f7ff
   18228:			; <UNDEFINED> instruction: 0x009cf8d4
   1822c:	ldm	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18230:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
   18234:	ldm	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18238:			; <UNDEFINED> instruction: 0x464b481b
   1823c:	strbmi	r4, [r9], -sl, asr #12
   18240:	stmdavs	r0, {r4, r5, fp, ip, lr}
   18244:	svc	0x00a0f7ea
   18248:			; <UNDEFINED> instruction: 0x2001e7b2
   1824c:	ldm	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18250:	svclt	0x00181e03
   18254:	ldr	r2, [sl, r1, lsl #6]
   18258:	cdp	7, 3, cr15, cr8, cr10, {7}
   1825c:	ldmdbmi	r3, {r0, ip, pc}
   18260:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   18264:			; <UNDEFINED> instruction: 0xf7ea4478
   18268:	bls	93fd0 <fchmod@plt+0x90b8c>
   1826c:			; <UNDEFINED> instruction: 0x009cf8d4
   18270:			; <UNDEFINED> instruction: 0xf7ff4611
   18274:			; <UNDEFINED> instruction: 0xf8d4f91f
   18278:			; <UNDEFINED> instruction: 0xf7eb009c
   1827c:			; <UNDEFINED> instruction: 0xf8d4e8b6
   18280:			; <UNDEFINED> instruction: 0xf7eb00a0
   18284:			; <UNDEFINED> instruction: 0x4629e8b2
   18288:			; <UNDEFINED> instruction: 0xf7fa4638
   1828c:	svclt	0x0000f967
   18290:	andeq	r7, r2, r6, lsl #22
   18294:	andeq	r0, r0, r4, lsr #5
   18298:	andeq	r7, r2, sl, ror #21
   1829c:	andeq	sp, r0, r4, lsl #22
   182a0:	strdeq	r7, [r2], -lr
   182a4:			; <UNDEFINED> instruction: 0x00027ab4
   182a8:	andeq	r0, r0, r4, lsr #6
   182ac:	andeq	r3, r1, r6, lsr r9
   182b0:	andeq	r3, r1, ip, lsr r9
   182b4:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   182b8:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   182bc:	strmi	r2, [r4], -r1, lsl #2
   182c0:			; <UNDEFINED> instruction: 0x0098f8d0
   182c4:			; <UNDEFINED> instruction: 0xf8f6f7ff
   182c8:	ldrdne	lr, [r1], -r4
   182cc:			; <UNDEFINED> instruction: 0xf0032202
   182d0:			; <UNDEFINED> instruction: 0xf104f9bf
   182d4:	andcs	r0, r0, #12, 2
   182d8:			; <UNDEFINED> instruction: 0xf7ea200d
   182dc:			; <UNDEFINED> instruction: 0x4620ee56
   182e0:			; <UNDEFINED> instruction: 0x4010e8bd
   182e4:	stclt	7, cr15, [r6, #936]	; 0x3a8
   182e8:	ldrbmi	lr, [r0, sp, lsr #18]!
   182ec:	mcrrmi	6, 8, r4, r7, cr8
   182f0:	blmi	1204508 <fchmod@plt+0x12010c4>
   182f4:	stmibvs	sp, {r0, r7, r9, sl, lr}^
   182f8:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
   182fc:			; <UNDEFINED> instruction: 0x4692447b
   18300:	and	r2, r4, r7, lsl #14
   18304:	svccc	0x0014f854
   18308:	movtlt	r3, #46340	; 0xb504
   1830c:	adcsmi	r6, lr, #6750208	; 0x670000
   18310:			; <UNDEFINED> instruction: 0xf8d8d1f8
   18314:	ldrmi	r1, [r8], -r0
   18318:			; <UNDEFINED> instruction: 0xf7ea4632
   1831c:	stmdacs	r0, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   18320:	stmdavs	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}
   18324:	eorvs	r1, sl, sl, asr ip
   18328:	cmple	ip, r0, lsl #22
   1832c:	andeq	pc, r8, r8, lsl #2
   18330:			; <UNDEFINED> instruction: 0xf0059003
   18334:			; <UNDEFINED> instruction: 0xf8d8fd67
   18338:			; <UNDEFINED> instruction: 0xf8d82018
   1833c:	stmdals	r3, {r2, ip}
   18340:	cdp2	0, 2, cr15, cr12, cr5, {0}
   18344:			; <UNDEFINED> instruction: 0xf0059803
   18348:	strls	pc, [r0], #-3643	; 0xfffff1c5
   1834c:			; <UNDEFINED> instruction: 0xf8d8464a
   18350:	stmiavs	r4!, {r4, ip, sp}
   18354:	ldrdeq	lr, [r0, -sl]
   18358:	andlt	r4, r4, r0, lsr #15
   1835c:			; <UNDEFINED> instruction: 0x87f0e8bd
   18360:	stclle	14, cr2, [ip, #-4]
   18364:	ldrdcc	pc, [r4], -sl
   18368:	cmplt	r4, #220, 22	; 0x37000
   1836c:	ldrdvc	pc, [r0], -r8
   18370:	ldrmi	lr, [ip], -r0
   18374:	ldrtmi	r6, [r2], -r5, ror #16
   18378:			; <UNDEFINED> instruction: 0x46284639
   1837c:	cdp	7, 14, cr15, cr10, cr10, {7}
   18380:	strtmi	fp, [r8], -r0, lsr #18
   18384:	cdp	7, 11, cr15, cr4, cr10, {7}
   18388:	andsle	r4, sp, r6, lsl #5
   1838c:	blcs	32420 <fchmod@plt+0x2efdc>
   18390:	andcs	sp, ip, pc, ror #3
   18394:			; <UNDEFINED> instruction: 0xf968f7ff
   18398:			; <UNDEFINED> instruction: 0x1014f8d8
   1839c:			; <UNDEFINED> instruction: 0xf8d84605
   183a0:			; <UNDEFINED> instruction: 0xf7ff0000
   183a4:			; <UNDEFINED> instruction: 0xf8d8fa15
   183a8:	rsbvs	r1, r8, r8, lsl r0
   183ac:	ldrdeq	pc, [r4], -r8
   183b0:	blx	3d63b4 <fchmod@plt+0x3d2f70>
   183b4:	eorvs	r2, fp, r0, lsl #6
   183b8:	eorvs	r6, r5, r8, lsr #1
   183bc:	pop	{r2, ip, sp, pc}
   183c0:			; <UNDEFINED> instruction: 0xf10387f0
   183c4:			; <UNDEFINED> instruction: 0xe7e4043c
   183c8:	andcs	r4, r5, #294912	; 0x48000
   183cc:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   183d0:			; <UNDEFINED> instruction: 0xf7ea4478
   183d4:			; <UNDEFINED> instruction: 0xf8d8ed70
   183d8:			; <UNDEFINED> instruction: 0xf8d83000
   183dc:			; <UNDEFINED> instruction: 0x46012014
   183e0:			; <UNDEFINED> instruction: 0xf0004648
   183e4:	stmdbmi	sp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   183e8:	stmdami	sp, {r0, r2, r9, sp}
   183ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   183f0:	stcl	7, cr15, [r0, #-936]!	; 0xfffffc58
   183f4:	strmi	r6, [r1], -r2, lsr #16
   183f8:			; <UNDEFINED> instruction: 0xf0004648
   183fc:	stmdbmi	r9, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   18400:	stmdami	r9, {r0, r2, r9, sp}
   18404:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18408:	svclt	0x0000e7e3
   1840c:	andeq	r7, r2, r0, ror r5
   18410:	andeq	r3, r1, ip, lsr #17
   18414:	andeq	r3, r1, lr, lsr #16
   18418:	andeq	r3, r1, r4, asr #28
   1841c:	andeq	r3, r1, r4, asr #15
   18420:	andeq	r3, r1, r6, lsr #28
   18424:	andeq	r3, r1, ip, asr #15
   18428:	andeq	r3, r1, lr, lsl #28
   1842c:			; <UNDEFINED> instruction: 0x4606b570
   18430:			; <UNDEFINED> instruction: 0x46142034
   18434:			; <UNDEFINED> instruction: 0xf7fe460d
   18438:	movwcs	pc, #4013	; 0xfad	; <UNPREDICTABLE>
   1843c:	movwcc	lr, #10688	; 0x29c0
   18440:	streq	r6, [r3, r3, lsl #2]!
   18444:			; <UNDEFINED> instruction: 0xf004bf48
   18448:	addvs	r0, r6, #67108864	; 0x4000000
   1844c:	mvnmi	fp, #344	; 0x158
   18450:	movweq	pc, #12739	; 0x31c3	; <UNPREDICTABLE>
   18454:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   18458:	andvs	r6, r3, r4, asr #32
   1845c:	stmib	r0, {r8, r9, sp}^
   18460:	stmib	r0, {r0, r1, r3, r8, r9, ip, lr}^
   18464:	ldcllt	3, cr3, [r0, #-20]!	; 0xffffffec
   18468:	strbeq	fp, [sl, #1392]	; 0x570
   1846c:			; <UNDEFINED> instruction: 0x460d4e18
   18470:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   18474:	stmdavc	r3, {r1, r8, sl, ip, lr, pc}
   18478:	andsle	r2, r7, sp, lsr #22
   1847c:	strtmi	r2, [r0], -r0, lsl #2
   18480:	stcl	7, cr15, [r4, #936]	; 0x3a8
   18484:	strmi	r1, [r1], -r3, asr #24
   18488:			; <UNDEFINED> instruction: 0xf045d018
   1848c:	strtmi	r0, [r0], -r0, lsl #5
   18490:			; <UNDEFINED> instruction: 0xffccf7ff
   18494:	andcs	r4, r1, #960	; 0x3c0
   18498:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   1849c:	msreq	CPSR_fs, #0, 2
   184a0:	ldmdbpl	r0!, {r2, r9, sl, lr}^
   184a4:			; <UNDEFINED> instruction: 0xf800f7fe
   184a8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   184ac:	stmdbcs	r0, {r0, r6, fp, ip, sp, lr}
   184b0:	strtmi	sp, [sl], -r4, ror #3
   184b4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   184b8:	svclt	0x00b8f7ff
   184bc:	andcs	r4, r5, #98304	; 0x18000
   184c0:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   184c4:			; <UNDEFINED> instruction: 0xf7ea4478
   184c8:			; <UNDEFINED> instruction: 0x4621ecf6
   184cc:	mcr2	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   184d0:	strdeq	r7, [r2], -r6
   184d4:	andeq	r0, r0, ip, lsr r3
   184d8:	andeq	r3, r1, sl, ror #14
   184dc:	andeq	r3, r1, r0, asr sp
   184e0:			; <UNDEFINED> instruction: 0x4604b5f0
   184e4:	adclt	r4, r9, pc, lsr sp
   184e8:	bge	32b1ec <fchmod@plt+0x327da8>
   184ec:	bvs	ff8696e8 <fchmod@plt+0xff8662a4>
   184f0:	stmiapl	fp!, {r0, r1, sp}^
   184f4:			; <UNDEFINED> instruction: 0x9327681b
   184f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   184fc:	ldc	7, cr15, [r8, #-936]!	; 0xfffffc58
   18500:	suble	r3, pc, r1
   18504:			; <UNDEFINED> instruction: 0xf4039b10
   18508:			; <UNDEFINED> instruction: 0xf5b34370
   1850c:	eorle	r5, r3, r0, lsl #31
   18510:			; <UNDEFINED> instruction: 0x0118e9dd
   18514:			; <UNDEFINED> instruction: 0xf1712801
   18518:	ble	399120 <fchmod@plt+0x395cdc>
   1851c:	rsbvs	r2, r3, #0, 6
   18520:	eorvs	r4, r3, #24, 12	; 0x1800000
   18524:	blmi	c2adf0 <fchmod@plt+0xc279ac>
   18528:	mvnvs	r4, sl, ror r4
   1852c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18530:	subsmi	r9, sl, r7, lsr #22
   18534:	eorlt	sp, r9, r4, lsr r1
   18538:			; <UNDEFINED> instruction: 0xf7febdf0
   1853c:	bls	6581f0 <fchmod@plt+0x654dac>
   18540:	eorvs	r4, r0, #1048576	; 0x100000
   18544:			; <UNDEFINED> instruction: 0xf7fe6ae0
   18548:	stmdacs	r0, {r0, r4, r8, fp, ip, sp, lr, pc}
   1854c:	bvs	84f224 <fchmod@plt+0x84bde0>
   18550:	strmi	r9, [r3], #-2840	; 0xfffff4e8
   18554:	strb	r6, [r5, r3, ror #4]!
   18558:	blge	260d60 <fchmod@plt+0x25d91c>
   1855c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   18560:	stcge	3, cr9, [r6, #-16]
   18564:	ldrmi	r2, [r1], -r1, lsl #6
   18568:	movwpl	lr, #2509	; 0x9cd
   1856c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   18570:	stmib	sp, {r2, r8, r9, sp}^
   18574:	bvs	ff832184 <fchmod@plt+0xff82ed40>
   18578:	andcs	lr, r6, #3358720	; 0x334000
   1857c:			; <UNDEFINED> instruction: 0xf7f99208
   18580:	stmdacs	r0, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   18584:			; <UNDEFINED> instruction: 0xf1714606
   18588:	blle	7d9190 <fchmod@plt+0x7d5d4c>
   1858c:			; <UNDEFINED> instruction: 0xf0054628
   18590:			; <UNDEFINED> instruction: 0x4628fd17
   18594:	stc2l	0, cr15, [r6, #-20]!	; 0xffffffec
   18598:	stmib	r4, {r1, r2, sl, lr}^
   1859c:	strb	r0, [r1, r8, lsl #12]
   185a0:	ldc	7, cr15, [r4], {234}	; 0xea
   185a4:	andcs	r4, r5, #294912	; 0x48000
   185a8:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   185ac:			; <UNDEFINED> instruction: 0xf7ea4478
   185b0:	bvs	fe8937c0 <fchmod@plt+0xfe89037c>
   185b4:	mrc2	7, 0, pc, cr6, cr13, {7}
   185b8:	andcs	r4, r5, #245760	; 0x3c000
   185bc:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   185c0:			; <UNDEFINED> instruction: 0xf7ea4478
   185c4:	bvs	fe8937ac <fchmod@plt+0xfe890368>
   185c8:	mcr2	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   185cc:	andcs	r4, r5, #12, 18	; 0x30000
   185d0:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
   185d4:			; <UNDEFINED> instruction: 0xf7ea4478
   185d8:	bvs	fe893798 <fchmod@plt+0xfe890354>
   185dc:			; <UNDEFINED> instruction: 0xf7fd9a0b
   185e0:	svclt	0x0000fde3
   185e4:	andeq	r7, r2, ip, ror r7
   185e8:	andeq	r0, r0, r4, lsr #5
   185ec:	andeq	r7, r2, r0, asr #14
   185f0:			; <UNDEFINED> instruction: 0x000136ba
   185f4:	andeq	r3, r1, r8, ror #24
   185f8:	strdeq	r3, [r1], -r2
   185fc:	andeq	r3, r1, r4, asr ip
   18600:			; <UNDEFINED> instruction: 0x000136ba
   18604:	andeq	r3, r1, r0, asr #24
   18608:	svcmi	0x00f8e92d
   1860c:			; <UNDEFINED> instruction: 0xf8d44604
   18610:	bvs	486a8 <fchmod@plt+0x45264>
   18614:	vrshl.s8	d20, d4, d16
   18618:	strmi	r8, [lr], -sl, lsl #2
   1861c:			; <UNDEFINED> instruction: 0x469a4691
   18620:	blvs	910640 <fchmod@plt+0x90d1fc>
   18624:			; <UNDEFINED> instruction: 0xf1034560
   18628:			; <UNDEFINED> instruction: 0x63230301
   1862c:	rscshi	pc, pc, r0
   18630:	eorvs	r3, r0, #1
   18634:	stcpl	8, cr15, [r1], {16}
   18638:	mvneq	pc, #5
   1863c:	rscsle	r2, r0, sl, lsl #22
   18640:			; <UNDEFINED> instruction: 0xf0804560
   18644:			; <UNDEFINED> instruction: 0xf8df80f4
   18648:	svcmi	0x0093824c
   1864c:	ldrbtmi	r4, [pc], #-1272	; 18654 <fchmod@plt+0x15210>
   18650:			; <UNDEFINED> instruction: 0xf1004560
   18654:	ldrshtvs	r3, [r3], -pc
   18658:	rsc	sp, fp, ip, lsl #6
   1865c:	nopeq	{37}	; 0x25
   18660:	blcs	6b2ef0 <fchmod@plt+0x6afaac>
   18664:	bvs	188c750 <fchmod@plt+0x188930c>
   18668:	eorvs	r1, r3, #21248	; 0x5300
   1866c:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
   18670:	sbcshi	pc, r6, r0, lsl #1
   18674:	strtmi	r2, [r8], -r4, lsl #2
   18678:	mrc2	7, 2, pc, cr4, cr9, {7}
   1867c:	rscle	r2, sp, r0, lsl #16
   18680:	ldmdavs	r1!, {r1, r5, r9, fp, sp, lr}
   18684:	blcc	5efd8 <fchmod@plt+0x5bb94>
   18688:	blcs	30c5c <fchmod@plt+0x2d818>
   1868c:	sbcshi	pc, r4, r0
   18690:	blcs	b766c4 <fchmod@plt+0xb73280>
   18694:	rscshi	pc, r8, r0
   18698:	addsmi	r6, r3, #405504	; 0x63000
   1869c:	rsc	sp, sp, lr, lsl #16
   186a0:	strtmi	r2, [r8], -r4, lsl #2
   186a4:	mrc2	7, 1, pc, cr14, cr9, {7}
   186a8:	bicslt	r4, r0, r3, lsl #13
   186ac:	ldrdcs	lr, [r8, -r4]
   186b0:	eorvs	r1, r3, #21248	; 0x5300
   186b4:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
   186b8:	rschi	pc, r0, r0, lsl #1
   186bc:	mvnle	r2, sl, lsl #26
   186c0:	andcs	r4, r5, #1933312	; 0x1d8000
   186c4:	ldrbtmi	r4, [r9], #-2166	; 0xfffff78a
   186c8:			; <UNDEFINED> instruction: 0xf7ea4478
   186cc:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   186d0:			; <UNDEFINED> instruction: 0x46016972
   186d4:			; <UNDEFINED> instruction: 0xf0004620
   186d8:	ldmdavs	r1!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
   186dc:	blcc	5f030 <fchmod@plt+0x5bbec>
   186e0:	ldmib	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   186e4:	addsmi	r3, r3, #8, 4	; 0x80000000
   186e8:	sbchi	pc, r8, r0, lsl #1
   186ec:			; <UNDEFINED> instruction: 0xf0002d1a
   186f0:	ldccs	0, cr8, [sl, #-764]!	; 0xfffffd04
   186f4:	adcshi	pc, r6, r0, asr #32
   186f8:	eorvs	r1, r1, #22784	; 0x5900
   186fc:	stccs	8, cr7, [sl, #-116]	; 0xffffff8c
   18700:	addhi	pc, fp, r0
   18704:	strtmi	r2, [r8], -r4, lsl #2
   18708:	mcr2	7, 0, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
   1870c:	andcc	lr, r8, #212, 18	; 0x350000
   18710:	addsmi	fp, sl, #56, 2
   18714:	stmdbmi	r3!, {r4, r5, r6, r7, fp, ip, lr, pc}^
   18718:	stmdami	r3!, {r0, r2, r9, sp}^
   1871c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18720:	addsmi	lr, r3, #55312384	; 0x34c0000
   18724:	lfmcs	f5, 1, [sl, #-988]	; 0xfffffc24
   18728:	addshi	pc, r6, r0
   1872c:	rsbsvs	r3, r3, r1, lsl #22
   18730:			; <UNDEFINED> instruction: 0xf1bbe030
   18734:	andle	r0, pc, r0, lsl #30
   18738:	andcs	r6, r5, #6488064	; 0x630000
   1873c:			; <UNDEFINED> instruction: 0xf140059b
   18740:	strbmi	r8, [r1], -r6, lsl #1
   18744:			; <UNDEFINED> instruction: 0xf7ea4638
   18748:	ldmdbvs	r2!, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   1874c:			; <UNDEFINED> instruction: 0x46016833
   18750:			; <UNDEFINED> instruction: 0xf0004620
   18754:	bvs	18d7ed8 <fchmod@plt+0x18d4a94>
   18758:	blvs	8f2fe4 <fchmod@plt+0x8efba0>
   1875c:			; <UNDEFINED> instruction: 0xf1034291
   18760:			; <UNDEFINED> instruction: 0x63230301
   18764:	sfmne	f5, 3, [fp], {46}	; 0x2e
   18768:	addsmi	r6, sl, #805306370	; 0x30000002
   1876c:	stmdble	sl!, {r0, r2, r3, fp, ip, sp, lr}
   18770:	eorle	r2, r8, sl, lsl #26
   18774:	strtmi	r2, [r8], -r4, lsl #2
   18778:	ldc2l	7, cr15, [r4, #996]	; 0x3e4
   1877c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   18780:	ldmib	r4, {r0, r1, r4, r6, ip, lr, pc}^
   18784:	sfmcc	f5, 4, [r1, #-32]	; 0xffffffe0
   18788:	adcmi	r6, sl, #1342177282	; 0x50000002
   1878c:			; <UNDEFINED> instruction: 0x1c6bd90c
   18790:	stmdavc	sp!, {r0, r1, r5, r9, sp, lr}
   18794:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
   18798:	sbcle	r2, sl, sl, lsl #22
   1879c:	svceq	0x0000f1bb
   187a0:	bvs	98cbc8 <fchmod@plt+0x989784>
   187a4:	ldmle	r2!, {r1, r3, r5, r7, r9, lr}^
   187a8:	andcs	r4, r5, #64, 18	; 0x100000
   187ac:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
   187b0:			; <UNDEFINED> instruction: 0xe78a4478
   187b4:	tstcs	r4, r8, lsr #12
   187b8:	ldc2	7, cr15, [r4, #996]!	; 0x3e4
   187bc:	bvs	18b3058 <fchmod@plt+0x18afc14>
   187c0:	strb	r4, [r2, r3, lsl #13]!
   187c4:	ldmdavs	r1!, {r0, r1, r3, r9, sl, lr}^
   187c8:			; <UNDEFINED> instruction: 0x1e531a5a
   187cc:	stmdblt	fp!, {r0, r1, r4, r5, r7, r8, sp, lr}
   187d0:	ldmibvs	r3!, {r2, r3, sp, lr, pc}
   187d4:			; <UNDEFINED> instruction: 0x61b33b01
   187d8:	ldmdavs	r1!, {r0, r1, r6, r8, ip, sp, pc}^
   187dc:	tstcs	r4, fp, lsl #8
   187e0:	stceq	8, cr15, [r1], {19}
   187e4:	ldc2	7, cr15, [lr, #996]	; 0x3e4
   187e8:	mvnsle	r2, r0, lsl #16
   187ec:	ldrbmi	r4, [r2], -r0, lsr #12
   187f0:			; <UNDEFINED> instruction: 0x47c84631
   187f4:			; <UNDEFINED> instruction: 0x0c08e9d4
   187f8:	andle	r4, r4, #96, 10	; 0x18000000
   187fc:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
   18800:			; <UNDEFINED> instruction: 0xf47f2b0a
   18804:	stccs	15, cr10, [sl, #-148]	; 0xffffff6c
   18808:	blvs	908424 <fchmod@plt+0x904fe0>
   1880c:	andcs	r2, r1, r1
   18810:	svclt	0x0008181b
   18814:	pop	{r0, r1, r5, r8, r9, sp, lr}
   18818:	addmi	r8, sl, #248, 30	; 0x3e0
   1881c:	ldrb	sp, [sl, -r7, lsl #17]!
   18820:			; <UNDEFINED> instruction: 0x461a6831
   18824:	blcc	5f198 <fchmod@plt+0x5bd54>
   18828:	bvs	9124e8 <fchmod@plt+0x90f0a4>
   1882c:	andcs	lr, r0, fp, asr #15
   18830:	svchi	0x00f8e8bd
   18834:	cmnvs	r3, r0, lsl #6
   18838:	andcs	r4, r5, #491520	; 0x78000
   1883c:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
   18840:			; <UNDEFINED> instruction: 0xf7ea4478
   18844:			; <UNDEFINED> instruction: 0x4601eb38
   18848:			; <UNDEFINED> instruction: 0xf0004620
   1884c:	ldmdbmi	fp, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   18850:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
   18854:			; <UNDEFINED> instruction: 0xe7384478
   18858:	andcs	r4, r5, #425984	; 0x68000
   1885c:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
   18860:			; <UNDEFINED> instruction: 0xe7324478
   18864:	andcs	r4, r5, #409600	; 0x64000
   18868:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
   1886c:			; <UNDEFINED> instruction: 0xe72c4478
   18870:	andcs	r4, r5, #24, 18	; 0x60000
   18874:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
   18878:			; <UNDEFINED> instruction: 0xe7264478
   1887c:	andcs	r4, r5, #376832	; 0x5c000
   18880:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   18884:			; <UNDEFINED> instruction: 0xe7204478
   18888:	andcs	r4, r5, #360448	; 0x58000
   1888c:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   18890:			; <UNDEFINED> instruction: 0xe71a4478
   18894:	andeq	r3, r1, r8, lsr #15
   18898:	andeq	r3, r1, r6, asr #23
   1889c:	muleq	r1, r6, r7
   188a0:	andeq	r3, r1, ip, asr #22
   188a4:	andeq	r3, r1, r0, asr r6
   188a8:	strdeq	r3, [r1], -r6
   188ac:	andeq	r3, r1, sl, ror #12
   188b0:	andeq	r3, r1, r4, ror #20
   188b4:	muleq	r1, r6, r4
   188b8:	ldrdeq	r3, [r1], -r4
   188bc:	andeq	r3, r1, r2, lsr #11
   188c0:	andeq	r3, r1, r0, asr #19
   188c4:	andeq	r3, r1, r2, asr r5
   188c8:			; <UNDEFINED> instruction: 0x000139b4
   188cc:	ldrdeq	r3, [r1], -r6
   188d0:	andeq	r3, r1, r8, lsr #19
   188d4:	muleq	r1, lr, r4
   188d8:	muleq	r1, ip, r9
   188dc:	strdeq	r3, [r1], -sl
   188e0:	muleq	r1, r0, r9
   188e4:	andeq	r3, r1, sl, asr r4
   188e8:	andeq	r3, r1, r4, lsl #19
   188ec:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
   188f0:			; <UNDEFINED> instruction: 0x4604061b
   188f4:	stmibvs	r0!, {r3, sl, ip, lr, pc}^
   188f8:			; <UNDEFINED> instruction: 0xf7eab108
   188fc:			; <UNDEFINED> instruction: 0x4620ea7e
   18900:			; <UNDEFINED> instruction: 0x4010e8bd
   18904:	blt	1dd68b4 <fchmod@plt+0x1dd3470>
   18908:			; <UNDEFINED> instruction: 0xf7fd2001
   1890c:	bvs	ff8575d8 <fchmod@plt+0xff854194>
   18910:	stcl	7, cr15, [sl, #-936]!	; 0xfffffc58
   18914:	rscle	r2, lr, r0, lsl #16
   18918:	andcs	r4, r5, #4, 18	; 0x10000
   1891c:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   18920:			; <UNDEFINED> instruction: 0xf7ea4478
   18924:	bvs	fe89344c <fchmod@plt+0xfe890008>
   18928:	mrrc2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
   1892c:	andeq	r3, r1, r2, lsl #11
   18930:	strdeq	r3, [r1], -r4
   18934:			; <UNDEFINED> instruction: 0x4694b4f0
   18938:	cmnlt	r7, pc, lsl #16
   1893c:	strhlt	r6, [ip, #-140]	; 0xffffff74
   18940:			; <UNDEFINED> instruction: 0x5603e9d4
   18944:	rscsvs	fp, r5, r6, lsr r3
   18948:	smlattlt	r5, r5, r8, r6
   1894c:	stmiavs	r4!, {r1, r2, r3, r5, r8, sp, lr}
   18950:	mvnsle	r2, r0, lsl #24
   18954:	svccs	0x0000687f
   18958:			; <UNDEFINED> instruction: 0x4662d1f0
   1895c:			; <UNDEFINED> instruction: 0xf1bc2700
   18960:	eorle	r0, r2, r0, lsl #30
   18964:	mulsvs	r0, r4, r8
   18968:	ands	fp, fp, r4, ror #18
   1896c:	strbeq	pc, [r0, #262]!	; 0x106	; <UNPREDICTABLE>
   18970:	ldrdvs	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   18974:	strvs	lr, [r3, -r4, asr #19]
   18978:	tstlt	r6, lr, lsr #16
   1897c:	eorvs	r6, ip, r4, lsr r1
   18980:	cmnlt	ip, r4, lsr #17
   18984:	blcs	32b24 <fchmod@plt+0x2f6e0>
   18988:			; <UNDEFINED> instruction: 0xf106d1f0
   1898c:			; <UNDEFINED> instruction: 0xf8d605e4
   18990:	strb	r6, [pc, r4, ror #1]!
   18994:	tstlt	r3, r2, ror #16
   18998:	rscpl	pc, r0, r2, asr #17
   1899c:			; <UNDEFINED> instruction: 0xf8c2e7d5
   189a0:	ldrb	r5, [r2, r4, ror #1]
   189a4:	bcs	32af4 <fchmod@plt+0x2f6b0>
   189a8:	ldfltp	f5, [r0], #880	; 0x370
   189ac:	andgt	pc, r0, r1, asr #17
   189b0:	svclt	0x00004770
   189b4:	svcmi	0x00f0e92d
   189b8:	stc	6, cr4, [sp, #-16]!
   189bc:			; <UNDEFINED> instruction: 0xf04f8b06
   189c0:	stmdavs	r2, {r8, fp}^
   189c4:			; <UNDEFINED> instruction: 0x3740f8df
   189c8:			; <UNDEFINED> instruction: 0xf8df0792
   189cc:	rscslt	r2, r5, r0, asr #14
   189d0:	ldrbtmi	sl, [sl], #-3336	; 0xfffff2f8
   189d4:	sqtgee	f1, f3
   189d8:			; <UNDEFINED> instruction: 0x1734f8df
   189dc:	bcs	45420c <fchmod@plt+0x450dc8>
   189e0:	vmla.f32	s18, s18, s6
   189e4:	ldrbtmi	r5, [r9], #-2704	; 0xfffff570
   189e8:	bvs	fe454210 <fchmod@plt+0xfe450dcc>
   189ec:	beq	1254e28 <fchmod@plt+0x12519e4>
   189f0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   189f4:			; <UNDEFINED> instruction: 0xf04f9373
   189f8:			; <UNDEFINED> instruction: 0xf04f0300
   189fc:	stmib	sp, {r8, r9}^
   18a00:	stmib	sp, {r3, r8, r9, ip, sp}^
   18a04:	movwls	r3, #49930	; 0xc30a
   18a08:	movwcc	lr, #22981	; 0x59c5
   18a0c:			; <UNDEFINED> instruction: 0x3704f8df
   18a10:	svclt	0x005861ee
   18a14:	ldrbtmi	sl, [fp], #-3357	; 0xfffff2e3
   18a18:	stcge	15, cr11, [sp, #-288]!	; 0xfffffee0
   18a1c:	bcc	3d638 <fchmod@plt+0x3a1f4>
   18a20:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   18a24:	svclt	0x0018ae10
   18a28:	andls	r2, r2, #268435456	; 0x10000000
   18a2c:			; <UNDEFINED> instruction: 0xf8df447b
   18a30:	orrvs	r2, r5, ip, ror #13
   18a34:	bcc	45425c <fchmod@plt+0x450e18>
   18a38:	blge	1a9c28 <fchmod@plt+0x1a67e4>
   18a3c:	andsge	pc, r8, sp, asr #17
   18a40:	bcs	fe454270 <fchmod@plt+0xfe450e2c>
   18a44:	andsge	pc, r4, r0, asr #17
   18a48:	bcc	454274 <fchmod@plt+0x450e30>
   18a4c:	addscs	r6, r8, #93	; 0x5d
   18a50:	mufe	f2, f0, f0
   18a54:			; <UNDEFINED> instruction: 0xf7ea0a90
   18a58:	ldrtmi	lr, [r0], -r0, lsr #23
   18a5c:	blx	1f54a68 <fchmod@plt+0x1f51624>
   18a60:	bcc	4542cc <fchmod@plt+0x450e88>
   18a64:	bcs	4542cc <fchmod@plt+0x450e88>
   18a68:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
   18a6c:			; <UNDEFINED> instruction: 0xf7ff1a90
   18a70:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   18a74:	adchi	pc, r7, #0
   18a78:			; <UNDEFINED> instruction: 0xf1b99b02
   18a7c:	svclt	0x00080f00
   18a80:	blcs	21688 <fchmod@plt+0x1e244>
   18a84:	sbcshi	pc, r8, #64	; 0x40
   18a88:			; <UNDEFINED> instruction: 0x462068b3
   18a8c:	bcs	4542fc <fchmod@plt+0x450eb8>
   18a90:			; <UNDEFINED> instruction: 0xf0006859
   18a94:	stmdavs	r3!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   18a98:	strle	r0, [r4], #-1947	; 0xfffff865
   18a9c:			; <UNDEFINED> instruction: 0xf03369b3
   18aa0:			; <UNDEFINED> instruction: 0xf0000302
   18aa4:	mnfem	f0, #0.0
   18aa8:			; <UNDEFINED> instruction: 0xf1052a90
   18aac:			; <UNDEFINED> instruction: 0x46200114
   18ab0:			; <UNDEFINED> instruction: 0xff9af000
   18ab4:			; <UNDEFINED> instruction: 0x2668f8df
   18ab8:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   18abc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   18ac0:			; <UNDEFINED> instruction: 0xff92f000
   18ac4:			; <UNDEFINED> instruction: 0x265cf8df
   18ac8:	strtmi	r6, [r0], -r9, lsr #22
   18acc:			; <UNDEFINED> instruction: 0xf000447a
   18ad0:	stmdavs	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   18ad4:			; <UNDEFINED> instruction: 0xf140079f
   18ad8:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, pc}^
   18adc:	blcs	32d50 <fchmod@plt+0x2f90c>
   18ae0:	mvnhi	pc, r0
   18ae4:			; <UNDEFINED> instruction: 0xf0002b01
   18ae8:	blcs	138f48 <fchmod@plt+0x135b04>
   18aec:	stmiavs	fp!, {r0, r1, r8, ip, lr, pc}
   18af0:			; <UNDEFINED> instruction: 0xf0002b01
   18af4:	strtmi	r8, [r9], -r6, asr #5
   18af8:			; <UNDEFINED> instruction: 0xf0014650
   18afc:	stmdavs	sl!, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
   18b00:	cmnlt	sl, r8, lsr #2
   18b04:	ldmdblt	r3, {r0, r1, r4, r7, fp, sp, lr}
   18b08:	ldmvs	fp, {r0, r3, sp, lr, pc}
   18b0c:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
   18b10:	mvnsle	r2, r0, lsl #18
   18b14:	cmpvs	r9, r9, ror #17
   18b18:	blcs	32d8c <fchmod@plt+0x2f948>
   18b1c:	ldmdavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   18b20:	mvnle	r2, r0, lsl #20
   18b24:	ldrdgt	pc, [r4], -r4
   18b28:			; <UNDEFINED> instruction: 0xf01c69b3
   18b2c:	tstle	r9, r2, lsl #28
   18b30:	svcne	0x00996af2
   18b34:			; <UNDEFINED> instruction: 0xf0002a00
   18b38:	blcs	393c0 <fchmod@plt+0x35f7c>
   18b3c:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   18b40:	addhi	pc, r5, #64, 4
   18b44:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
   18b48:			; <UNDEFINED> instruction: 0xf0002f00
   18b4c:	cosne<illegal precision>	f0, f0
   18b50:	vpmax.s8	d2, d0, d3
   18b54:			; <UNDEFINED> instruction: 0xf8d68221
   18b58:	tstlt	sl, r8, asr #1
   18b5c:	blcs	67778 <fchmod@plt+0x64334>
   18b60:	subhi	pc, ip, #0, 4
   18b64:	svceq	0x0000f1be
   18b68:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
   18b6c:	blcs	72c00 <fchmod@plt+0x6f7bc>
   18b70:	ldmibvs	r1!, {r3, r8, r9, sl, fp, ip, sp, pc}
   18b74:	bicshi	pc, sp, r0
   18b78:	ldmdavs	r8, {r0, r1, r4, r5, r7, fp, sp, lr}^
   18b7c:	blx	4d4b8a <fchmod@plt+0x4d1746>
   18b80:	blcs	72c14 <fchmod@plt+0x6f7d0>
   18b84:	svclt	0x001c4680
   18b88:	strmi	r2, [r3], -r0
   18b8c:	tsthi	r0, r0	; <UNPREDICTABLE>
   18b90:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
   18b94:	strtmi	r2, [r4], r0, lsl #14
   18b98:	teqlt	sl, sl, lsl #18
   18b9c:	strcc	r6, [r1, -ip, asr #22]
   18ba0:	svclt	0x00182a01
   18ba4:	svclt	0x000c2c01
   18ba8:	movwcc	r3, #4097	; 0x1001
   18bac:	stmdbcs	r0, {r0, r3, r6, fp, sp, lr}
   18bb0:	blcs	8d380 <fchmod@plt+0x89f3c>
   18bb4:	vmax.u8	q2, q0, q10
   18bb8:			; <UNDEFINED> instruction: 0xf0038227
   18bbc:	stmdacs	r0, {r0, r8, r9}
   18bc0:	sadd16mi	fp, r8, r4
   18bc4:	stmdacs	r0, {sp}
   18bc8:	subshi	pc, r0, #64	; 0x40
   18bcc:			; <UNDEFINED> instruction: 0xf0014640
   18bd0:	adcsmi	pc, r8, #3522560	; 0x35c000
   18bd4:	eorhi	pc, r3, #64	; 0x40
   18bd8:	strbmi	r6, [r0], -r3, lsr #16
   18bdc:			; <UNDEFINED> instruction: 0xf0002b03
   18be0:	blcs	79234 <fchmod@plt+0x75df0>
   18be4:	cmphi	fp, r0	; <UNPREDICTABLE>
   18be8:			; <UNDEFINED> instruction: 0xf9caf001
   18bec:	stcle	8, cr2, [r3, #-4]
   18bf0:	blcs	72ea4 <fchmod@plt+0x6fa60>
   18bf4:	rsbhi	pc, r0, #64	; 0x40
   18bf8:	strbmi	r6, [r0], -r3, lsr #16
   18bfc:			; <UNDEFINED> instruction: 0xf0002b01
   18c00:			; <UNDEFINED> instruction: 0xf0018085
   18c04:	stmdacs	r1, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   18c08:	cmnle	pc, r0, asr #12
   18c0c:	blx	8d4c1a <fchmod@plt+0x8d17d6>
   18c10:	strmi	r6, [r7], -r3, asr #22
   18c14:	tstle	r3, r1, lsl #22
   18c18:	blcs	72ecc <fchmod@plt+0x6fa88>
   18c1c:	mvnhi	pc, r0
   18c20:	ldreq	r6, [r8, r3, ror #16]
   18c24:			; <UNDEFINED> instruction: 0xf107bf4c
   18c28:			; <UNDEFINED> instruction: 0xf107086c
   18c2c:	ldreq	r0, [r9], ip, lsr #16
   18c30:	addshi	pc, sp, r0, lsl #2
   18c34:	bcs	f2cc4 <fchmod@plt+0xef880>
   18c38:	addshi	pc, r9, r0
   18c3c:	ldmibvs	r1!, {r1, r4, r5, r6, r9, fp, sp, lr}^
   18c40:	subsle	r2, r5, r0, lsl #20
   18c44:	stmdacs	r0, {r4, fp, ip, sp, lr}
   18c48:			; <UNDEFINED> instruction: 0x0718d052
   18c4c:	ldmibvs	r8!, {r0, r1, r2, r3, r6, r8, sl, ip, lr, pc}^
   18c50:	suble	r2, ip, r0, lsl #16
   18c54:	stmdacs	r0, {fp, ip, sp, lr}
   18c58:	stmdbcs	r6, {r0, r3, r6, ip, lr, pc}
   18c5c:	ldmdbvs	sl!, {r1, ip, lr, pc}^
   18c60:	suble	r2, r9, r6, lsl #20
   18c64:	stmdavs	sl!, {r0, r6, r9, sl, lr}
   18c68:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   18c6c:			; <UNDEFINED> instruction: 0xf1054638
   18c70:			; <UNDEFINED> instruction: 0xf7ff0b40
   18c74:			; <UNDEFINED> instruction: 0x46c4fe5f
   18c78:	strbmi	r4, [r6], r8, lsr #13
   18c7c:	ldfeqd	f7, [r0], {12}
   18c80:			; <UNDEFINED> instruction: 0x000fe8be
   18c84:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
   18c88:			; <UNDEFINED> instruction: 0xf84c45de
   18c8c:			; <UNDEFINED> instruction: 0xf84c0c10
   18c90:			; <UNDEFINED> instruction: 0xf84c1c0c
   18c94:			; <UNDEFINED> instruction: 0xf84c2c08
   18c98:	mvnle	r3, r4, lsl #24
   18c9c:			; <UNDEFINED> instruction: 0xf0136863
   18ca0:			; <UNDEFINED> instruction: 0xf0000802
   18ca4:			; <UNDEFINED> instruction: 0x06db8094
   18ca8:			; <UNDEFINED> instruction: 0xf8d6bf5c
   18cac:			; <UNDEFINED> instruction: 0xf8c730b8
   18cb0:	blls	e4f78 <fchmod@plt+0xe1b34>
   18cb4:	andsvs	fp, pc, r3, lsl #2
   18cb8:			; <UNDEFINED> instruction: 0xf1096a22
   18cbc:	bvs	18db0c8 <fchmod@plt+0x18d7c84>
   18cc0:			; <UNDEFINED> instruction: 0xf4ff429a
   18cc4:	stmdage	sl, {r2, r6, r7, r9, sl, fp, sp, pc}
   18cc8:			; <UNDEFINED> instruction: 0xf9d4f005
   18ccc:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18cd0:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18cd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18cd8:	blls	1cf2d48 <fchmod@plt+0x1cef904>
   18cdc:			; <UNDEFINED> instruction: 0xf040405a
   18ce0:			; <UNDEFINED> instruction: 0x46488211
   18ce4:	ldc	0, cr11, [sp], #468	; 0x1d4
   18ce8:	pop	{r1, r2, r8, r9, fp, pc}
   18cec:	ldrshvs	r8, [sl, #240]!	; 0xf0
   18cf0:	adcsle	r2, r7, r6, lsl #18
   18cf4:	ldrtle	r0, [r2], #1818	; 0x71a
   18cf8:	ldmibvs	r3!, {r0, r3, r4, r5, r6, r8, sp, lr}^
   18cfc:	svclt	0x00182b05
   18d00:			; <UNDEFINED> instruction: 0xd1af6863
   18d04:	stmdavs	r3!, {r1, r4, r5, r9, fp, sp, lr}^
   18d08:			; <UNDEFINED> instruction: 0xe7ab61ba
   18d0c:			; <UNDEFINED> instruction: 0xf00168e9
   18d10:			; <UNDEFINED> instruction: 0x4607faf1
   18d14:			; <UNDEFINED> instruction: 0xf8dfe784
   18d18:	andcs	r1, r5, #20, 8	; 0x14000000
   18d1c:	ldreq	pc, [r0], #-2271	; 0xfffff721
   18d20:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18d24:	stmia	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18d28:	strcs	pc, [r8], #-2271	; 0xfffff721
   18d2c:			; <UNDEFINED> instruction: 0x4601447a
   18d30:			; <UNDEFINED> instruction: 0xf0004620
   18d34:	stmiavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   18d38:	stmdblt	r3!, {r0, r1, r3, r4, r7, fp, sp, lr}
   18d3c:			; <UNDEFINED> instruction: 0xf7f82001
   18d40:	stmvs	r3, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   18d44:	blcs	710ec <fchmod@plt+0x6dca8>
   18d48:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   18d4c:	blcs	73000 <fchmod@plt+0x6fbbc>
   18d50:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
   18d54:	andcs	r4, r5, #248, 18	; 0x3e0000
   18d58:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
   18d5c:			; <UNDEFINED> instruction: 0xf7ea4478
   18d60:	bmi	ffe13010 <fchmod@plt+0xffe0fbcc>
   18d64:			; <UNDEFINED> instruction: 0x4601447a
   18d68:			; <UNDEFINED> instruction: 0xf0004620
   18d6c:			; <UNDEFINED> instruction: 0xf108fabb
   18d70:	ldrbmi	r0, [r8], -ip, lsr #22
   18d74:	blx	9d4d90 <fchmod@plt+0x9d194c>
   18d78:			; <UNDEFINED> instruction: 0xf0402800
   18d7c:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, pc}^
   18d80:	ldmibvs	r1!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   18d84:			; <UNDEFINED> instruction: 0xf0002900
   18d88:	stmdavs	r3!, {r3, r5, r7, pc}
   18d8c:			; <UNDEFINED> instruction: 0xf43f2b01
   18d90:			; <UNDEFINED> instruction: 0xf00caef3
   18d94:	b	171bda4 <fchmod@plt+0x1718960>
   18d98:			; <UNDEFINED> instruction: 0xf47f0301
   18d9c:	ldmdbvs	r1!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
   18da0:	movwmi	r6, #47411	; 0xb933
   18da4:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   18da8:			; <UNDEFINED> instruction: 0xf0014628
   18dac:	uxtab	pc, r3, r5, ror #16	; <UNPREDICTABLE>
   18db0:			; <UNDEFINED> instruction: 0x460369b0
   18db4:			; <UNDEFINED> instruction: 0xf43f2800
   18db8:	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
   18dbc:	svclt	0x00182801
   18dc0:	svclt	0x000b2b01
   18dc4:	andcs	r2, r0, r1
   18dc8:	movwcs	r2, #4864	; 0x1300
   18dcc:	ldmdbvs	r1!, {r5, r6, r7, r9, sl, sp, lr, pc}
   18dd0:			; <UNDEFINED> instruction: 0xf0014638
   18dd4:			; <UNDEFINED> instruction: 0x4651f85f
   18dd8:			; <UNDEFINED> instruction: 0xf0014638
   18ddc:	ldmibvs	r1!, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
   18de0:			; <UNDEFINED> instruction: 0xf0014638
   18de4:	bge	6d6e48 <fchmod@plt+0x6d3a04>
   18de8:	msreq	CPSR_, #-1073741823	; 0xc0000001
   18dec:	ldrd	pc, [r8], #134	; 0x86
   18df0:			; <UNDEFINED> instruction: 0xf107ca07
   18df4:	stm	r3, {r2, r4, r5, r7, sl, fp}
   18df8:	ldmib	sp, {r0, r1, r2}^
   18dfc:			; <UNDEFINED> instruction: 0xf8c7013f
   18e00:			; <UNDEFINED> instruction: 0xf8c780b0
   18e04:	strmi	lr, [r3], -r0, asr #1
   18e08:	andeq	lr, r3, ip, lsl #17
   18e0c:	ldrb	fp, [r0, -r8, lsr #18]
   18e10:	ldmvs	fp, {r0, r1, r2, r3, r4, sp, lr}^
   18e14:			; <UNDEFINED> instruction: 0xf43f2b00
   18e18:	ldmdavs	r8, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
   18e1c:	rscsle	r4, r7, r0, asr r5
   18e20:			; <UNDEFINED> instruction: 0xf0012103
   18e24:	strtmi	pc, [r9], -sp, ror #25
   18e28:	strmi	r2, [r4], -r3, lsl #4
   18e2c:			; <UNDEFINED> instruction: 0xf0014650
   18e30:	blmi	ff15814c <fchmod@plt+0xff154d08>
   18e34:	mvnne	pc, r0, asr #4
   18e38:			; <UNDEFINED> instruction: 0xf103447b
   18e3c:	blmi	ff099694 <fchmod@plt+0xff096250>
   18e40:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   18e44:	stmiami	r1, {lr}^
   18e48:			; <UNDEFINED> instruction: 0xf7fd4478
   18e4c:	blcs	1971e8 <fchmod@plt+0x193da4>
   18e50:	msrhi	CPSR_sx, r0
   18e54:	ldrdcs	pc, [r8], #134	; 0x86
   18e58:			; <UNDEFINED> instruction: 0xf47f2a00
   18e5c:	blcs	1c4860 <fchmod@plt+0x1c141c>
   18e60:	msrhi	CPSR_s, r0
   18e64:	smlsdeq	r3, lr, sl, lr
   18e68:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
   18e6c:	blcs	33d20 <fchmod@plt+0x308dc>
   18e70:	ldmibmi	r7!, {r0, r1, r4, r5, ip, lr, pc}
   18e74:	ldmmi	r7!, {r0, r2, r9, sp}
   18e78:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18e7c:	ldmda	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18e80:	ldrbmi	r9, [r0], -r4
   18e84:	ldc2	0, cr15, [r2, #-4]
   18e88:	strmi	r9, [r2], -r4, lsl #18
   18e8c:			; <UNDEFINED> instruction: 0xf0004620
   18e90:			; <UNDEFINED> instruction: 0xf8d4fa41
   18e94:			; <UNDEFINED> instruction: 0x63afc004
   18e98:	cdpeq	0, 0, cr15, cr2, cr12, {0}
   18e9c:	ldmibvs	r3!, {r1, r5, r6, r9, sl, sp, lr, pc}
   18ea0:			; <UNDEFINED> instruction: 0xf47f2b00
   18ea4:			; <UNDEFINED> instruction: 0xf001aea1
   18ea8:	strt	pc, [r5], fp, ror #16
   18eac:	blcs	b3580 <fchmod@plt+0xb013c>
   18eb0:	svcge	0x0041f67f
   18eb4:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
   18eb8:			; <UNDEFINED> instruction: 0xf47f2b00
   18ebc:	stmibmi	r6!, {r0, r1, r4, r9, sl, fp, sp, pc}
   18ec0:	stmiami	r6!, {r0, r2, r9, sp}
   18ec4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18ec8:	svc	0x00f4f7e9
   18ecc:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
   18ed0:	strtmi	r4, [r0], -r1, lsl #12
   18ed4:	blx	7d4edc <fchmod@plt+0x7d1a98>
   18ed8:	ldmdbvs	r1!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   18edc:	cmnle	fp, r0, lsl #18
   18ee0:	blcc	b33b4 <fchmod@plt+0xaff70>
   18ee4:	ldmdble	sp, {r1, r8, r9, fp, sp}
   18ee8:	blcs	72f7c <fchmod@plt+0x6fb38>
   18eec:	svcge	0x0051f47f
   18ef0:	blcs	733c4 <fchmod@plt+0x6ff80>
   18ef4:	tstcs	r0, r8, lsl pc
   18ef8:			; <UNDEFINED> instruction: 0xf8d4d026
   18efc:			; <UNDEFINED> instruction: 0xf01cc004
   18f00:			; <UNDEFINED> instruction: 0xf43f0f02
   18f04:	ldrt	sl, [r7], -sp, asr #30
   18f08:			; <UNDEFINED> instruction: 0xf83af001
   18f0c:	strbmi	r2, [r0], -r1, lsl #16
   18f10:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
   18f14:	blcs	731c8 <fchmod@plt+0x6fd84>
   18f18:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
   18f1c:			; <UNDEFINED> instruction: 0xf99af001
   18f20:	ldrbt	r4, [sp], -r7, lsl #12
   18f24:			; <UNDEFINED> instruction: 0xf0004650
   18f28:	stmdavs	r3!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18f2c:	blcs	735f8 <fchmod@plt+0x701b4>
   18f30:	stmdbcs	r0, {r0, r1, r2, r4, r8, ip, lr, pc}
   18f34:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   18f38:	stmdbcs	r0, {r0, r4, r5, r6, r8, fp, sp, lr}
   18f3c:	ldmdbvs	r3!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   18f40:	svclt	0x00182b01
   18f44:	bicsle	r2, r8, r0, lsl #2
   18f48:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
   18f4c:	svclt	0x001c2b01
   18f50:	ldrdgt	pc, [r4], -r4
   18f54:	bicsle	r2, r2, r0, lsl #2
   18f58:	ldrbmi	r2, [r0], -r0, lsl #2
   18f5c:			; <UNDEFINED> instruction: 0xff9af000
   18f60:			; <UNDEFINED> instruction: 0xf8d469b1
   18f64:	ldr	ip, [r4, -r4]
   18f68:	eoreq	pc, ip, r5, lsl #2
   18f6c:			; <UNDEFINED> instruction: 0xf0054659
   18f70:	stmdacs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   18f74:	svcge	0x0003f6bf
   18f78:	stmdbcs	r1, {r0, r3, r5, r6, r8, sl, sp, lr, pc}
   18f7c:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
   18f80:	stclge	6, cr15, [r2, #252]!	; 0xfc
   18f84:	eoreq	pc, ip, #1073741825	; 0x40000001
   18f88:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   18f8c:	stm	r8, {r0, r1, r2, r9, fp, lr, pc}
   18f90:	svccs	0x00000007
   18f94:	svcge	0x005ef43f
   18f98:	andcs	r4, r5, #1867776	; 0x1c8000
   18f9c:	ldrbtmi	r4, [r9], #-2162	; 0xfffff78e
   18fa0:			; <UNDEFINED> instruction: 0xf7e94478
   18fa4:	andls	lr, r2, r8, lsl #31
   18fa8:			; <UNDEFINED> instruction: 0xf0014650
   18fac:	stmdbls	r2, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   18fb0:	strtmi	r4, [r0], -r2, lsl #12
   18fb4:			; <UNDEFINED> instruction: 0xf996f000
   18fb8:	blcs	7304c <fchmod@plt+0x6fc08>
   18fbc:	tstcs	r0, r8, lsl pc
   18fc0:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   18fc4:	stmdage	sl, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   18fc8:			; <UNDEFINED> instruction: 0xf854f005
   18fcc:			; <UNDEFINED> instruction: 0xf1b99b02
   18fd0:	svclt	0x00180f00
   18fd4:	blcs	21bdc <fchmod@plt+0x1e798>
   18fd8:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
   18fdc:	andcs	r4, r5, #1622016	; 0x18c000
   18fe0:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
   18fe4:			; <UNDEFINED> instruction: 0xf7e94478
   18fe8:	bvs	fe894d88 <fchmod@plt+0xfe891944>
   18fec:			; <UNDEFINED> instruction: 0xf8dcf7fd
   18ff0:	strbmi	r6, [r0], -r9, ror #17
   18ff4:			; <UNDEFINED> instruction: 0xf97ef001
   18ff8:	ldr	r4, [r1], -r7, lsl #12
   18ffc:	andcs	r4, r5, #1523712	; 0x174000
   19000:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
   19004:			; <UNDEFINED> instruction: 0xe7cc4478
   19008:	andcs	r4, r5, #92, 18	; 0x170000
   1900c:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
   19010:			; <UNDEFINED> instruction: 0xf7e94478
   19014:			; <UNDEFINED> instruction: 0x4601ef50
   19018:			; <UNDEFINED> instruction: 0xf0004620
   1901c:			; <UNDEFINED> instruction: 0xf8d8f963
   19020:	vst4.8	{d16-d19}, [pc], r4
   19024:	blmi	15f5708 <fchmod@plt+0x15f22c4>
   19028:	andls	r4, r0, r7, asr sl
   1902c:	ldmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
   19030:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   19034:			; <UNDEFINED> instruction: 0xfff0f7fc
   19038:	andcs	r4, r5, #1392640	; 0x154000
   1903c:	ldrbtmi	r4, [r9], #-2133	; 0xfffff7ab
   19040:			; <UNDEFINED> instruction: 0xf7e94478
   19044:			; <UNDEFINED> instruction: 0x4601ef38
   19048:			; <UNDEFINED> instruction: 0xf0004620
   1904c:	ldmdbmi	r2, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
   19050:	ldmdami	r2, {r0, r2, r9, sp}^
   19054:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19058:	svc	0x002cf7e9
   1905c:	bmi	146bda4 <fchmod@plt+0x1468960>
   19060:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   19064:	strtmi	r4, [r0], -r1, lsl #12
   19068:			; <UNDEFINED> instruction: 0xf93cf000
   1906c:	andcs	r4, r5, #1277952	; 0x138000
   19070:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
   19074:			; <UNDEFINED> instruction: 0xf7e94478
   19078:			; <UNDEFINED> instruction: 0x4601ef1e
   1907c:			; <UNDEFINED> instruction: 0xf0004620
   19080:	stmdbmi	fp, {r0, r4, r5, r8, fp, ip, sp, lr, pc}^
   19084:	stmdami	fp, {r0, r2, r9, sp}^
   19088:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1908c:	svc	0x0012f7e9
   19090:	bmi	12abdbc <fchmod@plt+0x12a8978>
   19094:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   19098:	strtmi	r4, [r0], -r1, lsl #12
   1909c:			; <UNDEFINED> instruction: 0xf922f000
   190a0:	ldrmi	r4, [sl], -r7, asr #18
   190a4:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
   190a8:			; <UNDEFINED> instruction: 0xe77a4478
   190ac:	andcs	r4, r5, #1146880	; 0x118000
   190b0:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
   190b4:			; <UNDEFINED> instruction: 0xe7744478
   190b8:	andcs	r4, r5, #1130496	; 0x114000
   190bc:	strcs	r4, [ip], #-2117	; 0xfffff7bb
   190c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   190c4:	cdp	7, 15, cr15, cr6, cr9, {7}
   190c8:	strtmi	r2, [r9], -r3, lsl #4
   190cc:	ldrbmi	r4, [r0], -r6, lsl #12
   190d0:	blx	1d550de <fchmod@plt+0x1d51c9a>
   190d4:	strmi	r2, [r7], -r1, lsl #2
   190d8:	eoreq	pc, ip, r5, lsl #2
   190dc:	blx	1ad50e4 <fchmod@plt+0x1ad1ca0>
   190e0:	blmi	f7339c <fchmod@plt+0xf6ff58>
   190e4:	blx	12a9d2 <fchmod@plt+0x12758e>
   190e8:	strmi	pc, [r2], -r5, lsl #8
   190ec:	ldrdeq	pc, [r4], -r8
   190f0:	stmdals	r5, {r0, ip, pc}
   190f4:	ldrtmi	r5, [r0], -r5, asr #17
   190f8:	stmdbpl	ip!, {r3, r4, r5, r8, r9, fp, lr}
   190fc:	strls	r4, [r0], #-1147	; 0xfffffb85
   19100:			; <UNDEFINED> instruction: 0xf852f7fd
   19104:	cdp	7, 14, cr15, cr2, cr9, {7}
   19108:	andeq	r0, r0, r4, lsr #5
   1910c:	ldrdeq	r3, [r1], -r6
   19110:	andeq	r7, r2, r2, lsl #5
   19114:	andeq	r7, r2, r2, asr r2
   19118:			; <UNDEFINED> instruction: 0xfffff8b9
   1911c:	andeq	r3, r1, r8, asr #9
   19120:	andeq	r3, r1, lr, asr #8
   19124:	andeq	r3, r1, ip, asr #8
   19128:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   1912c:	andeq	r3, r1, r4, lsr #4
   19130:	strdeq	r3, [r1], -r2
   19134:	andeq	r3, r1, r8, lsl #4
   19138:	andeq	r3, r1, r6, lsl #4
   1913c:			; <UNDEFINED> instruction: 0x000134b8
   19140:	andeq	r3, r1, r0, lsr r2
   19144:	andeq	r3, r1, ip, ror #12
   19148:	andeq	r3, r1, ip, lsr #9
   1914c:	andeq	r3, r1, r0, lsl r4
   19150:	andeq	r3, r1, r8, ror r2
   19154:	muleq	r1, sl, r3
   19158:	andeq	r3, r1, ip, asr r0
   1915c:	andeq	r3, r1, lr, asr #6
   19160:	andeq	r3, r1, r6, rrx
   19164:	muleq	r1, r2, r0
   19168:	andeq	r3, r1, r4, ror r2
   1916c:	andeq	r3, r1, r2, asr r3
   19170:	andeq	r3, r1, r0, lsr r2
   19174:	andeq	r3, r1, lr, lsl #1
   19178:	andeq	r3, r1, r0, lsl r2
   1917c:	andeq	r3, r1, lr, lsl r1
   19180:	andeq	r3, r1, r4, lsl #4
   19184:	strdeq	r3, [r1], -r0
   19188:	andeq	r3, r1, r4, ror r4
   1918c:	andeq	r3, r1, r6, lsr #4
   19190:	andeq	r2, r1, sl, lsl #29
   19194:	ldrdeq	r3, [r1], -r4
   19198:	andeq	r2, r1, r4, lsl #31
   1919c:			; <UNDEFINED> instruction: 0x000131be
   191a0:			; <UNDEFINED> instruction: 0x00012fb8
   191a4:			; <UNDEFINED> instruction: 0x00012fbe
   191a8:	andeq	r3, r1, sl, lsr #2
   191ac:	andeq	r3, r1, r0, lsr #3
   191b0:	andeq	r2, r1, r0, lsr #30
   191b4:	andeq	r3, r1, sl, lsl #3
   191b8:	andeq	r8, r0, r4, asr #21
   191bc:	strdeq	r2, [r1], -lr
   191c0:			; <UNDEFINED> instruction: 0x00012fba
   191c4:	andeq	r3, r1, ip, ror #2
   191c8:	andeq	r3, r1, lr
   191cc:	andeq	r3, r1, r0, ror #2
   191d0:			; <UNDEFINED> instruction: 0x000131b4
   191d4:	andeq	r3, r1, r2, asr r1
   191d8:	andeq	r0, r0, r8, lsr #6
   191dc:	andeq	r3, r1, r4, ror #3
   191e0:			; <UNDEFINED> instruction: 0x4615b538
   191e4:			; <UNDEFINED> instruction: 0xf940f7ff
   191e8:			; <UNDEFINED> instruction: 0xf7ff4604
   191ec:			; <UNDEFINED> instruction: 0x4629f979
   191f0:			; <UNDEFINED> instruction: 0xf7ff4620
   191f4:			; <UNDEFINED> instruction: 0x4605fbdf
   191f8:			; <UNDEFINED> instruction: 0xf7ff4620
   191fc:			; <UNDEFINED> instruction: 0x4628fb77
   19200:	svclt	0x0000bd38
   19204:			; <UNDEFINED> instruction: 0xf5adb5f0
   19208:	stcmi	13, cr7, [ip, #-28]!	; 0xffffffe4
   1920c:	blmi	b44e28 <fchmod@plt+0xb419e4>
   19210:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   19214:	ldrtmi	r4, [r8], -lr, lsl #12
   19218:	stmiapl	fp!, {r0, r5, r7, r9, fp, sp, lr}^
   1921c:	addvc	pc, r0, #1325400064	; 0x4f000000
   19220:	orrls	r6, r5, #1769472	; 0x1b0000
   19224:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19228:			; <UNDEFINED> instruction: 0xf87ef002
   1922c:	tstlt	r0, #96, 18	; 0x180000
   19230:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   19234:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
   19238:			; <UNDEFINED> instruction: 0xf0012201
   1923c:	vstrge	s31, [r5, #-764]	; 0xfffffd04
   19240:	addvc	pc, r0, #1325400064	; 0x4f000000
   19244:	strtmi	r4, [r8], -r1, lsl #12
   19248:			; <UNDEFINED> instruction: 0xf86ef002
   1924c:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
   19250:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19254:			; <UNDEFINED> instruction: 0xf7e94478
   19258:	blvs	954b18 <fchmod@plt+0x9516d4>
   1925c:	addvs	pc, r0, #1325400064	; 0x4f000000
   19260:	strls	r2, [r2, #-257]	; 0xfffffeff
   19264:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
   19268:	strmi	r7, [r3], -r0, lsl #8
   1926c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   19270:	svc	0x0076f7e9
   19274:	ldmdbmi	r6, {r1, r4, sp, lr, pc}
   19278:	ldmdami	r6, {r0, r2, r9, sp}
   1927c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19280:	cdp	7, 1, cr15, cr8, cr9, {7}
   19284:			; <UNDEFINED> instruction: 0xf44f6b24
   19288:	smlabbcs	r1, r0, r2, r6
   1928c:	strls	r9, [r0, -r2, lsl #12]
   19290:	strmi	r9, [r3], -r1, lsl #8
   19294:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   19298:	svc	0x0062f7e9
   1929c:	blmi	22bae0 <fchmod@plt+0x22869c>
   192a0:	stmdami	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   192a4:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   192a8:	blls	fe173318 <fchmod@plt+0xfe16fed4>
   192ac:	qaddle	r4, sl, r2
   192b0:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
   192b4:			; <UNDEFINED> instruction: 0xf7e9bdf0
   192b8:	svclt	0x0000ee0a
   192bc:	andeq	r6, r2, r6, asr sl
   192c0:	andeq	r0, r0, r4, lsr #5
   192c4:	andeq	r3, r1, r6, ror r2
   192c8:	andeq	r2, r1, r0, asr #31
   192cc:			; <UNDEFINED> instruction: 0x0012a2da
   192d0:	andeq	r3, r1, ip, lsl #5
   192d4:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   192d8:			; <UNDEFINED> instruction: 0x0012a2b2
   192dc:	andeq	r6, r2, r8, asr #19
   192e0:	andseq	sl, r2, r2, lsr #5
   192e4:	stmdbmi	r9, {r1, r2, r3, sl, ip, sp, pc}
   192e8:	addlt	fp, r2, r0, lsl #10
   192ec:	blge	ebb14 <fchmod@plt+0xe86d0>
   192f0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   192f4:	blne	157448 <fchmod@plt+0x154004>
   192f8:	andls	r6, r1, #1179648	; 0x120000
   192fc:	andeq	pc, r0, #79	; 0x4f
   19300:			; <UNDEFINED> instruction: 0xf7ff9300
   19304:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   19308:			; <UNDEFINED> instruction: 0xff66f7fc
   1930c:	andeq	r6, r2, r8, ror r9
   19310:	andeq	r0, r0, r4, lsr #5
   19314:	ldmdbmi	r1, {r1, r2, r3, sl, ip, sp, pc}
   19318:	addlt	fp, r2, r0, lsl #10
   1931c:	blge	ebb64 <fchmod@plt+0xe8720>
   19320:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   19324:	blne	157478 <fchmod@plt+0x154034>
   19328:	andls	r6, r1, #1179648	; 0x120000
   1932c:	andeq	pc, r0, #79	; 0x4f
   19330:			; <UNDEFINED> instruction: 0xf7ff9300
   19334:	stmdbls	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   19338:	cdp2	0, 8, cr15, cr0, cr1, {0}
   1933c:	blmi	22bb68 <fchmod@plt+0x228724>
   19340:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19344:	blls	733b4 <fchmod@plt+0x6ff70>
   19348:	qaddle	r4, sl, r4
   1934c:			; <UNDEFINED> instruction: 0xf85db002
   19350:	andlt	lr, r3, r4, lsl #22
   19354:			; <UNDEFINED> instruction: 0xf7e94770
   19358:	svclt	0x0000edba
   1935c:	andeq	r6, r2, r8, asr #18
   19360:	andeq	r0, r0, r4, lsr #5
   19364:	andeq	r6, r2, r8, lsr #18
   19368:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
   1936c:	ldcmi	0, cr11, [r9], {133}	; 0x85
   19370:	bmi	683f94 <fchmod@plt+0x680b50>
   19374:			; <UNDEFINED> instruction: 0xf853447c
   19378:	stmiapl	r2!, {r2, r8, r9, fp, ip}
   1937c:	ldmdavs	r2, {r2, r9, sl, lr}
   19380:			; <UNDEFINED> instruction: 0xf04f9203
   19384:	movwls	r0, #4608	; 0x1200
   19388:			; <UNDEFINED> instruction: 0xff3cf7ff
   1938c:	strmi	r9, [r1], -r1, lsl #20
   19390:			; <UNDEFINED> instruction: 0xf7fea802
   19394:	stmiavs	r3!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   19398:	blcs	73828 <fchmod@plt+0x703e4>
   1939c:	tstle	r3, r2, lsl #18
   193a0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   193a4:	cdp2	0, 8, cr15, cr2, cr1, {0}
   193a8:			; <UNDEFINED> instruction: 0xf7e99802
   193ac:	bmi	35484c <fchmod@plt+0x351408>
   193b0:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   193b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   193b8:	subsmi	r9, sl, r3, lsl #22
   193bc:	andlt	sp, r5, r8, lsl #2
   193c0:			; <UNDEFINED> instruction: 0x4010e8bd
   193c4:	ldrbmi	fp, [r0, -r3]!
   193c8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   193cc:	mcr2	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
   193d0:	ldcl	7, cr15, [ip, #-932]!	; 0xfffffc5c
   193d4:	strdeq	r6, [r2], -r4
   193d8:	andeq	r0, r0, r4, lsr #5
   193dc:	muleq	r0, sl, r4
   193e0:			; <UNDEFINED> instruction: 0x000268b6
   193e4:	andeq	fp, r0, r2, ror r4
   193e8:			; <UNDEFINED> instruction: 0x4603b538
   193ec:	cmnlt	r8, r0, lsl #16
   193f0:	and	r4, r1, sp, lsl #12
   193f4:	cmplt	r8, r0, ror #18
   193f8:	ldrmi	r4, [ip], -r9, lsr #12
   193fc:	stc	7, cr15, [r6, #932]!	; 0x3a4
   19400:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
   19404:	mvnsle	r2, r0, lsl #16
   19408:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1940c:	strtmi	r4, [r0], -r4, lsl #12
   19410:	svclt	0x0000bd38
   19414:			; <UNDEFINED> instruction: 0x4604b538
   19418:	strmi	fp, [sp], -r8, asr #2
   1941c:	stmdavs	r4!, {r0, sp, lr, pc}
   19420:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
   19424:			; <UNDEFINED> instruction: 0xf7e94629
   19428:	stmdacs	r0, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
   1942c:			; <UNDEFINED> instruction: 0x4620d1f7
   19430:	svclt	0x0000bd38
   19434:			; <UNDEFINED> instruction: 0x4605b570
   19438:	addlt	r7, r4, r0, lsl #16
   1943c:	teqcs	r8, r0	; <illegal shifter operand>
   19440:			; <UNDEFINED> instruction: 0xff70f7f8
   19444:	eorsle	r2, r7, r0, lsl #16
   19448:	blmi	974a4 <fchmod@plt+0x94060>
   1944c:	mnfmi<illegal precision>	f3, f4
   19450:	teqcs	r8, lr, ror r4
   19454:			; <UNDEFINED> instruction: 0xf7f84620
   19458:	strtmi	pc, [r1], -r5, ror #30
   1945c:	ldrtmi	r4, [r0], -r3, lsl #12
   19460:			; <UNDEFINED> instruction: 0xf7e9b913
   19464:	teqlt	r0, r2, asr lr
   19468:	blmi	974c4 <fchmod@plt+0x94080>
   1946c:	mvnsle	r2, r0, lsl #24
   19470:	andlt	r2, r4, r0
   19474:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   19478:	ldmdami	r6, {r0, r2, r9, sp}
   1947c:	cfldrsmi	mvf4, [r6, #-484]	; 0xfffffe1c
   19480:			; <UNDEFINED> instruction: 0xf7e94478
   19484:	ldrbtmi	lr, [sp], #-3352	; 0xfffff2e8
   19488:	strvs	pc, [r0, #1285]	; 0x505
   1948c:			; <UNDEFINED> instruction: 0x46192396
   19490:	stmib	sp, {r0, r9, sp}^
   19494:	andls	r4, r0, r1, lsl #12
   19498:			; <UNDEFINED> instruction: 0xf7e94628
   1949c:	strtmi	lr, [r8], -lr, asr #31
   194a0:	ldcllt	0, cr11, [r0, #-16]!
   194a4:	andcs	r4, r5, #212992	; 0x34000
   194a8:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   194ac:	andlt	r4, r4, r8, ror r4
   194b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   194b4:	ldcllt	7, cr15, [ip], #932	; 0x3a4
   194b8:	andcs	r4, r5, #163840	; 0x28000
   194bc:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   194c0:	andlt	r4, r4, r8, ror r4
   194c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   194c8:	ldcllt	7, cr15, [r2], #932	; 0x3a4
   194cc:	andeq	r3, r1, r0, lsl #6
   194d0:	muleq	r1, r8, r5
   194d4:	muleq	r1, r4, sp
   194d8:	andseq	sl, r2, r2, asr #1
   194dc:	andeq	r0, r1, r2, lsr r5
   194e0:	andeq	r2, r1, r8, ror #26
   194e4:	andeq	r3, r1, r6, ror r0
   194e8:	andeq	r2, r1, r4, asr sp
   194ec:	ldrblt	r2, [r0, #2561]!	; 0xa01
   194f0:	addlt	r4, r5, r6, lsl #12
   194f4:	eorsle	r4, r6, ip, lsl #12
   194f8:	andle	r2, ip, r2, lsl #20
   194fc:	blmi	a85b4c <fchmod@plt+0xa82708>
   19500:	stmdami	r9!, {r0, r5, r7, r8, sp}
   19504:	andls	r4, r0, #2063597568	; 0x7b000000
   19508:			; <UNDEFINED> instruction: 0x461a4478
   1950c:	andcc	r4, r8, #39936	; 0x9c00
   19510:			; <UNDEFINED> instruction: 0xf7fc447b
   19514:	stmdavs	pc, {r0, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   19518:	ldrtmi	r4, [sl], -r5, lsr #18
   1951c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   19520:	ldc2	0, cr15, [r6, #-16]
   19524:	teqlt	sp, r5, ror #16
   19528:			; <UNDEFINED> instruction: 0xf7e94628
   1952c:	strtmi	lr, [r9], -r2, ror #27
   19530:	ldrtmi	r4, [r0], -r2, lsl #12
   19534:	ldc2	0, cr15, [r2, #-16]!
   19538:	orrslt	r6, r5, r5, lsr #17
   1953c:	orrlt	r7, r3, fp, lsr #16
   19540:			; <UNDEFINED> instruction: 0x212d4630
   19544:	stc2	0, cr15, [r6], {4}
   19548:	strmi	r6, [r8], -r1, lsr #17
   1954c:			; <UNDEFINED> instruction: 0xf7e99103
   19550:	stmdbls	r3, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   19554:	ldrtmi	r4, [r0], -r2, lsl #12
   19558:	pop	{r0, r2, ip, sp, pc}
   1955c:			; <UNDEFINED> instruction: 0xf00440f0
   19560:	andlt	fp, r5, sp, lsl sp
   19564:	stmdavs	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   19568:	bicsle	r2, r5, r0, lsl #30
   1956c:	cmnlt	r5, sp, asr #16
   19570:			; <UNDEFINED> instruction: 0x4628213a
   19574:	stcl	7, cr15, [r8, #932]	; 0x3a4
   19578:	bicle	r2, sp, r0, lsl #16
   1957c:	stmdacs	r0, {r5, r7, fp, sp, lr}
   19580:	ldrsbcs	sp, [sl, -r2]!
   19584:	stcl	7, cr15, [r0, #932]	; 0x3a4
   19588:	bicle	r2, r5, r0, lsl #16
   1958c:	stmvs	sp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   19590:	rscle	r2, r6, r0, lsl #26
   19594:			; <UNDEFINED> instruction: 0x4628213a
   19598:	ldc	7, cr15, [r6, #932]!	; 0x3a4
   1959c:			; <UNDEFINED> instruction: 0xd1bb2800
   195a0:	svclt	0x0000e7cc
   195a4:	andeq	r3, r1, ip, asr #4
   195a8:	andeq	r3, r1, r4, lsl #1
   195ac:	andeq	r3, r1, r4, asr r0
   195b0:	andeq	r3, r1, r2, asr #32
   195b4:	addlt	fp, r2, r0, ror r5
   195b8:	strmi	r4, [r5], -lr, lsl #12
   195bc:	cdp2	0, 0, cr15, cr2, cr4, {0}
   195c0:	bmi	686268 <fchmod@plt+0x682e24>
   195c4:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
   195c8:	addsmi	pc, ip, r2, lsl #4
   195cc:	ldrmi	pc, [r8], #2258	; 0x8d2
   195d0:			; <UNDEFINED> instruction: 0xf1042c09
   195d4:	blx	d99e2 <fchmod@plt+0xd659e>
   195d8:	svclt	0x00120004
   195dc:	ldrne	pc, [r8], #2242	; 0x8c2
   195e0:			; <UNDEFINED> instruction: 0xf8c22300
   195e4:	mulls	r1, r8, r4
   195e8:	stc2	0, cr15, [ip], {4}
   195ec:	stmdals	r1, {r1, r4, r5, r9, sl, lr}
   195f0:			; <UNDEFINED> instruction: 0xf7ff4629
   195f4:	stmdals	r1, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   195f8:	stc2l	0, cr15, [r2], #16
   195fc:	andcs	r4, ip, #11264	; 0x2c00
   19600:	blx	aa7f6 <fchmod@plt+0xa73b2>
   19604:			; <UNDEFINED> instruction: 0xf8d43404
   19608:	andlt	r0, r2, r4, lsr #9
   1960c:	stcmi	13, cr11, [r8], {112}	; 0x70
   19610:	stmdami	r8, {r0, r2, r9, sp}
   19614:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   19618:			; <UNDEFINED> instruction: 0xf7e94621
   1961c:	adcmi	lr, r0, #76, 24	; 0x4c00
   19620:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   19624:			; <UNDEFINED> instruction: 0xe7f04478
   19628:	andseq	r9, r2, r2, lsl #31
   1962c:	andseq	r9, r2, r8, asr #30
   19630:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   19634:	strdeq	r2, [r1], -lr
   19638:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   1963c:	mvnsmi	lr, #737280	; 0xb4000
   19640:	bmi	feb2aea4 <fchmod@plt+0xfeb27a60>
   19644:	blmi	feb2ae64 <fchmod@plt+0xfeb27a20>
   19648:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   1964c:	strmi	r7, [ip], -r8, lsl #16
   19650:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19654:			; <UNDEFINED> instruction: 0xf04f9301
   19658:	stmdblt	r8!, {r8, r9}
   1965c:			; <UNDEFINED> instruction: 0xf814e096
   19660:	stmdacs	r0, {r0, r8, r9, sl, fp}
   19664:	addshi	pc, r2, r0
   19668:			; <UNDEFINED> instruction: 0xf7f82101
   1966c:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   19670:	stmdavc	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   19674:			; <UNDEFINED> instruction: 0xf0002800
   19678:	strtmi	r8, [r5], -r9, lsl #1
   1967c:			; <UNDEFINED> instruction: 0xf815e002
   19680:			; <UNDEFINED> instruction: 0xb1a80f01
   19684:			; <UNDEFINED> instruction: 0xf7f82101
   19688:	stmdacs	r0, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   1968c:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   19690:	ldmdblt	r8, {r3, r5, r7, r9, sl, lr}
   19694:			; <UNDEFINED> instruction: 0xf818e00c
   19698:	cmplt	r8, r1, lsl #30
   1969c:			; <UNDEFINED> instruction: 0xf7f82101
   196a0:	stmdacs	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   196a4:			; <UNDEFINED> instruction: 0xf898d1f7
   196a8:	blcs	256b0 <fchmod@plt+0x2226c>
   196ac:	addhi	pc, r5, r0, asr #32
   196b0:			; <UNDEFINED> instruction: 0x4620213a
   196b4:	stc	7, cr15, [r8, #-932]!	; 0xfffffc5c
   196b8:	mvnslt	r4, r0, lsl #13
   196bc:	stcl	7, cr15, [r4, #-932]	; 0xfffffc5c
   196c0:	andcs	r2, sl, #0, 6
   196c4:	andvs	r4, r3, r9, ror #12
   196c8:	strtmi	r4, [r0], -r1, lsl #13
   196cc:	bl	15d7678 <fchmod@plt+0x15d4234>
   196d0:	adcmi	r9, r2, #0, 20
   196d4:	sbcshi	pc, ip, r0
   196d8:	cmnle	sl, r2, asr #10
   196dc:	vmlal.s8	q9, d0, d0
   196e0:			; <UNDEFINED> instruction: 0xf8d980ef
   196e4:	stmdbcs	r2!, {ip}
   196e8:	rscshi	pc, r6, r0
   196ec:	mrrcne	8, 5, r7, r4, cr1
   196f0:			; <UNDEFINED> instruction: 0xf0002900
   196f4:	ldrsbtvs	r8, [r0], -r9
   196f8:	eorsvs	lr, r0, r0
   196fc:	strtmi	r1, [r0], -r9, lsr #22
   19700:			; <UNDEFINED> instruction: 0xf866f7fe
   19704:	rsbsvs	r2, r0, sp, lsr #2
   19708:			; <UNDEFINED> instruction: 0xf7e94605
   1970c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   19710:	addshi	pc, r3, r0
   19714:	andcs	r4, r0, #3145728	; 0x300000
   19718:	blcs	9772c <fchmod@plt+0x942e8>
   1971c:	bcs	3782c <fchmod@plt+0x343e8>
   19720:	addshi	pc, lr, r0
   19724:	adcsvs	r6, r3, r5, ror r8
   19728:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   1972c:	addhi	pc, ip, r0
   19730:	stfnee	f2, [ip], #-128	; 0xffffff80
   19734:	ldc2l	7, cr15, [r6, #992]!	; 0x3e0
   19738:			; <UNDEFINED> instruction: 0xf0002800
   1973c:	stmdavc	r8!, {r0, r2, r3, r4, r7, pc}^
   19740:	subsle	r2, r2, r0, lsl #16
   19744:	ldrbtmi	r4, [sp], #-3437	; 0xfffff293
   19748:			; <UNDEFINED> instruction: 0xf814e003
   1974c:	stmdacs	r0, {r0, r8, r9, sl, fp}
   19750:			; <UNDEFINED> instruction: 0x2120d04b
   19754:	stc2l	7, cr15, [r6, #992]!	; 0x3e0
   19758:	mvnsle	r2, r0, lsl #16
   1975c:	tstcs	r8, r0, lsr #16
   19760:	stc2l	7, cr15, [r0, #992]!	; 0x3e0
   19764:	mvnsle	r2, r0, lsl #16
   19768:	strtmi	r7, [r8], -r1, lsr #16
   1976c:	stcl	7, cr15, [ip], {233}	; 0xe9
   19770:	mvnle	r2, r0, lsl #16
   19774:	andcs	r4, r5, #1605632	; 0x188000
   19778:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
   1977c:			; <UNDEFINED> instruction: 0xf7e94478
   19780:			; <UNDEFINED> instruction: 0x4601eb9a
   19784:			; <UNDEFINED> instruction: 0xf7fc4638
   19788:	and	pc, sl, fp, ror #29
   1978c:	andcs	r4, r5, #1540096	; 0x178000
   19790:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
   19794:			; <UNDEFINED> instruction: 0xf7e94478
   19798:	strmi	lr, [r1], -lr, lsl #23
   1979c:			; <UNDEFINED> instruction: 0xf7fc4638
   197a0:	bmi	17193f4 <fchmod@plt+0x1715fb0>
   197a4:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   197a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   197ac:	subsmi	r9, sl, r1, lsl #22
   197b0:	addshi	pc, lr, r0, asr #32
   197b4:	pop	{r0, r1, ip, sp, pc}
   197b8:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}^
   197bc:	ldmdami	r6, {r0, r2, r9, sp}^
   197c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   197c4:	bl	1dd7770 <fchmod@plt+0x1dd432c>
   197c8:	ldrtmi	r4, [r8], -r1, lsl #12
   197cc:	mrc2	7, 7, pc, cr12, cr12, {7}
   197d0:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   197d4:	ldmdami	r2, {r0, r2, r9, sp}^
   197d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   197dc:	bl	1ad7788 <fchmod@plt+0x1ad4344>
   197e0:	ldrtmi	r4, [r8], -r1, lsl #12
   197e4:	mrc2	7, 7, pc, cr0, cr12, {7}
   197e8:	ldmvs	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   197ec:	tstlt	r0, #32, 16	; 0x200000
   197f0:	ldrbtmi	r4, [sp], #-3404	; 0xfffff2b4
   197f4:			; <UNDEFINED> instruction: 0xf814e002
   197f8:	mvnlt	r0, r1, lsl #30
   197fc:			; <UNDEFINED> instruction: 0xf7f82120
   19800:	stmdacs	r0, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   19804:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   19808:			; <UNDEFINED> instruction: 0xf7f82118
   1980c:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   19810:	stmdavc	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   19814:			; <UNDEFINED> instruction: 0xf7e94628
   19818:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   1981c:	stmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   19820:	stmdami	r2, {r0, r2, r9, sp}^
   19824:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19828:	bl	11577d4 <fchmod@plt+0x1154390>
   1982c:	ldrtmi	r4, [r8], -r1, lsl #12
   19830:	mrc2	7, 4, pc, cr6, cr12, {7}
   19834:			; <UNDEFINED> instruction: 0x2000e7b5
   19838:	blmi	f9370c <fchmod@plt+0xf902c8>
   1983c:	adcsvs	r4, r3, fp, ror r4
   19840:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   19844:	svcge	0x0074f47f
   19848:	andcs	r4, r5, #950272	; 0xe8000
   1984c:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
   19850:			; <UNDEFINED> instruction: 0xf7e94478
   19854:			; <UNDEFINED> instruction: 0x4601eb30
   19858:			; <UNDEFINED> instruction: 0xf7fc4638
   1985c:			; <UNDEFINED> instruction: 0xe7a0feb5
   19860:	andcs	r4, r5, #884736	; 0xd8000
   19864:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
   19868:			; <UNDEFINED> instruction: 0xf7e94478
   1986c:	strmi	lr, [r1], -r4, lsr #22
   19870:			; <UNDEFINED> instruction: 0xf7fc4638
   19874:	ldr	pc, [r4, r9, lsr #29]
   19878:	andcs	r4, r5, #819200	; 0xc8000
   1987c:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
   19880:			; <UNDEFINED> instruction: 0xf7e94478
   19884:			; <UNDEFINED> instruction: 0x4601eb18
   19888:			; <UNDEFINED> instruction: 0xf7fc4638
   1988c:	str	pc, [r8, r9, ror #28]
   19890:	andcs	r4, r5, #753664	; 0xb8000
   19894:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
   19898:			; <UNDEFINED> instruction: 0xf7e94478
   1989c:	strmi	lr, [r1], -ip, lsl #22
   198a0:			; <UNDEFINED> instruction: 0xf7fc4638
   198a4:			; <UNDEFINED> instruction: 0xe77cfe91
   198a8:	andcs	r4, r5, #688128	; 0xa8000
   198ac:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
   198b0:			; <UNDEFINED> instruction: 0xf7e94478
   198b4:	strmi	lr, [r1], -r0, lsl #22
   198b8:			; <UNDEFINED> instruction: 0xf7fc4638
   198bc:	ldrb	pc, [r0, -r5, lsl #29]!	; <UNPREDICTABLE>
   198c0:	andcs	r4, r5, #622592	; 0x98000
   198c4:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
   198c8:			; <UNDEFINED> instruction: 0xf7e94478
   198cc:			; <UNDEFINED> instruction: 0x4601eaf4
   198d0:			; <UNDEFINED> instruction: 0xf7fc4638
   198d4:			; <UNDEFINED> instruction: 0xe764fe79
   198d8:	andcs	r4, r5, #557056	; 0x88000
   198dc:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
   198e0:			; <UNDEFINED> instruction: 0xf7e94478
   198e4:	strmi	lr, [r1], -r8, ror #21
   198e8:			; <UNDEFINED> instruction: 0xf7fc4638
   198ec:	ldrb	pc, [r8, -sp, ror #28]	; <UNPREDICTABLE>
   198f0:	b	ffb5789c <fchmod@plt+0xffb54458>
   198f4:	andeq	r6, r2, lr, lsl r6
   198f8:	andeq	r0, r0, r4, lsr #5
   198fc:	muleq	r1, sl, pc	; <UNPREDICTABLE>
   19900:	andeq	r2, r1, lr, ror #30
   19904:	muleq	r1, r8, sl
   19908:	andeq	r2, r1, r6, lsr #31
   1990c:	andeq	r2, r1, r0, lsl #21
   19910:	andeq	r6, r2, r2, asr #9
   19914:	strdeq	r2, [r1], -ip
   19918:	andeq	r2, r1, r2, asr sl
   1991c:	andeq	r2, r1, r4, lsr #28
   19920:	andeq	r2, r1, sl, lsr sl
   19924:	andeq	r2, r1, sl, lsl pc
   19928:	andeq	r2, r1, ip, ror #29
   1992c:	andeq	r2, r1, lr, ror #19
   19930:	andeq	fp, r0, ip, ror #20
   19934:	andeq	r2, r1, lr, asr #28
   19938:	andeq	r2, r1, r4, asr #19
   1993c:	andeq	r2, r1, sl, lsl lr
   19940:	andeq	r2, r1, ip, lsr #19
   19944:	andeq	r2, r1, r6, lsr lr
   19948:	muleq	r1, r4, r9
   1994c:	andeq	r2, r1, sl, asr #26
   19950:	andeq	r2, r1, ip, ror r9
   19954:	andeq	r2, r1, sl, lsr #27
   19958:	andeq	r2, r1, r4, ror #18
   1995c:	andeq	r2, r1, r6, asr sp
   19960:	andeq	r2, r1, ip, asr #18
   19964:	andeq	r2, r1, lr, asr sp
   19968:	andeq	r2, r1, r4, lsr r9
   1996c:			; <UNDEFINED> instruction: 0xf100b570
   19970:	addlt	r0, r2, r8, lsl #12
   19974:	strmi	r4, [r4], -sp, lsl #12
   19978:	andls	r4, r1, #48, 12	; 0x3000000
   1997c:	mcr2	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
   19980:	ldrtmi	r9, [r2], -r1, lsl #18
   19984:			; <UNDEFINED> instruction: 0xf7ff4628
   19988:	cmplt	r0, r9, asr lr	; <UNPREDICTABLE>
   1998c:	ldrbeq	r6, [fp], -r3, ror #16
   19990:			; <UNDEFINED> instruction: 0xf04fbf57
   19994:			; <UNDEFINED> instruction: 0xf04f30ff
   19998:	movwcs	r3, #8447	; 0x20ff
   1999c:	andlt	r6, r2, r3, lsr #1
   199a0:	svclt	0x0000bd70
   199a4:			; <UNDEFINED> instruction: 0x4604b538
   199a8:	tstlt	r1, r5, lsl r6
   199ac:	cmnlt	r3, fp, lsl #16
   199b0:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   199b4:	stmdami	r9, {r0, r2, r9, sp}
   199b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   199bc:	b	1ed7968 <fchmod@plt+0x1ed4524>
   199c0:	strmi	r4, [r1], -sl, lsr #12
   199c4:			; <UNDEFINED> instruction: 0xf7ff4620
   199c8:	stmdbmi	r5, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}
   199cc:	stmdami	r5, {r0, r2, r9, sp}
   199d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   199d4:	svclt	0x0000e7f2
   199d8:	andeq	r2, r1, r8, ror #10
   199dc:	andeq	r2, r1, sl, asr r8
   199e0:	andeq	r2, r1, r4, ror r5
   199e4:	andeq	r2, r1, r2, asr #16
   199e8:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
   199ec:	ldrmi	r4, [r6], -r5, lsl #12
   199f0:	ldmdavc	fp, {r0, r1, r7, r8, ip, sp, pc}
   199f4:	ldfltp	f3, [r0, #-12]!
   199f8:	andcs	r4, r5, #245760	; 0x3c000
   199fc:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   19a00:			; <UNDEFINED> instruction: 0xf7e94478
   19a04:			; <UNDEFINED> instruction: 0x4632ea58
   19a08:	strtmi	r4, [r8], -r1, lsl #12
   19a0c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   19a10:	stclt	7, cr15, [r0], {255}	; 0xff
   19a14:	stmdami	sl, {r2, r3, r9, sl, lr}
   19a18:	andcs	r4, r5, #163840	; 0x28000
   19a1c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   19a20:	b	12579cc <fchmod@plt+0x1254588>
   19a24:			; <UNDEFINED> instruction: 0x46014632
   19a28:			; <UNDEFINED> instruction: 0xf7ff4628
   19a2c:	blmi	1d8c00 <fchmod@plt+0x1d57bc>
   19a30:	tstcc	r8, #2063597568	; 0x7b000000
   19a34:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
   19a38:	andeq	r2, r1, r6, asr #10
   19a3c:	andeq	r2, r1, r4, lsl r8
   19a40:	strdeq	r2, [r1], -r8
   19a44:	andeq	r2, r1, r2, lsl #10
   19a48:	andeq	r2, r1, r0, lsr #26
   19a4c:			; <UNDEFINED> instruction: 0x4604b538
   19a50:	stmdavc	r2, {r6, r7, r8, ip, sp, pc}
   19a54:			; <UNDEFINED> instruction: 0xf7e9b1ba
   19a58:	vmlsne.f64	d30, d2, d12
   19a5c:	bcs	1fcf0 <fchmod@plt+0x1c8ac>
   19a60:	strcs	fp, [r0, #-4040]	; 0xfffff038
   19a64:	and	sp, ip, r4, lsl #24
   19a68:	subsvc	r1, sp, sl, lsl fp
   19a6c:	vstrle	s4, [r8, #-0]
   19a70:	stmdbne	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   19a74:	rscsle	r2, r7, pc, lsr #18
   19a78:	stmdacs	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
   19a7c:	stmdbcs	lr!, {r3, r8, r9, sl, fp, ip, sp, pc}
   19a80:	mrrcne	0, 15, sp, r0, cr2
   19a84:			; <UNDEFINED> instruction: 0x4610bd38
   19a88:	svclt	0x0000bd38
   19a8c:	and	r7, r5, r3, lsl #16
   19a90:	blcs	bf7ba4 <fchmod@plt+0xbf4760>
   19a94:	andcc	sp, r1, r6, lsl #2
   19a98:	svccc	0x0001f810
   19a9c:	rscsle	r2, fp, pc, lsr #22
   19aa0:	rscsle	r2, r5, lr, lsr #22
   19aa4:	svclt	0x00004770
   19aa8:			; <UNDEFINED> instruction: 0x212fb510
   19aac:			; <UNDEFINED> instruction: 0xf7e94604
   19ab0:	smlattlt	r8, sl, fp, lr
   19ab4:	ldclt	0, cr3, [r0, #-4]
   19ab8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   19abc:	stmdami	sl, {r1, r9, sl, lr}
   19ac0:	addlt	fp, r3, r0, lsl #10
   19ac4:	andls	r4, r1, #120, 8	; 0x78000000
   19ac8:	b	fecd7a74 <fchmod@plt+0xfecd4630>
   19acc:	strmi	r9, [r1], -r1, lsl #20
   19ad0:	stmdami	r6, {r4, r5, r8, ip, sp, pc}
   19ad4:	andlt	r4, r3, r8, ror r4
   19ad8:	bl	157c54 <fchmod@plt+0x154810>
   19adc:	bllt	ffed5ae8 <fchmod@plt+0xffed26a4>
   19ae0:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
   19ae4:	svclt	0x0000e7f5
   19ae8:			; <UNDEFINED> instruction: 0x00012cb0
   19aec:	andeq	r2, r1, r8, lsr #25
   19af0:	andeq	r2, r1, sl, lsl #25
   19af4:	mvnsmi	lr, #737280	; 0xb4000
   19af8:	addlt	r4, r3, r0, lsl #13
   19afc:	stmdavc	ip, {r1, r3, r5, r8, r9, ip, sp, pc}
   19b00:			; <UNDEFINED> instruction: 0xf8dfb3ac
   19b04:	mcrrne	0, 7, r9, pc, cr0
   19b08:			; <UNDEFINED> instruction: 0x46064615
   19b0c:	strd	r4, [ip], -r9
   19b10:	svceq	0x0080f014
   19b14:	tstle	ip, r3, lsr r6
   19b18:	stccs	13, cr3, [r0, #-4]
   19b1c:			; <UNDEFINED> instruction: 0xf803dd13
   19b20:	ldrmi	r4, [lr], -r1, lsl #22
   19b24:	blmi	97b88 <fchmod@plt+0x94744>
   19b28:	ldfcsp	f3, [ip], {108}	; 0x6c
   19b2c:	stfccd	f5, [r2, #-960]	; 0xfffffc40
   19b30:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
   19b34:			; <UNDEFINED> instruction: 0xf803dd07
   19b38:	rsbsvc	r4, r4, r2, lsl #22
   19b3c:			; <UNDEFINED> instruction: 0xf817461e
   19b40:			; <UNDEFINED> instruction: 0x2c004b01
   19b44:	movwcs	sp, #497	; 0x1f1
   19b48:			; <UNDEFINED> instruction: 0x46407033
   19b4c:	pop	{r0, r1, ip, sp, pc}
   19b50:	stccc	3, cr8, [r4, #-960]	; 0xfffffc40
   19b54:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
   19b58:			; <UNDEFINED> instruction: 0xf04f464b
   19b5c:			; <UNDEFINED> instruction: 0xf04f32ff
   19b60:	ldflee	f0, [r0, #4]!
   19b64:	strcc	r9, [r4], -r0, lsl #8
   19b68:	b	ffed7b14 <fchmod@plt+0xffed46d0>
   19b6c:			; <UNDEFINED> instruction: 0x4606e7da
   19b70:	svclt	0x0000e7e9
   19b74:	andeq	r2, r1, r0, lsl #25
   19b78:	ldrlt	r6, [r0, #-2315]	; 0xfffff6f5
   19b7c:	rsbsmi	pc, r0, #50331648	; 0x3000000
   19b80:	svcmi	0x0000f5b2
   19b84:	andsle	r4, lr, r4, lsl #12
   19b88:	mvnmi	pc, #50331648	; 0x3000000
   19b8c:	svcmi	0x0080f5b3
   19b90:			; <UNDEFINED> instruction: 0xf5b2bf18
   19b94:	svclt	0x00144f20
   19b98:	movwcs	r2, #769	; 0x301
   19b9c:	svcpl	0x0080f5b2
   19ba0:	movwcs	fp, #3852	; 0xf0c
   19ba4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   19ba8:	vst4.8	{d27,d29,d31,d33}, [pc :128], fp
   19bac:	strtmi	r7, [r0], -r0, asr #3
   19bb0:	bl	ff357b5c <fchmod@plt+0xff354718>
   19bb4:	strtmi	fp, [r0], -r8, ror #18
   19bb8:	ldmib	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19bbc:	svclt	0x00183800
   19bc0:	submi	r2, r0, #1
   19bc4:			; <UNDEFINED> instruction: 0xf413bd10
   19bc8:	svclt	0x00146f60
   19bcc:	movwcs	r2, #769	; 0x301
   19bd0:			; <UNDEFINED> instruction: 0xf04fe7ea
   19bd4:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   19bd8:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   19bdc:	ldrlt	r4, [r0, #-2835]!	; 0xfffff4ed
   19be0:			; <UNDEFINED> instruction: 0xb09d44fc
   19be4:			; <UNDEFINED> instruction: 0xf85c4604
   19be8:	andcs	r3, r3, r3
   19bec:	strtmi	r4, [r1], -sp, ror #12
   19bf0:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   19bf4:			; <UNDEFINED> instruction: 0xf04f931b
   19bf8:			; <UNDEFINED> instruction: 0xf7e90300
   19bfc:	stmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   19c00:	strtmi	r4, [r0], -r9, lsr #12
   19c04:			; <UNDEFINED> instruction: 0xffb8f7ff
   19c08:	blmi	22c434 <fchmod@plt+0x228ff0>
   19c0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19c10:	blls	6f3c80 <fchmod@plt+0x6f083c>
   19c14:	qaddle	r4, sl, r4
   19c18:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
   19c1c:	rscscc	pc, pc, pc, asr #32
   19c20:			; <UNDEFINED> instruction: 0xf7e9e7f2
   19c24:	svclt	0x0000e954
   19c28:	andeq	r6, r2, r8, lsl #1
   19c2c:	andeq	r0, r0, r4, lsr #5
   19c30:	andeq	r6, r2, ip, asr r0
   19c34:			; <UNDEFINED> instruction: 0x4605b5f8
   19c38:	ldmdb	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19c3c:			; <UNDEFINED> instruction: 0xf7e9b1d8
   19c40:	stmdavs	r7, {r2, r7, r9, fp, sp, lr, pc}
   19c44:	svccs	0x00144606
   19c48:			; <UNDEFINED> instruction: 0x4628d11e
   19c4c:			; <UNDEFINED> instruction: 0xffc4f7ff
   19c50:			; <UNDEFINED> instruction: 0x46046837
   19c54:	blmi	50819c <fchmod@plt+0x504d58>
   19c58:	ldmdbmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   19c5c:	subcs	r4, r0, sl, lsr #12
   19c60:			; <UNDEFINED> instruction: 0xf7fa4479
   19c64:	ldrsbtvs	pc, [r7], -r1	; <UNPREDICTABLE>
   19c68:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   19c6c:			; <UNDEFINED> instruction: 0xf7e94638
   19c70:			; <UNDEFINED> instruction: 0x4603e9fe
   19c74:	stmdbmi	sp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   19c78:	strtmi	r4, [sl], -r4, lsl #12
   19c7c:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
   19c80:	mcr2	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
   19c84:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   19c88:			; <UNDEFINED> instruction: 0xf04f4638
   19c8c:			; <UNDEFINED> instruction: 0xf7e934ff
   19c90:	stmdbmi	r7, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   19c94:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   19c98:	subcs	r4, r0, r3, lsl #12
   19c9c:	mrc2	7, 5, pc, cr4, cr10, {7}
   19ca0:			; <UNDEFINED> instruction: 0xe7e16037
   19ca4:	andeq	lr, r0, r0, lsr #8
   19ca8:	andeq	r2, r1, ip, ror #22
   19cac:	andeq	r2, r1, r6, lsl fp
   19cb0:	andeq	r2, r1, sl, lsl fp
   19cb4:	addlt	fp, r2, r0, ror r5
   19cb8:			; <UNDEFINED> instruction: 0xf7ff4604
   19cbc:	stmdavc	r3, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   19cc0:	subsle	r2, sl, r0, lsl #22
   19cc4:	andcs	r4, r8, r2, asr #20
   19cc8:	strtmi	r4, [r3], -r2, asr #18
   19ccc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   19cd0:	mrc2	7, 4, pc, cr10, cr10, {7}
   19cd4:			; <UNDEFINED> instruction: 0xf7e94620
   19cd8:	stmdacs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
   19cdc:			; <UNDEFINED> instruction: 0xf7e9d035
   19ce0:	stmdavs	r2, {r2, r4, r5, r9, fp, sp, lr, pc}
   19ce4:	bcs	a2b500 <fchmod@plt+0xa280bc>
   19ce8:	bcs	c9950 <fchmod@plt+0xc650c>
   19cec:	bcs	54dda8 <fchmod@plt+0x54a964>
   19cf0:	bcs	7cdd88 <fchmod@plt+0x7ca944>
   19cf4:	bcs	a0dda8 <fchmod@plt+0xa0a964>
   19cf8:	bcs	489960 <fchmod@plt+0x48651c>
   19cfc:	strcs	fp, [r1, #-3860]	; 0xfffff0ec
   19d00:			; <UNDEFINED> instruction: 0xd12c2500
   19d04:	ldc2l	0, cr15, [r6], #-4
   19d08:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19d0c:	bmi	ccde10 <fchmod@plt+0xcca9cc>
   19d10:	ldmdbmi	r2!, {r0, r1, r5, r9, sl, lr}
   19d14:	ldrbtmi	r2, [sl], #-8
   19d18:			; <UNDEFINED> instruction: 0xf7fa4479
   19d1c:	ldmdbmi	r0!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   19d20:	andcs	r4, r5, #48, 16	; 0x300000
   19d24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19d28:	stmia	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d2c:	strmi	r4, [r1], -sl, lsr #12
   19d30:	andlt	r4, r2, r0, lsr r6
   19d34:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   19d38:	stclt	0, cr15, [sl], {1}
   19d3c:			; <UNDEFINED> instruction: 0xf7ff4620
   19d40:	tstlt	r0, fp, asr #30	; <UNPREDICTABLE>
   19d44:	bcs	533df4 <fchmod@plt+0x5309b0>
   19d48:	ldrdlt	sp, [r2], -r3
   19d4c:	tstcs	r0, r0, ror sp
   19d50:			; <UNDEFINED> instruction: 0xf7e94620
   19d54:	stmdacs	r0, {r5, r6, r9, fp, sp, lr, pc}
   19d58:	tstcs	lr, #11264	; 0x2c00
   19d5c:	stmdbmi	r2!, {r0, r1, r3, r5, sp, lr}
   19d60:	stmdami	r2!, {r0, r2, r9, sp}
   19d64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19d68:	stmia	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d6c:			; <UNDEFINED> instruction: 0xf7fc4621
   19d70:	stmdavs	fp!, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   19d74:	mvnsle	r2, r2, lsl #22
   19d78:	blmi	793d1c <fchmod@plt+0x7908d8>
   19d7c:	bmi	762378 <fchmod@plt+0x75ef34>
   19d80:	ldrbtmi	r4, [fp], #-2077	; 0xfffff7e3
   19d84:	strls	r4, [r0], #-1146	; 0xfffffb86
   19d88:			; <UNDEFINED> instruction: 0xf7fc4478
   19d8c:	blmi	7182a8 <fchmod@plt+0x714e64>
   19d90:	andmi	lr, r0, sp, asr #19
   19d94:	bmi	6aaf88 <fchmod@plt+0x6a7b44>
   19d98:			; <UNDEFINED> instruction: 0x46194d1a
   19d9c:			; <UNDEFINED> instruction: 0x4618461c
   19da0:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   19da4:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
   19da8:	ldmda	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19dac:	andcs	r4, r5, #376832	; 0x5c000
   19db0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   19db4:	ldmda	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19db8:	andcs	r4, r5, #344064	; 0x54000
   19dbc:			; <UNDEFINED> instruction: 0x46064479
   19dc0:			; <UNDEFINED> instruction: 0xf7e94628
   19dc4:			; <UNDEFINED> instruction: 0x4622e878
   19dc8:	ldrtmi	r4, [r0], -r1, lsl #12
   19dcc:	blx	2d7dc4 <fchmod@plt+0x2d4980>
   19dd0:			; <UNDEFINED> instruction: 0x00012bbc
   19dd4:	andeq	lr, r0, sl, lsr #5
   19dd8:	andeq	r2, r1, r2, ror fp
   19ddc:	andeq	r2, r1, r8, asr fp
   19de0:	andeq	r2, r1, r4, lsr fp
   19de4:	andeq	r2, r1, lr, ror #9
   19de8:	andeq	r2, r1, ip, asr #21
   19dec:	andeq	r2, r1, lr, lsr #9
   19df0:	andeq	r2, r1, sl, ror #20
   19df4:	andeq	r2, r1, r4, lsl #22
   19df8:	andeq	r2, r1, r8, lsl #21
   19dfc:	andeq	r7, r0, r0, lsl fp
   19e00:			; <UNDEFINED> instruction: 0x00012ab2
   19e04:	andeq	r2, r1, r0, ror r4
   19e08:			; <UNDEFINED> instruction: 0x0000abba
   19e0c:	andeq	lr, r0, lr, asr #21
   19e10:	muleq	r1, ip, sl
   19e14:	addmi	r6, sl, #32768	; 0x8000
   19e18:	ldrlt	sp, [r0, #-22]	; 0xffffffea
   19e1c:	stmdavs	r4, {r1, r7, ip, sp, pc}
   19e20:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   19e24:	movwcc	fp, #6482	; 0x1952
   19e28:	rsccc	pc, r8, r4, asr #17
   19e2c:	blle	324a34 <fchmod@plt+0x3215f0>
   19e30:	tstvs	r1, r1, lsl #6
   19e34:	sbcscc	pc, r1, r0, lsl #17
   19e38:	ldclt	0, cr11, [r0, #-8]
   19e3c:	mvnsle	r2, r0, lsl #18
   19e40:			; <UNDEFINED> instruction: 0xf8c43b01
   19e44:	ldrb	r3, [r1, r8, ror #1]!
   19e48:	movwls	r4, #6000	; 0x1770
   19e4c:	stmdavs	r0!, {r1, r2, r3, r5, r8, sp}^
   19e50:	bmi	16ca68 <fchmod@plt+0x169624>
   19e54:	ldrbtmi	r9, [fp], #-0
   19e58:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
   19e5c:			; <UNDEFINED> instruction: 0xf7fc4478
   19e60:	svclt	0x0000f8db
   19e64:	andeq	r2, r1, r6, asr #20
   19e68:	andeq	r2, r1, lr, lsl #21
   19e6c:	andeq	r2, r1, r4, ror sl
   19e70:	tstmi	r9, #12779520	; 0xc30000
   19e74:	ldrbmi	r6, [r0, -r1, asr #1]!
   19e78:	b	8f418c <fchmod@plt+0x8f0d48>
   19e7c:	sbcvs	r0, r1, r1, lsl #2
   19e80:	svclt	0x00004770
   19e84:	sbcvs	r2, r3, r0, lsl #6
   19e88:	svclt	0x00004770
   19e8c:	sbcvs	r6, r3, fp, asr #17
   19e90:	svclt	0x00004770
   19e94:	ldrbmi	r6, [r0, -r1, lsl #1]!
   19e98:			; <UNDEFINED> instruction: 0x4604b538
   19e9c:	eorcc	r2, ip, r0, lsl #10
   19ea0:	eorvs	r7, r5, r5, lsr #2
   19ea4:	strpl	lr, [r4, #-2500]	; 0xfffff63c
   19ea8:	strpl	lr, [r6, #-2500]	; 0xfffff63c
   19eac:	stmib	r4, {r0, r2, r5, r9, sp, lr}^
   19eb0:			; <UNDEFINED> instruction: 0xf0045509
   19eb4:	stmib	r4, {r0, r7, r8, fp, ip, sp, lr, pc}^
   19eb8:	cfldr32lt	mvfx5, [r8, #-56]!	; 0xffffffc8
   19ebc:			; <UNDEFINED> instruction: 0x4604b538
   19ec0:	movwcs	r2, #25856	; 0x6500
   19ec4:			; <UNDEFINED> instruction: 0xf8403020
   19ec8:			; <UNDEFINED> instruction: 0x61253c0c
   19ecc:	sbcspl	pc, r1, r4, lsl #17
   19ed0:	strpl	lr, [r2, #-2500]	; 0xfffff63c
   19ed4:	strpl	lr, [r6, #-2500]	; 0xfffff63c
   19ed8:			; <UNDEFINED> instruction: 0xf96ef004
   19edc:	movwcs	r2, #512	; 0x200
   19ee0:	subseq	pc, r8, r4, lsl #2
   19ee4:	teqcs	r2, #196, 18	; 0x310000
   19ee8:	sbcspl	pc, r0, r4, lsl #17
   19eec:	sbcpl	pc, r4, r4, asr #17
   19ef0:	adcspl	pc, r0, r4, asr #17
   19ef4:	adcpl	pc, ip, r4, asr #17
   19ef8:	strpl	lr, [sp, #-2500]!	; 0xfffff63c
   19efc:	strpl	lr, [pc, #-2500]!	; 19540 <fchmod@plt+0x160fc>
   19f00:	eorspl	pc, r0, r4, lsl #17
   19f04:	stmib	r4, {r0, r2, r5, r6, r7, r9, sp, lr}^
   19f08:	stmib	r4, {r0, r1, r2, r3, r8, sl, ip, lr}^
   19f0c:	strbtvs	r5, [r5], #1297	; 0x511
   19f10:	ldrpl	lr, [r4, #-2500]	; 0xfffff63c
   19f14:			; <UNDEFINED> instruction: 0xf950f004
   19f18:	addseq	pc, r8, r4, lsl #2
   19f1c:	ldrpl	lr, [r9, #-2500]	; 0xfffff63c
   19f20:	rsbspl	pc, r0, r4, lsl #17
   19f24:	stmib	r4, {r0, r2, r5, r6, r7, r9, sl, sp, lr}^
   19f28:	stmib	r4, {r0, r1, r2, r3, r4, r8, sl, ip, lr}^
   19f2c:			; <UNDEFINED> instruction: 0xf8c45521
   19f30:	stmib	r4, {r2, r3, r7, ip, lr}^
   19f34:			; <UNDEFINED> instruction: 0xf0045524
   19f38:			; <UNDEFINED> instruction: 0x4628f93f
   19f3c:	strpl	lr, [r9, #-2500]!	; 0xfffff63c
   19f40:	stc2l	7, cr15, [r8], {247}	; 0xf7
   19f44:	strmi	r6, [r3], -r5, ror #6
   19f48:			; <UNDEFINED> instruction: 0x63a34628
   19f4c:	stc2l	7, cr15, [r2], {247}	; 0xf7
   19f50:	andspl	lr, sp, r4, asr #19
   19f54:	svclt	0x0000bd38
   19f58:			; <UNDEFINED> instruction: 0x4604b538
   19f5c:	andcc	r2, r8, r0, lsl #10
   19f60:	stmib	r4, {r0, r2, r5, r6, sp, lr}^
   19f64:			; <UNDEFINED> instruction: 0xf7ff5538
   19f68:			; <UNDEFINED> instruction: 0xf8c4ffa9
   19f6c:	stmib	r4, {r3, r5, r6, r7, ip, lr}^
   19f70:	cfldr32lt	mvfx4, [r8, #-8]!
   19f74:	stmib	r1, {r0, r1, r6, r7, fp, sp, lr}^
   19f78:	sbcvs	r0, r1, r0, lsl #6
   19f7c:	svclt	0x00004770
   19f80:	ldrdeq	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   19f84:	svclt	0x00004770
   19f88:	msreq	CPSR_fs, #0, 2
   19f8c:	strlt	r4, [r0, #-665]	; 0xfffffd67
   19f90:	eorsle	fp, r3, r3, lsl #1
   19f94:	tstlt	fp, fp, lsl #16
   19f98:	andlt	r2, r3, r1
   19f9c:	blx	15811a <fchmod@plt+0x154cd6>
   19fa0:	tstlt	r3, fp, asr #18
   19fa4:	blcs	38018 <fchmod@plt+0x34bd4>
   19fa8:	stmibvs	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   19fac:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
   19fb0:	mvnsle	r2, r0, lsl #22
   19fb4:	tstlt	r3, fp, asr #20
   19fb8:	blcs	3802c <fchmod@plt+0x34be8>
   19fbc:	bvs	fe30e774 <fchmod@plt+0xfe30b330>
   19fc0:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
   19fc4:	mvnle	r2, r0, lsl #22
   19fc8:	tstlt	r3, fp, lsl #20
   19fcc:	blcs	38040 <fchmod@plt+0x34bfc>
   19fd0:	stmibvs	fp, {r1, r5, r6, r7, r8, ip, lr, pc}^
   19fd4:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
   19fd8:	bicsle	r2, sp, r0, lsl #22
   19fdc:	eoreq	pc, ip, r1, lsl #2
   19fe0:			; <UNDEFINED> instruction: 0xf0049101
   19fe4:	stmdbls	r1, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   19fe8:	bicsle	r2, r5, r0, lsl #16
   19fec:	blcs	34e20 <fchmod@plt+0x319dc>
   19ff0:	blvs	ff24e740 <fchmod@plt+0xff24b2fc>
   19ff4:	svclt	0x00183800
   19ff8:	strb	r2, [lr, r1]
   19ffc:	blcs	34210 <fchmod@plt+0x30dcc>
   1a000:	stmiavs	r3, {r1, r3, r6, r7, r8, ip, lr, pc}^
   1a004:	blcs	3e410 <fchmod@plt+0x3afcc>
   1a008:	stmdbvs	r3, {r1, r2, r6, r7, r8, ip, lr, pc}
   1a00c:	bicle	r2, r3, r0, lsl #22
   1a010:			; <UNDEFINED> instruction: 0xf0043020
   1a014:	stmdbls	r1, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   1a018:	adcsle	r2, fp, r0, lsl #16
   1a01c:	svclt	0x0000e7bc
   1a020:	mvnsmi	lr, #737280	; 0xb4000
   1a024:	ldmdavs	r3, {r2, r4, r9, sl, lr}
   1a028:	strmi	r4, [pc], -r6, lsl #12
   1a02c:	movwcs	fp, #787	; 0x313
   1a030:	svcne	0x0004f852
   1a034:	addseq	r3, r8, r1, lsl #6
   1a038:	mvnsle	r2, r0, lsl #18
   1a03c:			; <UNDEFINED> instruction: 0xf7fd6033
   1a040:	stmdavs	r3!, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   1a044:	rsbsvs	r4, r0, r5, lsl #12
   1a048:			; <UNDEFINED> instruction: 0xf64fb193
   1a04c:			; <UNDEFINED> instruction: 0xf6cf79fc
   1a050:	bl	fea78854 <fchmod@plt+0xfea75410>
   1a054:	strcc	r0, [r4], #-2308	; 0xfffff6fc
   1a058:	ldmdavs	r5!, {sp, lr, pc}^
   1a05c:	bl	26b8c4 <fchmod@plt+0x268480>
   1a060:	ldrmi	r0, [r8, r4, lsl #16]!
   1a064:	blcc	1581bc <fchmod@plt+0x154d78>
   1a068:	andeq	pc, r8, r5, asr #16
   1a06c:	mvnsle	r2, r0, lsl #22
   1a070:	mvnshi	lr, #12386304	; 0xbd0000
   1a074:			; <UNDEFINED> instruction: 0xe7e14618
   1a078:	addlt	fp, r2, r0, ror r5
   1a07c:			; <UNDEFINED> instruction: 0xf0004605
   1a080:	strcs	pc, [r0], #-2461	; 0xfffff663
   1a084:	addeq	r6, r0, r8, lsr #32
   1a088:			; <UNDEFINED> instruction: 0xf984f7fd
   1a08c:			; <UNDEFINED> instruction: 0xf0006068
   1a090:			; <UNDEFINED> instruction: 0x4606f99b
   1a094:	stmdavs	fp!, {r0, r1, sp, lr, pc}^
   1a098:	eoreq	pc, r4, r3, asr #16
   1a09c:	ldrtmi	r3, [r0], -r1, lsl #8
   1a0a0:			; <UNDEFINED> instruction: 0xf9c0f000
   1a0a4:	mvnsle	r2, r0, lsl #16
   1a0a8:			; <UNDEFINED> instruction: 0xf0004630
   1a0ac:	stmdavs	fp!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1a0b0:	smlatble	r1, r3, r2, r4
   1a0b4:	ldcllt	0, cr11, [r0, #-8]!
   1a0b8:	cmpcs	sp, r5, lsl #20
   1a0bc:	movwls	r4, #6149	; 0x1805
   1a0c0:	blmi	16b2b0 <fchmod@plt+0x167e6c>
   1a0c4:	strls	r4, [r0], #-1144	; 0xfffffb88
   1a0c8:			; <UNDEFINED> instruction: 0xf7fb447b
   1a0cc:	svclt	0x0000ffa5
   1a0d0:	andeq	r2, r1, ip, lsl #17
   1a0d4:	andeq	r2, r1, r8, ror #16
   1a0d8:	andeq	r2, r1, r0, lsr r8
   1a0dc:	blcs	340f0 <fchmod@plt+0x30cac>
   1a0e0:	push	{r1, r4, r8, sl, fp, ip, lr, pc}
   1a0e4:			; <UNDEFINED> instruction: 0x460541f0
   1a0e8:	ldrmi	r4, [r7], -r8, lsl #13
   1a0ec:	stmdavs	lr!, {sl, sp}^
   1a0f0:			; <UNDEFINED> instruction: 0x4628463a
   1a0f4:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
   1a0f8:	tstlt	r9, r1, lsl #8
   1a0fc:	stmdavs	fp!, {r6, r7, r8, r9, sl, lr}
   1a100:	lfmle	f4, 2, [r4], #652	; 0x28c
   1a104:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a108:	svclt	0x00004770
   1a10c:	andcs	r4, r4, #11534336	; 0xb00000
   1a110:	stmdavs	r0, {r0, fp, sp, lr}^
   1a114:	ldmlt	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a118:	strcs	fp, [r0, #-1336]	; 0xfffffac8
   1a11c:	andvs	r4, r5, r4, lsl #12
   1a120:			; <UNDEFINED> instruction: 0xf7e86840
   1a124:	rsbvs	lr, r5, sl, ror #28
   1a128:	svclt	0x0000bd38
   1a12c:			; <UNDEFINED> instruction: 0xf8d0b430
   1a130:	orrlt	r5, r5, r4, asr #1
   1a134:			; <UNDEFINED> instruction: 0xf103686b
   1a138:	ldmvs	fp, {r3, sl}
   1a13c:	and	fp, r7, r3, lsl r9
   1a140:			; <UNDEFINED> instruction: 0xb12b460c
   1a144:			; <UNDEFINED> instruction: 0x4619685a
   1a148:	addmi	r6, r2, #1769472	; 0x1b0000
   1a14c:	strdvs	sp, [r3], -r8	; <UNPREDICTABLE>
   1a150:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1a154:	movwcs	sp, #494	; 0x1ee
   1a158:	sbccc	pc, r4, r0, asr #17
   1a15c:			; <UNDEFINED> instruction: 0x4770bc30
   1a160:			; <UNDEFINED> instruction: 0xf100b5f8
   1a164:	strmi	r0, [r6], -r4, asr #9
   1a168:	tstlt	r2, pc, lsl #12
   1a16c:	stmdavs	r3!, {r2, r4, r9, sl, lr}
   1a170:	ldrmi	fp, [sl], -r3, lsr #2
   1a174:	blcs	341e8 <fchmod@plt+0x30da4>
   1a178:			; <UNDEFINED> instruction: 0x4614d1fb
   1a17c:			; <UNDEFINED> instruction: 0xf7fd2008
   1a180:	movwcs	pc, #2675	; 0xa73	; <UNPREDICTABLE>
   1a184:	subvs	r4, r7, r5, lsl #12
   1a188:	andcs	r6, r8, fp, lsr #32
   1a18c:			; <UNDEFINED> instruction: 0xf7fd6025
   1a190:	stmdavs	sl!, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
   1a194:			; <UNDEFINED> instruction: 0x46036891
   1a198:	andsvs	r6, r9, r6, asr #32
   1a19c:	addsvs	r4, r3, r8, lsr #12
   1a1a0:	svclt	0x0000bdf8
   1a1a4:			; <UNDEFINED> instruction: 0xf7fdb570
   1a1a8:	stmdavc	r4, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   1a1ac:	strmi	r4, [r5], -r6, lsl #12
   1a1b0:	tstcs	r8, ip, asr r1
   1a1b4:			; <UNDEFINED> instruction: 0xf7f84620
   1a1b8:			; <UNDEFINED> instruction: 0xb108f8b5
   1a1bc:	strteq	pc, [r0], #-68	; 0xffffffbc
   1a1c0:			; <UNDEFINED> instruction: 0xf815702c
   1a1c4:	stccs	15, cr4, [r0], {1}
   1a1c8:			; <UNDEFINED> instruction: 0x4630d1f3
   1a1cc:			; <UNDEFINED> instruction: 0xf0014d1f
   1a1d0:	vmul.i8	d31, d8, d11
   1a1d4:	vrsra.s8	q8, <illegal reg q8.5>, #8
   1a1d8:			; <UNDEFINED> instruction: 0xf64f0307
   1a1dc:	ldrbtmi	r7, [sp], #-497	; 0xfffffe0f
   1a1e0:	andcc	pc, r0, #166912	; 0x28c00
   1a1e4:	blx	5d136 <fchmod@plt+0x59cf2>
   1a1e8:			; <UNDEFINED> instruction: 0xf8550312
   1a1ec:	bl	16a280 <fchmod@plt+0x166e3c>
   1a1f0:	ldmdblt	ip, {r0, r1, r7, r8, sl}
   1a1f4:	strtmi	lr, [r5], -lr
   1a1f8:	cmplt	ip, r4, lsr #16
   1a1fc:	ldrtmi	r6, [r1], -r0, ror #16
   1a200:	cdp	7, 10, cr15, cr4, cr8, {7}
   1a204:	mvnsle	r2, r0, lsl #16
   1a208:			; <UNDEFINED> instruction: 0xf7e84630
   1a20c:	stmdavs	ip!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1a210:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1a214:			; <UNDEFINED> instruction: 0xf7fd20f0
   1a218:	strmi	pc, [r4], -r7, lsr #20
   1a21c:	mrc2	7, 4, pc, cr12, cr15, {7}
   1a220:			; <UNDEFINED> instruction: 0xf7fd4630
   1a224:	blmi	2d8bf8 <fchmod@plt+0x2d57b4>
   1a228:			; <UNDEFINED> instruction: 0x4602447b
   1a22c:	andcs	r6, r0, #98	; 0x62
   1a230:	ldmib	r3, {r1, r5, sp, lr}^
   1a234:	ldrtmi	r1, [r0], -r0, lsl #4
   1a238:	tstcc	r1, ip, lsr #32
   1a23c:	stmib	r3, {r0, r9, ip, sp}^
   1a240:			; <UNDEFINED> instruction: 0xf7e81200
   1a244:			; <UNDEFINED> instruction: 0x4620edda
   1a248:	svclt	0x0000bd70
   1a24c:	andseq	r9, r2, r6, lsl #17
   1a250:	andseq	r9, r2, r4, lsr r8
   1a254:	addlt	fp, r2, r0, lsl r5
   1a258:			; <UNDEFINED> instruction: 0xf7ff4604
   1a25c:			; <UNDEFINED> instruction: 0xb170fe91
   1a260:	svclt	0x00182801
   1a264:	mrsle	r2, (UNDEF: 8)
   1a268:			; <UNDEFINED> instruction: 0xf10469a3
   1a26c:	stmdblt	r3!, {r3}
   1a270:			; <UNDEFINED> instruction: 0xb1b86840
   1a274:	blcs	34688 <fchmod@plt+0x31244>
   1a278:	strdlt	sp, [r2], -sl
   1a27c:			; <UNDEFINED> instruction: 0xf104bd10
   1a280:	strmi	r0, [r3], -r8
   1a284:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
   1a288:	bcs	68aa0 <fchmod@plt+0x6565c>
   1a28c:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, lr, pc}^
   1a290:	rscsle	r2, r2, r0, lsl #22
   1a294:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
   1a298:	bcs	68ab0 <fchmod@plt+0x6566c>
   1a29c:			; <UNDEFINED> instruction: 0x4618d8f7
   1a2a0:	ldclt	0, cr11, [r0, #-8]
   1a2a4:	orrcs	r6, r4, r0, ror #16
   1a2a8:	bmi	16cec0 <fchmod@plt+0x169a7c>
   1a2ac:	ldrbtmi	r9, [fp], #-0
   1a2b0:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
   1a2b4:			; <UNDEFINED> instruction: 0xf7fb4478
   1a2b8:	svclt	0x0000feaf
   1a2bc:			; <UNDEFINED> instruction: 0x000126ba
   1a2c0:	andeq	r2, r1, r2, lsl #16
   1a2c4:	andeq	r2, r1, r4, ror #13
   1a2c8:			; <UNDEFINED> instruction: 0xf7ffb510
   1a2cc:	strmi	pc, [r4], -fp, ror #30
   1a2d0:			; <UNDEFINED> instruction: 0xffc0f7ff
   1a2d4:	ldfltd	f3, [r0, #-0]
   1a2d8:	andcs	r4, r5, #4, 18	; 0x10000
   1a2dc:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   1a2e0:			; <UNDEFINED> instruction: 0xf7e84478
   1a2e4:	stmdavs	r1!, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   1a2e8:			; <UNDEFINED> instruction: 0xff5ef7fb
   1a2ec:	ldrdeq	r2, [r1], -sl
   1a2f0:	andeq	r1, r1, r4, lsr pc
   1a2f4:	mvnsmi	lr, sp, lsr #18
   1a2f8:	stmvs	fp, {r0, r5, r6, r8, r9, ip, sp, pc}
   1a2fc:	blcs	2bb3c <fchmod@plt+0x286f8>
   1a300:	stcvs	0, cr13, [r3], {50}	; 0x32
   1a304:	streq	pc, [r8, #-256]	; 0xffffff00
   1a308:	ldmvs	sl, {r7, r9, sl, lr}
   1a30c:	stmiavs	r2, {r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   1a310:	strvs	fp, [r1], #-2378	; 0xfffff6b6
   1a314:	addne	pc, r0, r0, asr #17
   1a318:	pop	{r3, r5, r9, sl, lr}
   1a31c:	stmdavs	ip!, {r4, r5, r6, r7, r8, pc}^
   1a320:	blvs	fe9067b8 <fchmod@plt+0xfe903374>
   1a324:	addsmi	r4, lr, #38797312	; 0x2500000
   1a328:	udf	#23833	; 0x5d19
   1a32c:			; <UNDEFINED> instruction: 0xf7fd20d8
   1a330:			; <UNDEFINED> instruction: 0x4607f99b
   1a334:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
   1a338:	stmib	r7, {r4, r9, fp, lr}^
   1a33c:	ldrbtmi	r8, [sl], #-1024	; 0xfffffc00
   1a340:			; <UNDEFINED> instruction: 0x67be63be
   1a344:	rsbvs	r6, pc, r3, asr r8	; <UNPREDICTABLE>
   1a348:	movwcc	r4, #5693	; 0x163d
   1a34c:	subsvs	r4, r3, r8, lsr #12
   1a350:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a354:			; <UNDEFINED> instruction: 0x21b34a0a
   1a358:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
   1a35c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1a360:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
   1a364:	mrc2	7, 2, pc, cr8, cr11, {7}
   1a368:			; <UNDEFINED> instruction: 0x21b54a08
   1a36c:	stmdami	r9, {r3, r8, r9, fp, lr}
   1a370:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1a374:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
   1a378:	mcr2	7, 2, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   1a37c:	andseq	r9, r2, lr, lsl r7
   1a380:	andeq	r2, r1, r8, asr r7
   1a384:	muleq	r1, lr, r6
   1a388:	andeq	r2, r1, r6, lsr r6
   1a38c:	andeq	r2, r1, r4, asr #14
   1a390:	andeq	r2, r1, r2, lsr #13
   1a394:	andeq	r2, r1, r2, lsr #12
   1a398:	addlt	fp, r3, r0, lsl #10
   1a39c:			; <UNDEFINED> instruction: 0xf7ff9101
   1a3a0:	stmdbls	r1, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   1a3a4:			; <UNDEFINED> instruction: 0xf85db003
   1a3a8:			; <UNDEFINED> instruction: 0xf7ffeb04
   1a3ac:	svclt	0x0000bfa3
   1a3b0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1a3b4:			; <UNDEFINED> instruction: 0x47706818
   1a3b8:	andseq	r9, r2, sl, lsr #13
   1a3bc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1a3c0:			; <UNDEFINED> instruction: 0x47706858
   1a3c4:	mulseq	r2, lr, r6
   1a3c8:	andcs	fp, r8, r8, lsl #10
   1a3cc:			; <UNDEFINED> instruction: 0xffe2f7fc
   1a3d0:	stmib	r0, {r9, sp}^
   1a3d4:	sfmlt	f2, 4, [r8, #-0]
   1a3d8:	stmdavs	r4, {r4, r5, sl, ip, sp, pc}
   1a3dc:	stmdavs	r3, {r2, r7, r8, fp, ip, sp, pc}^
   1a3e0:	ldrbvc	pc, [r0, #1615]!	; 0x64f	; <UNPREDICTABLE>
   1a3e4:	addseq	r4, sl, lr, lsl #18
   1a3e8:	bcc	12b5d4 <fchmod@plt+0x128190>
   1a3ec:	adcmi	r4, fp, #285212672	; 0x11000000
   1a3f0:			; <UNDEFINED> instruction: 0xf851dc0b
   1a3f4:	cmplt	sl, r4, lsl #30
   1a3f8:	streq	pc, [r8], #-258	; 0xfffffefe
   1a3fc:	subvs	r3, r3, r1, lsl #6
   1a400:	stmdavs	r3!, {r2, r5, fp, sp, lr}
   1a404:	movwcc	fp, #33083	; 0x813b
   1a408:	strtmi	r6, [r0], -r3
   1a40c:			; <UNDEFINED> instruction: 0x4770bc30
   1a410:	subvs	r3, r3, r1, lsl #6
   1a414:	andvs	lr, r3, fp, ror #15
   1a418:	ldclt	6, cr4, [r0], #-128	; 0xffffff80
   1a41c:	svclt	0x00004770
   1a420:	andseq	r9, r2, ip, ror r6
   1a424:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
   1a428:	stmdavs	r3, {r0, r2, r7, r8, fp, ip, sp, pc}^
   1a42c:	ldrbtvc	pc, [r0], #1615	; 0x64f	; <UNPREDICTABLE>
   1a430:	addseq	r4, sl, pc, lsl #18
   1a434:	bcc	12b620 <fchmod@plt+0x1281dc>
   1a438:	adcmi	r4, r3, #285212672	; 0x11000000
   1a43c:			; <UNDEFINED> instruction: 0xf851dc09
   1a440:	cmplt	sl, r4, lsl #30
   1a444:	streq	pc, [r8, #-258]	; 0xfffffefe
   1a448:	subvs	r3, r3, r1, lsl #6
   1a44c:	teqlt	r3, fp, ror #16
   1a450:	strtmi	r6, [r8], -r3
   1a454:			; <UNDEFINED> instruction: 0x4770bc30
   1a458:	subvs	r3, r3, r1, lsl #6
   1a45c:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a460:	blcs	344d4 <fchmod@plt+0x31090>
   1a464:	movwcc	sp, #33012	; 0x80f4
   1a468:	strtmi	r6, [r8], -r3
   1a46c:			; <UNDEFINED> instruction: 0x4770bc30
   1a470:	andseq	r9, r2, r0, lsr r6
   1a474:	ldclt	7, cr15, [lr], #928	; 0x3a0
   1a478:			; <UNDEFINED> instruction: 0xf7f7b510
   1a47c:	strcs	pc, [r0], #-2667	; 0xfffff595
   1a480:	blx	15847c <fchmod@plt+0x155038>
   1a484:	stmdami	r9, {r3, r8, r9, fp, lr}
   1a488:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   1a48c:	rsbscc	pc, pc, #12582912	; 0xc00000
   1a490:	blcc	12b678 <fchmod@plt+0x128234>
   1a494:	rsbsvc	pc, r0, #8388608	; 0x800000
   1a498:	strmi	lr, [r0], #-2496	; 0xfffff640
   1a49c:	svcne	0x0004f843
   1a4a0:			; <UNDEFINED> instruction: 0xd1fb4293
   1a4a4:	svclt	0x0000bd10
   1a4a8:			; <UNDEFINED> instruction: 0x001295da
   1a4ac:	andseq	r9, r2, ip, asr #11
   1a4b0:	svcmi	0x00f0e92d
   1a4b4:	mcrrmi	6, 0, r4, ip, cr7
   1a4b8:	blhi	d5974 <fchmod@plt+0xd2530>
   1a4bc:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   1a4c0:	addseq	fp, fp, r5, lsl #1
   1a4c4:			; <UNDEFINED> instruction: 0xf7fc1c58
   1a4c8:	stmdavs	r2!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1a4cc:	svclt	0x00a22a00
   1a4d0:	bl	228d8 <fchmod@plt+0x1f494>
   1a4d4:	svcne	0x00030282
   1a4d8:	blle	ebee0 <fchmod@plt+0xe8a9c>
   1a4dc:	svcne	0x0004f843
   1a4e0:			; <UNDEFINED> instruction: 0xd1fb429a
   1a4e4:	stclmi	3, cr2, [r1, #-0]
   1a4e8:			; <UNDEFINED> instruction: 0x469a461e
   1a4ec:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
   1a4f0:			; <UNDEFINED> instruction: 0xf5059302
   1a4f4:	blmi	fa8af8 <fchmod@plt+0xfa56b4>
   1a4f8:			; <UNDEFINED> instruction: 0xf8df3d04
   1a4fc:			; <UNDEFINED> instruction: 0xf509b0f8
   1a500:	ldrbtmi	r7, [fp], #-2416	; 0xfffff690
   1a504:	mcr	4, 0, r4, cr8, cr11, {7}
   1a508:			; <UNDEFINED> instruction: 0xf8553a10
   1a50c:	bcs	26124 <fchmod@plt+0x22ce0>
   1a510:	strcs	sp, [r0], #-90	; 0xffffffa6
   1a514:	strcc	r6, [r1], #-2066	; 0xfffff7ee
   1a518:	mvnsle	r2, r0, lsl #20
   1a51c:	tstcs	r1, r3, asr r6
   1a520:			; <UNDEFINED> instruction: 0x4638465a
   1a524:	strmi	r9, [lr], #-1024	; 0xfffffc00
   1a528:	cdp	7, 6, cr15, cr8, cr8, {7}
   1a52c:	bl	225538 <fchmod@plt+0x2220f4>
   1a530:	svclt	0x001e0184
   1a534:	movwcc	r9, #6915	; 0x1b03
   1a538:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
   1a53c:			; <UNDEFINED> instruction: 0xf10a45a9
   1a540:			; <UNDEFINED> instruction: 0xf1020a01
   1a544:	andvs	r0, sl, r1, lsl #4
   1a548:	blmi	b0eccc <fchmod@plt+0xb0b888>
   1a54c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a550:	svclt	0x00c82c00
   1a554:	orreq	lr, r4, #8, 22	; 0x2000
   1a558:	sub	sp, r2, r2, lsl #24
   1a55c:	andle	r3, r3, r1, lsl #24
   1a560:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   1a564:	rscsle	r2, r9, r0, lsl #20
   1a568:			; <UNDEFINED> instruction: 0x9090f8df
   1a56c:	streq	lr, [r4, #2824]	; 0xb08
   1a570:	ldrbtmi	r4, [r9], #1714	; 0x6b2
   1a574:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   1a578:	strbmi	r4, [sl], -r3, lsr #12
   1a57c:	tstcs	r1, r1, lsl #24
   1a580:			; <UNDEFINED> instruction: 0x96004638
   1a584:	cdp	7, 3, cr15, cr10, cr8, {7}
   1a588:	mvnsle	r1, r3, ror #24
   1a58c:	bmi	72beec <fchmod@plt+0x728aa8>
   1a590:	blls	a299c <fchmod@plt+0x9f558>
   1a594:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   1a598:	cdp	7, 3, cr15, cr0, cr8, {7}
   1a59c:	bmi	6811b0 <fchmod@plt+0x67dd6c>
   1a5a0:	ldrtmi	r2, [r8], -r1, lsl #2
   1a5a4:	movwls	r4, #1146	; 0x47a
   1a5a8:			; <UNDEFINED> instruction: 0xf7e84633
   1a5ac:	ldmdbmi	r6, {r3, r5, r9, sl, fp, sp, lr, pc}
   1a5b0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1a5b4:			; <UNDEFINED> instruction: 0xfff8f7fc
   1a5b8:	andlt	r4, r5, r0, asr #12
   1a5bc:	blhi	d58b8 <fchmod@plt+0xd2474>
   1a5c0:	svcmi	0x00f0e8bd
   1a5c4:	ldclt	7, cr15, [r6], {232}	; 0xe8
   1a5c8:	tstcs	r1, r2, lsl #24
   1a5cc:	ldrbmi	r9, [r3], -r0, lsl #4
   1a5d0:	bcs	455e38 <fchmod@plt+0x4529f4>
   1a5d4:	strmi	r4, [ip], #-1592	; 0xfffff9c8
   1a5d8:			; <UNDEFINED> instruction: 0xf7e89402
   1a5dc:			; <UNDEFINED> instruction: 0x4641ee10
   1a5e0:	blle	ff554494 <fchmod@plt+0xff551050>
   1a5e4:	svclt	0x0000e7c0
   1a5e8:	andseq	r9, r2, r0, lsr #11
   1a5ec:	andseq	r9, r2, r6, ror r5
   1a5f0:	andeq	r2, r1, sl, lsr #10
   1a5f4:	andeq	r2, r1, r8, lsr #10
   1a5f8:	andseq	r9, r2, r0, lsl r5
   1a5fc:	andeq	r2, r1, sl, lsl r5
   1a600:			; <UNDEFINED> instruction: 0x000124b2
   1a604:	andeq	r2, r1, r0, asr #9
   1a608:	andeq	r1, r1, r2, lsl #2
   1a60c:			; <UNDEFINED> instruction: 0x4605b538
   1a610:	strmi	r2, [ip], -r8
   1a614:	mrc2	7, 5, pc, cr14, cr12, {7}
   1a618:	strmi	lr, [r0, #-2496]	; 0xfffff640
   1a61c:	svclt	0x0000bd38
   1a620:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   1a624:	strtmi	r4, [r0], -r4, lsl #12
   1a628:			; <UNDEFINED> instruction: 0xf7e86824
   1a62c:			; <UNDEFINED> instruction: 0x2c00ebe6
   1a630:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   1a634:	svclt	0x00004770
   1a638:			; <UNDEFINED> instruction: 0x4604b570
   1a63c:	stmdavs	r6!, {r3, sp}
   1a640:			; <UNDEFINED> instruction: 0xf7fc460d
   1a644:	stmib	r0, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   1a648:	eorvs	r6, r0, r0, lsl #10
   1a64c:	svclt	0x0000bd70
   1a650:	stmib	r0, {r8, r9, sp}^
   1a654:	addvs	r3, r3, r0, lsl #6
   1a658:	svclt	0x00004770
   1a65c:			; <UNDEFINED> instruction: 0x4604b510
   1a660:			; <UNDEFINED> instruction: 0xf7ff6800
   1a664:	movwcs	pc, #4061	; 0xfdd	; <UNPREDICTABLE>
   1a668:	movwcc	lr, #2500	; 0x9c4
   1a66c:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
   1a670:	blx	fec34678 <fchmod@plt+0xfec31234>
   1a674:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1a678:	svclt	0x00004770
   1a67c:			; <UNDEFINED> instruction: 0x4604b510
   1a680:	tstcs	r0, r8, lsl #12
   1a684:			; <UNDEFINED> instruction: 0xffc2f7ff
   1a688:			; <UNDEFINED> instruction: 0xb12b6863
   1a68c:	stmiavs	r3!, {r3, r4, sp, lr}
   1a690:	movwcc	r6, #4192	; 0x1060
   1a694:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
   1a698:	ldrb	r6, [r8, r0, lsr #32]!
   1a69c:			; <UNDEFINED> instruction: 0x4604b538
   1a6a0:	cmnlt	r0, r0, lsl #16
   1a6a4:	strcc	lr, [r0, #-2512]	; 0xfffff630
   1a6a8:	teqlt	r3, r3, lsr #32
   1a6ac:	bl	fe958654 <fchmod@plt+0xfe955210>
   1a6b0:	blcc	74944 <fchmod@plt+0x71500>
   1a6b4:	strtmi	r6, [r8], -r3, lsr #1
   1a6b8:	rsbvs	fp, r3, r8, lsr sp
   1a6bc:			; <UNDEFINED> instruction: 0x4605e7f6
   1a6c0:	svclt	0x0000e7f9
   1a6c4:	ldrblt	r6, [r0, #-2057]!	; 0xfffff7f7
   1a6c8:	stmdavs	r9, {r1, r7, ip, sp, pc}^
   1a6cc:	ldrmi	r4, [r6], -r4, lsl #12
   1a6d0:			; <UNDEFINED> instruction: 0x4608461d
   1a6d4:			; <UNDEFINED> instruction: 0xf7e89101
   1a6d8:	stmdbls	r1, {r2, r3, r8, sl, fp, sp, lr, pc}
   1a6dc:	strtmi	r4, [r0], -r2, lsl #12
   1a6e0:	mrrc2	0, 0, pc, ip, cr3	; <UNPREDICTABLE>
   1a6e4:	stmvs	fp, {r0, r4, r5, r6, r7, fp, sp, lr}
   1a6e8:	stmdble	r6, {r0, r8, r9, fp, sp}
   1a6ec:	ldmvs	r2!, {r1, r8, sl, fp, sp}
   1a6f0:	stccs	0, cr13, [r3, #-44]	; 0xffffffd4
   1a6f4:	stccs	0, cr13, [r1, #-48]	; 0xffffffd0
   1a6f8:	strtmi	sp, [r0], -r5
   1a6fc:	pop	{r1, ip, sp, pc}
   1a700:			; <UNDEFINED> instruction: 0xf0034070
   1a704:	bcs	89880 <fchmod@plt+0x8643c>
   1a708:	blcc	14e718 <fchmod@plt+0x14b2d4>
   1a70c:	ldmible	r4!, {r0, r8, r9, fp, sp}^
   1a710:			; <UNDEFINED> instruction: 0xf7f74620
   1a714:	strtmi	pc, [r0], -sp, lsr #18
   1a718:	pop	{r1, ip, sp, pc}
   1a71c:			; <UNDEFINED> instruction: 0xf0034070
   1a720:	svclt	0x0000bc4f
   1a724:	strdlt	fp, [r3], r0
   1a728:	stmdavs	r2, {r0, r1, r2, r3, r6, r7, fp, sp, lr}
   1a72c:	ldmdavs	r6, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
   1a730:	ldmdble	r7, {r0, r8, r9, fp, sp}
   1a734:	ldrtmi	r4, [r0], -r4, lsl #12
   1a738:			; <UNDEFINED> instruction: 0xf7e8460d
   1a73c:			; <UNDEFINED> instruction: 0x4606ecda
   1a740:			; <UNDEFINED> instruction: 0xf7e86878
   1a744:	ldrtmi	lr, [r0], #-3286	; 0xfffff32a
   1a748:			; <UNDEFINED> instruction: 0xf7fc3002
   1a74c:	stmiavs	fp!, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1a750:	strcs	r6, [r0, #-2081]	; 0xfffff7df
   1a754:	ldmdavs	fp, {r0, r2, r9, fp, lr}^
   1a758:	ldrbtmi	r6, [sl], #-2121	; 0xfffff7b7
   1a75c:	strmi	r9, [r6], -r0, lsl #10
   1a760:	stc2l	0, cr15, [r8, #-0]
   1a764:	andlt	r4, r3, r0, lsr r6
   1a768:	svclt	0x0000bdf0
   1a76c:	andeq	r0, r1, lr, asr #19
   1a770:			; <UNDEFINED> instruction: 0x4603b410
   1a774:	stmiavs	r0!, {r2, r3, r6, r7, fp, sp, lr}
   1a778:	stmdble	r6, {r0, fp, sp}
   1a77c:	stmvs	ip, {r1, r9, fp, sp}
   1a780:	bcs	10e7b0 <fchmod@plt+0x10b36c>
   1a784:	bcs	8e7b8 <fchmod@plt+0x8b374>
   1a788:	ldmdavs	fp, {r2, ip, lr, pc}
   1a78c:			; <UNDEFINED> instruction: 0xf85d6858
   1a790:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1a794:	andle	r2, r2, r1, lsl #24
   1a798:	stmdacs	r1, {r2, fp, ip, sp}
   1a79c:	stmdbvs	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   1a7a0:	mvnsle	r2, r0, lsl #16
   1a7a4:	blmi	158920 <fchmod@plt+0x1554dc>
   1a7a8:			; <UNDEFINED> instruction: 0xf7ff4618
   1a7ac:	svclt	0x0000bfbb
   1a7b0:			; <UNDEFINED> instruction: 0xf100460a
   1a7b4:			; <UNDEFINED> instruction: 0xf7ff012c
   1a7b8:	svclt	0x0000bfdb
   1a7bc:			; <UNDEFINED> instruction: 0x4603b510
   1a7c0:	addlt	r6, r2, ip, asr #17
   1a7c4:	stmdacs	r1, {r5, r7, fp, sp, lr}
   1a7c8:	bcs	d0be8 <fchmod@plt+0xcd7a4>
   1a7cc:	andle	r6, r9, ip, lsl #17
   1a7d0:	andle	r2, sl, r3, lsl #20
   1a7d4:	andle	r2, r3, r1, lsl #20
   1a7d8:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}^
   1a7dc:	ldclt	0, cr11, [r0, #-8]
   1a7e0:	andle	r2, r2, r1, lsl #24
   1a7e4:	stmdacs	r1, {r2, fp, ip, sp}
   1a7e8:	stmdbvs	r8, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   1a7ec:	mvnsle	r2, r0, lsl #16
   1a7f0:	tstls	r1, r8, lsl r6
   1a7f4:			; <UNDEFINED> instruction: 0xff96f7ff
   1a7f8:	tstvs	r8, r1, lsl #18
   1a7fc:	svclt	0x0000e7ee
   1a800:			; <UNDEFINED> instruction: 0xf100460a
   1a804:			; <UNDEFINED> instruction: 0xf7ff012c
   1a808:	svclt	0x0000bfd9
   1a80c:			; <UNDEFINED> instruction: 0x4615b538
   1a810:	cmplt	r4, ip, asr #18
   1a814:	strtmi	r4, [r0], -r8, lsl #18
   1a818:			; <UNDEFINED> instruction: 0xf7e84479
   1a81c:			; <UNDEFINED> instruction: 0x4603eab6
   1a820:	eorvs	r4, fp, r0, lsr #12
   1a824:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1a828:	stmdami	r5, {r0, r2, r9, sp}
   1a82c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a830:	bl	10587d8 <fchmod@plt+0x1055394>
   1a834:	strb	r4, [sp, r4, lsl #12]!
   1a838:	andeq	sl, r0, r4, lsl #22
   1a83c:	muleq	r1, r4, r3
   1a840:	andeq	r1, r1, r6, ror #19
   1a844:	stmvs	r2, {r1, r8, r9, fp, lr}
   1a848:	cfldrspl	mvf4, [r8], {123}	; 0x7b
   1a84c:	svclt	0x00004770
   1a850:	muleq	r1, r4, r3
   1a854:	stmdbvs	r2, {r1, r8, r9, fp, lr}
   1a858:	cfldrspl	mvf4, [r8], {123}	; 0x7b
   1a85c:	svclt	0x00004770
   1a860:	andeq	r2, r1, ip, lsl #7
   1a864:	stmiavs	r2, {r1, r8, r9, fp, lr}^
   1a868:	cfldrspl	mvf4, [r8], {123}	; 0x7b
   1a86c:	svclt	0x00004770
   1a870:	andeq	r2, r1, r8, lsl #7
   1a874:	movwcs	r6, #51328	; 0xc880
   1a878:	bmi	12cc8c <fchmod@plt+0x129848>
   1a87c:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   1a880:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a884:			; <UNDEFINED> instruction: 0x477058d0
   1a888:	andeq	r5, r2, r8, ror #7
   1a88c:	muleq	r0, r4, r2
   1a890:	movwcs	r6, #51392	; 0xc8c0
   1a894:	bmi	12cca8 <fchmod@plt+0x129864>
   1a898:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   1a89c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a8a0:			; <UNDEFINED> instruction: 0x477058d0
   1a8a4:	andeq	r5, r2, ip, asr #7
   1a8a8:	andeq	r0, r0, r8, lsl #7
   1a8ac:	movwcs	r6, #51456	; 0xc900
   1a8b0:	bmi	12ccc4 <fchmod@plt+0x129880>
   1a8b4:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   1a8b8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a8bc:			; <UNDEFINED> instruction: 0x477058d0
   1a8c0:			; <UNDEFINED> instruction: 0x000253b0
   1a8c4:	andeq	r0, r0, r8, ror r2
   1a8c8:	blmi	1b4dd8 <fchmod@plt+0x1b1994>
   1a8cc:	ldrbtmi	r2, [fp], #-2565	; 0xfffff5fb
   1a8d0:	tstcs	ip, r6
   1a8d4:	blx	6c8ee <fchmod@plt+0x694aa>
   1a8d8:	ldmdapl	fp, {r1, r9, ip, sp, lr, pc}
   1a8dc:			; <UNDEFINED> instruction: 0x47705898
   1a8e0:	ldrbmi	r6, [r0, -r0, lsl #19]!
   1a8e4:	muleq	r2, sl, r3
   1a8e8:	andeq	r0, r0, r8, ror #5
   1a8ec:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   1a8f0:	stmdavs	r2!, {r0, r2, r3, fp, sp, lr}
   1a8f4:	ldmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}^
   1a8f8:			; <UNDEFINED> instruction: 0xf7e86859
   1a8fc:	stmiblt	r0!, {r2, r4, r5, r9, fp, sp, lr, pc}^
   1a900:	blvs	fea75790 <fchmod@plt+0xfea7234c>
   1a904:	andsle	r4, r8, sl, lsl #5
   1a908:	blcs	74b5c <fchmod@plt+0x71718>
   1a90c:	blvs	1850d6c <fchmod@plt+0x184d928>
   1a910:	andle	r2, r2, r1, lsl #16
   1a914:	blcs	6952c <fchmod@plt+0x660e8>
   1a918:	stmvs	fp, {r4, r8, fp, ip, lr, pc}
   1a91c:	stmdble	fp, {r0, r8, r9, fp, sp}
   1a920:	stmdacs	r1, {r3, r5, r6, r8, r9, fp, sp, lr}
   1a924:	blcc	14e934 <fchmod@plt+0x14b4f0>
   1a928:	stmdble	r5, {r0, r8, r9, fp, sp}
   1a92c:	ldrhtmi	lr, [r8], -sp
   1a930:	ldmdavs	r0, {r0, r3, r6, fp, sp, lr}^
   1a934:	blt	5588dc <fchmod@plt+0x555498>
   1a938:	ldclt	0, cr2, [r8, #-4]!
   1a93c:	rscscc	pc, pc, pc, asr #32
   1a940:	svclt	0x0000bd38
   1a944:			; <UNDEFINED> instruction: 0x4605b538
   1a948:			; <UNDEFINED> instruction: 0x461469d0
   1a94c:	smlawbcs	r8, r0, r1, fp
   1a950:	bl	ff6d88f8 <fchmod@plt+0xff6d54b4>
   1a954:	stfnep	f3, [r4], {96}	; 0x60
   1a958:	strtmi	r4, [r0], -r9, lsl #18
   1a95c:			; <UNDEFINED> instruction: 0xf7e84479
   1a960:			; <UNDEFINED> instruction: 0x4621ea14
   1a964:	strtmi	r4, [r8], -r2, lsl #12
   1a968:	ldrhtmi	lr, [r8], -sp
   1a96c:	bllt	5d6980 <fchmod@plt+0x5d353c>
   1a970:	msreq	CPSR_fs, r4, lsl #2
   1a974:	andcs	r4, r1, #40, 12	; 0x2800000
   1a978:	ldrhtmi	lr, [r8], -sp
   1a97c:	ldclt	7, cr15, [r6, #1016]!	; 0x3f8
   1a980:	andeq	r7, r0, r0, rrx
   1a984:			; <UNDEFINED> instruction: 0x4604b510
   1a988:	addlt	r4, sl, r8, lsl r8
   1a98c:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
   1a990:	stmdage	r6, {r0, r1, r6, r7, fp, ip, lr}
   1a994:	movwls	r6, #38939	; 0x981b
   1a998:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a99c:	andls	r2, r1, r0, lsl #6
   1a9a0:	movwcc	lr, #27085	; 0x69cd
   1a9a4:			; <UNDEFINED> instruction: 0xf7ff9308
   1a9a8:	stmdals	r1, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1a9ac:	blx	2569c2 <fchmod@plt+0x25357e>
   1a9b0:	bge	100dd8 <fchmod@plt+0xfd994>
   1a9b4:			; <UNDEFINED> instruction: 0xf7fe4620
   1a9b8:	stmdacs	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   1a9bc:	bmi	3915e8 <fchmod@plt+0x38e1a4>
   1a9c0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1a9c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a9c8:	subsmi	r9, sl, r9, lsl #22
   1a9cc:	andlt	sp, sl, ip, lsl #2
   1a9d0:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
   1a9d4:	stmdami	r9, {r0, r2, r9, sp}
   1a9d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a9dc:	b	1ad8984 <fchmod@plt+0x1ad5540>
   1a9e0:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
   1a9e4:	blx	ff8589da <fchmod@plt+0xff855596>
   1a9e8:	b	1c58990 <fchmod@plt+0x1c5554c>
   1a9ec:	ldrdeq	r5, [r2], -sl
   1a9f0:	andeq	r0, r0, r4, lsr #5
   1a9f4:	andeq	r5, r2, r6, lsr #5
   1a9f8:	andeq	r2, r1, ip, lsl r2
   1a9fc:	andeq	r1, r1, sl, lsr r8
   1aa00:	addlt	fp, r2, r0, lsl r5
   1aa04:	stmdavs	r3, {r2, r6, r8, r9, fp, ip, sp, lr}^
   1aa08:	ldmvs	ip, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
   1aa0c:	stmvs	r3, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
   1aa10:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1aa14:	svcvc	0x0080f5b3
   1aa18:			; <UNDEFINED> instruction: 0xf5b3d006
   1aa1c:	svclt	0x00087f00
   1aa20:	tstle	sl, r1
   1aa24:	ldclt	0, cr11, [r0, #-8]
   1aa28:			; <UNDEFINED> instruction: 0xf7ff6808
   1aa2c:	stmdacs	r1, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   1aa30:	andcs	fp, r0, ip, asr #31
   1aa34:	andlt	r2, r2, r1
   1aa38:	bne	ff449e80 <fchmod@plt+0xff446a3c>
   1aa3c:			; <UNDEFINED> instruction: 0xf080fab0
   1aa40:	andlt	r0, r2, r0, asr #18
   1aa44:	ldmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}^
   1aa48:	ldmdavs	r8, {r9, sp}^
   1aa4c:	b	ff6589f4 <fchmod@plt+0xff6555b0>
   1aa50:			; <UNDEFINED> instruction: 0xf080fab0
   1aa54:	andlt	r0, r2, r0, asr #18
   1aa58:	bmi	189ea0 <fchmod@plt+0x186a5c>
   1aa5c:	stmdami	r5, {r1, r4, r5, r7, r8, sp}
   1aa60:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1aa64:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
   1aa68:			; <UNDEFINED> instruction: 0xf7fb447b
   1aa6c:	svclt	0x0000fad5
   1aa70:	andeq	r2, r1, lr, ror #4
   1aa74:	ldrdeq	r2, [r1], -lr
   1aa78:	andeq	r2, r1, ip, lsr #3
   1aa7c:	addvs	r2, r1, r0, lsl #6
   1aa80:	movwcc	lr, #2496	; 0x9c0
   1aa84:	stmib	r0, {r0, r1, r7, r8, pc}^
   1aa88:	ldrbmi	r3, [r0, -r4, lsl #6]!
   1aa8c:	ldrblt	r7, [r0, #2819]!	; 0xb03
   1aa90:	addlt	r4, r7, r4, lsl #12
   1aa94:	eorsle	r2, ip, r0, lsl #22
   1aa98:	blvc	1874c28 <fchmod@plt+0x18717e4>
   1aa9c:	ldmiblt	r1!, {r0, r1, r4, r7, fp, sp, lr}
   1aaa0:	blcs	696ac <fchmod@plt+0x66268>
   1aaa4:	stmiavs	r3!, {r0, r2, r4, r8, fp, ip, lr, pc}
   1aaa8:	strle	r0, [pc, #-1499]!	; 1a4d5 <fchmod@plt+0x17091>
   1aaac:			; <UNDEFINED> instruction: 0xf7ff6820
   1aab0:	stmdavs	r3!, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   1aab4:	bllt	1374d30 <fchmod@plt+0x13718ec>
   1aab8:	blx	18d8abc <fchmod@plt+0x18d5678>
   1aabc:	stcle	8, cr2, [r5, #-4]!
   1aac0:			; <UNDEFINED> instruction: 0xf7f62005
   1aac4:	strmi	pc, [r3], -r7, lsl #30
   1aac8:	rsbvs	r4, r3, r8, lsr #12
   1aacc:	blcs	92b44 <fchmod@plt+0x8f700>
   1aad0:	ldmdavs	r0, {r2, r3, r4, r8, ip, lr, pc}^
   1aad4:	mcr2	7, 3, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
   1aad8:	andcs	r4, r5, #557056	; 0x88000
   1aadc:			; <UNDEFINED> instruction: 0x46054479
   1aae0:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   1aae4:	stmib	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aae8:	strls	r6, [r3, #-2150]	; 0xfffff79a
   1aaec:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1aaf0:	ldrmi	r6, [r9], -r5, lsr #16
   1aaf4:	andcs	r4, r1, #7424	; 0x1d00
   1aaf8:	ldrbtmi	r6, [ip], #-2166	; 0xfffff78a
   1aafc:	rsbeq	lr, r1, sp, lsl #17
   1ab00:			; <UNDEFINED> instruction: 0xf7e84620
   1ab04:			; <UNDEFINED> instruction: 0x4620ec9a
   1ab08:	ldcllt	0, cr11, [r0, #28]!
   1ab0c:	andlt	r2, r7, r0
   1ab10:	stmdavs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1ab14:	stc2	7, cr15, [lr], {254}	; 0xfe
   1ab18:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1ab1c:	stmdavs	r3!, {r2, r3, r4, r5, r7, ip, lr, pc}^
   1ab20:			; <UNDEFINED> instruction: 0xb1e3689b
   1ab24:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
   1ab28:	andcs	r4, r5, #294912	; 0x48000
   1ab2c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   1ab30:			; <UNDEFINED> instruction: 0xf7e84478
   1ab34:	stmdavs	r7!, {r6, r7, r8, fp, sp, lr, pc}^
   1ab38:	vst3.8	{d25,d27,d29}, [pc], r4
   1ab3c:	stmdavs	r5!, {r7, r8, r9, sp, lr}
   1ab40:	stcmi	6, cr4, [lr], {25}
   1ab44:	ldmdavs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
   1ab48:	strls	r4, [r1, #-1148]	; 0xfffffb84
   1ab4c:	strls	r9, [r3, -r2, lsl #12]
   1ab50:	strtmi	r9, [r0], -r0
   1ab54:	ldcl	7, cr15, [r0], #-928	; 0xfffffc60
   1ab58:	andlt	r4, r7, r0, lsr #12
   1ab5c:	mcrmi	13, 0, fp, cr8, cr0, {7}
   1ab60:			; <UNDEFINED> instruction: 0xe7e1447e
   1ab64:			; <UNDEFINED> instruction: 0x000121b8
   1ab68:	andeq	r1, r1, r2, lsr r7
   1ab6c:	andseq	r8, r6, lr, lsr #30
   1ab70:	andeq	r0, r1, r2, lsl #12
   1ab74:	andeq	r2, r1, r6, lsr r1
   1ab78:	andeq	r1, r1, r4, ror #13
   1ab7c:	andseq	r8, r6, r0, ror #29
   1ab80:	andeq	sl, r0, r8, asr #14
   1ab84:			; <UNDEFINED> instruction: 0x4604b538
   1ab88:	ldrmi	r6, [r0], -r1, lsr #32
   1ab8c:	mrc2	7, 4, pc, cr2, cr6, {7}
   1ab90:	andcs	r6, r0, #10682368	; 0xa30000
   1ab94:	ldrbeq	r8, [fp, r2, lsr #3]
   1ab98:	ldrle	r6, [r0, #-96]	; 0xffffffa0
   1ab9c:	strmi	r4, [r5], -sl, lsl #18
   1aba0:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1aba4:	bl	fee58b4c <fchmod@plt+0xfee55708>
   1aba8:	movwcs	fp, #4360	; 0x1108
   1abac:	stmdbmi	r7, {r0, r1, r5, r8, r9, ip, sp, lr}
   1abb0:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
   1abb4:	bl	fec58b5c <fchmod@plt+0xfec55718>
   1abb8:	movwcs	fp, #4360	; 0x1108
   1abbc:	strtmi	r7, [r0], -r3, ror #6
   1abc0:	ldrhtmi	lr, [r8], -sp
   1abc4:	svclt	0x0062f7ff
   1abc8:	andeq	r2, r1, r6, lsr #2
   1abcc:	andeq	r2, r1, r6, lsl r1
   1abd0:	addlt	fp, r2, r0, lsl r5
   1abd4:	strmi	r4, [r8], -r4, lsl #12
   1abd8:			; <UNDEFINED> instruction: 0xf7fc9201
   1abdc:	bls	99bb0 <fchmod@plt+0x9676c>
   1abe0:	strtmi	r4, [r0], -r1, lsl #12
   1abe4:	pop	{r1, ip, sp, pc}
   1abe8:	bfi	r4, r0, #0, #12
   1abec:			; <UNDEFINED> instruction: 0x460db570
   1abf0:	teqcs	sl, r6, lsl #12
   1abf4:			; <UNDEFINED> instruction: 0xf7e84628
   1abf8:	strmi	lr, [r4], -r8, lsl #21
   1abfc:	blne	1087144 <fchmod@plt+0x1083d00>
   1ac00:			; <UNDEFINED> instruction: 0xf7fc4628
   1ac04:	strcc	pc, [r1], #-3047	; 0xfffff419
   1ac08:	strmi	r4, [r1], -r2, lsr #12
   1ac0c:	pop	{r4, r5, r9, sl, lr}
   1ac10:			; <UNDEFINED> instruction: 0xe7b74070
   1ac14:			; <UNDEFINED> instruction: 0xf7fc4628
   1ac18:			; <UNDEFINED> instruction: 0x4622fbd5
   1ac1c:	ldrtmi	r4, [r0], -r1, lsl #12
   1ac20:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ac24:	svclt	0x0000e7ae
   1ac28:			; <UNDEFINED> instruction: 0x460db570
   1ac2c:	strmi	r7, [r4], -r3, lsl #22
   1ac30:	ldrmi	r6, [r6], -r9, lsl #16
   1ac34:	stmdavs	r9, {fp, sp, lr}^
   1ac38:			; <UNDEFINED> instruction: 0xf7e8b933
   1ac3c:	blx	fec54e94 <fchmod@plt+0xfec51a50>
   1ac40:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1ac44:			; <UNDEFINED> instruction: 0xbd70b940
   1ac48:			; <UNDEFINED> instruction: 0xf7e82200
   1ac4c:	blx	fec553bc <fchmod@plt+0xfec51f78>
   1ac50:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1ac54:	rscsle	r2, r6, r0, lsl #16
   1ac58:			; <UNDEFINED> instruction: 0x462968f2
   1ac5c:	pop	{r5, r9, sl, lr}
   1ac60:	uxtab16	r4, sp, r0
   1ac64:	ldrlt	r7, [r0, #-2819]	; 0xfffff4fd
   1ac68:	tstlt	fp, r4, lsl #12
   1ac6c:	blx	feb58c72 <fchmod@plt+0xfeb5582e>
   1ac70:	ldflts	f6, [r0, #-128]	; 0xffffff80
   1ac74:			; <UNDEFINED> instruction: 0xf7ff6800
   1ac78:	mulcc	r8, r5, sl
   1ac7c:	ldflts	f6, [r0, #-384]	; 0xfffffe80
   1ac80:			; <UNDEFINED> instruction: 0x4605b538
   1ac84:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, sp, lr}
   1ac88:			; <UNDEFINED> instruction: 0xf7ffe016
   1ac8c:	ldmdblt	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1ac90:			; <UNDEFINED> instruction: 0xf7ff6928
   1ac94:	strmi	pc, [r4], -r7, asr #23
   1ac98:			; <UNDEFINED> instruction: 0xf1044628
   1ac9c:	strtmi	r0, [r1], -ip, lsr #4
   1aca0:	mvnsle	r2, r0, lsl #24
   1aca4:	strtmi	r2, [r0], -r0, lsl #8
   1aca8:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   1acac:	cmnvs	fp, r2, lsr #23
   1acb0:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   1acb4:	mvnsle	r2, r0, lsl #16
   1acb8:	strtmi	r6, [r8], -ip, ror #18
   1acbc:	stccs	6, cr4, [r0], {33}	; 0x21
   1acc0:			; <UNDEFINED> instruction: 0xe7efd1f3
   1acc4:			; <UNDEFINED> instruction: 0x4604b510
   1acc8:			; <UNDEFINED> instruction: 0xf7ff6900
   1accc:	movwcs	pc, #3027	; 0xbd3	; <UNPREDICTABLE>
   1acd0:	movwcc	lr, #18884	; 0x49c4
   1acd4:	svclt	0x0000bd10
   1acd8:			; <UNDEFINED> instruction: 0x4604b538
   1acdc:	strcs	r6, [r0, #-2048]	; 0xfffff800
   1ace0:	stm	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ace4:	stmib	r4, {r5, r8, fp, sp, lr}^
   1ace8:			; <UNDEFINED> instruction: 0x81a55500
   1acec:	blx	ff0d8cf2 <fchmod@plt+0xff0d58ae>
   1acf0:	strpl	lr, [r4, #-2500]	; 0xfffff63c
   1acf4:	svclt	0x0000bd38
   1acf8:	blmi	7ed578 <fchmod@plt+0x7ea134>
   1acfc:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1ad00:	strmi	fp, [sp], -r8, lsl #1
   1ad04:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
   1ad08:	strcs	r4, [r0], #-1537	; 0xfffff9ff
   1ad0c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   1ad10:			; <UNDEFINED> instruction: 0xf04f9307
   1ad14:	vst2.8	{d16-d19}, [pc], r0
   1ad18:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
   1ad1c:			; <UNDEFINED> instruction: 0xf8ad4401
   1ad20:	stmib	sp, {r4, lr}^
   1ad24:	movwls	r4, #13317	; 0x3405
   1ad28:			; <UNDEFINED> instruction: 0xff60f7ff
   1ad2c:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
   1ad30:	stmvs	fp, {r0, r8}
   1ad34:			; <UNDEFINED> instruction: 0xf7ffb183
   1ad38:	strmi	pc, [r4], -pc, lsr #22
   1ad3c:			; <UNDEFINED> instruction: 0xf7ff4630
   1ad40:	bmi	3dac74 <fchmod@plt+0x3d7830>
   1ad44:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1ad48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ad4c:	subsmi	r9, sl, r7, lsl #22
   1ad50:	strtmi	sp, [r0], -sp, lsl #2
   1ad54:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   1ad58:	blx	fedd8d5c <fchmod@plt+0xfedd5918>
   1ad5c:	strb	r4, [sp, r4, lsl #12]!
   1ad60:	strmi	r4, [r2], -r7, lsl #18
   1ad64:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ad68:	stc2	7, cr15, [lr], #-1004	; 0xfffffc14
   1ad6c:			; <UNDEFINED> instruction: 0xf7e8e7e6
   1ad70:	svclt	0x0000e8ae
   1ad74:	andeq	r4, r2, sl, ror #30
   1ad78:	andeq	r0, r0, r4, lsr #5
   1ad7c:	andeq	r4, r2, r2, lsr #30
   1ad80:	andeq	r0, r1, sl, asr #24
   1ad84:			; <UNDEFINED> instruction: 0x4617b5f0
   1ad88:	addlt	r4, r9, pc, lsl sl
   1ad8c:			; <UNDEFINED> instruction: 0x460d4b1f
   1ad90:	strcs	r4, [r0], #-1146	; 0xfffffb86
   1ad94:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
   1ad98:	movwls	r6, #30747	; 0x781b
   1ad9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ada0:	orrvc	pc, r0, #1325400064	; 0x4f000000
   1ada4:	strmi	lr, [r1], #-2509	; 0xfffff633
   1ada8:	andsmi	pc, r0, sp, lsr #17
   1adac:	strmi	lr, [r5], #-2509	; 0xfffff633
   1adb0:			; <UNDEFINED> instruction: 0xf7fc9303
   1adb4:	strtmi	pc, [sl], -r7, lsl #22
   1adb8:	ldrtmi	r4, [r0], -r1, lsl #12
   1adbc:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1adc0:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
   1adc4:	stmvs	fp, {r0, r8}
   1adc8:			; <UNDEFINED> instruction: 0xf7ffb183
   1adcc:	strmi	pc, [r4], -r5, ror #21
   1add0:			; <UNDEFINED> instruction: 0xf7ff4630
   1add4:	bmi	3dabe0 <fchmod@plt+0x3d779c>
   1add8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1addc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ade0:	subsmi	r9, sl, r7, lsl #22
   1ade4:	strtmi	sp, [r0], -sp, lsl #2
   1ade8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   1adec:	blx	1b58df0 <fchmod@plt+0x1b559ac>
   1adf0:	strb	r4, [sp, r4, lsl #12]!
   1adf4:	strmi	r4, [r2], -r7, lsl #18
   1adf8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1adfc:	blx	ff958df2 <fchmod@plt+0xff9559ae>
   1ae00:			; <UNDEFINED> instruction: 0xf7e8e7e6
   1ae04:	svclt	0x0000e864
   1ae08:	ldrdeq	r4, [r2], -r8
   1ae0c:	andeq	r0, r0, r4, lsr #5
   1ae10:	andeq	r4, r2, lr, lsl #29
   1ae14:			; <UNDEFINED> instruction: 0x00010bb6
   1ae18:			; <UNDEFINED> instruction: 0xf7feb508
   1ae1c:	blmi	da738 <fchmod@plt+0xd72f4>
   1ae20:	andsvs	r4, r8, fp, ror r4
   1ae24:	svclt	0x0000bd08
   1ae28:	andseq	r9, r6, r8
   1ae2c:	bmi	1ada48 <fchmod@plt+0x1aa604>
   1ae30:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1ae34:	tstlt	r0, r8, lsl r8
   1ae38:	stmdbmi	r4, {r4, r5, r6, r8, r9, sl, lr}
   1ae3c:	ldmdavs	r0, {r1, r4, r6, fp, ip, lr}
   1ae40:			; <UNDEFINED> instruction: 0x47706018
   1ae44:			; <UNDEFINED> instruction: 0x00168ff8
   1ae48:	andeq	r4, r2, r6, lsr lr
   1ae4c:	andeq	r0, r0, r8, ror r3
   1ae50:			; <UNDEFINED> instruction: 0xf7ffb508
   1ae54:	blmi	21ade0 <fchmod@plt+0x21799c>
   1ae58:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
   1ae5c:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   1ae60:			; <UNDEFINED> instruction: 0xf8bef000
   1ae64:	blx	cd8e58 <fchmod@plt+0xcd5a14>
   1ae68:			; <UNDEFINED> instruction: 0x4008e8bd
   1ae6c:			; <UNDEFINED> instruction: 0xf7e82012
   1ae70:	svclt	0x0000ba65
   1ae74:	andeq	r4, r2, lr, lsl #28
   1ae78:	andeq	r0, r0, r4, lsr #6
   1ae7c:			; <UNDEFINED> instruction: 0xf7fb2001
   1ae80:	svclt	0x0000b8a3
   1ae84:			; <UNDEFINED> instruction: 0x4604b538
   1ae88:	subvs	r2, r2, r0, lsl #6
   1ae8c:	andcs	r6, r1, r1
   1ae90:	movwcc	lr, #10692	; 0x29c4
   1ae94:			; <UNDEFINED> instruction: 0xf7e8460d
   1ae98:			; <UNDEFINED> instruction: 0x462aea74
   1ae9c:	svclt	0x00142800
   1aea0:	movwcs	r2, #769	; 0x301
   1aea4:	andle	r7, r6, r3, lsr #8
   1aea8:	andcs	r4, r1, r6, lsl #18
   1aeac:	ldrhtmi	lr, [r8], -sp
   1aeb0:			; <UNDEFINED> instruction: 0xf7e84479
   1aeb4:	stmdbmi	r4, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   1aeb8:	pop	{r0, sp}
   1aebc:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
   1aec0:	ldmdblt	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aec4:	andeq	r1, r1, r4, lsr lr
   1aec8:	strdeq	r0, [r1], -r2
   1aecc:			; <UNDEFINED> instruction: 0xb32b7c03
   1aed0:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
   1aed4:	strmi	r3, [r4], -r1, lsl #6
   1aed8:	blx	23072 <fchmod@plt+0x1fc2e>
   1aedc:	adcvs	pc, r3, r3
   1aee0:			; <UNDEFINED> instruction: 0xf0046861
   1aee4:	stmiavs	r3!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1aee8:	ble	5ab8fc <fchmod@plt+0x5a84b8>
   1aeec:	bicmi	pc, sp, #76, 12	; 0x4c00000
   1aef0:	addsne	pc, r9, #76546048	; 0x4900000
   1aef4:	bicmi	pc, ip, #204, 12	; 0xcc00000
   1aef8:	addsne	pc, r9, #202375168	; 0xc100000
   1aefc:	movwcs	pc, #2819	; 0xb03	; <UNPREDICTABLE>
   1af00:	svccc	0x0033f1b3
   1af04:	stmdbmi	r6, {r0, r3, r9, ip, lr, pc}
   1af08:	rscvs	r4, r0, r3, lsl #12
   1af0c:	stmdavs	r2!, {r0, sp}
   1af10:	pop	{r0, r3, r4, r5, r6, sl, lr}
   1af14:			; <UNDEFINED> instruction: 0xf7e84010
   1af18:	vldrlt.16	s22, [r0, #-150]	; 0xffffff6a	; <UNPREDICTABLE>
   1af1c:	svclt	0x00004770
   1af20:	ldrdeq	r1, [r1], -r8
   1af24:	stmdblt	r3, {r0, r1, sl, fp, ip, sp, lr}
   1af28:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
   1af2c:	andcs	r6, r1, r2, lsl #16
   1af30:			; <UNDEFINED> instruction: 0xf7e84479
   1af34:	svclt	0x0000b93d
   1af38:	andeq	r0, r1, r0, lsl #21
   1af3c:	bmi	7adbb8 <fchmod@plt+0x7aa774>
   1af40:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   1af44:			; <UNDEFINED> instruction: 0x468043f0
   1af48:	umulllt	r5, r9, fp, r8
   1af4c:	ldcmi	8, cr4, [ip], {27}
   1af50:			; <UNDEFINED> instruction: 0xf8d34478
   1af54:			; <UNDEFINED> instruction: 0xf0039000
   1af58:	ldrbtmi	pc, [ip], #-3697	; 0xfffff18f	; <UNPREDICTABLE>
   1af5c:			; <UNDEFINED> instruction: 0xf7ff9007
   1af60:	strmi	pc, [r5], -r5, ror #30
   1af64:			; <UNDEFINED> instruction: 0xf0034620
   1af68:	strmi	pc, [r6], -r9, ror #28
   1af6c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   1af70:	cdp2	0, 6, cr15, cr4, cr3, {0}
   1af74:	andcs	r4, r5, #20, 18	; 0x50000
   1af78:			; <UNDEFINED> instruction: 0x46074479
   1af7c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   1af80:	svc	0x0098f7e7
   1af84:	strtmi	r4, [r0], -r2, lsl #12
   1af88:			; <UNDEFINED> instruction: 0xf0034614
   1af8c:	blls	21a8f0 <fchmod@plt+0x2174ac>
   1af90:			; <UNDEFINED> instruction: 0xf8cd2101
   1af94:	strls	r8, [r3], #-20	; 0xffffffec
   1af98:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
   1af9c:	strmi	r5, [r2], -r0, lsl #12
   1afa0:	bmi	2ff7b8 <fchmod@plt+0x2fc374>
   1afa4:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   1afa8:	stmdb	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1afac:	pop	{r0, r3, ip, sp, pc}
   1afb0:	svclt	0x000083f0
   1afb4:	andeq	r4, r2, r8, lsr #26
   1afb8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1afbc:	ldrdeq	r0, [r1], -r4
   1afc0:	ldrdeq	r0, [r1], -r2
   1afc4:	andeq	r1, r1, r2, lsl #27
   1afc8:	andeq	r1, r1, r0, lsl #27
   1afcc:	muleq	r1, r6, r2
   1afd0:	muleq	r1, r6, r2
   1afd4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1afd8:			; <UNDEFINED> instruction: 0x47706018
   1afdc:	andeq	r5, r2, lr, asr #1
   1afe0:			; <UNDEFINED> instruction: 0x4604b510
   1afe4:	ldm	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1afe8:	stmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1afec:	movwcs	fp, #312	; 0x138
   1aff0:	ldrmi	r4, [r9], -r0, lsr #12
   1aff4:	pop	{r1, r9, sp}
   1aff8:			; <UNDEFINED> instruction: 0xf7e84010
   1affc:	bmi	189310 <fchmod@plt+0x185ecc>
   1b000:	ldrmi	r4, [r9], -r3, lsl #12
   1b004:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b008:			; <UNDEFINED> instruction: 0x4010e8bd
   1b00c:			; <UNDEFINED> instruction: 0xf7e86812
   1b010:	svclt	0x0000b8b9
   1b014:	muleq	r2, lr, r0
   1b018:	blmi	12d82c <fchmod@plt+0x12a3e8>
   1b01c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1b020:	andsvs	r6, r9, r0, lsl r0
   1b024:	svclt	0x00004770
   1b028:	andeq	r5, r2, ip, lsl #1
   1b02c:	andseq	r8, r6, lr, lsl #28
   1b030:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1b034:			; <UNDEFINED> instruction: 0x47706858
   1b038:			; <UNDEFINED> instruction: 0x00168dfa
   1b03c:			; <UNDEFINED> instruction: 0x4603b530
   1b040:	addlt	r4, r3, r5, lsl ip
   1b044:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1b048:	ldcmi	6, cr4, [r5, #-40]	; 0xffffffd8
   1b04c:	ldrbtmi	r4, [ip], #1148	; 0x47c
   1b050:	stmdavs	r3!, {r0, r3, r4, r9, sl, lr}^
   1b054:			; <UNDEFINED> instruction: 0xf85c4668
   1b058:	movwcc	r5, #4101	; 0x1005
   1b05c:	strls	r6, [r1, #-2093]	; 0xfffff7d3
   1b060:	streq	pc, [r0, #-79]	; 0xffffffb1
   1b064:	strcs	r6, [r0, #-99]	; 0xffffff9d
   1b068:			; <UNDEFINED> instruction: 0xf7fc9500
   1b06c:	blmi	399760 <fchmod@plt+0x39631c>
   1b070:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
   1b074:	ldmdavs	fp, {fp, ip, pc}
   1b078:	stmdals	r0, {r3, r4, r7, r8, r9, sl, lr}
   1b07c:	cdp	7, 11, cr15, cr12, cr7, {7}
   1b080:	blmi	1ed8ac <fchmod@plt+0x1ea468>
   1b084:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b088:	blls	750f8 <fchmod@plt+0x71cb4>
   1b08c:	qaddle	r4, sl, r1
   1b090:	ldclt	0, cr11, [r0, #-12]!
   1b094:	svc	0x001af7e7
   1b098:	andseq	r8, r6, r0, ror #27
   1b09c:	andeq	r4, r2, sl, lsl ip
   1b0a0:	andeq	r0, r0, r4, lsr #5
   1b0a4:	andeq	r5, r2, r6, lsr r0
   1b0a8:	andeq	r4, r2, r4, ror #23
   1b0ac:	bmi	4080f0 <fchmod@plt+0x404cac>
   1b0b0:	addlt	fp, r3, r0, lsl #10
   1b0b4:	blmi	3c54cc <fchmod@plt+0x3c2088>
   1b0b8:			; <UNDEFINED> instruction: 0xf851447a
   1b0bc:	ldmpl	r3, {r2, r8, r9, fp}^
   1b0c0:	movwls	r6, #6171	; 0x181b
   1b0c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b0c8:			; <UNDEFINED> instruction: 0xf7ff9100
   1b0cc:	bmi	29afb0 <fchmod@plt+0x297b6c>
   1b0d0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1b0d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b0d8:	subsmi	r9, sl, r1, lsl #22
   1b0dc:	andlt	sp, r3, r4, lsl #2
   1b0e0:	bl	15925c <fchmod@plt+0x155e18>
   1b0e4:	ldrbmi	fp, [r0, -r4]!
   1b0e8:	cdp	7, 15, cr15, cr0, cr7, {7}
   1b0ec:			; <UNDEFINED> instruction: 0x00024bb0
   1b0f0:	andeq	r0, r0, r4, lsr #5
   1b0f4:	muleq	r2, r6, fp
   1b0f8:	ldrlt	fp, [r0, #-1039]!	; 0xfffffbf1
   1b0fc:	stcmi	0, cr11, [r0], #-556	; 0xfffffdd4
   1b100:	blmi	845940 <fchmod@plt+0x8424fc>
   1b104:	ldrbtmi	sl, [ip], #-2055	; 0xfffff7f9
   1b108:	blne	159258 <fchmod@plt+0x155e14>
   1b10c:	ldcmi	8, cr5, [lr], {227}	; 0xe3
   1b110:	movwls	r6, #38939	; 0x981b
   1b114:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b118:	movwcs	r9, #520	; 0x208
   1b11c:			; <UNDEFINED> instruction: 0xf7fc9307
   1b120:	blmi	6d96ac <fchmod@plt+0x6d6268>
   1b124:	ldmdami	sl, {r2, r3, r4, r5, r6, sl, lr}
   1b128:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1b12c:			; <UNDEFINED> instruction: 0xf003681d
   1b130:	andls	pc, r5, r5, lsl #27
   1b134:	mrc2	7, 3, pc, cr10, cr15, {7}
   1b138:	ldmdami	r6, {r2, r9, sl, lr}
   1b13c:			; <UNDEFINED> instruction: 0xf0034478
   1b140:	bls	21a73c <fchmod@plt+0x2172f8>
   1b144:	strls	r9, [r0], #-2821	; 0xfffff4fb
   1b148:	stmib	sp, {r0, r9, sl, lr}^
   1b14c:	bmi	49f958 <fchmod@plt+0x49c514>
   1b150:	strtmi	r2, [r8], -r1, lsl #2
   1b154:			; <UNDEFINED> instruction: 0xf7e8447a
   1b158:	stmdals	r7, {r1, r4, r6, fp, sp, lr, pc}
   1b15c:	cdp	7, 4, cr15, cr12, cr7, {7}
   1b160:	blmi	22d9a0 <fchmod@plt+0x22a55c>
   1b164:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b168:	blls	2751d8 <fchmod@plt+0x271d94>
   1b16c:	qaddle	r4, sl, r4
   1b170:	pop	{r0, r1, r3, ip, sp, pc}
   1b174:	andlt	r4, r4, r0, lsr r0
   1b178:			; <UNDEFINED> instruction: 0xf7e74770
   1b17c:	svclt	0x0000eea8
   1b180:	andeq	r4, r2, r2, ror #22
   1b184:	andeq	r0, r0, r4, lsr #5
   1b188:	andeq	r4, r2, r4, asr #22
   1b18c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b190:	strdeq	r0, [r1], -sl
   1b194:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1b198:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1b19c:	andeq	r4, r2, r4, lsl #22
   1b1a0:			; <UNDEFINED> instruction: 0xf8dfb40f
   1b1a4:	strlt	ip, [r0, #-120]	; 0xffffff88
   1b1a8:	bge	2c73d4 <fchmod@plt+0x2c3f90>
   1b1ac:	ldrbtmi	r4, [ip], #2844	; 0xb1c
   1b1b0:			; <UNDEFINED> instruction: 0xf852a805
   1b1b4:			; <UNDEFINED> instruction: 0xf85c1b04
   1b1b8:	ldmdavs	fp, {r0, r1, ip, sp}
   1b1bc:			; <UNDEFINED> instruction: 0xf04f9307
   1b1c0:	andls	r0, r6, #0, 6
   1b1c4:			; <UNDEFINED> instruction: 0xf90ef7fc
   1b1c8:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   1b1cc:	ldc2	0, cr15, [r6, #-12]!
   1b1d0:			; <UNDEFINED> instruction: 0xf7ff9003
   1b1d4:	strmi	pc, [r3], -fp, lsr #28
   1b1d8:	movwls	r4, #10259	; 0x2813
   1b1dc:			; <UNDEFINED> instruction: 0xf0034478
   1b1e0:	stmdbls	r5, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   1b1e4:	andcc	lr, r2, #3620864	; 0x374000
   1b1e8:	ldmdbmi	r0, {r0, r8, ip, pc}
   1b1ec:	andls	r4, r0, r9, ror r4
   1b1f0:			; <UNDEFINED> instruction: 0xf7e72001
   1b1f4:	stmdals	r5, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1b1f8:	ldcl	7, cr15, [lr, #924]!	; 0x39c
   1b1fc:	blmi	22da34 <fchmod@plt+0x22a5f0>
   1b200:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b204:	blls	1f5274 <fchmod@plt+0x1f1e30>
   1b208:	qaddle	r4, sl, r4
   1b20c:			; <UNDEFINED> instruction: 0xf85db009
   1b210:	andlt	lr, r4, r4, lsl #22
   1b214:			; <UNDEFINED> instruction: 0xf7e74770
   1b218:	svclt	0x0000ee5a
   1b21c:			; <UNDEFINED> instruction: 0x00024aba
   1b220:	andeq	r0, r0, r4, lsr #5
   1b224:	andeq	r0, r1, sl, asr r0
   1b228:	andeq	r0, r1, r0, asr r0
   1b22c:	andeq	r0, r1, r8, asr r0
   1b230:	andeq	r4, r2, r8, ror #20
   1b234:	bmi	688278 <fchmod@plt+0x684e34>
   1b238:	strdlt	fp, [r3], r0
   1b23c:	vstrge	d4, [r8, #-96]	; 0xffffffa0
   1b240:	mcrls	4, 0, r4, cr9, cr10, {3}
   1b244:	blvc	1593a0 <fchmod@plt+0x155f5c>
   1b248:	strcc	r5, [r4, #-2259]	; 0xfffff72d
   1b24c:	movwls	r6, #6171	; 0x181b
   1b250:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b254:	cmnlt	lr, r0, lsl #10
   1b258:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
   1b25c:	svc	0x0048f7e7
   1b260:			; <UNDEFINED> instruction: 0x46044631
   1b264:	ldrtmi	r4, [r8], -r2, lsl #12
   1b268:			; <UNDEFINED> instruction: 0xf7e74427
   1b26c:			; <UNDEFINED> instruction: 0xf855ede6
   1b270:	strls	r6, [r0, #-3076]	; 0xfffff3fc
   1b274:	mvnle	r2, r0, lsl #28
   1b278:	movwcs	r4, #2570	; 0xa0a
   1b27c:	blmi	237370 <fchmod@plt+0x233f2c>
   1b280:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b284:	blls	752f4 <fchmod@plt+0x71eb0>
   1b288:	qaddle	r4, sl, r5
   1b28c:	andlt	r4, r3, r8, lsr r6
   1b290:	ldrhtmi	lr, [r0], #141	; 0x8d
   1b294:	ldrbmi	fp, [r0, -r4]!
   1b298:	cdp	7, 1, cr15, cr8, cr7, {7}
   1b29c:	andeq	r4, r2, r8, lsr #20
   1b2a0:	andeq	r0, r0, r4, lsr #5
   1b2a4:	andeq	r4, r2, r8, ror #19
   1b2a8:			; <UNDEFINED> instruction: 0x460db570
   1b2ac:			; <UNDEFINED> instruction: 0xf7e74606
   1b2b0:	strmi	lr, [r4], -r0, lsr #30
   1b2b4:			; <UNDEFINED> instruction: 0xf7e74628
   1b2b8:	addmi	lr, r4, #28, 30	; 0x70
   1b2bc:	andcs	fp, r0, r8, lsr pc
   1b2c0:	bne	84fee4 <fchmod@plt+0x84caa0>
   1b2c4:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
   1b2c8:	stcl	7, cr15, [ip, #-924]	; 0xfffffc64
   1b2cc:			; <UNDEFINED> instruction: 0xf080fab0
   1b2d0:			; <UNDEFINED> instruction: 0xbd700940
   1b2d4:			; <UNDEFINED> instruction: 0xf8dfb40f
   1b2d8:	strlt	ip, [r0, #-68]	; 0xffffffbc
   1b2dc:	bge	1c74f8 <fchmod@plt+0x1c40b4>
   1b2e0:	ldrbtmi	r4, [ip], #2831	; 0xb0f
   1b2e4:			; <UNDEFINED> instruction: 0xf852a802
   1b2e8:			; <UNDEFINED> instruction: 0xf85c1b04
   1b2ec:	ldmdavs	fp, {r0, r1, ip, sp}
   1b2f0:			; <UNDEFINED> instruction: 0xf04f9303
   1b2f4:	andls	r0, r1, #0, 6
   1b2f8:			; <UNDEFINED> instruction: 0xf874f7fc
   1b2fc:	blmi	22db28 <fchmod@plt+0x22a6e4>
   1b300:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   1b304:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b308:	subsmi	r9, sl, r3, lsl #22
   1b30c:	andlt	sp, r5, r4, lsl #2
   1b310:	bl	15948c <fchmod@plt+0x156048>
   1b314:	ldrbmi	fp, [r0, -r4]!
   1b318:	ldcl	7, cr15, [r8, #924]	; 0x39c
   1b31c:	andeq	r4, r2, r6, lsl #19
   1b320:	andeq	r0, r0, r4, lsr #5
   1b324:	andeq	r4, r2, r8, ror #18
   1b328:			; <UNDEFINED> instruction: 0x4605b470
   1b32c:	ands	fp, fp, sl, lsr r9
   1b330:	strtmi	r2, [r8], -r1, lsl #22
   1b334:			; <UNDEFINED> instruction: 0xf811d916
   1b338:			; <UNDEFINED> instruction: 0xf8003b01
   1b33c:	stmdavc	ip, {r0, r8, r9, fp, ip, sp}
   1b340:	lognedp	f3, #4.0
   1b344:	strmi	r2, [r5], -r5, lsr #24
   1b348:	svclt	0x001c461e
   1b34c:			; <UNDEFINED> instruction: 0x46324613
   1b350:	bcs	cfb10 <fchmod@plt+0xcc6cc>
   1b354:	andeq	pc, r2, #-2147483608	; 0x80000028
   1b358:	blcs	91784 <fchmod@plt+0x8e340>
   1b35c:	blmi	99378 <fchmod@plt+0x95f34>
   1b360:	stmiale	r8!, {r3, r5, r9, sl, lr}^
   1b364:	eorvc	r2, fp, r0, lsl #6
   1b368:	ldcllt	6, cr4, [r0], #-160	; 0xffffff60
   1b36c:			; <UNDEFINED> instruction: 0x46054770
   1b370:	eorvc	r2, fp, r0, lsl #6
   1b374:	svclt	0x0000e7f8
   1b378:	mvnsmi	lr, sp, lsr #18
   1b37c:			; <UNDEFINED> instruction: 0xf7e74605
   1b380:	strheq	lr, [r0], #-232	; 0xffffff18
   1b384:			; <UNDEFINED> instruction: 0xf806f7fc
   1b388:	strmi	r7, [r7], -fp, lsr #16
   1b38c:	mvnslt	r4, r6, lsl #12
   1b390:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   1b394:	strtmi	lr, [r3], -r7
   1b398:			; <UNDEFINED> instruction: 0x461e4634
   1b39c:	blcc	993f8 <fchmod@plt+0x95fb4>
   1b3a0:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
   1b3a4:	ldrmi	fp, [r8], -r3, lsr #3
   1b3a8:			; <UNDEFINED> instruction: 0xf7f62120
   1b3ac:	ldclne	15, cr15, [r4], #-748	; 0xfffffd14
   1b3b0:	mvnsle	r2, r0, lsl #16
   1b3b4:	tstcs	r8, r8, lsr #16
   1b3b8:			; <UNDEFINED> instruction: 0xffb4f7f6
   1b3bc:	stmdblt	r0!, {r0, r1, r5, r9, sl, lr}^
   1b3c0:	blhi	d93e0 <fchmod@plt+0xd5f9c>
   1b3c4:	blcc	99420 <fchmod@plt+0x95fdc>
   1b3c8:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
   1b3cc:	mvnle	r2, r0, lsl #22
   1b3d0:	ldrtmi	r2, [r8], -r0, lsl #6
   1b3d4:	pop	{r0, r1, r4, r5, ip, sp, lr}
   1b3d8:			; <UNDEFINED> instruction: 0x463481f0
   1b3dc:	bfi	r4, lr, #12, #18
   1b3e0:			; <UNDEFINED> instruction: 0x4604b538
   1b3e4:	stccs	8, cr7, [r7, #-20]!	; 0xffffffec
   1b3e8:	stccs	15, cr11, [r2, #-96]!	; 0xffffffa0
   1b3ec:			; <UNDEFINED> instruction: 0xf7e7d109
   1b3f0:	stmdacc	r1, {r7, r9, sl, fp, sp, lr, pc}
   1b3f4:	adcmi	r5, fp, #8960	; 0x2300
   1b3f8:	movwcs	fp, #3843	; 0xf03
   1b3fc:	strcc	r5, [r1], #-1059	; 0xfffffbdd
   1b400:	strtmi	r2, [r0], -r0, lsl #8
   1b404:	svclt	0x0000bd38
   1b408:	strmi	r7, [r2], -r3, lsl #16
   1b40c:	sbcpl	pc, r5, r9, asr #12
   1b410:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
   1b414:	vsra.s64	d17, d3, #56
   1b418:	vmov.i32	d17, #12	; 0x0000000c
   1b41c:	subsmi	r1, r8, r0, lsl #2
   1b420:	svccc	0x0001f812
   1b424:			; <UNDEFINED> instruction: 0xf000fb01
   1b428:	mvnsle	r2, r0, lsl #22
   1b42c:	vqshl.s8	q10, q8, #0
   1b430:			; <UNDEFINED> instruction: 0x4770101c
   1b434:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b438:	ldcmi	0, cr11, [pc], {132}	; 0x84
   1b43c:			; <UNDEFINED> instruction: 0xf8df2602
   1b440:	strcs	r9, [r3, #-124]	; 0xffffff84
   1b444:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1b448:	svcmi	0x001e447c
   1b44c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1b450:			; <UNDEFINED> instruction: 0x4621447f
   1b454:	strtmi	r2, [r8], -r0, lsl #4
   1b458:			; <UNDEFINED> instruction: 0xf7e7348c
   1b45c:	stmdblt	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}^
   1b460:			; <UNDEFINED> instruction: 0xf04f2e01
   1b464:			; <UNDEFINED> instruction: 0xf04f0502
   1b468:	mvnsle	r0, r1, lsl #12
   1b46c:	pop	{r2, ip, sp, pc}
   1b470:	blmi	57d438 <fchmod@plt+0x579ff4>
   1b474:	andcs	r4, r5, #76546048	; 0x4900000
   1b478:	ldmpl	fp!, {r6, r9, sl, lr}^
   1b47c:	ldrdge	pc, [r0], -r3
   1b480:	ldc	7, cr15, [r8, #-924]	; 0xfffffc64
   1b484:	strtmi	r4, [r8], -r2, lsl #12
   1b488:			; <UNDEFINED> instruction: 0xf7e79203
   1b48c:	andls	lr, r2, ip, ror #26
   1b490:	cdp	7, 5, cr15, cr10, cr7, {7}
   1b494:			; <UNDEFINED> instruction: 0xf7e76800
   1b498:	ldmib	sp, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   1b49c:	strmi	r3, [r1], -r2, lsl #4
   1b4a0:	tstls	r0, r0, asr r6
   1b4a4:			; <UNDEFINED> instruction: 0xf7e72101
   1b4a8:	blmi	256f58 <fchmod@plt+0x253b14>
   1b4ac:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1b4b0:	andsvs	r3, r3, r1, lsl #6
   1b4b4:	svclt	0x0000e7d4
   1b4b8:	andseq	r8, r6, ip, ror #19
   1b4bc:			; <UNDEFINED> instruction: 0x000118b4
   1b4c0:	andeq	r0, r1, r6, asr #27
   1b4c4:	andeq	r4, r2, r8, lsl r8
   1b4c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b4cc:	muleq	r0, r0, r3
   1b4d0:	andcs	r4, r5, #13312	; 0x3400
   1b4d4:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   1b4d8:	strmi	r4, [r4], -ip, lsl #26
   1b4dc:	addlt	r4, r5, ip, lsl #18
   1b4e0:	ldmdbpl	fp, {r2, r3, fp, lr}^
   1b4e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b4e8:			; <UNDEFINED> instruction: 0xf7e7681d
   1b4ec:	andls	lr, r3, r4, ror #25
   1b4f0:	ldc2	7, cr15, [ip], {255}	; 0xff
   1b4f4:	tstcs	r1, r3, lsl #20
   1b4f8:	strmi	r9, [r3], -r0, lsl #8
   1b4fc:			; <UNDEFINED> instruction: 0xf7e74628
   1b500:	andlt	lr, r5, lr, ror lr
   1b504:	svclt	0x0000bd30
   1b508:	muleq	r2, r2, r7
   1b50c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b510:	andeq	r1, r1, r0, asr #16
   1b514:	andeq	r0, r1, lr, lsr #26
   1b518:	bmi	b2d9cc <fchmod@plt+0xb2a588>
   1b51c:	blmi	b2c708 <fchmod@plt+0xb292c4>
   1b520:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
   1b524:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   1b528:	strbtmi	r4, [sp], -sl, lsr #18
   1b52c:	eorls	r6, r3, #1179648	; 0x120000
   1b530:	andeq	pc, r0, #79	; 0x4f
   1b534:	addcs	r4, ip, #40, 30	; 0xa0
   1b538:	ldmdapl	ip, {r1, r2, r9, sl, lr}^
   1b53c:	tstcs	r0, pc, ror r4
   1b540:	stmdavs	r3!, {r3, r5, r9, sl, lr}
   1b544:	eorvs	r3, r3, r1, lsl #6
   1b548:	cdp	7, 2, cr15, cr6, cr7, {7}
   1b54c:			; <UNDEFINED> instruction: 0xf7e7a801
   1b550:	strtmi	lr, [r9], -lr, lsl #29
   1b554:	andcs	r4, r3, sl, lsr r6
   1b558:	movwls	r2, #769	; 0x301
   1b55c:			; <UNDEFINED> instruction: 0x93212300
   1b560:	ldc	7, cr15, [r2, #-924]	; 0xfffffc64
   1b564:			; <UNDEFINED> instruction: 0xf107b9d0
   1b568:	strtmi	r0, [r9], -ip, lsl #5
   1b56c:			; <UNDEFINED> instruction: 0xf7e72002
   1b570:	strmi	lr, [r2], -ip, lsl #26
   1b574:	ldmdami	r9, {r3, r5, r8, r9, fp, ip, sp, pc}
   1b578:	mvnscc	pc, pc, asr #32
   1b57c:			; <UNDEFINED> instruction: 0xf7fa4478
   1b580:	stmdavs	r3!, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1b584:	blcc	6dde4 <fchmod@plt+0x6a9a0>
   1b588:	blmi	43361c <fchmod@plt+0x4301d8>
   1b58c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b590:	blls	8f5600 <fchmod@plt+0x8f21bc>
   1b594:	tstle	r2, sl, asr r0
   1b598:	ldcllt	0, cr11, [r0, #148]!	; 0x94
   1b59c:	ldmdbmi	r1, {r0, r1, r8, sl, sp}
   1b5a0:	ldmdami	r1, {r0, r2, r9, sp}
   1b5a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b5a8:	stc	7, cr15, [r4], {231}	; 0xe7
   1b5ac:	strtmi	r4, [r8], -r4, lsl #12
   1b5b0:	ldcl	7, cr15, [r8], {231}	; 0xe7
   1b5b4:			; <UNDEFINED> instruction: 0x46014632
   1b5b8:			; <UNDEFINED> instruction: 0xf7fa4620
   1b5bc:			; <UNDEFINED> instruction: 0xf7e7fe13
   1b5c0:	strcs	lr, [r2, #-3206]	; 0xfffff37a
   1b5c4:	svclt	0x0000e7eb
   1b5c8:	andeq	r4, r2, ip, asr #14
   1b5cc:	andeq	r0, r0, r4, lsr #5
   1b5d0:	andeq	r4, r2, r2, asr #14
   1b5d4:	muleq	r0, r0, r3
   1b5d8:			; <UNDEFINED> instruction: 0x001688f8
   1b5dc:			; <UNDEFINED> instruction: 0xfffffeb5
   1b5e0:	ldrdeq	r4, [r2], -ip
   1b5e4:	muleq	r1, r8, r7
   1b5e8:	andeq	r0, r1, lr, ror #24
   1b5ec:			; <UNDEFINED> instruction: 0xf7fa2001
   1b5f0:	svclt	0x0000bcbf
   1b5f4:			; <UNDEFINED> instruction: 0xf7e7b510
   1b5f8:	blmi	416f00 <fchmod@plt+0x413abc>
   1b5fc:	cfstrdne	mvd4, [r2], {123}	; 0x7b
   1b600:	stmdacs	r0, {r0, r1, r3, ip, lr, pc}
   1b604:	stcle	6, cr4, [r6], {4}
   1b608:	andcs	r4, r0, #12, 16	; 0xc0000
   1b60c:	ldmdapl	r8, {r2, r3, r8, fp, lr}
   1b610:			; <UNDEFINED> instruction: 0xf7fa4479
   1b614:	strtmi	pc, [r0], -r9, asr #28
   1b618:	stcmi	13, cr11, [sl], {16}
   1b61c:	stmdbmi	sl, {r0, r2, r9, sp}
   1b620:	ldmdbpl	ip, {r1, r3, fp, lr}
   1b624:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b628:	movwcc	r6, #6179	; 0x1823
   1b62c:			; <UNDEFINED> instruction: 0xf7e76023
   1b630:			; <UNDEFINED> instruction: 0xf7faec42
   1b634:	svclt	0x0000fdd7
   1b638:	andeq	r4, r2, ip, ror #12
   1b63c:	ldrdeq	r0, [r0], -ip
   1b640:			; <UNDEFINED> instruction: 0xfffffebd
   1b644:	muleq	r0, r0, r3
   1b648:	andeq	r1, r1, ip, asr #14
   1b64c:	andeq	r0, r1, lr, ror #23
   1b650:	mvnsmi	lr, #737280	; 0xb4000
   1b654:	bmi	156ceb4 <fchmod@plt+0x1569a70>
   1b658:	blmi	1587874 <fchmod@plt+0x1584430>
   1b65c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1b660:	svcmi	0x0054447a
   1b664:	strmi	r4, [r8], r5, lsl #12
   1b668:	ldrbtmi	r5, [pc], #-2259	; 1b670 <fchmod@plt+0x1822c>
   1b66c:	movwls	r6, #14363	; 0x381b
   1b670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b674:			; <UNDEFINED> instruction: 0xf7e7e004
   1b678:	stmdavs	r3, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
   1b67c:	tstle	r7, r4, lsl #22
   1b680:	strbmi	r2, [r9], -r0, lsl #4
   1b684:			; <UNDEFINED> instruction: 0xf7e74628
   1b688:	mcrrne	12, 9, lr, r2, cr8
   1b68c:	rscsle	r4, r2, r4, lsl #12
   1b690:	cmnle	ip, r5, lsr #5
   1b694:	stcls	7, cr0, [r2], {115}	; 0x73
   1b698:	bmi	1210acc <fchmod@plt+0x120d688>
   1b69c:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
   1b6a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b6a4:	subsmi	r9, sl, r3, lsl #22
   1b6a8:	strtmi	sp, [r0], -pc, ror #2
   1b6ac:	pop	{r0, r2, ip, sp, pc}
   1b6b0:			; <UNDEFINED> instruction: 0x07f583f0
   1b6b4:	blmi	10906fc <fchmod@plt+0x108d2b8>
   1b6b8:	ldrbeq	pc, [pc, #-20]!	; 1b6ac <fchmod@plt+0x18268>	; <UNPREDICTABLE>
   1b6bc:			; <UNDEFINED> instruction: 0xd11058ff
   1b6c0:	strcs	pc, [r7], #-964	; 0xfffffc3c
   1b6c4:	rscle	r2, r8, r0, lsl #24
   1b6c8:	strbtle	r0, [r6], #1840	; 0x730
   1b6cc:	andcs	r4, r5, #60, 18	; 0xf0000
   1b6d0:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
   1b6d4:	eors	r4, sl, r8, ror r4
   1b6d8:			; <UNDEFINED> instruction: 0xf0144b3b
   1b6dc:	ldmpl	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, sl}^	; <UNPREDICTABLE>
   1b6e0:	stclne	0, cr13, [fp], #-952	; 0xfffffc48
   1b6e4:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
   1b6e8:	vstmdble	r6!, {d2-d1}
   1b6ec:	movweq	pc, #53669	; 0xd1a5	; <UNPREDICTABLE>
   1b6f0:			; <UNDEFINED> instruction: 0xf383fab3
   1b6f4:	b	4ddc68 <fchmod@plt+0x4da824>
   1b6f8:	cmple	r4, r6, asr r3
   1b6fc:	svclt	0x00480731
   1b700:	strble	r4, [sl], #1580	; 0x62c
   1b704:	eorle	r2, sl, r2, lsl #26
   1b708:	andcs	r4, r5, #48, 28	; 0x300
   1b70c:	ldrbtmi	r4, [lr], #-2352	; 0xfffff6d0
   1b710:			; <UNDEFINED> instruction: 0x46304479
   1b714:	bl	ff3d96b8 <fchmod@plt+0xff3d6274>
   1b718:	strtmi	r4, [r8], -r3, lsl #12
   1b71c:			; <UNDEFINED> instruction: 0xf7e7461d
   1b720:	strteq	lr, [r2], -r2, lsr #24
   1b724:	strtle	r9, [r6], #-1
   1b728:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
   1b72c:	strbmi	r9, [r1], -r1, lsl #20
   1b730:			; <UNDEFINED> instruction: 0xf04f4628
   1b734:			; <UNDEFINED> instruction: 0x47b834ff
   1b738:	ldreq	lr, [r3, -pc, lsr #15]!
   1b73c:			; <UNDEFINED> instruction: 0xf04fbf48
   1b740:	strtle	r3, [sl], #1279	; 0x4ff
   1b744:	andcs	r4, r5, #36, 18	; 0x90000
   1b748:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
   1b74c:			; <UNDEFINED> instruction: 0xf7e74478
   1b750:			; <UNDEFINED> instruction: 0x4622ebb2
   1b754:			; <UNDEFINED> instruction: 0xf04f4641
   1b758:			; <UNDEFINED> instruction: 0x47b834ff
   1b75c:	stmdbmi	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1b760:	stmdami	r0!, {r0, r2, r9, sp}
   1b764:	ldrbtcc	pc, [pc], #79	; 1b76c <fchmod@plt+0x18328>	; <UNPREDICTABLE>
   1b768:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b76c:	bl	fe8d9710 <fchmod@plt+0xfe8d62cc>
   1b770:	ldrmi	r4, [r8, r1, asr #12]!
   1b774:	ldmdbmi	ip, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
   1b778:	andcs	r4, r5, #48, 12	; 0x3000000
   1b77c:			; <UNDEFINED> instruction: 0xf7e74479
   1b780:			; <UNDEFINED> instruction: 0x4603eb9a
   1b784:	strcs	lr, [r0], #-2002	; 0xfffff82e
   1b788:			; <UNDEFINED> instruction: 0xf7e7e787
   1b78c:	blmi	616614 <fchmod@plt+0x6131d0>
   1b790:	ldmdbmi	r7, {r0, r2, r9, sp}
   1b794:	ldmpl	ip!, {r0, r1, r2, r4, fp, lr}^
   1b798:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b79c:	movwcc	r6, #6179	; 0x1823
   1b7a0:			; <UNDEFINED> instruction: 0xf7e76023
   1b7a4:	strbmi	lr, [r1], -r8, lsl #23
   1b7a8:	ldc2	7, cr15, [ip, #-1000]	; 0xfffffc18
   1b7ac:	andeq	r4, r2, r8, lsl #12
   1b7b0:	andeq	r0, r0, r4, lsr #5
   1b7b4:	strdeq	r4, [r2], -lr
   1b7b8:	andeq	r4, r2, sl, asr #11
   1b7bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b7c0:	andeq	r1, r1, sl, asr #13
   1b7c4:	andeq	r0, r1, r0, asr #22
   1b7c8:	andeq	r0, r0, r0, lsl #5
   1b7cc:	andeq	r0, r1, r6, lsl #22
   1b7d0:	ldrdeq	r1, [r1], -r8
   1b7d4:	andeq	r9, r0, lr, ror fp
   1b7d8:	ldrdeq	r1, [r1], -sl
   1b7dc:	andeq	r0, r1, r8, asr #21
   1b7e0:	andeq	r1, r1, r0, ror #12
   1b7e4:	andeq	r0, r1, sl, lsr #21
   1b7e8:	muleq	r1, r8, r6
   1b7ec:	muleq	r0, r0, r3
   1b7f0:	andeq	r1, r1, r4, ror #11
   1b7f4:	andeq	r0, r1, sl, ror sl
   1b7f8:	svcmi	0x00f8e92d
   1b7fc:			; <UNDEFINED> instruction: 0xf8144604
   1b800:	strmi	fp, [lr], r1, lsl #22
   1b804:	stmdbne	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1b808:	svceq	0x0080f1bb
   1b80c:	strcs	fp, [r0], -pc, lsl #30
   1b810:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b814:			; <UNDEFINED> instruction: 0x4647465e
   1b818:	ldrtmi	fp, [r3], r2, lsl #30
   1b81c:			; <UNDEFINED> instruction: 0x463746b0
   1b820:	svceq	0x0008f1be
   1b824:			; <UNDEFINED> instruction: 0xf1aebf81
   1b828:			; <UNDEFINED> instruction: 0xf10e0c07
   1b82c:	strmi	r0, [r4], #3585	; 0xe01
   1b830:	stmdale	r2, {r4, r5, r6, sl, lr}
   1b834:	strmi	lr, [fp, #51]!	; 0x33
   1b838:	bl	fe84fcd0 <fchmod@plt+0xfe84c88c>
   1b83c:			; <UNDEFINED> instruction: 0xf8140e04
   1b840:	strmi	r5, [r4, #2817]!	; 0xb01
   1b844:	b	fe310028 <fchmod@plt+0xfe30cbe4>
   1b848:	streq	r0, [r0], -r5
   1b84c:	eorseq	sp, r9, #436207616	; 0x1a000000
   1b850:	bcs	25616c <fchmod@plt+0x252d28>
   1b854:	ldmdbvs	r8, {r0, r6, r9, fp, sp, lr, pc}
   1b858:	mvfeqdp	f7, #0.5
   1b85c:			; <UNDEFINED> instruction: 0xf81c44e6
   1b860:	b	13e646c <fchmod@plt+0x13e3028>
   1b864:	b	1063c90 <fchmod@plt+0x106084c>
   1b868:	ldrbmi	r6, [r4, #282]!	; 0x11a
   1b86c:	bcs	2d617c <fchmod@plt+0x2d2d38>
   1b870:	mvnsle	r4, r9, lsl #13
   1b874:	stcl	7, cr15, [r8], #-924	; 0xfffffc64
   1b878:	strbmi	r2, [r9], -r0, lsl #6
   1b87c:	ldrbmi	r6, [r0], -r3
   1b880:	svchi	0x00f8e8bd
   1b884:	ldmdblt	lr!, {r1, r3, r7, r9, sl, lr}
   1b888:	mrrc	7, 14, pc, lr, cr7	; <UNPREDICTABLE>
   1b88c:	strbmi	r2, [r9], -r2, lsr #6
   1b890:	ldrbmi	r6, [r0], -r3
   1b894:	svchi	0x00f8e8bd
   1b898:			; <UNDEFINED> instruction: 0x46994692
   1b89c:			; <UNDEFINED> instruction: 0xf1bee7f4
   1b8a0:	b	13df0ac <fchmod@plt+0x13dbc68>
   1b8a4:	b	12e3cc8 <fchmod@plt+0x12e0884>
   1b8a8:	b	10660d0 <fchmod@plt+0x1062c8c>
   1b8ac:	svclt	0x00186918
   1b8b0:	sbcsle	r4, pc, r4, lsr #13
   1b8b4:	svclt	0x0000e7d2
   1b8b8:	mvnsmi	lr, #737280	; 0xb4000
   1b8bc:	adcsmi	r1, r0, #4587520	; 0x460000
   1b8c0:	movwle	r4, #13828	; 0x3604
   1b8c4:	adcsmi	lr, r0, #68	; 0x44
   1b8c8:	andle	r4, r4, r4, lsl #12
   1b8cc:	andcc	r4, r1, r4, lsl #12
   1b8d0:	blcs	839964 <fchmod@plt+0x836520>
   1b8d4:			; <UNDEFINED> instruction: 0xf7e7d0f7
   1b8d8:	adcmi	lr, r6, #56, 24	; 0x3800
   1b8dc:	eorsle	r4, r0, r1, lsl #13
   1b8e0:	andeq	pc, r0, pc, asr #32
   1b8e4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1b8e8:	strtmi	fp, [r3], -r8, lsl #31
   1b8ec:	eors	sp, r8, r8, lsl #16
   1b8f0:	svceq	0x0007f1b8
   1b8f4:	stmibne	r0!, {r1, r3, r4, r5, fp, ip, lr, pc}^
   1b8f8:	mvnvc	lr, r5, asr #22
   1b8fc:	ldrhtle	r4, [r0], -r3
   1b900:	sbceq	r7, sp, sl, lsl r8
   1b904:	b	116d37c <fchmod@plt+0x1169f38>
   1b908:			; <UNDEFINED> instruction: 0xf1a27550
   1b90c:			; <UNDEFINED> instruction: 0xf0120730
   1b910:	b	13df894 <fchmod@plt+0x13dc450>
   1b914:			; <UNDEFINED> instruction: 0xf02204c0
   1b918:	blx	17df1a0 <fchmod@plt+0x17dbd5c>
   1b91c:			; <UNDEFINED> instruction: 0xf103f887
   1b920:	mvnle	r0, r1, lsl #6
   1b924:	ldmdble	ip, {r1, r2, r5, r6, r8, sl, lr}
   1b928:			; <UNDEFINED> instruction: 0xf1be3e01
   1b92c:	tstle	r8, r0, lsl #30
   1b930:			; <UNDEFINED> instruction: 0xd01645b4
   1b934:	svccs	0x0001f81c
   1b938:	cdpeq	0, 2, cr15, cr0, cr2, {1}
   1b93c:	svceq	0x0000f1be
   1b940:	tstcs	r6, #246	; 0xf6
   1b944:	mrscs	r2, (UNDEF: 0)
   1b948:	andcc	pc, r0, r9, asr #17
   1b94c:	mvnshi	lr, #12386304	; 0xbd0000
   1b950:	bl	ffed98f4 <fchmod@plt+0xffed64b0>
   1b954:	svclt	0x001842b4
   1b958:	strmi	r2, [r1], r0, lsl #2
   1b95c:	andcs	fp, r0, r8, lsl pc
   1b960:	movwcs	sp, #239	; 0xef
   1b964:	andcc	pc, r0, r9, asr #17
   1b968:	mvnshi	lr, #12386304	; 0xbd0000
   1b96c:	andcs	r2, r0, r2, lsr #6
   1b970:			; <UNDEFINED> instruction: 0xf8c92100
   1b974:	pop	{ip, sp}
   1b978:	svclt	0x000083f8
   1b97c:			; <UNDEFINED> instruction: 0x4604b510
   1b980:			; <UNDEFINED> instruction: 0xf7e76880
   1b984:	stmiavs	r0!, {r1, r3, r4, r5, r9, fp, sp, lr, pc}^
   1b988:	b	dd992c <fchmod@plt+0xdd64e8>
   1b98c:			; <UNDEFINED> instruction: 0xf7e76b60
   1b990:	blvs	fe856268 <fchmod@plt+0xfe852e24>
   1b994:	b	c59938 <fchmod@plt+0xc564f4>
   1b998:	subcs	r4, r0, #32, 12	; 0x2000000
   1b99c:	pop	{r8, sp}
   1b9a0:			; <UNDEFINED> instruction: 0xf7e74010
   1b9a4:	svclt	0x0000bbf7
   1b9a8:			; <UNDEFINED> instruction: 0x4617b5f0
   1b9ac:	ldmdavs	r0, {r1, r2, r9, sl, lr}
   1b9b0:			; <UNDEFINED> instruction: 0xf5ad4a28
   1b9b4:	blmi	a3adc8 <fchmod@plt+0xa37984>
   1b9b8:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
   1b9bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b9c0:			; <UNDEFINED> instruction: 0xf04f9381
   1b9c4:			; <UNDEFINED> instruction: 0xf7e70300
   1b9c8:	stmdavs	r0!, {r3, r4, r9, fp, sp, lr, pc}
   1b9cc:	stc2l	7, cr15, [r2], #1004	; 0x3ec
   1b9d0:	stccs	8, cr6, [r0], {36}	; 0x24
   1b9d4:	svclt	0x00c46038
   1b9d8:	svcge	0x00014605
   1b9dc:	eor	sp, sl, pc, lsl #24
   1b9e0:	svcvc	0x0000f5b4
   1b9e4:	strtmi	r4, [r8], -r2, lsr #12
   1b9e8:	strvc	pc, [r0], #-1444	; 0xfffffa5c
   1b9ec:			; <UNDEFINED> instruction: 0xf44fbfa8
   1b9f0:	ldrtmi	r7, [r9], -r0, lsl #4
   1b9f4:			; <UNDEFINED> instruction: 0xf7e74415
   1b9f8:			; <UNDEFINED> instruction: 0x2c00ea20
   1b9fc:	ldmdbvs	r3!, {r0, r1, r3, r4, r8, sl, fp, ip, lr, pc}
   1ba00:	andvc	pc, r0, #1325400064	; 0x4f000000
   1ba04:			; <UNDEFINED> instruction: 0x46304639
   1ba08:			; <UNDEFINED> instruction: 0x4798681b
   1ba0c:	svcvc	0x0000f5b0
   1ba10:	stmdacs	r0, {r1, r2, r5, r6, r7, ip, lr, pc}
   1ba14:			; <UNDEFINED> instruction: 0xf7e7dd10
   1ba18:	movwcs	lr, #2968	; 0xb98
   1ba1c:	andcs	r4, r5, #245760	; 0x3c000
   1ba20:	andvs	r4, r3, r9, ror r4
   1ba24:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   1ba28:	b	11599cc <fchmod@plt+0x1156588>
   1ba2c:	ldrtmi	r4, [r0], -r1, lsl #12
   1ba30:	stc2l	7, cr15, [sl, #1000]	; 0x3e8
   1ba34:	andcs	lr, r0, r0
   1ba38:	blmi	1ee268 <fchmod@plt+0x1eae24>
   1ba3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ba40:	blls	fe075ab0 <fchmod@plt+0xfe07266c>
   1ba44:	qaddle	r4, sl, r2
   1ba48:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
   1ba4c:			; <UNDEFINED> instruction: 0xf7e7bdf0
   1ba50:	svclt	0x0000ea3e
   1ba54:	andeq	r4, r2, lr, lsr #5
   1ba58:	andeq	r0, r0, r4, lsr #5
   1ba5c:	andeq	r1, r1, r4, lsr r4
   1ba60:	andeq	r0, r1, lr, ror #15
   1ba64:	andeq	r4, r2, ip, lsr #4
   1ba68:			; <UNDEFINED> instruction: 0x4614b570
   1ba6c:	addlt	r7, r2, r6, lsl #16
   1ba70:	mcrcs	6, 4, r4, cr0, cr13, {0}
   1ba74:	mrccs	15, 7, fp, cr15, cr8, {0}
   1ba78:			; <UNDEFINED> instruction: 0xf04fd113
   1ba7c:			; <UNDEFINED> instruction: 0xf04f32ff
   1ba80:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1ba84:	andcs	r2, r0, #0, 6
   1ba88:			; <UNDEFINED> instruction: 0xf7ff2300
   1ba8c:			; <UNDEFINED> instruction: 0x460bfeb5
   1ba90:			; <UNDEFINED> instruction: 0x4602429d
   1ba94:	addsmi	fp, r4, #8, 30
   1ba98:	ldrmi	sp, [r0], -fp, lsl #6
   1ba9c:	andlt	r4, r2, r9, lsl r6
   1baa0:			; <UNDEFINED> instruction: 0xf7ffbd70
   1baa4:	strmi	pc, [fp], -r9, lsl #30
   1baa8:			; <UNDEFINED> instruction: 0x4602429d
   1baac:	addsmi	fp, r4, #8, 30
   1bab0:			; <UNDEFINED> instruction: 0xf7e7d2f3
   1bab4:			; <UNDEFINED> instruction: 0xf04feb4a
   1bab8:			; <UNDEFINED> instruction: 0xf04f32ff
   1babc:	strdcs	r3, [r2, -pc]!
   1bac0:	ldrmi	r6, [r0], -r1
   1bac4:	andlt	r4, r2, r9, lsl r6
   1bac8:	svclt	0x0000bd70
   1bacc:			; <UNDEFINED> instruction: 0x4614b570
   1bad0:	addlt	r7, r2, r6, lsl #16
   1bad4:	mcrcs	6, 4, r4, cr0, cr13, {0}
   1bad8:	mrccs	15, 7, fp, cr15, cr8, {0}
   1badc:			; <UNDEFINED> instruction: 0xf04fd119
   1bae0:			; <UNDEFINED> instruction: 0xf06f32ff
   1bae4:	stmib	sp, {r8, r9, lr}^
   1bae8:	andcs	r2, r0, #0, 6
   1baec:	movwmi	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1baf0:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1baf4:	strmi	r4, [fp], -r0, lsr #5
   1baf8:	tsteq	r5, r3, ror fp
   1bafc:	blle	5ed30c <fchmod@plt+0x5e9ec8>
   1bb00:	ldrdeq	lr, [r6, -sp]
   1bb04:			; <UNDEFINED> instruction: 0x41994290
   1bb08:	ldrmi	sp, [r0], -r6, lsl #22
   1bb0c:	andlt	r4, r2, r9, lsl r6
   1bb10:			; <UNDEFINED> instruction: 0xf7ffbd70
   1bb14:	ubfx	pc, r1, #29, #14
   1bb18:	bl	5d9abc <fchmod@plt+0x5d6678>
   1bb1c:	rscscc	pc, pc, #79	; 0x4f
   1bb20:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   1bb24:	andvs	r2, r1, r2, lsr #2
   1bb28:			; <UNDEFINED> instruction: 0x46194610
   1bb2c:	ldcllt	0, cr11, [r0, #-8]!
   1bb30:	bl	2d9ad4 <fchmod@plt+0x2d6690>
   1bb34:	andcs	r2, r0, #-2147483640	; 0x80000008
   1bb38:	movwmi	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bb3c:	strb	r6, [r4, r1]!
   1bb40:			; <UNDEFINED> instruction: 0x4604b510
   1bb44:			; <UNDEFINED> instruction: 0xb1206b40
   1bb48:	ldm	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bb4c:	stmvs	r3, {r3, r8, ip, sp, pc}
   1bb50:	blvs	fe8345e4 <fchmod@plt+0xfe8311a0>
   1bb54:			; <UNDEFINED> instruction: 0xf7e7b120
   1bb58:	tstlt	r8, sl, ror #24
   1bb5c:	rscvs	r6, r3, #8585216	; 0x830000
   1bb60:	svclt	0x0000bd10
   1bb64:	svcmi	0x00f0e92d
   1bb68:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   1bb6c:	movwcs	r8, #2818	; 0xb02
   1bb70:			; <UNDEFINED> instruction: 0x5620f8df
   1bb74:			; <UNDEFINED> instruction: 0xf8df461f
   1bb78:	ldrbtmi	r0, [sp], #-1568	; 0xfffff9e0
   1bb7c:			; <UNDEFINED> instruction: 0x861cf8df
   1bb80:	cfldr32vc	mvfx15, [fp, #-692]	; 0xfffffd4c
   1bb84:			; <UNDEFINED> instruction: 0xac08aa06
   1bb88:	stmdbge	r7, {r0, r1, r9, ip, pc}
   1bb8c:	ldrbtmi	r9, [r8], #773	; 0x305
   1bb90:			; <UNDEFINED> instruction: 0xf1089104
   1bb94:	stmdapl	r8!, {r2, r3, r9}
   1bb98:	mcr	13, 0, sl, cr8, cr9, {0}
   1bb9c:			; <UNDEFINED> instruction: 0x46c32a10
   1bba0:	addsls	r6, r9, r0, lsl #16
   1bba4:	andeq	pc, r0, pc, asr #32
   1bba8:	movwls	r9, #29446	; 0x7306
   1bbac:	movwcc	lr, #10692	; 0x29c4
   1bbb0:	movwcc	lr, #55748	; 0xd9c4
   1bbb4:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1bbb8:	mcr	4, 0, r4, cr8, cr11, {3}
   1bbbc:	ldmdbvs	r3!, {r4, r7, r9, fp, ip, sp}
   1bbc0:	andvc	pc, r0, #1325400064	; 0x4f000000
   1bbc4:	ldrtmi	r4, [r0], -r9, lsr #12
   1bbc8:			; <UNDEFINED> instruction: 0x4798681b
   1bbcc:	svcvc	0x0000f5b0
   1bbd0:			; <UNDEFINED> instruction: 0xf0404682
   1bbd4:			; <UNDEFINED> instruction: 0xf7e7813a
   1bbd8:	vpmin.s8	d14, d29, d24
   1bbdc:	movwcs	r1, #2661	; 0xa65
   1bbe0:	ldrbmi	r2, [r9], -r6, lsl #4
   1bbe4:	andvs	r4, r3, r1, lsl #13
   1bbe8:			; <UNDEFINED> instruction: 0xf7e74650
   1bbec:	stmdacs	r0, {r4, r6, r8, fp, sp, lr, pc}
   1bbf0:	mvnshi	pc, r0, asr #32
   1bbf4:	eorvs	r2, r3, r2, lsl #6
   1bbf8:	umullscs	pc, ip, r5, r8	; <UNPREDICTABLE>
   1bbfc:	eorscs	fp, r0, #32768	; 0x8000
   1bc00:	rsbvs	r2, r2, r3, lsl #22
   1bc04:			; <UNDEFINED> instruction: 0xf895d104
   1bc08:	blcs	28174 <fchmod@plt+0x24d30>
   1bc0c:	eorhi	pc, r7, #64	; 0x40
   1bc10:	strtmi	r2, [r8], -r4, ror #2
   1bc14:	blx	ff7d9c0a <fchmod@plt+0xff7d67c6>
   1bc18:	vhadd.s8	d6, d29, d16
   1bc1c:	cmncs	r4, r1
   1bc20:	blx	ff659c16 <fchmod@plt+0xff6567d2>
   1bc24:	umullscc	pc, ip, r5, r8	; <UNPREDICTABLE>
   1bc28:	svclt	0x00882b36
   1bc2c:	beq	57d70 <fchmod@plt+0x5492c>
   1bc30:	stmdale	r6, {r5, r6, r7, sp, lr}
   1bc34:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1bc38:	bl	ace28 <fchmod@plt+0xa99e4>
   1bc3c:			; <UNDEFINED> instruction: 0xf8b30343
   1bc40:			; <UNDEFINED> instruction: 0xf04fa018
   1bc44:	movwcs	r3, #767	; 0x2ff
   1bc48:	tstcs	r8, r2, lsr r8
   1bc4c:			; <UNDEFINED> instruction: 0xff0cf7ff
   1bc50:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   1bc54:	rscscc	pc, pc, #79	; 0x4f
   1bc58:	b	12a4090 <fchmod@plt+0x12a0c4c>
   1bc5c:	ldmdage	r8!, {r9, fp}
   1bc60:	eorsge	pc, r0, r4, asr #17
   1bc64:			; <UNDEFINED> instruction: 0xff00f7ff
   1bc68:	ldrdcc	pc, [r0], -r9
   1bc6c:	smlabteq	r4, r4, r9, lr
   1bc70:			; <UNDEFINED> instruction: 0xf0402b00
   1bc74:			; <UNDEFINED> instruction: 0xf06f81c0
   1bc78:	mrscs	r4, (UNDEF: 0)
   1bc7c:	mvnscc	pc, #79	; 0x4f
   1bc80:	smlabteq	r0, sp, r9, lr
   1bc84:	andmi	pc, r0, #79	; 0x4f
   1bc88:	tstcs	ip, fp, lsr r8
   1bc8c:			; <UNDEFINED> instruction: 0xff1ef7ff
   1bc90:	ldrdcc	pc, [r0], -r9
   1bc94:	blcs	3431c <fchmod@plt+0x30ed8>
   1bc98:	eorhi	pc, r9, #64	; 0x40
   1bc9c:	blcc	cf5e30 <fchmod@plt+0xcf29ec>
   1bca0:	svclt	0x00822b01
   1bca4:	movwcs	r2, #512	; 0x200
   1bca8:	movwcs	lr, #35268	; 0x89c4
   1bcac:	mvnshi	pc, r0, asr #4
   1bcb0:			; <UNDEFINED> instruction: 0x3109f895
   1bcb4:			; <UNDEFINED> instruction: 0xf0402b00
   1bcb8:	cmnvs	r3, #200, 2	; 0x32
   1bcbc:	ldmdage	r4!, {r8, r9, sp}
   1bcc0:	rscscc	pc, pc, #79	; 0x4f
   1bcc4:			; <UNDEFINED> instruction: 0xf7ff2108
   1bcc8:			; <UNDEFINED> instruction: 0xf8d9fecf
   1bccc:	adcvs	r3, r0, #0
   1bcd0:			; <UNDEFINED> instruction: 0xf0402b00
   1bcd4:			; <UNDEFINED> instruction: 0xf8958218
   1bcd8:	blcs	28184 <fchmod@plt+0x24d40>
   1bcdc:	bicshi	pc, r6, r0, asr #32
   1bce0:	movwcs	r6, #931	; 0x3a3
   1bce4:			; <UNDEFINED> instruction: 0xf04fa836
   1bce8:	strdcs	r3, [r8, -pc]
   1bcec:	mrc2	7, 5, pc, cr12, cr15, {7}
   1bcf0:	ldrdcc	pc, [r0], -r9
   1bcf4:	blcs	3487c <fchmod@plt+0x31438>
   1bcf8:			; <UNDEFINED> instruction: 0x81bcf040
   1bcfc:	beq	ffe58138 <fchmod@plt+0xffe54cf4>
   1bd00:	ldrbmi	r2, [r0], -r8, lsl #2
   1bd04:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
   1bd08:	ldrdcc	pc, [r0], -r9
   1bd0c:			; <UNDEFINED> instruction: 0xf0402b00
   1bd10:	vst1.8	{d24-d27}, [pc :64], r2
   1bd14:	strtmi	r7, [fp], -r0, lsl #5
   1bd18:	blne	99d6c <fchmod@plt+0x96928>
   1bd1c:	strmi	r4, [sl], #-1363	; 0xfffffaad
   1bd20:	blge	1050510 <fchmod@plt+0x104d0cc>
   1bd24:	cfldr32vc	mvfx15, [r9], {13}
   1bd28:	blne	99d7c <fchmod@plt+0x96938>
   1bd2c:	strmi	r4, [sl], #-1379	; 0xfffffa9d
   1bd30:	addsmi	sp, r0, #-2147483586	; 0x8000003e
   1bd34:	mvnshi	pc, r0, asr #32
   1bd38:	ldrdhi	pc, [r4], -r4
   1bd3c:	movteq	pc, #45480	; 0xb1a8	; <UNPREDICTABLE>
   1bd40:	svclt	0x00982b01
   1bd44:	ldrdge	pc, [r8], -r4
   1bd48:	blls	112194 <fchmod@plt+0x10ed50>
   1bd4c:	ldrdge	pc, [r0], -r3
   1bd50:	svceq	0x0000f1ba
   1bd54:	orrhi	pc, r0, r0
   1bd58:	andge	pc, r8, r4, asr #17
   1bd5c:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   1bd60:	rscvs	fp, r3, r3, lsl #2
   1bd64:	movwcs	r9, #2564	; 0xa04
   1bd68:	bls	f3dbc <fchmod@plt+0xf0978>
   1bd6c:			; <UNDEFINED> instruction: 0xf89a6013
   1bd70:	blcs	27d78 <fchmod@plt+0x24934>
   1bd74:	mvnhi	pc, r0
   1bd78:			; <UNDEFINED> instruction: 0xf7e74650
   1bd7c:			; <UNDEFINED> instruction: 0xf1a8e9ba
   1bd80:	blcs	121ca48 <fchmod@plt+0x1219604>
   1bd84:	ldm	pc, {r1, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1bd88:	tsteq	r0, r3, lsl r0	; <UNPREDICTABLE>
   1bd8c:	ldrshteq	r0, [sl], r9
   1bd90:	adceq	r0, r7, r7, lsr #1
   1bd94:	adceq	r0, r7, sp, lsl r1
   1bd98:	subeq	r0, r9, r9, asr #32
   1bd9c:	subeq	r0, r9, r9, asr #32
   1bda0:	subeq	r0, r9, r9, asr #32
   1bda4:	subeq	r0, r9, r9, asr #32
   1bda8:	subeq	r0, r9, r9, asr #32
   1bdac:	strheq	r0, [r9], #-4
   1bdb0:	adceq	r0, r1, r9, asr #32
   1bdb4:	subeq	r0, r9, r9, asr #32
   1bdb8:	subeq	r0, r9, r9, asr #32
   1bdbc:	subeq	r0, r9, r9, asr #32
   1bdc0:	tsteq	pc, r6, lsl r1	; <UNPREDICTABLE>
   1bdc4:	subeq	r0, r9, r1, lsr #1
   1bdc8:	subeq	r0, r9, r9, asr #32
   1bdcc:	subeq	r0, r9, r9, asr #32
   1bdd0:	subeq	r0, r9, r1, lsr #1
   1bdd4:	adceq	r0, r1, r9, asr #32
   1bdd8:	adcseq	r0, r4, r9, asr #32
   1bddc:	subeq	r0, r9, r9, asr #32
   1bde0:	subeq	r0, r9, r9, asr #32
   1bde4:	subeq	r0, r9, r9, asr #32
   1bde8:	subeq	r0, r9, r9, asr #32
   1bdec:	subeq	r0, r9, r9, asr #32
   1bdf0:	subeq	r0, r9, r9, asr #32
   1bdf4:	subeq	r0, r9, r9, asr #32
   1bdf8:	subeq	r0, r9, lr, lsr #1
   1bdfc:	subeq	r0, r9, r9, asr #32
   1be00:	subeq	r0, r9, r9, asr #32
   1be04:	subeq	r0, r9, r9, asr #32
   1be08:	subeq	r0, r9, r9, asr #32
   1be0c:	subeq	r0, r9, r9, asr #32
   1be10:	subeq	r0, r9, r9, asr #32
   1be14:	subeq	r0, r9, r9, asr #32
   1be18:	adceq	r0, lr, r9, asr #32
   1be1c:	andcs	r4, r5, #3702784	; 0x388000
   1be20:	ldrbtmi	r4, [r9], #-2274	; 0xfffff71e
   1be24:			; <UNDEFINED> instruction: 0xf7e74478
   1be28:	stmdavs	r2!, {r1, r2, r6, fp, sp, lr, pc}^
   1be2c:	ldrtmi	r4, [r0], -r1, lsl #12
   1be30:	blx	ff2d9e22 <fchmod@plt+0xff2d69de>
   1be34:			; <UNDEFINED> instruction: 0xf8c92300
   1be38:	strmi	r3, [r2], r0
   1be3c:			; <UNDEFINED> instruction: 0xf7ff4620
   1be40:			; <UNDEFINED> instruction: 0xf1bafd9d
   1be44:			; <UNDEFINED> instruction: 0xf43f0f00
   1be48:			; <UNDEFINED> instruction: 0xb1a7aeba
   1be4c:			; <UNDEFINED> instruction: 0x463c4655
   1be50:			; <UNDEFINED> instruction: 0xf104683f
   1be54:	pushlt	{r3, fp}
   1be58:			; <UNDEFINED> instruction: 0x46416933
   1be5c:	ldmvs	fp, {r4, r5, r9, sl, lr}^
   1be60:			; <UNDEFINED> instruction: 0x46054798
   1be64:			; <UNDEFINED> instruction: 0xf7ff4640
   1be68:	strtmi	pc, [r0], -r9, lsl #27
   1be6c:	svc	0x00c4f7e6
   1be70:	mvnle	r2, r0, lsl #30
   1be74:	blls	ed924 <fchmod@plt+0xea4e0>
   1be78:			; <UNDEFINED> instruction: 0xf7e66818
   1be7c:	blls	157d7c <fchmod@plt+0x154938>
   1be80:			; <UNDEFINED> instruction: 0xf7e66818
   1be84:			; <UNDEFINED> instruction: 0xf1baefba
   1be88:	stcle	15, cr0, [pc, #-0]	; 1be90 <fchmod@plt+0x18a4c>
   1be8c:	andcs	r4, r5, #200, 18	; 0x320000
   1be90:	ldrbtmi	r4, [r9], #-2248	; 0xfffff738
   1be94:			; <UNDEFINED> instruction: 0xf7e74478
   1be98:	strmi	lr, [r1], -lr, lsl #16
   1be9c:			; <UNDEFINED> instruction: 0xf7fa4630
   1bea0:	pkhbtmi	pc, r2, r3, lsl #23	; <UNPREDICTABLE>
   1bea4:	ldmdb	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bea8:	andvs	r2, r3, r0, lsl #6
   1beac:	blmi	feeae9bc <fchmod@plt+0xfeeab578>
   1beb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1beb4:	blls	fe675f24 <fchmod@plt+0xfe672ae0>
   1beb8:			; <UNDEFINED> instruction: 0xf040405a
   1bebc:	ldrbmi	r8, [r0], -r9, ror #2
   1bec0:	cfldr32vc	mvfx15, [fp, #-52]	; 0xffffffcc
   1bec4:	blhi	d71c0 <fchmod@plt+0xd3d7c>
   1bec8:	svchi	0x00f0e8bd
   1becc:	andcs	r4, r5, #3063808	; 0x2ec000
   1bed0:	ldrbtmi	r4, [r9], #-2235	; 0xfffff745
   1bed4:			; <UNDEFINED> instruction: 0xe7a64478
   1bed8:			; <UNDEFINED> instruction: 0x46216933
   1bedc:	ldmdbvs	fp, {r4, r5, r9, sl, lr}^
   1bee0:	pkhbtmi	r4, r2, r8, lsl #15
   1bee4:	ldmibmi	r7!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1bee8:	ldmmi	r7!, {r0, r2, r9, sp}
   1beec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1bef0:	ldmibmi	r6!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1bef4:	ldmmi	r6!, {r0, r2, r9, sp}
   1bef8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1befc:	umaalcs	lr, r8, r3, r7
   1bf00:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1bf04:	blx	11d9ef8 <fchmod@plt+0x11d6ab4>
   1bf08:	movwcs	r4, #1698	; 0x6a2
   1bf0c:	strmi	r4, [r1], r6, lsl #13
   1bf10:	blcc	25a050 <fchmod@plt+0x256c0c>
   1bf14:			; <UNDEFINED> instruction: 0xf10e46d4
   1bf18:	ldm	ip!, {r4, r9, sl, fp}
   1bf1c:	cpsie	,#15
   1bf20:	strbmi	r0, [r4, #2576]	; 0xa10
   1bf24:	ldceq	8, cr15, [r0], {78}	; 0x4e
   1bf28:	stcne	8, cr15, [ip], {78}	; 0x4e
   1bf2c:	stccs	8, cr15, [r8], {78}	; 0x4e
   1bf30:	stccc	8, cr15, [r4], {78}	; 0x4e
   1bf34:	stmiavs	r0!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1bf38:	blx	1159f2c <fchmod@plt+0x1156ae8>
   1bf3c:	andseq	pc, r0, r9, asr #17
   1bf40:			; <UNDEFINED> instruction: 0xf7fb68e0
   1bf44:	blvs	191a848 <fchmod@plt+0x1917404>
   1bf48:	andseq	pc, r4, r9, asr #17
   1bf4c:	ldrmi	fp, [r8], -r3, lsr #2
   1bf50:	blx	e59f44 <fchmod@plt+0xe56b00>
   1bf54:	eorseq	pc, ip, r9, asr #17
   1bf58:	tstlt	r8, r0, lsr #23
   1bf5c:	blx	cd9f50 <fchmod@plt+0xcd6b0c>
   1bf60:	subeq	pc, r0, r9, asr #17
   1bf64:			; <UNDEFINED> instruction: 0xf0002f00
   1bf68:	blls	17c3a0 <fchmod@plt+0x178f5c>
   1bf6c:			; <UNDEFINED> instruction: 0xf8cd4620
   1bf70:			; <UNDEFINED> instruction: 0xf8c39014
   1bf74:			; <UNDEFINED> instruction: 0xf7ff9000
   1bf78:	strt	pc, [r0], -r1, lsl #26
   1bf7c:			; <UNDEFINED> instruction: 0x46216933
   1bf80:	ldmvs	fp, {r4, r5, r9, sl, lr}
   1bf84:	pkhbtmi	r4, r2, r8, lsl #15
   1bf88:	stmdacc	r1, {r3, r4, r6, r8, r9, sl, sp, lr, pc}
   1bf8c:	movweq	lr, #2826	; 0xb0a
   1bf90:	andcs	pc, r0, sl, lsl r8	; <UNPREDICTABLE>
   1bf94:			; <UNDEFINED> instruction: 0xf0002a2f
   1bf98:	ldmdbvs	r3!, {r1, r3, r4, r6, r7, pc}
   1bf9c:	ldrtmi	r4, [r0], -r1, lsr #12
   1bfa0:			; <UNDEFINED> instruction: 0x4798685b
   1bfa4:	strb	r4, [r9, -r2, lsl #13]
   1bfa8:	stmdbge	ip, {r0, r1, r9, fp, ip, pc}
   1bfac:			; <UNDEFINED> instruction: 0xf7ff4630
   1bfb0:			; <UNDEFINED> instruction: 0x4682fcfb
   1bfb4:	bls	155cc4 <fchmod@plt+0x152880>
   1bfb8:	ldrtmi	sl, [r0], -ip, lsl #18
   1bfbc:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
   1bfc0:	ldr	r4, [fp, -r2, lsl #13]!
   1bfc4:	bl	2a9fd0 <fchmod@plt+0x2a6b8c>
   1bfc8:			; <UNDEFINED> instruction: 0xf81a0300
   1bfcc:	bcs	be3fd4 <fchmod@plt+0xbe0b90>
   1bfd0:	adcshi	pc, sp, r0
   1bfd4:			; <UNDEFINED> instruction: 0x46216933
   1bfd8:	ldmdbvs	fp, {r4, r5, r9, sl, lr}
   1bfdc:	pkhbtmi	r4, r2, r8, lsl #15
   1bfe0:	cdp	7, 1, cr14, cr8, cr12, {1}
   1bfe4:			; <UNDEFINED> instruction: 0x46501a10
   1bfe8:			; <UNDEFINED> instruction: 0xf7e62206
   1bfec:	bllt	1257d34 <fchmod@plt+0x12548f0>
   1bff0:	eorvs	r2, r3, r3, lsl #6
   1bff4:	ldmdbmi	r7!, {r9, sl, sp, lr, pc}^
   1bff8:	ldmdami	r7!, {r0, r2, r9, sp}^
   1bffc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c000:	svc	0x0058f7e6
   1c004:	ldrtmi	r4, [r0], -r1, lsl #12
   1c008:	blx	4d9ffa <fchmod@plt+0x4d6bb6>
   1c00c:			; <UNDEFINED> instruction: 0xf6bf2800
   1c010:	stmiavs	r3!, {r0, r1, r4, r7, r9, sl, fp, sp, pc}
   1c014:			; <UNDEFINED> instruction: 0xf8934620
   1c018:			; <UNDEFINED> instruction: 0xf1baa000
   1c01c:	svclt	0x00180a00
   1c020:	beq	98164 <fchmod@plt+0x94d20>
   1c024:	beq	58754 <fchmod@plt+0x55310>
   1c028:	stc2	7, cr15, [r8], #1020	; 0x3fc
   1c02c:			; <UNDEFINED> instruction: 0xf47f2f00
   1c030:	blls	107c6c <fchmod@plt+0x104828>
   1c034:			; <UNDEFINED> instruction: 0xf7e66818
   1c038:	blls	157bc0 <fchmod@plt+0x15477c>
   1c03c:			; <UNDEFINED> instruction: 0xf7e66818
   1c040:			; <UNDEFINED> instruction: 0xe733eedc
   1c044:	eorvs	r2, r3, r1, lsl #6
   1c048:	vqrshl.s8	q7, q3, <illegal reg q14.5>
   1c04c:			; <UNDEFINED> instruction: 0x2120106d
   1c050:			; <UNDEFINED> instruction: 0xf9c0f7fb
   1c054:	ldrt	r6, [r1], -r0, ror #6
   1c058:	ldrdge	pc, [r8], -r4
   1c05c:	mrc	6, 0, lr, cr8, cr14, {3}
   1c060:	vpmin.s8	d0, d29, d0
   1c064:	cmncs	r4, #-805306357	; 0xd000000b
   1c068:	strls	r2, [r0, #-411]	; 0xfffffe65
   1c06c:			; <UNDEFINED> instruction: 0xf932f7ff
   1c070:	ldrb	r6, [r2, #160]	; 0xa0
   1c074:	andcs	r4, r5, #1458176	; 0x164000
   1c078:	ldrbtmi	r4, [r9], #-2137	; 0xfffff7a7
   1c07c:			; <UNDEFINED> instruction: 0xf7e64478
   1c080:			; <UNDEFINED> instruction: 0x4601ef1a
   1c084:			; <UNDEFINED> instruction: 0xf7fa4630
   1c088:	sbfx	pc, r3, #21, #32
   1c08c:	addne	pc, sp, sp, lsl #4
   1c090:			; <UNDEFINED> instruction: 0xf7fb2120
   1c094:	movvs	pc, #2605056	; 0x27c000
   1c098:			; <UNDEFINED> instruction: 0xf04fe623
   1c09c:			; <UNDEFINED> instruction: 0xf04f32ff
   1c0a0:	vcge.s8	<illegal reg q1.5>, <illegal reg q14.5>, <illegal reg q15.5>
   1c0a4:	smlatbcs	r8, sp, r0, r1
   1c0a8:	ldc2l	7, cr15, [lr], {255}	; 0xff
   1c0ac:	rscscc	pc, pc, #79	; 0x4f
   1c0b0:	mvnscc	pc, #79	; 0x4f
   1c0b4:	strmi	r2, [r2], r8, lsl #2
   1c0b8:	adcsne	pc, r5, sp, lsl #4
   1c0bc:	ldc2l	7, cr15, [r4], {255}	; 0xff
   1c0c0:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   1c0c4:	vsubl.s8	q9, d0, d0
   1c0c8:			; <UNDEFINED> instruction: 0xf6cf030f
   1c0cc:	b	f8c94 <fchmod@plt+0xf5850>
   1c0d0:	vld2.8	{d2-d5}, [sl], sl
   1c0d4:			; <UNDEFINED> instruction: 0xf02a6a7f
   1c0d8:	b	9e91c <fchmod@plt+0x9b4d8>
   1c0dc:	tstmi	r3, #0, 4
   1c0e0:	tstmi	r3, #536870924	; 0x2000000c
   1c0e4:	andspl	lr, r0, sl, asr #20
   1c0e8:	andcc	lr, r8, r4, asr #19
   1c0ec:	ldmdbmi	sp!, {r5, r6, r7, r8, sl, sp, lr, pc}
   1c0f0:	ldmdami	sp!, {r0, r2, r9, sp}
   1c0f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c0f8:	cdp	7, 13, cr15, cr12, cr6, {7}
   1c0fc:	ldrtmi	r4, [r0], -r1, lsl #12
   1c100:	blx	fe5da0f0 <fchmod@plt+0xfe5d6cac>
   1c104:	ldmdbmi	r9!, {r1, r7, r8, r9, sl, sp, lr, pc}
   1c108:	ldmdami	r9!, {r0, r2, r9, sp}
   1c10c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c110:	cdp	7, 13, cr15, cr0, cr6, {7}
   1c114:	ldrtmi	r4, [r0], -r1, lsl #12
   1c118:	blx	fe2da108 <fchmod@plt+0xfe2d6cc4>
   1c11c:	ldmdbmi	r5!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1c120:	ldmdami	r5!, {r0, r2, r9, sp}
   1c124:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c128:	cdp	7, 12, cr15, cr4, cr6, {7}
   1c12c:	ldrtmi	r4, [r0], -r1, lsl #12
   1c130:	blx	12da120 <fchmod@plt+0x12d6cdc>
   1c134:	ldmdbmi	r1!, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1c138:	ldmdami	r1!, {r0, r2, r9, sp}
   1c13c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c140:	cdp	7, 11, cr15, cr8, cr6, {7}
   1c144:	ldrtmi	r4, [r0], -r1, lsl #12
   1c148:	blx	1cda138 <fchmod@plt+0x1cd6cf4>
   1c14c:	andcs	lr, r0, #24641536	; 0x1780000
   1c150:			; <UNDEFINED> instruction: 0xe73f701a
   1c154:	andcs	r4, r5, #704512	; 0xac000
   1c158:	ldrbtmi	r4, [r9], #-2091	; 0xfffff7d5
   1c15c:	ldrbtmi	r9, [r8], #-773	; 0xfffffcfb
   1c160:	cdp	7, 10, cr15, cr8, cr6, {7}
   1c164:	ldrtmi	r4, [r0], -r1, lsl #12
   1c168:	blx	bda158 <fchmod@plt+0xbd6d14>
   1c16c:			; <UNDEFINED> instruction: 0xf8c99b05
   1c170:	strmi	r3, [r2], r0
   1c174:			; <UNDEFINED> instruction: 0xf7ff4620
   1c178:	svccs	0x0000fc01
   1c17c:	mcrge	4, 3, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   1c180:			; <UNDEFINED> instruction: 0x4620e679
   1c184:			; <UNDEFINED> instruction: 0xf8cd464f
   1c188:			; <UNDEFINED> instruction: 0xf7ff9014
   1c18c:	ldr	pc, [r6, #-3063]	; 0xfffff409
   1c190:	cdp	7, 9, cr15, cr12, cr6, {7}
   1c194:	andeq	r4, r2, lr, ror #1
   1c198:	andeq	r0, r0, r4, lsr #5
   1c19c:	andeq	r1, r1, r6, ror r4
   1c1a0:			; <UNDEFINED> instruction: 0x000112b8
   1c1a4:	andeq	r1, r1, ip, asr #7
   1c1a8:	andeq	r1, r1, r2, asr #3
   1c1ac:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1c1b0:	andeq	r0, r1, r2, asr #31
   1c1b4:	andeq	r0, r1, r0, lsl #7
   1c1b8:			; <UNDEFINED> instruction: 0x00023db8
   1c1bc:	muleq	r1, r6, r0
   1c1c0:	andeq	r0, r1, r0, asr #6
   1c1c4:	ldrdeq	r1, [r1], -r0
   1c1c8:	andeq	r0, r1, r6, lsr #6
   1c1cc:	muleq	r1, r8, r0
   1c1d0:	andeq	r0, r1, sl, lsl r3
   1c1d4:	andeq	r0, r1, r0, lsl #29
   1c1d8:	andeq	r0, r1, r6, lsl r2
   1c1dc:	andeq	r0, r1, r2, ror #28
   1c1e0:	muleq	r1, r8, r1
   1c1e4:	andeq	r0, r1, r8, lsr #27
   1c1e8:	andeq	r0, r1, lr, lsl r1
   1c1ec:			; <UNDEFINED> instruction: 0x00010db0
   1c1f0:	andeq	r0, r1, r6, lsl #2
   1c1f4:	strdeq	r0, [r1], -ip
   1c1f8:	andeq	r0, r1, lr, ror #1
   1c1fc:	andeq	r0, r1, r0, asr #27
   1c200:	ldrdeq	r0, [r1], -r6
   1c204:	andeq	r0, r1, r2, ror #27
   1c208:	strheq	r0, [r1], -r6
   1c20c:	stmdavs	fp, {r1, fp, sp, lr}
   1c210:	ldmdbvs	r9, {r4, r6, r8, fp, sp, lr}^
   1c214:	stclt	7, cr15, [r4, #920]!	; 0x398
   1c218:	stmibvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   1c21c:	ldfltd	f3, [r8, #-12]!
   1c220:	rsbcs	r4, r8, r4, lsl #12
   1c224:			; <UNDEFINED> instruction: 0xf7fb460d
   1c228:			; <UNDEFINED> instruction: 0x4601f8b5
   1c22c:			; <UNDEFINED> instruction: 0x61a168e0
   1c230:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, lr}
   1c234:	stmibvs	r3!, {r0, r1, r8, r9, fp, ip, lr, pc}
   1c238:	mvnvs	r6, fp, lsl r9
   1c23c:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1c240:	stmdami	r5, {r0, r2, r9, sp}
   1c244:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c248:	cdp	7, 3, cr15, cr4, cr6, {7}
   1c24c:			; <UNDEFINED> instruction: 0xf7f968e1
   1c250:	svclt	0x0000ffc9
   1c254:	andeq	r0, r1, r8, asr #28
   1c258:	andeq	pc, r0, lr, asr #31
   1c25c:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
   1c260:	cmnlt	fp, r6, lsl #12
   1c264:	ldmvs	r3!, {sl, sp}
   1c268:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1c26c:	stmiavs	r8!, {r0, sl, ip, sp}^
   1c270:	stcl	7, cr15, [r2, #920]	; 0x398
   1c274:			; <UNDEFINED> instruction: 0xf7e64628
   1c278:	bvs	1d17980 <fchmod@plt+0x1d1453c>
   1c27c:	mvnsle	r4, #156, 4	; 0xc0000009
   1c280:	pop	{r4, r5, r7, fp, sp, lr}
   1c284:			; <UNDEFINED> instruction: 0xf7e64070
   1c288:	svclt	0x0000bdb5
   1c28c:	ldrbmi	r6, [r0, -r0, asr #18]!
   1c290:	ldrbmi	r6, [r0, -r0, asr #17]!
   1c294:	ldrbmi	r6, [r0, -r0, lsl #18]!
   1c298:	ldrbmi	r6, [r0, -r0, asr #19]!
   1c29c:	bmi	16eeb4 <fchmod@plt+0x16ba70>
   1c2a0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1c2a4:	ldmpl	r9, {r2, r9, sl, lr}
   1c2a8:			; <UNDEFINED> instruction: 0xffb6f7ff
   1c2ac:	vldrlt.16	s12, [r0, #-320]	; 0xfffffec0	; <UNPREDICTABLE>
   1c2b0:	andeq	r3, r2, r8, asr #19
   1c2b4:	strdeq	r0, [r0], -r8
   1c2b8:	ldrbmi	r6, [r0, -r0, lsl #16]!
   1c2bc:	mvnsmi	lr, sp, lsr #18
   1c2c0:	andscs	r4, ip, r7, lsl #12
   1c2c4:	ldrmi	r4, [r4], -lr, lsl #12
   1c2c8:			; <UNDEFINED> instruction: 0xf864f7fb
   1c2cc:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   1c2d0:			; <UNDEFINED> instruction: 0x460544f8
   1c2d4:	stccs	0, cr6, [r0], {198}	; 0xc6
   1c2d8:	ldm	r4, {r1, r3, r4, r5, ip, lr, pc}
   1c2dc:			; <UNDEFINED> instruction: 0xf1050007
   1c2e0:	stm	r3, {r4, r8, r9}
   1c2e4:			; <UNDEFINED> instruction: 0x212c0007
   1c2e8:			; <UNDEFINED> instruction: 0xf7fb2001
   1c2ec:	movwcs	pc, #2139	; 0x85b	; <UNPREDICTABLE>
   1c2f0:	ldrtmi	r4, [r8], -r4, lsl #12
   1c2f4:			; <UNDEFINED> instruction: 0xf7fb6023
   1c2f8:	rscvs	pc, r0, r5, ror #16
   1c2fc:			; <UNDEFINED> instruction: 0xf7e64606
   1c300:	strdcs	lr, [pc, -r8]!
   1c304:	ldrtmi	r4, [r0], -r3, lsl #12
   1c308:	ldrtmi	r6, [r3], #-547	; 0xfffffddd
   1c30c:			; <UNDEFINED> instruction: 0xf7e66123
   1c310:			; <UNDEFINED> instruction: 0xb100efba
   1c314:	blmi	463434 <fchmod@plt+0x45fff0>
   1c318:	cmnvs	r6, r0, lsr #12
   1c31c:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1c320:			; <UNDEFINED> instruction: 0xff7af7ff
   1c324:	vst2.<illegal width 64>	{d6,d8}, [r3 :128], r3
   1c328:			; <UNDEFINED> instruction: 0xf5b34370
   1c32c:	andle	r4, r9, r0, lsl #31
   1c330:	andcs	r4, r5, #180224	; 0x2c000
   1c334:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   1c338:			; <UNDEFINED> instruction: 0xf7e64478
   1c33c:			; <UNDEFINED> instruction: 0x4639edbc
   1c340:			; <UNDEFINED> instruction: 0xff32f7f9
   1c344:	stmib	r5, {r3, r5, r9, sl, lr}^
   1c348:	eorvs	r4, ip, r1, lsl #8
   1c34c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c350:	strmi	lr, [r4], #-2496	; 0xfffff640
   1c354:	strb	r6, [r6, r4, lsl #3]
   1c358:	muleq	r2, r8, r9
   1c35c:	strdeq	r0, [r0], -r8
   1c360:	andeq	r0, r1, r2, ror sp
   1c364:	ldrdeq	pc, [r0], -ip
   1c368:	ldrbmi	r6, [r0, -r0, lsl #17]!
   1c36c:	svcmi	0x00f0e92d
   1c370:	blhi	d782c <fchmod@plt+0xd43e8>
   1c374:	cdpmi	8, 9, cr6, cr14, cr4, {4}
   1c378:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
   1c37c:	stmibvs	r3!, {r2, r4, r5, r7, r8, ip, sp, pc}^
   1c380:	vst1.8	{d4-d6}, [r3], r5
   1c384:			; <UNDEFINED> instruction: 0xf5b34370
   1c388:	eorle	r4, r8, r0, lsl #31
   1c38c:	stmdblt	r4!, {r2, r5, r6, fp, sp, lr}^
   1c390:	ldmib	r6, {r1, r2, r3, r5, r6, fp, sp, lr}^
   1c394:	bvs	feca939c <fchmod@plt+0xfeca5f58>
   1c398:	rsbvs	fp, fp, r4, ror r1
   1c39c:			; <UNDEFINED> instruction: 0x4630b11a
   1c3a0:			; <UNDEFINED> instruction: 0xff5cf7ff
   1c3a4:	blcs	36558 <fchmod@plt+0x33114>
   1c3a8:	strdvs	sp, [ip], r1	; <UNPREDICTABLE>
   1c3ac:	andlt	r4, r3, r0, lsr #12
   1c3b0:	blhi	d76ac <fchmod@plt+0xd4268>
   1c3b4:	svchi	0x00f0e8bd
   1c3b8:			; <UNDEFINED> instruction: 0xf0002b00
   1c3bc:	ldmib	r3, {r1, r5, r6, r7, pc}^
   1c3c0:	rsbvs	r1, r9, r0, lsl #8
   1c3c4:			; <UNDEFINED> instruction: 0x4630b112
   1c3c8:			; <UNDEFINED> instruction: 0xff48f7ff
   1c3cc:	bvs	fe0f6494 <fchmod@plt+0xfe0f3050>
   1c3d0:			; <UNDEFINED> instruction: 0xf7ffb10b
   1c3d4:	stmdavs	fp!, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   1c3d8:	bicsle	r2, r8, r0, lsl #22
   1c3dc:	stmibvs	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1c3e0:			; <UNDEFINED> instruction: 0x4620b11b
   1c3e4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1c3e8:	stmiavs	fp!, {r4, r6, r7, r8, ip, lr, pc}^
   1c3ec:	ldrdge	pc, [r0], -r5
   1c3f0:	movwls	r0, #1946	; 0x79a
   1c3f4:	addhi	pc, ip, r0, lsl #2
   1c3f8:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   1c3fc:	bcc	457c24 <fchmod@plt+0x4547e0>
   1c400:			; <UNDEFINED> instruction: 0xf7e668e0
   1c404:			; <UNDEFINED> instruction: 0x4607edf8
   1c408:			; <UNDEFINED> instruction: 0xf0002800
   1c40c:			; <UNDEFINED> instruction: 0xf8df80e6
   1c410:	blmi	1ec0bb8 <fchmod@plt+0x1ebd774>
   1c414:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
   1c418:	ldrtmi	r9, [r8], -r1, lsl #6
   1c41c:	svc	0x0050f7e6
   1c420:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1c424:	ldclvc	0, cr13, [r3], #304	; 0x130
   1c428:	bleq	518848 <fchmod@plt+0x515404>
   1c42c:	rsbsle	r2, r4, lr, lsr #22
   1c430:	blcs	bbb804 <fchmod@plt+0xbb83c0>
   1c434:	ldmib	r4, {r0, r3, r4, r5, r6, ip, lr, pc}^
   1c438:	addmi	r3, fp, #1073741826	; 0x40000002
   1c43c:	addhi	pc, r3, r0, lsl #1
   1c440:	andcs	r2, r1, ip, lsr #2
   1c444:			; <UNDEFINED> instruction: 0xffaef7fa
   1c448:	stmiavs	r1!, {r1, r3, r4, r6, r9, sl, lr}^
   1c44c:	andvs	r4, r4, r0, lsl #13
   1c450:			; <UNDEFINED> instruction: 0xf7fe4648
   1c454:			; <UNDEFINED> instruction: 0xf8c8ff3f
   1c458:	strmi	r0, [r3], ip
   1c45c:	cdp	7, 4, cr15, cr8, cr6, {7}
   1c460:	ldrdcs	pc, [r0], -r8
   1c464:	eoreq	pc, r0, r8, asr #17
   1c468:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   1c46c:	movwcc	r6, #6672	; 0x1a10
   1c470:	ldrbmi	r3, [fp], #-1
   1c474:	stmib	r8, {r3, r4, r6, sl, lr}^
   1c478:	blls	28490 <fchmod@plt+0x2504c>
   1c47c:	strle	r0, [lr], #-2011	; 0xfffff825
   1c480:	blcc	7b754 <fchmod@plt+0x78310>
   1c484:	blcs	308ff8 <fchmod@plt+0x305bb4>
   1c488:	bls	924b4 <fchmod@plt+0x8f070>
   1c48c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1c490:	addmi	pc, r0, #587202560	; 0x23000000
   1c494:	svclt	0x00182a00
   1c498:	svcmi	0x0020f5b3
   1c49c:	mrc	1, 0, sp, cr8, cr13, {3}
   1c4a0:			; <UNDEFINED> instruction: 0x46401a10
   1c4a4:	mrc2	7, 5, pc, cr8, cr15, {7}
   1c4a8:	ldrtmi	r6, [r8], -r3, ror #20
   1c4ac:	mrrcne	8, 10, r6, sl, cr1
   1c4b0:	eorhi	pc, r3, r1, asr #16
   1c4b4:			; <UNDEFINED> instruction: 0xf7e66262
   1c4b8:	strmi	lr, [r6], -r4, lsl #30
   1c4bc:			; <UNDEFINED> instruction: 0xd1b22800
   1c4c0:			; <UNDEFINED> instruction: 0xf7e64638
   1c4c4:	bvs	1898384 <fchmod@plt+0x1894f40>
   1c4c8:	cmple	r5, r0, lsl #18
   1c4cc:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
   1c4d0:	rsbvs	r6, ip, r3, lsr #1
   1c4d4:	biclt	r6, r2, r2, lsr #16
   1c4d8:	ldmib	r3, {r0, r1, r5, r7, r8, fp, sp, lr}^
   1c4dc:	and	r0, r1, r0, lsl #2
   1c4e0:	orrslt	r6, r2, r2, lsl r8
   1c4e4:	ldmib	r6, {r1, r2, r4, r7, r8, fp, sp, lr}^
   1c4e8:	strmi	r8, [r9, #2304]	; 0x900
   1c4ec:	strmi	fp, [r0, #3848]	; 0xf08
   1c4f0:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1c4f4:	ldmib	r3, {r3, r4, r8, fp, pc}^
   1c4f8:	ldrmi	r6, [r9, #1816]!	; 0x718
   1c4fc:	ldrmi	fp, [r0, #3848]!	; 0xf08
   1c500:	svcge	0x0044f43f
   1c504:	bcs	36554 <fchmod@plt+0x33110>
   1c508:	stmiavs	r3!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1c50c:			; <UNDEFINED> instruction: 0xe73e681c
   1c510:	ldmpl	r3!, {r2, r3, r4, r5, r8, r9, fp, lr}^
   1c514:	bcc	457d3c <fchmod@plt+0x4548f8>
   1c518:			; <UNDEFINED> instruction: 0xf89be772
   1c51c:	blcs	28528 <fchmod@plt+0x250e4>
   1c520:	svcge	0x007bf43f
   1c524:	blcs	bbb8f8 <fchmod@plt+0xbb84b4>
   1c528:			; <UNDEFINED> instruction: 0xf89bd185
   1c52c:	blcs	ba8538 <fchmod@plt+0xba50f4>
   1c530:			; <UNDEFINED> instruction: 0xf89bd181
   1c534:	blcs	28544 <fchmod@plt+0x25100>
   1c538:	svcge	0x006ff43f
   1c53c:	ldrdcc	lr, [r9, -r4]
   1c540:			; <UNDEFINED> instruction: 0xf4ff428b
   1c544:	hvclt	39677	; 0x9afd
   1c548:	subeq	r2, sl, r8, asr r3
   1c54c:			; <UNDEFINED> instruction: 0xf101fb03
   1c550:	stmiavs	r0!, {r1, r5, r7, r9, sp, lr}
   1c554:			; <UNDEFINED> instruction: 0xff2ef7fa
   1c558:	ldrb	r6, [r1, -r0, lsr #1]!
   1c55c:	ldmdbvs	fp, {r0, r1, r5, r7, r8, fp, sp, lr}^
   1c560:	svclt	0x00832b04
   1c564:	adcvs	r0, r2, #90	; 0x5a
   1c568:	movwcs	r2, #33112	; 0x8158
   1c56c:	cmpmi	r9, #568	; 0x238
   1c570:	asrsvc	pc, pc, #8	; <UNPREDICTABLE>
   1c574:	strb	r6, [ip, r3, lsr #5]!
   1c578:			; <UNDEFINED> instruction: 0xb1a3696b
   1c57c:	ldrmi	r4, [r8, r0, lsr #12]
   1c580:	tstlt	r2, r7, lsr #15
   1c584:			; <UNDEFINED> instruction: 0xf7ff4630
   1c588:	ldmvs	r0!, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   1c58c:			; <UNDEFINED> instruction: 0xf7e62400
   1c590:			; <UNDEFINED> instruction: 0x4630ec34
   1c594:	ldc	7, cr15, [r0], #-920	; 0xfffffc68
   1c598:			; <UNDEFINED> instruction: 0xf8d8e707
   1c59c:	tstmi	r3, #28
   1c5a0:	andscc	pc, ip, r8, asr #17
   1c5a4:	blmi	6563ac <fchmod@plt+0x652f68>
   1c5a8:	stmiavs	r0!, {r2, r9, sp}
   1c5ac:			; <UNDEFINED> instruction: 0xf7e6447b
   1c5b0:	bvs	1918058 <fchmod@plt+0x1914c14>
   1c5b4:	cdpne	8, 5, cr6, cr15, cr6, {5}
   1c5b8:	bl	1d05ec <fchmod@plt+0x1cd1a8>
   1c5bc:	svcne	0x00180383
   1c5c0:	ldmdavs	sl, {r0, r1, r4, r5, r9, sl, lr}
   1c5c4:	svcne	0x0004f853
   1c5c8:			; <UNDEFINED> instruction: 0x60514298
   1c5cc:	bl	1d0db8 <fchmod@plt+0x1cd974>
   1c5d0:	ldmdavs	r3!, {r0, r1, r2, r7, r9, sl}
   1c5d4:	subsvs	r2, sl, r0, lsl #4
   1c5d8:	stmdbmi	ip, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1c5dc:	stmdami	ip, {r0, r2, r9, sp}
   1c5e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c5e4:	stcl	7, cr15, [r6], #-920	; 0xfffffc68
   1c5e8:			; <UNDEFINED> instruction: 0xf7f968e1
   1c5ec:	svclt	0x0000fdfb
   1c5f0:	andeq	r3, r2, lr, ror #17
   1c5f4:	strdeq	r0, [r0], -r8
   1c5f8:	andeq	sp, r0, r0, lsl fp
   1c5fc:	ldrdeq	r0, [r1], -r2
   1c600:	andseq	r7, r6, lr, ror sl
   1c604:			; <UNDEFINED> instruction: 0x000002bc
   1c608:			; <UNDEFINED> instruction: 0xfffffc5d
   1c60c:	andeq	r0, r1, ip, ror #21
   1c610:	andeq	pc, r0, r2, lsr ip	; <UNPREDICTABLE>
   1c614:	bllt	ffbda5b4 <fchmod@plt+0xffbd7170>
   1c618:			; <UNDEFINED> instruction: 0xf7ffb538
   1c61c:	stmvs	r4, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   1c620:	cmnlt	ip, r5, lsl #12
   1c624:	strtmi	r6, [r0], -fp, lsr #18
   1c628:	stmibvs	sl!, {r0, r1, r4, r5, r8, ip, sp, pc}
   1c62c:			; <UNDEFINED> instruction: 0x4790b112
   1c630:	stmdbvs	fp!, {r4, r8, fp, ip, sp, pc}
   1c634:	ldrmi	r4, [r8, r0, lsr #12]
   1c638:			; <UNDEFINED> instruction: 0xf7ff4628
   1c63c:			; <UNDEFINED> instruction: 0x4604fe97
   1c640:	mvnle	r2, r0, lsl #16
   1c644:			; <UNDEFINED> instruction: 0xf7e64628
   1c648:	ldrdcs	lr, [r0], -r8
   1c64c:	svclt	0x0000bd38
   1c650:	andcc	r7, r1, r3, lsl #16
   1c654:	blcc	888c48 <fchmod@plt+0x885804>
   1c658:	stmdale	r5, {r0, r2, r3, r4, r6, r8, r9, fp, sp}
   1c65c:	blcc	9a6a4 <fchmod@plt+0x97260>
   1c660:	mvnsle	r2, r0, lsl #22
   1c664:			; <UNDEFINED> instruction: 0x47704618
   1c668:	andcs	r4, r5, #98304	; 0x18000
   1c66c:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   1c670:			; <UNDEFINED> instruction: 0xf7e64478
   1c674:	stmdbmi	r5, {r0, r2, r3, r4, sl, fp, ip, sp, pc}
   1c678:	stmdami	r5, {r0, r2, r9, sp}
   1c67c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c680:	ldclt	7, cr15, [r6], {230}	; 0xe6
   1c684:	ldrdeq	r0, [r1], -r2
   1c688:	andeq	pc, r0, r4, lsr #23
   1c68c:	muleq	r1, ip, sl
   1c690:	muleq	r0, r6, fp
   1c694:			; <UNDEFINED> instruction: 0x4606b570
   1c698:	ldrdmi	pc, [r0], #128	; 0x80
   1c69c:	ldmdblt	r4, {r0, r2, r3, r9, sl, lr}
   1c6a0:	stmdavs	r4!, {r3, sp, lr, pc}
   1c6a4:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
   1c6a8:			; <UNDEFINED> instruction: 0xf7e64629
   1c6ac:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   1c6b0:	ldfltp	f5, [r0, #-988]!	; 0xfffffc24
   1c6b4:			; <UNDEFINED> instruction: 0xf7fa2008
   1c6b8:			; <UNDEFINED> instruction: 0xf8d6ffd7
   1c6bc:	strmi	r2, [r3], -r0, asr #1
   1c6c0:	andsvs	r6, sl, r5, asr #32
   1c6c4:			; <UNDEFINED> instruction: 0xf8c62001
   1c6c8:	ldcllt	0, cr3, [r0, #-768]!	; 0xfffffd00
   1c6cc:			; <UNDEFINED> instruction: 0x4605b538
   1c6d0:			; <UNDEFINED> instruction: 0xffe0f7ff
   1c6d4:	teqlt	r0, r4, lsl #12
   1c6d8:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
   1c6dc:			; <UNDEFINED> instruction: 0xb1234628
   1c6e0:			; <UNDEFINED> instruction: 0xf7fd2105
   1c6e4:			; <UNDEFINED> instruction: 0x4620fb97
   1c6e8:	tstcs	r6, r8, lsr sp
   1c6ec:	blx	fe4da6ea <fchmod@plt+0xfe4d72a6>
   1c6f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1c6f4:			; <UNDEFINED> instruction: 0x460db538
   1c6f8:	ldrsbtcc	pc, [r4], r1	; <UNPREDICTABLE>
   1c6fc:	ldmdblt	r3, {r2, r9, sl, lr}
   1c700:	ldmvs	fp, {r1, r2, sp, lr, pc}^
   1c704:	ldmdavs	sl, {r0, r1, r5, r8, ip, sp, pc}^
   1c708:	mvnsle	r4, r2, lsr #5
   1c70c:	ldclt	0, cr2, [r8, #-0]
   1c710:			; <UNDEFINED> instruction: 0xf7fa2014
   1c714:			; <UNDEFINED> instruction: 0xf8d4ffa9
   1c718:			; <UNDEFINED> instruction: 0xf8d510bc
   1c71c:	andcs	r3, r0, #184	; 0xb8
   1c720:	strpl	lr, [r0], #-2496	; 0xfffff640
   1c724:			; <UNDEFINED> instruction: 0xf8c46081
   1c728:	stmib	r0, {r2, r3, r4, r5, r7}^
   1c72c:			; <UNDEFINED> instruction: 0xb1232303
   1c730:			; <UNDEFINED> instruction: 0xf8c560d8
   1c734:	strhcs	r0, [r1], -r8
   1c738:			; <UNDEFINED> instruction: 0xf8c5bd38
   1c73c:			; <UNDEFINED> instruction: 0xe7f800b4
   1c740:	strmi	r4, [r1], -r7, lsl #22
   1c744:	and	r4, r2, fp, ror r4
   1c748:	addmi	r6, sl, #5898240	; 0x5a0000
   1c74c:	ldmdavs	fp, {r1, r2, ip, lr, pc}
   1c750:	mvnsle	r2, r0, lsl #22
   1c754:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   1c758:	svclt	0x006ef7fd
   1c75c:	svclt	0x00004770
   1c760:	andseq	r7, r6, r0, lsl r8
   1c764:			; <UNDEFINED> instruction: 0x001677fe
   1c768:	blmi	289c50 <fchmod@plt+0x28680c>
   1c76c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c770:	strmi	fp, [r5], -r4, ror #2
   1c774:	stmdavs	r4!, {r0, sp, lr, pc}
   1c778:	stmdavs	r0!, {r2, r6, r8, ip, sp, pc}^
   1c77c:	ldrdcc	pc, [r0], #128	; 0x80
   1c780:	mvnsle	r2, r0, lsl #22
   1c784:	stmdavs	r4!, {r3, r5, r7, r8, r9, sl, lr}
   1c788:	mvnsle	r2, r0, lsl #24
   1c78c:	svclt	0x0000bd38
   1c790:	andseq	r7, r6, r8, ror #15
   1c794:	cfstr32mi	mvfx11, [r4], {16}
   1c798:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   1c79c:			; <UNDEFINED> instruction: 0xff40f7fd
   1c7a0:	eorvs	r2, r3, r0, lsl #6
   1c7a4:	svclt	0x0000bd10
   1c7a8:			; <UNDEFINED> instruction: 0x001677bc
   1c7ac:	svclt	0x00004770
   1c7b0:	svclt	0x00004770
   1c7b4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1c7b8:	andsvs	r6, sl, sl, asr r8
   1c7bc:	svclt	0x00004770
   1c7c0:	andseq	r7, r6, r2, lsr #15
   1c7c4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1c7c8:	ldmvs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   1c7cc:	svclt	0x00004718
   1c7d0:	mulseq	r6, r2, r7
   1c7d4:			; <UNDEFINED> instruction: 0x47703014
   1c7d8:	ldrbmi	r6, [r0, -r0, asr #16]!
   1c7dc:	ldrdcs	pc, [r0], #128	; 0x80
   1c7e0:	addlt	fp, r3, r0, lsr r5
   1c7e4:			; <UNDEFINED> instruction: 0xf8d0bb82
   1c7e8:			; <UNDEFINED> instruction: 0xf8c040bc
   1c7ec:	ldrhlt	r2, [r4, #-12]!
   1c7f0:	cmplt	sp, r5, lsr #16
   1c7f4:	andcc	lr, r3, #212, 18	; 0x350000
   1c7f8:	sbcsvs	fp, r3, sl, ror #3
   1c7fc:	ldrsbtne	pc, [r4], r5	; <UNPREDICTABLE>
   1c800:	teqlt	r3, r3, ror #17
   1c804:	cmplt	r1, sl, lsl r1
   1c808:	stccs	8, cr6, [r0], {164}	; 0xa4
   1c80c:	strdlt	sp, [r3], -r0
   1c810:			; <UNDEFINED> instruction: 0xf8c5bd30
   1c814:	stmdbcs	r0, {r3, r4, r5, r7, sp}
   1c818:	stmdbvs	fp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1c81c:	mvnsle	r2, r5, lsl #22
   1c820:	ldrdcc	pc, [r0], #133	; 0x85
   1c824:	tstcs	r6, fp, asr r1
   1c828:			; <UNDEFINED> instruction: 0xf7fd4628
   1c82c:			; <UNDEFINED> instruction: 0x4628faf3
   1c830:	blx	125a812 <fchmod@plt+0x12573ce>
   1c834:	ldrmi	lr, [r9], -r8, ror #15
   1c838:	adcscc	pc, r4, r5, asr #17
   1c83c:	smlattcs	r7, r1, r7, lr
   1c840:			; <UNDEFINED> instruction: 0xf7fd4628
   1c844:	ldrb	pc, [r2, r7, ror #21]!	; <UNPREDICTABLE>
   1c848:			; <UNDEFINED> instruction: 0xf7fd2103
   1c84c:	blmi	19c7b8 <fchmod@plt+0x199374>
   1c850:	cmncs	fp, r5, lsl #20
   1c854:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1c858:	stmdami	r4, {ip, pc}
   1c85c:			; <UNDEFINED> instruction: 0xf7f94478
   1c860:	svclt	0x0000fbdb
   1c864:	andeq	r0, r1, r4, lsl r9
   1c868:	strdeq	r0, [r1], -lr
   1c86c:	andeq	r0, r1, ip, lsr #18
   1c870:	svclt	0x00142900
   1c874:	tstcs	r0, r2, lsl #2
   1c878:	blt	ffeda868 <fchmod@plt+0xffed7424>
   1c87c:	strmi	r4, [lr], -r5, lsl #12
   1c880:	stmdbmi	sl, {r0, r3, fp, lr}
   1c884:	ldrbtmi	fp, [r9], #-1408	; 0xfffffa80
   1c888:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
   1c88c:			; <UNDEFINED> instruction: 0xf7e62205
   1c890:			; <UNDEFINED> instruction: 0x4639eb12
   1c894:	strmi	r2, [r4], -r1, lsl #4
   1c898:			; <UNDEFINED> instruction: 0xf7fd4630
   1c89c:	strtmi	pc, [r9], -pc, lsl #31
   1c8a0:	strtmi	r4, [r0], -r2, lsl #12
   1c8a4:	stc2	7, cr15, [r0], {249}	; 0xf9
   1c8a8:	andeq	pc, r0, sl, lsl #19
   1c8ac:	andeq	r0, r1, lr, lsl r9
   1c8b0:	stmdavc	r3, {r4, r8, sl, ip, sp, pc}
   1c8b4:	andle	r2, r9, sp, lsr #22
   1c8b8:			; <UNDEFINED> instruction: 0xf7fe2100
   1c8bc:	blmi	1db138 <fchmod@plt+0x1d7cf4>
   1c8c0:			; <UNDEFINED> instruction: 0x4010e8bd
   1c8c4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c8c8:			; <UNDEFINED> instruction: 0x4718685b
   1c8cc:	blcs	3a9e0 <fchmod@plt+0x3759c>
   1c8d0:			; <UNDEFINED> instruction: 0x4618d1f2
   1c8d4:	svclt	0x0000e7f3
   1c8d8:	mulseq	r6, r4, r6
   1c8dc:	ldrbmi	lr, [r0, sp, lsr #18]!
   1c8e0:	vstrmi	d18, [r4, #-0]
   1c8e4:	addlt	r4, r2, lr, lsl #12
   1c8e8:	smlabtcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   1c8ec:	svclt	0x00d8447d
   1c8f0:	ldrmi	r2, [r0], r1, lsl #2
   1c8f4:	stmiavs	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
   1c8f8:	strmi	r4, [r0, r1, lsl #13]!
   1c8fc:	suble	r2, r7, r0, lsl #16
   1c900:	strmi	r6, [r2], fp, ror #17
   1c904:	stmdavs	r4, {r3, r4, r7, r8, r9, sl, lr}
   1c908:	stmdblt	r4!, {r0, r9, sl, lr}
   1c90c:			; <UNDEFINED> instruction: 0xf104e01d
   1c910:	stmdbvs	r4!, {r4, r8}
   1c914:	stmdavs	r5!, {r2, r3, r6, r7, r8, ip, sp, pc}
   1c918:	ldrhle	r4, [r8, #37]!	; 0x25
   1c91c:	svccs	0x00019b0a
   1c920:	mrrcle	0, 14, r6, r4, cr3
   1c924:	stmdbvs	r3!, {r1, r2, r3, ip, lr, pc}
   1c928:	ldmib	r4, {r0, r1, r3, sp, lr}^
   1c92c:	blcs	25548 <fchmod@plt+0x22104>
   1c930:	cmpvs	sl, r3, asr #32
   1c934:	bcs	36ec4 <fchmod@plt+0x33a80>
   1c938:	orrsvs	sp, r3, r3, asr #32
   1c93c:	andcs	r4, r1, #47104	; 0xb800
   1c940:	andsvs	r4, sl, fp, ror r4
   1c944:	pop	{r1, ip, sp, pc}
   1c948:	svccs	0x000087f0
   1c94c:			; <UNDEFINED> instruction: 0x201cdbfa
   1c950:			; <UNDEFINED> instruction: 0xf7fa4d2a
   1c954:	blls	2dc380 <fchmod@plt+0x2d8f3c>
   1c958:			; <UNDEFINED> instruction: 0x4604447d
   1c95c:	rscvs	r4, r3, r0, asr r6
   1c960:	stmdavs	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
   1c964:			; <UNDEFINED> instruction: 0xf8c468eb
   1c968:	ldrmi	sl, [r8, r8]
   1c96c:	stmdavs	r2, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
   1c970:			; <UNDEFINED> instruction: 0x61224650
   1c974:	bmi	8ae7dc <fchmod@plt+0x8ab398>
   1c978:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   1c97c:	cmnvs	r3, r4
   1c980:			; <UNDEFINED> instruction: 0x61a36913
   1c984:	cmpvs	ip, fp, lsl #6
   1c988:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
   1c98c:	bfi	r6, ip, #2, #20
   1c990:	blle	ff5e8598 <fchmod@plt+0xff5e5154>
   1c994:	andcs	r4, r3, #68157440	; 0x4100000
   1c998:			; <UNDEFINED> instruction: 0xf7fd4630
   1c99c:	blmi	6dc5e0 <fchmod@plt+0x6d919c>
   1c9a0:	orrsne	pc, r5, r0, asr #4
   1c9a4:			; <UNDEFINED> instruction: 0xf103447b
   1c9a8:	blmi	61d200 <fchmod@plt+0x619dbc>
   1c9ac:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1c9b0:	ldmdami	r7, {ip, pc}
   1c9b4:			; <UNDEFINED> instruction: 0xf7f94478
   1c9b8:	ldmdbmi	r6, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   1c9bc:	sbcvs	r4, sl, r9, ror r4
   1c9c0:	bmi	5968ac <fchmod@plt+0x593468>
   1c9c4:	tstvs	r3, sl, ror r4
   1c9c8:	ldrhvs	lr, [r4], #120	; 0x78
   1c9cc:	ldmdbmi	r3, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1c9d0:	ldmdami	r3, {r0, r2, r9, sp}
   1c9d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c9d8:	b	1b5a978 <fchmod@plt+0x1b57534>
   1c9dc:	andcs	r4, r1, #68157440	; 0x4100000
   1c9e0:	ldrtmi	r4, [r0], -r4, lsl #12
   1c9e4:	mcr2	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   1c9e8:	strmi	r4, [r2], -r9, asr #12
   1c9ec:			; <UNDEFINED> instruction: 0xf7f94620
   1c9f0:	svclt	0x0000fbdb
   1c9f4:	andeq	r3, r2, r4, asr #15
   1c9f8:	andeq	r3, r2, ip, ror #14
   1c9fc:	andeq	r3, r2, r8, asr r7
   1ca00:			; <UNDEFINED> instruction: 0x001675de
   1ca04:	andseq	r7, r6, lr, asr #11
   1ca08:			; <UNDEFINED> instruction: 0x00010cb0
   1ca0c:	andeq	r0, r1, r8, asr r8
   1ca10:	ldrdeq	r0, [r1], -r4
   1ca14:	mulseq	r6, ip, r5
   1ca18:	mulseq	r6, r4, r5
   1ca1c:	andeq	r0, r1, r8, ror #16
   1ca20:	andeq	pc, r0, lr, lsr r8	; <UNPREDICTABLE>
   1ca24:	cfstr32mi	mvfx11, [r4], {16}
   1ca28:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   1ca2c:			; <UNDEFINED> instruction: 0xf7e6b118
   1ca30:	movwcs	lr, #3066	; 0xbfa
   1ca34:	ldflts	f6, [r0, #-396]	; 0xfffffe74
   1ca38:	andseq	r7, r6, r0, lsr r5
   1ca3c:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   1ca40:	stmdale	r0, {r2, r8, r9, fp, sp}
   1ca44:			; <UNDEFINED> instruction: 0x460dbd38
   1ca48:			; <UNDEFINED> instruction: 0x46044611
   1ca4c:	mrc2	7, 1, pc, cr14, cr15, {7}
   1ca50:	blmi	48b158 <fchmod@plt+0x487d14>
   1ca54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ca58:	strtmi	fp, [r0], -fp, lsl #2
   1ca5c:	stccs	7, cr4, [r0, #-608]	; 0xfffffda0
   1ca60:	stmdbvs	r3!, {r4, r5, r6, r7, ip, lr, pc}
   1ca64:	stmible	sp!, {r0, r8, r9, fp, sp}^
   1ca68:	strtmi	r4, [r9], -r0, lsr #12
   1ca6c:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1ca70:	rscle	r2, r7, r0, lsl #16
   1ca74:	blcs	176f28 <fchmod@plt+0x173ae4>
   1ca78:	strtmi	sp, [r8], -r8, lsl #16
   1ca7c:	ldrhtmi	lr, [r8], -sp
   1ca80:	bllt	135aa60 <fchmod@plt+0x135761c>
   1ca84:			; <UNDEFINED> instruction: 0xf7f64620
   1ca88:	strb	pc, [r2, r9, asr #22]!	; <UNPREDICTABLE>
   1ca8c:	strtmi	r2, [r8], -r5, lsl #2
   1ca90:			; <UNDEFINED> instruction: 0xf9c0f7fd
   1ca94:	svclt	0x0000e7f1
   1ca98:	andeq	r3, r2, ip, asr r6
   1ca9c:			; <UNDEFINED> instruction: 0x4604b510
   1caa0:	blcs	bfaab4 <fchmod@plt+0xbf7670>
   1caa4:	stmdavc	r3!, {r0, r1, r2, r3, r8, ip, lr, pc}^
   1caa8:	stfnes	f2, [r0], #188	; 0xbc
   1caac:	svclt	0x0018428b
   1cab0:	andsle	r2, r0, r0, lsl #22
   1cab4:	bl	a5aa54 <fchmod@plt+0xa57610>
   1cab8:	stmdacs	r0, {r2, r9, sl, lr}
   1cabc:	stmdami	r9, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1cac0:	andscc	r4, r0, r8, ror r4
   1cac4:			; <UNDEFINED> instruction: 0xf7fcbd10
   1cac8:	stmdblt	r0!, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   1cacc:	cmpcs	pc, r0, lsr #12
   1cad0:	bl	6daa70 <fchmod@plt+0x6d762c>
   1cad4:	stmdami	r4, {r4, r8, ip, sp, pc}
   1cad8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   1cadc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   1cae0:	ldclt	0, cr3, [r0, #-128]	; 0xffffff80
   1cae4:	strdeq	r2, [r2], -r0
   1cae8:	ldrdeq	r2, [r2], -r8
   1caec:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   1caf0:			; <UNDEFINED> instruction: 0x4605b570
   1caf4:			; <UNDEFINED> instruction: 0xffd2f7ff
   1caf8:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
   1cafc:	strtmi	r4, [r8], -r3, lsl #12
   1cb00:			; <UNDEFINED> instruction: 0xf7fa60a3
   1cb04:	stmiavs	r3!, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
   1cb08:	rsbvs	r6, r0, fp, lsl r8
   1cb0c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1cb10:	svclt	0x00004718
   1cb14:	andseq	r7, r6, lr, asr r4
   1cb18:	svclt	0x0000e7ea
   1cb1c:	strdlt	fp, [r5], r0
   1cb20:	ldrmi	r4, [pc], -ip, lsl #12
   1cb24:	strmi	r9, [r5], -r3, lsl #4
   1cb28:			; <UNDEFINED> instruction: 0xf7ff9e0a
   1cb2c:	ldmdbmi	r1, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1cb30:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   1cb34:	blcs	36b68 <fchmod@plt+0x33724>
   1cb38:	strls	sp, [sl], -r9, lsl #22
   1cb3c:	stmiavs	r6, {r0, r1, r3, r4, r5, r9, sl, lr}^
   1cb40:	strtmi	r4, [r8], -r1, lsr #12
   1cb44:			; <UNDEFINED> instruction: 0xb00546b4
   1cb48:	ldrhtmi	lr, [r0], #141	; 0x8d
   1cb4c:	ldrmi	r4, [r1], -r0, ror #14
   1cb50:	andcs	r4, r3, #32, 12	; 0x2000000
   1cb54:	mrc2	7, 1, pc, cr2, cr13, {7}
   1cb58:	vqdmulh.s<illegal width 8>	d20, d0, d7
   1cb5c:	ldrbtmi	r2, [fp], #-379	; 0xfffffe85
   1cb60:	eorseq	pc, r0, #-1073741824	; 0xc0000000
   1cb64:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   1cb68:	stmdami	r5, {ip, pc}
   1cb6c:			; <UNDEFINED> instruction: 0xf7f94478
   1cb70:	svclt	0x0000fa53
   1cb74:	andeq	r3, r2, sl, ror r5
   1cb78:	strdeq	r0, [r1], -r6
   1cb7c:	andeq	r0, r1, r2, lsr #14
   1cb80:	andeq	r0, r1, ip, lsl r6
   1cb84:			; <UNDEFINED> instruction: 0x4606b570
   1cb88:	addlt	r4, r2, r0, lsr #24
   1cb8c:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   1cb90:			; <UNDEFINED> instruction: 0xf7e6b118
   1cb94:	movwcs	lr, #2888	; 0xb48
   1cb98:	ldfmis	f6, [sp, #-396]	; 0xfffffe74
   1cb9c:			; <UNDEFINED> instruction: 0xf105447d
   1cba0:			; <UNDEFINED> instruction: 0x46200418
   1cba4:			; <UNDEFINED> instruction: 0xf92ef001
   1cba8:	strmi	r6, [r8], -r9, ror #20
   1cbac:			; <UNDEFINED> instruction: 0xf7e69101
   1cbb0:	stmdbls	r1, {r5, r7, r9, fp, sp, lr, pc}
   1cbb4:	strtmi	r4, [r0], -r2, lsl #12
   1cbb8:			; <UNDEFINED> instruction: 0xf9f0f001
   1cbbc:	strtmi	r2, [r0], -pc, lsr #2
   1cbc0:			; <UNDEFINED> instruction: 0xf948f001
   1cbc4:			; <UNDEFINED> instruction: 0xf7e64630
   1cbc8:			; <UNDEFINED> instruction: 0x4631ea94
   1cbcc:	strtmi	r4, [r0], -r2, lsl #12
   1cbd0:			; <UNDEFINED> instruction: 0xf9e4f001
   1cbd4:			; <UNDEFINED> instruction: 0xf0014620
   1cbd8:	stmdbmi	lr, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1cbdc:	ldrbtmi	r6, [r9], #-2600	; 0xfffff5d8
   1cbe0:	bl	fe1dab80 <fchmod@plt+0xfe1d773c>
   1cbe4:	tstlt	r8, r8, ror #2
   1cbe8:	ldcllt	0, cr11, [r0, #-8]!
   1cbec:	b	feb5ab8c <fchmod@plt+0xfeb57748>
   1cbf0:	blcs	b6c04 <fchmod@plt+0xb37c0>
   1cbf4:	stmdbmi	r8, {r3, r4, r5, r6, r7, ip, lr, pc}
   1cbf8:	stmdami	r8, {r0, r2, r9, sp}
   1cbfc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1cc00:	ldmdb	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cc04:			; <UNDEFINED> instruction: 0xf7f96a29
   1cc08:	svclt	0x0000faed
   1cc0c:	andseq	r7, r6, ip, asr #7
   1cc10:			; <UNDEFINED> instruction: 0x001673bc
   1cc14:	andeq	ip, r0, r6, lsl #23
   1cc18:			; <UNDEFINED> instruction: 0x000106bc
   1cc1c:	andeq	pc, r0, r6, lsl r6	; <UNPREDICTABLE>
   1cc20:	svcmi	0x00f0e92d
   1cc24:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
   1cc28:	bmi	14ae670 <fchmod@plt+0x14ab22c>
   1cc2c:	strmi	r9, [pc], -r5, lsl #6
   1cc30:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
   1cc34:	ldmpl	r3, {r0, r4, r6, r9, sl, fp, lr}^
   1cc38:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   1cc3c:	ldrcc	pc, [ip], #-2253	; 0xfffff733
   1cc40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cc44:			; <UNDEFINED> instruction: 0xff9ef7ff
   1cc48:	bvs	c25050 <fchmod@plt+0xc21c0c>
   1cc4c:			; <UNDEFINED> instruction: 0xffb8f7f4
   1cc50:			; <UNDEFINED> instruction: 0xf7f44605
   1cc54:	ldmdbvs	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1cc58:	rsble	r2, r1, r0, lsl #20
   1cc5c:	ldrdlt	pc, [r0, -pc]!	; <UNPREDICTABLE>
   1cc60:			; <UNDEFINED> instruction: 0xf8df2301
   1cc64:	stfged	f1, [r7], {32}
   1cc68:	movwls	r4, #17659	; 0x44fb
   1cc6c:	strd	r4, [sl], -r9
   1cc70:	ldrbmi	r4, [sl], -r3, lsr #12
   1cc74:	smlattcs	r1, r8, r8, r6
   1cc78:	b	ff05ac18 <fchmod@plt+0xff0577d4>
   1cc7c:			; <UNDEFINED> instruction: 0x2014f8d9
   1cc80:	movwls	r2, #17152	; 0x4300
   1cc84:	bvs	d099b4 <fchmod@plt+0xd06570>
   1cc88:	orrvs	pc, r0, pc, asr #8
   1cc8c:			; <UNDEFINED> instruction: 0xf0014620
   1cc90:	stmdacs	r0, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
   1cc94:	andcs	sp, r1, #33792	; 0x8400
   1cc98:	ldrtmi	r4, [r8], -r1, asr #12
   1cc9c:	stc2	7, cr15, [lr, #1012]	; 0x3f4
   1cca0:			; <UNDEFINED> instruction: 0xf7e69003
   1cca4:	stmdbls	r3, {r1, r2, r5, r9, fp, sp, lr, pc}
   1cca8:	strtmi	r4, [r0], -r2, lsl #13
   1ccac:			; <UNDEFINED> instruction: 0xf7e64652
   1ccb0:			; <UNDEFINED> instruction: 0xf5baeb82
   1ccb4:	svclt	0x002c6f80
   1ccb8:	movwcs	r2, #4864	; 0x1300
   1ccbc:	svclt	0x00182800
   1ccc0:	blcs	258c8 <fchmod@plt+0x22484>
   1ccc4:			; <UNDEFINED> instruction: 0xf814d0d4
   1ccc8:	blcs	be8cf8 <fchmod@plt+0xbe58b4>
   1cccc:	blcs	4c934 <fchmod@plt+0x494f0>
   1ccd0:			; <UNDEFINED> instruction: 0xf8d9d1ce
   1ccd4:	bcs	24d2c <fchmod@plt+0x218e8>
   1ccd8:	blls	191434 <fchmod@plt+0x18dff0>
   1ccdc:			; <UNDEFINED> instruction: 0xdc292b00
   1cce0:	bllt	1038f8 <fchmod@plt+0x1004b4>
   1cce4:			; <UNDEFINED> instruction: 0xf7f44628
   1cce8:			; <UNDEFINED> instruction: 0x4628ffb9
   1ccec:			; <UNDEFINED> instruction: 0xfff2f7f4
   1ccf0:			; <UNDEFINED> instruction: 0xf7f54628
   1ccf4:			; <UNDEFINED> instruction: 0x4628f833
   1ccf8:			; <UNDEFINED> instruction: 0xf888f7f5
   1ccfc:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   1cd00:			; <UNDEFINED> instruction: 0xf7f76a58
   1cd04:	bmi	89c9e8 <fchmod@plt+0x8995a4>
   1cd08:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   1cd0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cd10:	ldrcc	pc, [ip], #-2269	; 0xfffff723
   1cd14:	qsuble	r4, sl, fp
   1cd18:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
   1cd1c:	svchi	0x00f0e8bd
   1cd20:	blcs	4393c <fchmod@plt+0x404f8>
   1cd24:	strtmi	sp, [r8], -r6, lsl #24
   1cd28:			; <UNDEFINED> instruction: 0xffd4f7f4
   1cd2c:			; <UNDEFINED> instruction: 0xf7f44628
   1cd30:	strb	pc, [r0, r9, ror #31]!	; <UNPREDICTABLE>
   1cd34:	strbmi	r2, [r1], -r1, lsl #4
   1cd38:	stmiavs	ip!, {r3, r4, r5, r9, sl, lr}^
   1cd3c:	ldc2	7, cr15, [lr, #-1012]!	; 0xfffffc0c
   1cd40:	strbcs	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   1cd44:	strmi	r2, [r3], -r1, lsl #20
   1cd48:	bmi	490d8c <fchmod@plt+0x48d948>
   1cd4c:	andls	r4, r0, #2046820352	; 0x7a000000
   1cd50:	bmi	42515c <fchmod@plt+0x421d18>
   1cd54:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1cd58:	b	145acf8 <fchmod@plt+0x14578b4>
   1cd5c:			; <UNDEFINED> instruction: 0xf7f44628
   1cd60:	qsub16mi	pc, r8, sp	; <UNPREDICTABLE>
   1cd64:			; <UNDEFINED> instruction: 0xffb6f7f4
   1cd68:	bmi	316c78 <fchmod@plt+0x313834>
   1cd6c:			; <UNDEFINED> instruction: 0xe7ee447a
   1cd70:	stmia	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cd74:	andeq	r3, r2, r6, lsr r0
   1cd78:	andeq	r0, r0, r4, lsr #5
   1cd7c:	andseq	r7, r6, r0, lsr #6
   1cd80:	andeq	sp, r0, r8, lsr #20
   1cd84:	andseq	r7, r6, ip, ror #5
   1cd88:	andseq	r7, r6, sl, asr r2
   1cd8c:	andeq	r2, r2, lr, asr pc
   1cd90:	andeq	r8, r0, ip, asr r5
   1cd94:	andeq	r0, r1, r2, lsr #11
   1cd98:	andeq	r0, r1, r0, lsl #11
   1cd9c:	cfstr32mi	mvfx11, [r4], {16}
   1cda0:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   1cda4:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1cda8:	adcvs	r6, r3, #6488064	; 0x630000
   1cdac:	svclt	0x0000bd10
   1cdb0:			; <UNDEFINED> instruction: 0x001671b8
   1cdb4:	blmi	e2f698 <fchmod@plt+0xe2c254>
   1cdb8:	push	{r1, r3, r4, r5, r6, sl, lr}
   1cdbc:			; <UNDEFINED> instruction: 0xf2ad4ff0
   1cdc0:	ldmpl	r3, {r2, r4, r8, sl, fp, lr}^
   1cdc4:	cdpmi	13, 3, cr10, cr5, cr3, {0}
   1cdc8:			; <UNDEFINED> instruction: 0xf8df4682
   1cdcc:	ldmdavs	fp, {r2, r4, r6, r7, ip, pc}
   1cdd0:	strcc	pc, [ip], #-2253	; 0xfffff733
   1cdd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cdd8:	ldrdhi	pc, [r8], #143	; 0x8f
   1cddc:	ldrbtmi	r4, [r9], #1150	; 0x47e
   1cde0:	bvs	cee1c8 <fchmod@plt+0xcead84>
   1cde4:	orrvs	pc, r0, pc, asr #8
   1cde8:			; <UNDEFINED> instruction: 0x46286972
   1cdec:			; <UNDEFINED> instruction: 0xff7cf000
   1cdf0:	blle	1026df8 <fchmod@plt+0x10239b4>
   1cdf4:	strtmi	r2, [r8], -pc, lsr #2
   1cdf8:	stmib	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cdfc:			; <UNDEFINED> instruction: 0xb3204604
   1ce00:	strbmi	r4, [r8], -r1, lsl #12
   1ce04:	svc	0x00aef7e5
   1ce08:	stmdblt	r8, {r8, r9, sl, sp}
   1ce0c:	eorvc	r2, r0, r1, lsl #14
   1ce10:	strbmi	r4, [r0], -r1, lsr #12
   1ce14:	svc	0x00a6f7e5
   1ce18:	strbtmi	fp, [fp], r8, ror #18
   1ce1c:	ldrbmi	r7, [r9], -r0, lsr #32
   1ce20:			; <UNDEFINED> instruction: 0xf7fd4628
   1ce24:			; <UNDEFINED> instruction: 0xb1b8ff69
   1ce28:	blmi	7ee774 <fchmod@plt+0x7eb330>
   1ce2c:	bvs	fe6ae020 <fchmod@plt+0xfe6aabdc>
   1ce30:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1ce34:	usatmi	lr, #11, r5, asr #15
   1ce38:	ldrbmi	r4, [r9], -r8, lsr #12
   1ce3c:			; <UNDEFINED> instruction: 0xff5cf7fd
   1ce40:	tstcs	r0, r0, asr r1
   1ce44:	mvnsle	r2, r0, lsl #30
   1ce48:	strbtmi	lr, [fp], lr, ror #15
   1ce4c:	ldrbmi	r4, [r9], -r8, lsr #12
   1ce50:			; <UNDEFINED> instruction: 0xff52f7fd
   1ce54:	mvnle	r2, r0, lsl #16
   1ce58:	andcs	r4, r5, #20, 18	; 0x50000
   1ce5c:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   1ce60:			; <UNDEFINED> instruction: 0xf7e64478
   1ce64:	ldmdbmi	r3, {r3, r5, fp, sp, lr, pc}
   1ce68:	ldrdcc	pc, [r8], -fp
   1ce6c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   1ce70:			; <UNDEFINED> instruction: 0xf7f96a09
   1ce74:	bmi	45b4e0 <fchmod@plt+0x45809c>
   1ce78:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1ce7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ce80:	strcc	pc, [ip], #-2269	; 0xfffff723
   1ce84:	qaddle	r4, sl, r3
   1ce88:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
   1ce8c:	svchi	0x00f0e8bd
   1ce90:	ldmda	ip, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ce94:			; <UNDEFINED> instruction: 0x00022eb0
   1ce98:	andeq	r0, r0, r4, lsr #5
   1ce9c:	andseq	r7, r6, ip, ror r1
   1cea0:	andeq	r0, r1, lr, lsl #10
   1cea4:	andeq	r0, r1, r4, ror r5
   1cea8:	andseq	r7, r6, ip, lsr #2
   1ceac:	andeq	r0, r1, r2, lsr #9
   1ceb0:			; <UNDEFINED> instruction: 0x0000f3b4
   1ceb4:	andseq	r7, r6, sl, ror #1
   1ceb8:	andeq	r2, r2, lr, ror #27
   1cebc:			; <UNDEFINED> instruction: 0x4604b538
   1cec0:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
   1cec4:	cmplt	r0, r8, ror #18
   1cec8:	ldrmi	r2, [r1], -r0, lsl #4
   1cecc:	b	12dae6c <fchmod@plt+0x12d7a28>
   1ced0:	strtmi	fp, [r0], -r0, lsr #18
   1ced4:	ldrhtmi	lr, [r8], -sp
   1ced8:	ldclt	7, cr14, [r8, #-432]!	; 0xfffffe50
   1cedc:	andcs	r4, r5, #81920	; 0x14000
   1cee0:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   1cee4:			; <UNDEFINED> instruction: 0xf7e54478
   1cee8:	bvs	a98e88 <fchmod@plt+0xa95a44>
   1ceec:			; <UNDEFINED> instruction: 0xf97af7f9
   1cef0:	mulseq	r6, r6, r0
   1cef4:	andeq	r0, r1, sl, ror r4
   1cef8:	andeq	pc, r0, r0, lsr r3	; <UNPREDICTABLE>
   1cefc:	ldrbmi	lr, [r0, sp, lsr #18]!
   1cf00:	ldrmi	r4, [r0], -r0, lsl #13
   1cf04:	bls	257680 <fchmod@plt+0x25423c>
   1cf08:			; <UNDEFINED> instruction: 0x460d4614
   1cf0c:			; <UNDEFINED> instruction: 0xf7ff461f
   1cf10:	ldmdblt	r0, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   1cf14:			; <UNDEFINED> instruction: 0x4653b13d
   1cf18:	ldrtmi	r4, [r9], -sl, asr #12
   1cf1c:	strtmi	r4, [ip], r0, lsr #12
   1cf20:			; <UNDEFINED> instruction: 0x47f0e8bd
   1cf24:	pop	{r5, r6, r8, r9, sl, lr}
   1cf28:			; <UNDEFINED> instruction: 0x460687f0
   1cf2c:	stmdami	r6, {r0, r2, r8, fp, lr}
   1cf30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1cf34:			; <UNDEFINED> instruction: 0xf7e54478
   1cf38:			; <UNDEFINED> instruction: 0x4633efbe
   1cf3c:	strbmi	r4, [r1], -r2, lsr #12
   1cf40:			; <UNDEFINED> instruction: 0xf932f7f9
   1cf44:	andeq	r0, r1, sl, asr r4
   1cf48:	andeq	pc, r0, r0, ror #5
   1cf4c:	push	{r0, r4, r6, r9, fp, lr}
   1cf50:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   1cf54:	ldrdls	pc, [r0, #-143]	; 0xffffff71
   1cf58:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   1cf5c:	ldmdbmi	r0, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
   1cf60:	cfldrdmi	mvd4, [r0], {249}	; 0xf9
   1cf64:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1cf68:	ldrdeq	pc, [ip], -r9	; <UNPREDICTABLE>
   1cf6c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   1cf70:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   1cf74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cf78:	ldmib	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cf7c:	subsle	r2, pc, r0, lsl #16
   1cf80:	stmdami	r9, {r7, r9, sl, lr}^
   1cf84:	ldrdlt	pc, [r4, -pc]!	; <UNPREDICTABLE>
   1cf88:			; <UNDEFINED> instruction: 0xf8df4643
   1cf8c:	andcs	sl, r1, #36, 2
   1cf90:			; <UNDEFINED> instruction: 0xf04f5820
   1cf94:			; <UNDEFINED> instruction: 0xf7f931ff
   1cf98:	svcge	0x0005fa87
   1cf9c:	ldrbtmi	r4, [sl], #1275	; 0x4fb
   1cfa0:			; <UNDEFINED> instruction: 0x4601e01c
   1cfa4:			; <UNDEFINED> instruction: 0xf7e54658
   1cfa8:	stmdblt	r8, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1cfac:	eorvc	r2, r8, r1, lsl #12
   1cfb0:	ldrbmi	r4, [r0], -r9, lsr #12
   1cfb4:	cdp	7, 13, cr15, cr6, cr5, {7}
   1cfb8:	strmi	fp, [r6], -r8, lsl #18
   1cfbc:	stcge	0, cr7, [r2, #-160]	; 0xffffff60
   1cfc0:	strtmi	r4, [r9], -r0, lsr #12
   1cfc4:	mrc2	7, 4, pc, cr8, cr13, {7}
   1cfc8:	stmdacs	r0, {r0, r9, sl, lr}
   1cfcc:			; <UNDEFINED> instruction: 0xf100d054
   1cfd0:	movwcs	r0, #8748	; 0x222c
   1cfd4:			; <UNDEFINED> instruction: 0x96004638
   1cfd8:	stc2	7, cr15, [r0], {255}	; 0xff
   1cfdc:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
   1cfe0:	vst1.16	{d20-d22}, [pc], r2
   1cfe4:	ldrtmi	r6, [r8], -r0, lsl #3
   1cfe8:	cdp2	0, 7, cr15, cr14, cr0, {0}
   1cfec:	blle	4e6ff4 <fchmod@plt+0x4e3bb0>
   1cff0:	ldrtmi	r2, [r8], -r0, lsr #2
   1cff4:	stm	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cff8:	ldmdavc	r9!, {r4, r7, r8, r9, ip, sp, pc}
   1cffc:			; <UNDEFINED> instruction: 0xd12f292f
   1d000:	strcs	r4, [r0], -r4, lsl #12
   1d004:	blvs	9b01c <fchmod@plt+0x97bd8>
   1d008:			; <UNDEFINED> instruction: 0xf7e64620
   1d00c:			; <UNDEFINED> instruction: 0x4605e87e
   1d010:	bicle	r2, r6, r0, lsl #16
   1d014:	ldrb	r4, [r2, r6, lsl #12]
   1d018:			; <UNDEFINED> instruction: 0xf7f82001
   1d01c:	blmi	99cec8 <fchmod@plt+0x999a84>
   1d020:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   1d024:	bmi	935094 <fchmod@plt+0x931c50>
   1d028:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   1d02c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d030:	ldrcc	pc, [r4], #-2269	; 0xfffff723
   1d034:	qsuble	r4, sl, fp
   1d038:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   1d03c:	svchi	0x00f0e8bd
   1d040:	stm	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d044:	blcs	b7058 <fchmod@plt+0xb3c14>
   1d048:	ldmdbmi	ip, {r0, r3, r5, r6, r7, ip, lr, pc}
   1d04c:	ldmdami	ip, {r0, r2, r9, sp}
   1d050:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d054:	svc	0x002ef7e5
   1d058:	ldrdne	pc, [ip], -r9	; <UNPREDICTABLE>
   1d05c:			; <UNDEFINED> instruction: 0xf8c2f7f9
   1d060:	andcs	r4, r5, #24, 18	; 0x60000
   1d064:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
   1d068:			; <UNDEFINED> instruction: 0xf7e54478
   1d06c:	blmi	618d04 <fchmod@plt+0x6158c0>
   1d070:	bvs	ff66e264 <fchmod@plt+0xff66ae20>
   1d074:			; <UNDEFINED> instruction: 0xf898f7f9
   1d078:	andcs	r4, r5, #344064	; 0x54000
   1d07c:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
   1d080:			; <UNDEFINED> instruction: 0xf7e54478
   1d084:	stmiavs	fp!, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
   1d088:			; <UNDEFINED> instruction: 0x4621463a
   1d08c:			; <UNDEFINED> instruction: 0xf88cf7f9
   1d090:	svc	0x001cf7e5
   1d094:	andeq	r2, r2, r6, lsl sp
   1d098:			; <UNDEFINED> instruction: 0x00166ff8
   1d09c:	andeq	r0, r0, r4, lsr #5
   1d0a0:	strdeq	ip, [r0], -lr
   1d0a4:	strdeq	r2, [r2], -ip
   1d0a8:	andeq	r0, r0, r0, lsl #6
   1d0ac:	andeq	r0, r1, r0, asr r3
   1d0b0:			; <UNDEFINED> instruction: 0x000103b6
   1d0b4:	andeq	r3, r2, sl, lsl #1
   1d0b8:	andeq	r2, r2, lr, lsr ip
   1d0bc:	muleq	r1, r8, r3
   1d0c0:	andeq	pc, r0, r2, asr #3
   1d0c4:	andeq	r0, r1, lr, lsr #7
   1d0c8:	andeq	pc, r0, ip, lsr #3
   1d0cc:	andseq	r6, r6, r8, ror #29
   1d0d0:	andeq	r0, r1, r2, asr #7
   1d0d4:	muleq	r0, r4, r1
   1d0d8:	svclt	0x00004770
   1d0dc:	svclt	0x00004770
   1d0e0:	stmdale	r0, {r1, fp, sp}
   1d0e4:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   1d0e8:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   1d0ec:	blx	f5b0f2 <fchmod@plt+0xf57cae>
   1d0f0:			; <UNDEFINED> instruction: 0x4008e8bd
   1d0f4:	bllt	13db0f8 <fchmod@plt+0x13d7cb4>
   1d0f8:			; <UNDEFINED> instruction: 0xfffff6ef
   1d0fc:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   1d100:	blcs	37174 <fchmod@plt+0x33d30>
   1d104:	push	{r2, r3, r6, r8, sl, fp, ip, lr, pc}
   1d108:	strdlt	r4, [r4], r0
   1d10c:	ldrbtmi	r4, [ip], #-3119	; 0xfffff3d1
   1d110:	stmiavs	r3!, {r0, r2, r5, r6, r7, r9, fp, sp, lr}^
   1d114:	blcs	2e9bc <fchmod@plt+0x2b578>
   1d118:	tstcs	r0, r3, asr #32
   1d11c:	ldc2l	7, cr15, [r0, #-976]	; 0xfffffc30
   1d120:			; <UNDEFINED> instruction: 0xf7f44605
   1d124:	stmiavs	r4!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   1d128:			; <UNDEFINED> instruction: 0xf8dfb314
   1d12c:	svcmi	0x002980a4
   1d130:	ldrbtmi	r4, [pc], #-1272	; 1d138 <fchmod@plt+0x19cf4>
   1d134:			; <UNDEFINED> instruction: 0x3010f8d8
   1d138:	stmiavs	lr!, {r5, r7, fp, sp, lr}^
   1d13c:	andcs	r4, r1, #152, 14	; 0x2600000
   1d140:	andls	r6, r3, r1, ror #16
   1d144:			; <UNDEFINED> instruction: 0xf7fd6820
   1d148:	stmiavs	r2!, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   1d14c:	bcs	83d60 <fchmod@plt+0x8091c>
   1d150:	ldrtmi	fp, [sl], -r8, lsl #30
   1d154:	bmi	851160 <fchmod@plt+0x84dd1c>
   1d158:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1d15c:	mrscs	r0, R9_usr
   1d160:			; <UNDEFINED> instruction: 0x46304a1e
   1d164:			; <UNDEFINED> instruction: 0xf7e6447a
   1d168:	stmdbvs	r4!, {r1, r3, r6, fp, sp, lr, pc}^
   1d16c:	mvnle	r2, r0, lsl #24
   1d170:			; <UNDEFINED> instruction: 0xf7f44628
   1d174:			; <UNDEFINED> instruction: 0x4628fd73
   1d178:	stc2	7, cr15, [ip, #976]!	; 0x3d0
   1d17c:			; <UNDEFINED> instruction: 0xf7f44628
   1d180:	strtmi	pc, [r8], -sp, ror #27
   1d184:	mcr2	7, 2, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   1d188:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   1d18c:			; <UNDEFINED> instruction: 0xf7f76a58
   1d190:	blmi	55c55c <fchmod@plt+0x559118>
   1d194:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   1d198:	andlt	r6, r4, sl, lsl r0
   1d19c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d1a0:			; <UNDEFINED> instruction: 0xf7e54770
   1d1a4:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
   1d1a8:			; <UNDEFINED> instruction: 0xf7e5d0ee
   1d1ac:	stmdavs	r3, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1d1b0:	rscle	r2, r9, r2, lsl #22
   1d1b4:	andcs	r4, r5, #12, 18	; 0x30000
   1d1b8:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
   1d1bc:			; <UNDEFINED> instruction: 0xf7e54478
   1d1c0:			; <UNDEFINED> instruction: 0x4629ee7a
   1d1c4:			; <UNDEFINED> instruction: 0xf80ef7f9
   1d1c8:	andeq	r2, r2, lr, lsr #31
   1d1cc:	andseq	r6, r6, sl, asr #28
   1d1d0:	andeq	r2, r2, r0, lsl #31
   1d1d4:			; <UNDEFINED> instruction: 0x000101ba
   1d1d8:	andeq	r8, r0, r0, asr r1
   1d1dc:	andeq	r0, r1, r0, asr #6
   1d1e0:	andseq	r6, r6, lr, asr #27
   1d1e4:	andeq	r2, r2, r6, lsl pc
   1d1e8:	andeq	sl, r0, r2, lsl #4
   1d1ec:	andeq	pc, r0, r8, asr r0	; <UNPREDICTABLE>
   1d1f0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   1d1f4:	blcs	37268 <fchmod@plt+0x33e24>
   1d1f8:	ldrbmi	sp, [r0, -r0, lsl #22]!
   1d1fc:	svclt	0x0000e6a6
   1d200:			; <UNDEFINED> instruction: 0x00022eba
   1d204:	mvnsmi	lr, sp, lsr #18
   1d208:			; <UNDEFINED> instruction: 0xf8dfb082
   1d20c:	strmi	r8, [pc], -r0, asr #32
   1d210:	ldrbtmi	r4, [r8], #1542	; 0x606
   1d214:	ldrdcc	pc, [ip], -r8
   1d218:	stmdavs	r4, {r3, r4, r7, r8, r9, sl, lr}
   1d21c:	stmiavs	r3!, {r2, r4, r7, r8, ip, sp, pc}^
   1d220:	stmdavs	r5!, {r4, r5, r9, sl, lr}
   1d224:			; <UNDEFINED> instruction: 0xf8d82b01
   1d228:	svclt	0x00143010
   1d22c:	tstcs	r0, r9, lsr r6
   1d230:	ldrmi	r9, [r8, r1, lsl #2]
   1d234:	strmi	r9, [r2], -r1, lsl #18
   1d238:			; <UNDEFINED> instruction: 0xf7ff4628
   1d23c:	stmdbvs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1d240:	mvnle	r2, r0, lsl #24
   1d244:	pop	{r1, ip, sp, pc}
   1d248:	svclt	0x000081f0
   1d24c:	muleq	r2, lr, lr
   1d250:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
   1d254:			; <UNDEFINED> instruction: 0x460c447b
   1d258:	ldmvs	fp, {r0, r8, sp}
   1d25c:			; <UNDEFINED> instruction: 0xb1204798
   1d260:	pop	{r0, r5, r9, sl, lr}
   1d264:			; <UNDEFINED> instruction: 0xf7ff4010
   1d268:	ldclt	15, cr11, [r0, #-820]	; 0xfffffccc
   1d26c:	andeq	r2, r2, ip, asr lr
   1d270:	addlt	fp, r2, r0, ror r5
   1d274:			; <UNDEFINED> instruction: 0xf7fa460d
   1d278:	strcs	pc, [r0], -r5, lsr #17
   1d27c:	andls	r4, r1, r4, lsl #12
   1d280:	andsvc	lr, lr, r2
   1d284:			; <UNDEFINED> instruction: 0xffe4f7ff
   1d288:	strtmi	r2, [r0], -pc, lsr #2
   1d28c:	svc	0x00faf7e5
   1d290:	strmi	r4, [r3], -r9, lsr #12
   1d294:	blcs	2eb1c <fchmod@plt+0x2b6d8>
   1d298:	strdlt	sp, [r2], -r3
   1d29c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1d2a0:	stclt	7, cr15, [r8, #916]!	; 0x394
   1d2a4:	tstcs	r1, r9, lsl #20
   1d2a8:	ldrbtmi	fp, [sl], #-1336	; 0xfffffac8
   1d2ac:	strmi	r4, [r4], -r8, lsl #22
   1d2b0:	ldrbtmi	r6, [fp], #-2069	; 0xfffff7eb
   1d2b4:	ldmvs	fp, {r3, r5, r9, sl, lr}
   1d2b8:			; <UNDEFINED> instruction: 0xb1104798
   1d2bc:			; <UNDEFINED> instruction: 0xf7ff4621
   1d2c0:	strtmi	pc, [r1], -r1, lsr #31
   1d2c4:	pop	{r3, r5, r9, sl, lr}
   1d2c8:			; <UNDEFINED> instruction: 0xe7d14038
   1d2cc:	andseq	r6, r6, lr, lsr #25
   1d2d0:	strdeq	r2, [r2], -lr
   1d2d4:			; <UNDEFINED> instruction: 0x460cb538
   1d2d8:			; <UNDEFINED> instruction: 0xf7ff4605
   1d2dc:	blmi	15d130 <fchmod@plt+0x159cec>
   1d2e0:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   1d2e4:			; <UNDEFINED> instruction: 0x4798691b
   1d2e8:	pop	{r0, r5, r9, sl, lr}
   1d2ec:			; <UNDEFINED> instruction: 0xe7bf4038
   1d2f0:	andeq	r2, r2, lr, asr #27
   1d2f4:	addlt	fp, r2, r0, lsl r5
   1d2f8:			; <UNDEFINED> instruction: 0xf04f461c
   1d2fc:	strls	r3, [r0], #-1023	; 0xfffffc01
   1d300:	stc2	7, cr15, [ip], {255}	; 0xff
   1d304:	ldclt	0, cr11, [r0, #-8]
   1d308:	addlt	fp, r2, r0, lsl r5
   1d30c:	movwcs	r4, #5660	; 0x161c
   1d310:			; <UNDEFINED> instruction: 0xf7ff9400
   1d314:	andlt	pc, r2, r3, lsl #24
   1d318:	svclt	0x0000bd10
   1d31c:			; <UNDEFINED> instruction: 0x460cb570
   1d320:	ldrmi	r4, [sp], -r8, lsl #28
   1d324:	blx	ff95b32a <fchmod@plt+0xff957ee6>
   1d328:	ldrbtmi	r2, [lr], #-3329	; 0xfffff2ff
   1d32c:	qadd16mi	fp, r0, r4
   1d330:	ldmvs	r3!, {sp}
   1d334:			; <UNDEFINED> instruction: 0x4798685b
   1d338:	pop	{r0, r1, r4, r5, r7, fp, sp, lr}
   1d33c:	ldmvs	fp, {r4, r5, r6, lr}
   1d340:	svclt	0x00004718
   1d344:	andseq	r6, r6, lr, lsr #24
   1d348:	svcmi	0x00f0e92d
   1d34c:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   1d350:	strmi	r8, [fp], r2, lsl #22
   1d354:			; <UNDEFINED> instruction: 0x46804b73
   1d358:			; <UNDEFINED> instruction: 0xee084973
   1d35c:	bmi	1ce7da4 <fchmod@plt+0x1ce4960>
   1d360:	ldrbtmi	fp, [r9], #-199	; 0xffffff39
   1d364:	cfldrdmi	mvd4, [r2], #-488	; 0xfffffe18
   1d368:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   1d36c:	movtls	r6, #22555	; 0x581b
   1d370:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d374:	movwls	r9, #15186	; 0x3b52
   1d378:	svc	0x00baf7e5
   1d37c:			; <UNDEFINED> instruction: 0xf0002800
   1d380:	strmi	r8, [r1], ip, lsr #1
   1d384:	strbmi	r4, [fp], -fp, ror #16
   1d388:			; <UNDEFINED> instruction: 0xf04f2201
   1d38c:	mcr	1, 0, r3, cr8, cr15, {7}
   1d390:	stmdapl	r0!, {r4, r9, fp, ip, sp, pc}
   1d394:			; <UNDEFINED> instruction: 0xf7f9af05
   1d398:	strbmi	pc, [r3], -r7, lsl #17	; <UNPREDICTABLE>
   1d39c:	vst1.16	{d20-d22}, [pc], sl
   1d3a0:	ldrtmi	r7, [r8], -r0, lsl #3
   1d3a4:	stc2	0, cr15, [r0]
   1d3a8:	blle	1ee4bc8 <fchmod@plt+0x1ee1784>
   1d3ac:			; <UNDEFINED> instruction: 0x462c463d
   1d3b0:	smlatbcs	r2, fp, r6, r4
   1d3b4:	bleq	9b410 <fchmod@plt+0x97fcc>
   1d3b8:			; <UNDEFINED> instruction: 0xffb4f7f4
   1d3bc:	mvnsle	r2, r0, lsl #16
   1d3c0:	blcs	8fb454 <fchmod@plt+0x8f8010>
   1d3c4:	ldmibne	sp!, {r0, r3, r5, r6, r7, ip, lr, pc}
   1d3c8:	andle	r4, ip, #172, 4	; 0xc000000a
   1d3cc:	and	r4, r1, lr, lsr #12
   1d3d0:	ldrhle	r4, [r4], #-83	; 0xffffffad
   1d3d4:	stceq	8, cr15, [r1], {22}
   1d3d8:	ldrtmi	r2, [r5], -r2, lsl #2
   1d3dc:			; <UNDEFINED> instruction: 0xf7f43e01
   1d3e0:	stmdacs	r0, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d3e4:	adcmi	sp, ip, #244, 2	; 0x3d
   1d3e8:	movwcs	sp, #215	; 0xd7
   1d3ec:	stmdavc	r0!, {r0, r1, r3, r5, ip, sp, lr}
   1d3f0:			; <UNDEFINED> instruction: 0xf0002800
   1d3f4:	strtmi	r8, [r5], -fp, lsl #1
   1d3f8:			; <UNDEFINED> instruction: 0xf815e004
   1d3fc:	stmdacs	r0, {r0, r8, r9, sl, fp}
   1d400:	addhi	pc, r4, r0
   1d404:			; <UNDEFINED> instruction: 0xf7f42102
   1d408:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d40c:	stmdavc	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   1d410:	rsbsle	r2, fp, r0, lsl #22
   1d414:			; <UNDEFINED> instruction: 0xf8052300
   1d418:	stmdavc	r8!, {r0, r8, r9, fp, ip, sp}
   1d41c:	strtmi	r2, [lr], -r2, lsl #2
   1d420:			; <UNDEFINED> instruction: 0xf7f43501
   1d424:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1d428:	stmdbmi	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1d42c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d430:	ldc	7, cr15, [r8], {229}	; 0xe5
   1d434:	stmdbmi	r1, {r3, r5, r8, r9, ip, sp, pc}^
   1d438:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d43c:	ldc	7, cr15, [r2], {229}	; 0xe5
   1d440:	ldmdbmi	pc!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   1d444:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d448:	stc	7, cr15, [ip], {229}	; 0xe5
   1d44c:	ldmdbmi	sp!, {r3, r5, r8, r9, ip, sp, pc}
   1d450:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d454:	stc	7, cr15, [r6], {229}	; 0xe5
   1d458:	ldmdbmi	fp!, {r3, r5, r8, ip, sp, pc}
   1d45c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d460:	stc	7, cr15, [r0], {229}	; 0xe5
   1d464:	blls	10c22c <fchmod@plt+0x108de8>
   1d468:	tstcs	r0, r2, lsr r6
   1d46c:	mrsls	r9, SP_irq
   1d470:	mrc	6, 0, r4, cr8, cr3, {2}
   1d474:			; <UNDEFINED> instruction: 0x46401a90
   1d478:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   1d47c:	ldrbmi	lr, [sp], -sp, lsl #15
   1d480:	blls	11734c <fchmod@plt+0x113f08>
   1d484:	tstcs	r0, r2, lsr r6
   1d488:	mrsls	r9, SP_irq
   1d48c:	mrc	6, 0, r4, cr8, cr3, {2}
   1d490:			; <UNDEFINED> instruction: 0x46401a10
   1d494:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1d498:	blls	11729c <fchmod@plt+0x113e58>
   1d49c:	tstcs	r1, r2, lsr r6
   1d4a0:	ldrb	r9, [r2, r0, lsl #6]!
   1d4a4:			; <UNDEFINED> instruction: 0xf7f82001
   1d4a8:	bmi	a5ca3c <fchmod@plt+0xa595f8>
   1d4ac:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   1d4b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d4b4:	subsmi	r9, sl, r5, asr #22
   1d4b8:	sublt	sp, r7, r1, lsr r1
   1d4bc:	blhi	d87b8 <fchmod@plt+0xd5374>
   1d4c0:	svchi	0x00f0e8bd
   1d4c4:	strtmi	r4, [r0], -r2, lsr #18
   1d4c8:			; <UNDEFINED> instruction: 0xf7e54479
   1d4cc:	ldmiblt	r8, {r2, r3, r6, sl, fp, sp, lr, pc}
   1d4d0:	ldrtmi	r9, [r2], -r3, lsl #22
   1d4d4:	movwls	r2, #257	; 0x101
   1d4d8:			; <UNDEFINED> instruction: 0xf7e5e7c9
   1d4dc:	stmdavs	r3, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
   1d4e0:	rscle	r2, r2, r2, lsl #22
   1d4e4:	andcs	r4, r5, #442368	; 0x6c000
   1d4e8:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
   1d4ec:			; <UNDEFINED> instruction: 0xf7e54478
   1d4f0:	strbmi	lr, [r1], -r2, ror #25
   1d4f4:	mrc2	7, 3, pc, cr6, cr8, {7}
   1d4f8:	andcs	r4, r5, #24, 18	; 0x60000
   1d4fc:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
   1d500:			; <UNDEFINED> instruction: 0xf7e54478
   1d504:			; <UNDEFINED> instruction: 0x4621ecd8
   1d508:	mcr2	7, 2, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   1d50c:	andcs	r4, r5, #344064	; 0x54000
   1d510:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
   1d514:			; <UNDEFINED> instruction: 0xf7e54478
   1d518:			; <UNDEFINED> instruction: 0xf7f8ecce
   1d51c:			; <UNDEFINED> instruction: 0xf7e5fe45
   1d520:	svclt	0x0000ecd6
   1d524:	andeq	r0, r0, r4, lsr #5
   1d528:	andeq	ip, r0, r2, lsl #8
   1d52c:	andeq	r2, r2, r4, lsl #18
   1d530:	strdeq	r2, [r2], -lr
   1d534:	andeq	r0, r0, r0, lsl #6
   1d538:	andeq	r0, r1, lr, lsr #1
   1d53c:	andeq	r0, r1, lr, lsr #1
   1d540:	strheq	r0, [r1], -r2
   1d544:	strheq	r0, [r1], -sl
   1d548:	strheq	r0, [r1], -sl
   1d54c:			; <UNDEFINED> instruction: 0x000227ba
   1d550:	andeq	r0, r1, r0, rrx
   1d554:	andeq	pc, r0, r6, asr #31
   1d558:	andeq	lr, r0, r8, lsr #26
   1d55c:	andeq	r0, r1, lr, lsr r0
   1d560:	andeq	lr, r0, r4, lsl sp
   1d564:	andeq	r0, r1, r2, rrx
   1d568:	andeq	lr, r0, r0, lsl #26
   1d56c:			; <UNDEFINED> instruction: 0x4606b570
   1d570:	addlt	r4, r2, r6, asr #24
   1d574:	bvs	182e76c <fchmod@plt+0x182b328>
   1d578:	ldc	7, cr15, [lr], #-916	; 0xfffffc6c
   1d57c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   1d580:			; <UNDEFINED> instruction: 0xf856f7f5
   1d584:	bvs	ff82eda0 <fchmod@plt+0xff82b95c>
   1d588:			; <UNDEFINED> instruction: 0xf7e56265
   1d58c:	bmi	109866c <fchmod@plt+0x1095228>
   1d590:	stmdami	r1, {r0, r3, r5, r9, sl, lr}^
   1d594:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1d598:	mrc2	7, 4, pc, cr12, cr13, {7}
   1d59c:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
   1d5a0:			; <UNDEFINED> instruction: 0xf10362e0
   1d5a4:			; <UNDEFINED> instruction: 0xf0000030
   1d5a8:	blmi	f9bd94 <fchmod@plt+0xf98950>
   1d5ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d5b0:	ble	681b8 <fchmod@plt+0x64d74>
   1d5b4:	stc2l	7, cr15, [sl], {255}	; 0xff
   1d5b8:	stmdble	r4!, {r1, r9, sl, fp, sp}
   1d5bc:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
   1d5c0:	blcs	37734 <fchmod@plt+0x342f0>
   1d5c4:	strcs	fp, [r3], #-3852	; 0xfffff0f4
   1d5c8:			; <UNDEFINED> instruction: 0x46202413
   1d5cc:			; <UNDEFINED> instruction: 0xf8c8f000
   1d5d0:	tstle	r0, r3, asr #24
   1d5d4:	vpadd.i8	d20, d0, d20
   1d5d8:	ldrbtmi	r1, [fp], #-493	; 0xfffffe13
   1d5dc:			; <UNDEFINED> instruction: 0x46286a5d
   1d5e0:	stcl	7, cr15, [sl, #916]	; 0x394
   1d5e4:			; <UNDEFINED> instruction: 0xf7e5b358
   1d5e8:	stmdavs	r3, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1d5ec:	cmple	r3, r1, lsl fp
   1d5f0:			; <UNDEFINED> instruction: 0xf0004620
   1d5f4:	stclne	8, cr15, [r3], {181}	; 0xb5
   1d5f8:	ldmdale	r1!, {r0, r2, r8, r9, fp, sp}
   1d5fc:			; <UNDEFINED> instruction: 0xf003e8df
   1d600:	andcc	r1, r7, r7, lsl #4
   1d604:	andcs	r1, r1, fp, lsl r4
   1d608:			; <UNDEFINED> instruction: 0xf8aaf000
   1d60c:	blmi	a175e0 <fchmod@plt+0xa1419c>
   1d610:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d614:			; <UNDEFINED> instruction: 0x4630b133
   1d618:	mullt	r2, r8, r7
   1d61c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1d620:	blt	ffad9628 <fchmod@plt+0xffad61e4>
   1d624:	ldcllt	0, cr11, [r0, #-8]!
   1d628:			; <UNDEFINED> instruction: 0xf9f0f000
   1d62c:	pop	{r1, ip, sp, pc}
   1d630:			; <UNDEFINED> instruction: 0xf0004070
   1d634:	blmi	7cc1c0 <fchmod@plt+0x7c8d7c>
   1d638:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d63c:	strmi	lr, [r2], -fp, ror #15
   1d640:	strtmi	r4, [r8], -r1, lsl #12
   1d644:	ldcl	7, cr15, [r4, #-916]!	; 0xfffffc6c
   1d648:	sbcsle	r2, r1, r0, lsl #16
   1d64c:	andcs	r4, r5, #409600	; 0x64000
   1d650:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
   1d654:			; <UNDEFINED> instruction: 0xf7e54478
   1d658:	strtmi	lr, [r9], -lr, lsr #24
   1d65c:	stc2l	7, cr15, [r2, #992]	; 0x3e0
   1d660:	vpmin.s8	d20, d0, d6
   1d664:	blmi	5a9b28 <fchmod@plt+0x5a66e4>
   1d668:	ldrbtmi	r9, [sl], #-0
   1d66c:	subcc	r4, ip, #1376256	; 0x150000
   1d670:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   1d674:	ldc2l	7, cr15, [r0], {248}	; 0xf8
   1d678:	andcs	r4, r5, #311296	; 0x4c000
   1d67c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   1d680:			; <UNDEFINED> instruction: 0xf7e54478
   1d684:			; <UNDEFINED> instruction: 0x4629ec18
   1d688:	stc2	7, cr15, [ip, #992]!	; 0x3e0
   1d68c:	andseq	r6, r6, r4, ror #19
   1d690:	andeq	sp, r0, lr, lsl #23
   1d694:	andeq	r0, r1, r4, lsl r0
   1d698:	andeq	ip, r0, lr, lsl #19
   1d69c:	andeq	r1, r2, r2, lsl r7
   1d6a0:	andeq	r2, r2, r0, lsl #22
   1d6a4:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   1d6a8:	andseq	r6, r6, lr, ror r9
   1d6ac:	andeq	r2, r2, r0, lsr #21
   1d6b0:	andeq	r2, r2, r8, ror sl
   1d6b4:	muleq	r0, r2, pc	; <UNPREDICTABLE>
   1d6b8:	andeq	lr, r0, r0, asr #23
   1d6bc:	andeq	pc, r0, sl, ror #31
   1d6c0:			; <UNDEFINED> instruction: 0x0000ffb4
   1d6c4:	andeq	pc, r0, r6, lsl fp	; <UNPREDICTABLE>
   1d6c8:	andeq	pc, r0, r2, lsr pc	; <UNPREDICTABLE>
   1d6cc:	muleq	r0, r4, fp
   1d6d0:			; <UNDEFINED> instruction: 0x4604b430
   1d6d4:	stcmi	12, cr12, [r3, #-60]	; 0xffffffc4
   1d6d8:	stmdavs	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1d6dc:	eorvs	ip, ip, pc, lsl #10
   1d6e0:			; <UNDEFINED> instruction: 0x4770bc30
   1d6e4:	ldrdeq	r2, [r2], -r8
   1d6e8:			; <UNDEFINED> instruction: 0x460eb570
   1d6ec:	ldrmi	r4, [r5], -r4, lsl #12
   1d6f0:	blx	fe2596fa <fchmod@plt+0xfe2562b6>
   1d6f4:			; <UNDEFINED> instruction: 0xf7e54630
   1d6f8:			; <UNDEFINED> instruction: 0x4631ecfc
   1d6fc:	strtmi	r4, [r0], -r2, lsl #12
   1d700:	mcrr2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
   1d704:			; <UNDEFINED> instruction: 0x212f4620
   1d708:	blx	fe959712 <fchmod@plt+0xfe9562ce>
   1d70c:			; <UNDEFINED> instruction: 0xf7e54628
   1d710:			; <UNDEFINED> instruction: 0x4629ecf0
   1d714:	strtmi	r4, [r0], -r2, lsl #12
   1d718:	mcrr2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
   1d71c:	pop	{r5, r9, sl, lr}
   1d720:			; <UNDEFINED> instruction: 0xf0004070
   1d724:	svclt	0x0000bc4d
   1d728:	strmi	r4, [ip], -r6, lsl #12
   1d72c:	ldrmi	r4, [r5], -r9, lsl #16
   1d730:	andcs	r4, r5, #147456	; 0x24000
   1d734:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
   1d738:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
   1d73c:	bl	feedb6d8 <fchmod@plt+0xfeed8294>
   1d740:	blne	aefb60 <fchmod@plt+0xaec71c>
   1d744:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   1d748:	ldrtmi	r3, [r2], -r1, lsl #6
   1d74c:			; <UNDEFINED> instruction: 0xf7f86889
   1d750:	svclt	0x0000fd2b
   1d754:	ldrdeq	lr, [r0], -sl
   1d758:	andeq	pc, r0, lr, ror pc	; <UNPREDICTABLE>
   1d75c:	andseq	r6, r6, r2, asr #16
   1d760:	blmi	1cf0130 <fchmod@plt+0x1ceccec>
   1d764:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1d768:	ldmdami	r2!, {r2, r9, sl, lr}^
   1d76c:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   1d770:	cfldrdmi	mvd4, [r1, #-480]!	; 0xfffffe20
   1d774:	tstls	fp, #1769472	; 0x1b0000
   1d778:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d77c:			; <UNDEFINED> instruction: 0xff58f7f4
   1d780:			; <UNDEFINED> instruction: 0xf014447d
   1d784:	strmi	r0, [r1], -r2, lsl #12
   1d788:	andsle	r6, fp, r8, ror #1
   1d78c:	strtmi	r4, [r8], -fp, ror #30
   1d790:	ldrbtmi	r4, [pc], #-2667	; 1d798 <fchmod@plt+0x1a354>
   1d794:			; <UNDEFINED> instruction: 0xf7ff447a
   1d798:	ldmdavs	fp!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d79c:	rsbsle	r3, r4, r1, lsl #6
   1d7a0:	andcs	r4, r5, #104, 26	; 0x1a00
   1d7a4:	stmdami	r9!, {r3, r5, r6, r8, fp, lr}^
   1d7a8:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   1d7ac:	stmiavs	pc!, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   1d7b0:	bl	fe05b74c <fchmod@plt+0xfe058308>
   1d7b4:	ldrtmi	r2, [sl], -r1, lsl #2
   1d7b8:	stmdami	r5!, {r0, r1, r9, sl, lr}^
   1d7bc:			; <UNDEFINED> instruction: 0xf7f94478
   1d7c0:	stmiavs	r9!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}^
   1d7c4:	bmi	1930d58 <fchmod@plt+0x192d914>
   1d7c8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   1d7cc:			; <UNDEFINED> instruction: 0xf7ff4628
   1d7d0:	stmdbvs	r8!, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d7d4:			; <UNDEFINED> instruction: 0xf7e5b108
   1d7d8:	stclmi	13, cr14, [r0, #-152]!	; 0xffffff68
   1d7dc:	ldrbtmi	r4, [sp], #-2400	; 0xfffff6a0
   1d7e0:	stmiavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   1d7e4:	stc	7, cr15, [r4, #916]	; 0x394
   1d7e8:	stmdacs	r0, {r3, r5, r8, sp, lr}
   1d7ec:			; <UNDEFINED> instruction: 0xf7e5d042
   1d7f0:	stmiavs	r9!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1d7f4:	mrc2	7, 7, pc, cr6, cr9, {7}
   1d7f8:	ldrtmi	r6, [r8], -pc, lsr #18
   1d7fc:	ldcl	7, cr15, [r2], #916	; 0x394
   1d800:	strmi	r4, [r1], -sl, ror #12
   1d804:			; <UNDEFINED> instruction: 0xf7e52003
   1d808:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1d80c:	ldmib	sp, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
   1d810:	tstmi	r3, #12, 6	; 0x30000000
   1d814:	streq	sp, [r3, -r1, lsl #2]!
   1d818:	stmdblt	lr!, {r1, r2, r4, r6, r8, sl, ip, lr, pc}^
   1d81c:	svccs	0x00002502
   1d820:	bmi	14518ec <fchmod@plt+0x144e4a8>
   1d824:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
   1d828:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d82c:	subsmi	r9, sl, fp, lsl fp
   1d830:			; <UNDEFINED> instruction: 0x4628d15c
   1d834:	ldcllt	0, cr11, [r0, #116]!	; 0x74
   1d838:	bmi	133096c <fchmod@plt+0x132d528>
   1d83c:			; <UNDEFINED> instruction: 0xf104447c
   1d840:	ldrbtmi	r0, [sl], #-20	; 0xffffffec
   1d844:			; <UNDEFINED> instruction: 0xf7ff68e1
   1d848:	bvs	85d58c <fchmod@plt+0x85a148>
   1d84c:			; <UNDEFINED> instruction: 0xf7e5b108
   1d850:	mcrrmi	12, 14, lr, r7, cr10
   1d854:	ldrbtmi	r4, [ip], #-2375	; 0xfffff6b9
   1d858:	stmibvs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
   1d85c:	stcl	7, cr15, [r8, #-916]	; 0xfffffc6c
   1d860:	stmdacs	r0, {r5, r9, sp, lr}
   1d864:			; <UNDEFINED> instruction: 0xf7e5d058
   1d868:	stmibvs	r1!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
   1d86c:	mrc2	7, 5, pc, cr10, cr9, {7}
   1d870:	ldrb	r6, [r3, r7, lsr #18]
   1d874:	stcl	7, cr15, [r8], #-916	; 0xfffffc6c
   1d878:	blcs	b788c <fchmod@plt+0xb4448>
   1d87c:			; <UNDEFINED> instruction: 0x06e2d138
   1d880:	cfsh32cs	mvfx13, mvfx0, #22
   1d884:	strcs	sp, [r1, #-472]	; 0xfffffe28
   1d888:	stmiavs	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1d88c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   1d890:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
   1d894:	bl	feedb830 <fchmod@plt+0xfeed83ec>
   1d898:	eorsvs	r4, r8, r5, lsl #12
   1d89c:			; <UNDEFINED> instruction: 0xf47f1c68
   1d8a0:			; <UNDEFINED> instruction: 0xf7e5af7f
   1d8a4:	stmdavs	r3, {r1, r4, r6, sl, fp, sp, lr, pc}
   1d8a8:	tstle	r1, r2, lsl #22
   1d8ac:	ldrtle	r0, [r8], #2017	; 0x7e1
   1d8b0:	andcs	r4, r5, #802816	; 0xc4000
   1d8b4:	ldrbtmi	r4, [r9], #-2097	; 0xfffff7cf
   1d8b8:			; <UNDEFINED> instruction: 0xf7e54478
   1d8bc:	blmi	c584b4 <fchmod@plt+0xc55070>
   1d8c0:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d8c4:	stc2	7, cr15, [lr], {248}	; 0xf8
   1d8c8:			; <UNDEFINED> instruction: 0xf06fb966
   1d8cc:	str	r0, [r8, r1, lsl #10]!
   1d8d0:	streq	pc, [r2, #-111]	; 0xffffff91
   1d8d4:	adcle	r2, r4, r0, lsl #28
   1d8d8:			; <UNDEFINED> instruction: 0xf06f2001
   1d8dc:			; <UNDEFINED> instruction: 0xf7f80502
   1d8e0:	ldr	pc, [lr, r7, asr #22]
   1d8e4:			; <UNDEFINED> instruction: 0xf7f82001
   1d8e8:	strb	pc, [lr, r3, asr #22]!	; <UNPREDICTABLE>
   1d8ec:	b	ffbdb888 <fchmod@plt+0xffbd8444>
   1d8f0:	andcs	r4, r5, #36, 18	; 0x90000
   1d8f4:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
   1d8f8:			; <UNDEFINED> instruction: 0xf7e54478
   1d8fc:	stmiavs	r9!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   1d900:	ldc2l	7, cr15, [r0], #-992	; 0xfffffc20
   1d904:	andcs	r4, r5, #540672	; 0x84000
   1d908:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
   1d90c:			; <UNDEFINED> instruction: 0xf7e54478
   1d910:	stmiavs	r9!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
   1d914:	stc2l	7, cr15, [r6], #-992	; 0xfffffc20
   1d918:	andcs	r4, r5, #491520	; 0x78000
   1d91c:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
   1d920:			; <UNDEFINED> instruction: 0xf7e54478
   1d924:	stmibvs	r1!, {r3, r6, r7, r9, fp, sp, lr, pc}^
   1d928:	mrrc2	7, 15, pc, ip, cr8	; <UNPREDICTABLE>
   1d92c:	andeq	r2, r2, r4, lsl #10
   1d930:	andeq	r0, r0, r4, lsr #5
   1d934:	muleq	r0, ip, r9
   1d938:	andseq	r6, r6, r8, lsl #16
   1d93c:	andeq	r2, r2, r2, lsr r9
   1d940:	andeq	pc, r0, r0, ror pc	; <UNPREDICTABLE>
   1d944:	andseq	r6, r6, r0, ror #15
   1d948:	muleq	r0, r6, pc	; <UNPREDICTABLE>
   1d94c:	andeq	lr, r0, r8, ror #20
   1d950:	andeq	r2, r2, r8, lsl #18
   1d954:	andseq	r6, r6, r0, asr #15
   1d958:	andeq	pc, r0, lr, lsl #31
   1d95c:	andseq	r6, r6, sl, lsr #15
   1d960:	andeq	fp, r0, r4, lsl #31
   1d964:	andeq	r2, r2, r2, asr #8
   1d968:	andseq	r6, r6, ip, asr #14
   1d96c:	andeq	pc, r0, r2, lsl #31
   1d970:	andseq	r6, r6, r2, lsr r7
   1d974:	muleq	r0, r8, r9
   1d978:	andeq	pc, r0, r6, asr lr	; <UNPREDICTABLE>
   1d97c:	andeq	lr, r0, ip, asr r9
   1d980:	andseq	r6, r6, r8, asr #13
   1d984:	andeq	pc, r0, lr, ror #28
   1d988:	andeq	lr, r0, ip, lsl r9
   1d98c:	andeq	pc, r0, sl, lsl #29
   1d990:	andeq	lr, r0, r8, lsl #18
   1d994:			; <UNDEFINED> instruction: 0x0000feb6
   1d998:	strdeq	lr, [r0], -r4
   1d99c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1d9a0:			; <UNDEFINED> instruction: 0x47706258
   1d9a4:	andseq	r6, r6, sl, ror #11
   1d9a8:	tstcs	r1, pc, lsl #8
   1d9ac:	addlt	fp, r3, r0, lsl #10
   1d9b0:	ldrd	pc, [r8], #-143	; 0xffffff71
   1d9b4:	ldmdami	r2, {r2, r8, r9, fp, sp, pc}
   1d9b8:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   1d9bc:			; <UNDEFINED> instruction: 0xf85344fe
   1d9c0:	ldrbtmi	r2, [r8], #-2820	; 0xfffff4fc
   1d9c4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1d9c8:			; <UNDEFINED> instruction: 0xf8dc6a00
   1d9cc:			; <UNDEFINED> instruction: 0xf8cdc000
   1d9d0:			; <UNDEFINED> instruction: 0xf04fc004
   1d9d4:	movwls	r0, #3072	; 0xc00
   1d9d8:	bl	16db974 <fchmod@plt+0x16d8530>
   1d9dc:	blmi	27020c <fchmod@plt+0x26cdc8>
   1d9e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d9e4:	blls	77a54 <fchmod@plt+0x74610>
   1d9e8:	qaddle	r4, sl, r4
   1d9ec:			; <UNDEFINED> instruction: 0xf85db003
   1d9f0:	andlt	lr, r4, r4, lsl #22
   1d9f4:			; <UNDEFINED> instruction: 0xf7e54770
   1d9f8:	svclt	0x0000ea6a
   1d9fc:	andeq	r2, r2, ip, lsr #5
   1da00:	andseq	r6, r6, r6, asr #11
   1da04:	andeq	r0, r0, r4, lsr #5
   1da08:	andeq	r2, r2, r8, lsl #5
   1da0c:	blmi	1c703d4 <fchmod@plt+0x1c6cf90>
   1da10:	push	{r1, r3, r4, r5, r6, sl, lr}
   1da14:			; <UNDEFINED> instruction: 0xf6ad4ff0
   1da18:	ldmpl	r3, {r2, r3, r8, sl, fp}^
   1da1c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1da20:			; <UNDEFINED> instruction: 0xa1b4f8df
   1da24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1da28:	ldmdavs	fp, {r2, r3, r5, r6, r8, r9, sl, fp, lr}
   1da2c:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   1da30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1da34:	vqshl.s8	q10, q13, q12
   1da38:	ldrbtmi	r0, [pc], #-1549	; 1da40 <fchmod@plt+0x1a5fc>
   1da3c:	ldrdcc	pc, [r8], -sl
   1da40:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   1da44:			; <UNDEFINED> instruction: 0x2010f8da
   1da48:			; <UNDEFINED> instruction: 0xf0004640
   1da4c:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   1da50:	adchi	pc, r8, r0, asr #6
   1da54:	muleq	r0, r8, r8
   1da58:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1da5c:	rscle	r2, sp, r0, lsl #16
   1da60:	and	r4, r3, r4, asr #12
   1da64:	svceq	0x0001f814
   1da68:	rscle	r2, r7, r0, lsl #16
   1da6c:			; <UNDEFINED> instruction: 0xf7f42102
   1da70:	stmdacs	r0, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   1da74:	stmdavc	r3!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1da78:	svclt	0x00182b23
   1da7c:	sbcsle	r2, sp, r0, lsl #22
   1da80:	and	r4, r4, r3, lsr #13
   1da84:	svccc	0x0001f81b
   1da88:			; <UNDEFINED> instruction: 0xf0002b00
   1da8c:	blcc	87dca0 <fchmod@plt+0x87a85c>
   1da90:	ldmible	r7!, {r0, r2, r3, r4, r6, r8, r9, fp, sp}^
   1da94:	rsbsle	r4, sp, r3, lsr #11
   1da98:			; <UNDEFINED> instruction: 0x465d4b51
   1da9c:	andcs	r4, r0, #32, 12	; 0x2000000
   1daa0:			; <UNDEFINED> instruction: 0xf805447b
   1daa4:	bvs	16e86b0 <fchmod@plt+0x16e526c>
   1daa8:			; <UNDEFINED> instruction: 0x4798681b
   1daac:	muleq	r1, fp, r8
   1dab0:	suble	r2, sl, r0, lsl #16
   1dab4:			; <UNDEFINED> instruction: 0xf7f42102
   1dab8:	cmplt	r0, r5, lsr ip	; <UNPREDICTABLE>
   1dabc:			; <UNDEFINED> instruction: 0xf1057868
   1dac0:	stmdacs	r0, {r0, r8, r9, fp}
   1dac4:	tstcs	r2, r6, rrx
   1dac8:			; <UNDEFINED> instruction: 0xf7f4465d
   1dacc:	stmdacs	r0, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   1dad0:	stmdavc	r8!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1dad4:	subsle	r2, ip, r0, lsl #16
   1dad8:			; <UNDEFINED> instruction: 0xf7f42120
   1dadc:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   1dae0:	stmdavc	r8!, {r1, r2, r3, r6, ip, lr, pc}^
   1dae4:	stmdblt	r0!, {r2, r3, r5, r6, sl, fp, ip}
   1dae8:	stmdavc	r0!, {r0, r3, r4, r6, sp, lr, pc}^
   1daec:	mvnslt	r1, r3, ror #24
   1daf0:			; <UNDEFINED> instruction: 0x2120461c
   1daf4:	blcc	19f0c <fchmod@plt+0x16ac8>
   1daf8:	ldc2	7, cr15, [r4], {244}	; 0xf4
   1dafc:	mvnsle	r2, r0, lsl #16
   1db00:	tstcs	r0, r0, lsr #16
   1db04:	stc2	7, cr15, [lr], {244}	; 0xf4
   1db08:	mvnle	r2, r0, lsl #16
   1db0c:			; <UNDEFINED> instruction: 0xf1a07820
   1db10:	sbcslt	r0, fp, #-1409286144	; 0xac000000
   1db14:	ldmdble	lr, {r0, r1, r2, r3, r8, r9, fp, sp}
   1db18:	svclt	0x00182800
   1db1c:	andle	r2, r4, r3, lsr #16
   1db20:			; <UNDEFINED> instruction: 0xf7f42102
   1db24:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1db28:	strtmi	sp, [r3], -sl, asr #32
   1db2c:	andcs	r4, r0, #92, 12	; 0x5c00000
   1db30:	stmdavc	fp!, {r1, r3, r4, ip, sp, lr}
   1db34:	bleq	d9f4c <fchmod@plt+0xd6b08>
   1db38:	andsle	r2, r1, sp, lsr #22
   1db3c:			; <UNDEFINED> instruction: 0x46286a7b
   1db40:			; <UNDEFINED> instruction: 0x4798685b
   1db44:	stmdacs	r0, {r5, r7, fp, ip, sp, lr}
   1db48:	blmi	9d2244 <fchmod@plt+0x9cee00>
   1db4c:	bvs	16eed40 <fchmod@plt+0x16eb8fc>
   1db50:			; <UNDEFINED> instruction: 0x4798689b
   1db54:	blx	9d7924 <fchmod@plt+0x9d44e0>
   1db58:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
   1db5c:	ldrb	sp, [pc, r5, asr #9]
   1db60:	blcs	3bd14 <fchmod@plt+0x388d0>
   1db64:	stmdbmi	r0!, {r1, r3, r5, r6, r7, ip, lr, pc}
   1db68:	stmdami	r0!, {r0, r2, r9, sp}
   1db6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1db70:	stmib	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1db74:			; <UNDEFINED> instruction: 0x46294b1e
   1db78:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1db7c:	blx	55bb66 <fchmod@plt+0x558722>
   1db80:	tstcs	r0, r8, lsr #16
   1db84:	blx	ff3dbb5e <fchmod@plt+0xff3d871a>
   1db88:			; <UNDEFINED> instruction: 0xd1aa2800
   1db8c:	blcs	b7bc40 <fchmod@plt+0xb787fc>
   1db90:	strtmi	sp, [fp], r7, lsr #1
   1db94:			; <UNDEFINED> instruction: 0x4641465a
   1db98:			; <UNDEFINED> instruction: 0xf7ff4648
   1db9c:	strtmi	pc, [r3], -r5, asr #27
   1dba0:	strb	r4, [r4, ip, lsr #12]
   1dba4:	blmi	2f03f8 <fchmod@plt+0x2ecfb4>
   1dba8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1dbac:			; <UNDEFINED> instruction: 0xf8dd681a
   1dbb0:	subsmi	r3, sl, r4, lsl #16
   1dbb4:	andcs	sp, r0, r9, lsl #2
   1dbb8:	stceq	6, cr15, [ip, #-52]	; 0xffffffcc
   1dbbc:	svchi	0x00f0e8bd
   1dbc0:	strbmi	r4, [r1], -r2, lsr #12
   1dbc4:			; <UNDEFINED> instruction: 0xf7ff4648
   1dbc8:			; <UNDEFINED> instruction: 0xf7e5fdaf
   1dbcc:	svclt	0x0000e980
   1dbd0:	andeq	r2, r2, r8, asr r2
   1dbd4:	andeq	r0, r0, r4, lsr #5
   1dbd8:	andseq	r6, r6, r4, asr r5
   1dbdc:	andseq	r6, r6, lr, asr #10
   1dbe0:	andseq	r6, r6, r8, ror #9
   1dbe4:	andseq	r6, r6, ip, lsr r4
   1dbe8:	andeq	pc, r0, r4, lsr #25
   1dbec:	andeq	lr, r0, r6, lsr #13
   1dbf0:	andseq	r6, r6, r0, lsl r4
   1dbf4:	andeq	r2, r2, r0, asr #1
   1dbf8:	mcrmi	5, 1, fp, cr15, cr0, {3}
   1dbfc:	ldmdbvs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1dc00:	strtmi	fp, [r0], -ip, asr #2
   1dc04:	stmdb	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dc08:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1dc0c:	strtmi	sp, [r0], -sl, asr #2
   1dc10:	bl	25bbac <fchmod@plt+0x258768>
   1dc14:	stfmis	f6, [r9], #-212	; 0xffffff2c
   1dc18:	bvs	9aee10 <fchmod@plt+0x9ab9cc>
   1dc1c:			; <UNDEFINED> instruction: 0x4630b196
   1dc20:	ldm	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dc24:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1dc28:			; <UNDEFINED> instruction: 0x4630d132
   1dc2c:	b	ffedbbc8 <fchmod@plt+0xffed8784>
   1dc30:	bllt	6364cc <fchmod@plt+0x633088>
   1dc34:	stmibvs	r0!, {r0, r5, r7, fp, sp, lr}^
   1dc38:	b	10dbbd4 <fchmod@plt+0x10d8790>
   1dc3c:	stmiavs	r0!, {r5, r7, r8, fp, ip, sp, pc}^
   1dc40:			; <UNDEFINED> instruction: 0xff98f7f6
   1dc44:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
   1dc48:			; <UNDEFINED> instruction: 0xf7e568e0
   1dc4c:	blmi	797fac <fchmod@plt+0x794b68>
   1dc50:	rscvs	r2, r2, r0, lsl #4
   1dc54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1dc58:	ble	2e6ac <fchmod@plt+0x2b268>
   1dc5c:	pop	{r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1dc60:	andcs	r4, r1, r0, ror r0
   1dc64:	stmiblt	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dc68:	andcs	r4, r5, #376832	; 0x5c000
   1dc6c:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   1dc70:			; <UNDEFINED> instruction: 0xf7e54478
   1dc74:	stmiavs	r1!, {r5, r8, fp, sp, lr, pc}
   1dc78:	blx	fed5bc60 <fchmod@plt+0xfed5881c>
   1dc7c:	andcs	r4, r5, #20, 18	; 0x50000
   1dc80:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   1dc84:			; <UNDEFINED> instruction: 0xf7e54478
   1dc88:	stmibvs	r1!, {r1, r2, r4, r8, fp, sp, lr, pc}^
   1dc8c:	blx	feadbc74 <fchmod@plt+0xfead8830>
   1dc90:	andcs	r4, r5, #278528	; 0x44000
   1dc94:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   1dc98:			; <UNDEFINED> instruction: 0xf7e54478
   1dc9c:	stmibvs	r1!, {r2, r3, r8, fp, sp, lr, pc}^
   1dca0:	blx	fe85bc88 <fchmod@plt+0xfe858844>
   1dca4:	andcs	r4, r5, #229376	; 0x38000
   1dca8:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   1dcac:			; <UNDEFINED> instruction: 0xf7e54478
   1dcb0:	ldmvs	r1!, {r1, r8, fp, sp, lr, pc}
   1dcb4:	blx	fe5dbc9c <fchmod@plt+0xfe5d8858>
   1dcb8:	andseq	r6, r6, ip, lsl #7
   1dcbc:	andseq	r6, r6, r0, ror r3
   1dcc0:	andseq	r6, r6, r2, asr #6
   1dcc4:	andeq	r2, r2, r0, ror r4
   1dcc8:	andeq	pc, r0, lr, ror ip	; <UNPREDICTABLE>
   1dccc:	andeq	lr, r0, r4, lsr #11
   1dcd0:	andeq	pc, r0, r6, lsr ip	; <UNPREDICTABLE>
   1dcd4:	muleq	r0, r0, r5
   1dcd8:	andeq	pc, r0, lr, ror #23
   1dcdc:	andeq	lr, r0, ip, ror r5
   1dce0:	andeq	pc, r0, sl, lsr #23
   1dce4:	andeq	lr, r0, r8, ror #10
   1dce8:			; <UNDEFINED> instruction: 0x461eb570
   1dcec:	ldrmi	r4, [r5], -r4, lsl #12
   1dcf0:	stm	r8, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dcf4:			; <UNDEFINED> instruction: 0x4620b158
   1dcf8:	ldmib	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dcfc:	stmdacc	r1, {r6, r7, r8, ip, sp, pc}
   1dd00:	blcs	2b4d94 <fchmod@plt+0x2b1950>
   1dd04:	movwcs	fp, #3844	; 0xf04
   1dd08:	tstle	r7, r3, lsr #8
   1dd0c:			; <UNDEFINED> instruction: 0x4628bd70
   1dd10:	ldmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dd14:			; <UNDEFINED> instruction: 0xf04fb9b0
   1dd18:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   1dd1c:	andcs	r4, r5, #229376	; 0x38000
   1dd20:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   1dd24:			; <UNDEFINED> instruction: 0xf7e54478
   1dd28:	ldrtmi	lr, [r1], -r6, asr #17
   1dd2c:	blx	f5bd14 <fchmod@plt+0xf588d0>
   1dd30:	andcs	r4, r5, #180224	; 0x2c000
   1dd34:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   1dd38:			; <UNDEFINED> instruction: 0xf7e54478
   1dd3c:			; <UNDEFINED> instruction: 0x4631e8bc
   1dd40:	blx	cdbd28 <fchmod@plt+0xcd88e4>
   1dd44:	andcs	r4, r5, #8, 18	; 0x20000
   1dd48:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   1dd4c:			; <UNDEFINED> instruction: 0xf7e54478
   1dd50:			; <UNDEFINED> instruction: 0x4631e8b2
   1dd54:	blx	11dbd3c <fchmod@plt+0x11d88f8>
   1dd58:	andeq	pc, r0, r6, asr #24
   1dd5c:	strdeq	lr, [r0], -r0
   1dd60:	andeq	pc, r0, r6, lsl #24
   1dd64:	ldrdeq	lr, [r0], -ip
   1dd68:	ldrdeq	pc, [r0], -sl
   1dd6c:	andeq	lr, r0, r8, asr #9
   1dd70:			; <UNDEFINED> instruction: 0x461cb510
   1dd74:			; <UNDEFINED> instruction: 0xffb8f7ff
   1dd78:	blle	27d80 <fchmod@plt+0x2493c>
   1dd7c:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
   1dd80:	stmdami	r5, {r0, r2, r9, sp}
   1dd84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1dd88:	ldm	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dd8c:			; <UNDEFINED> instruction: 0xf7f84621
   1dd90:	svclt	0x0000fa0b
   1dd94:	andeq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
   1dd98:	andeq	lr, r0, lr, lsl #9
   1dd9c:	stmdavs	r6, {r4, r5, r6, sl, ip, sp, pc}
   1dda0:	movwcs	fp, #350	; 0x15e
   1dda4:	stclpl	8, cr6, [r5], #528	; 0x210
   1dda8:	svclt	0x0008428d
   1ddac:			; <UNDEFINED> instruction: 0xf10354e2
   1ddb0:	svclt	0x00080301
   1ddb4:	addsmi	r6, lr, #393216	; 0x60000
   1ddb8:	ldcllt	8, cr13, [r0], #-976	; 0xfffffc30
   1ddbc:	svclt	0x00004770
   1ddc0:			; <UNDEFINED> instruction: 0x4605b538
   1ddc4:			; <UNDEFINED> instruction: 0xf7f9200c
   1ddc8:	movwcs	pc, #2789	; 0xae5	; <UNPREDICTABLE>
   1ddcc:	stmib	r0, {r2, r9, sl, lr}^
   1ddd0:	ldmdblt	r5, {r8, sl, ip, sp}
   1ddd4:	strtmi	r6, [r0], -r5, lsl #1
   1ddd8:			; <UNDEFINED> instruction: 0x4628bd38
   1dddc:	blx	ff6dbdc8 <fchmod@plt+0xff6d8984>
   1dde0:	strtmi	r6, [r0], -r0, lsr #1
   1dde4:	svclt	0x0000bd38
   1dde8:	movwcs	fp, #1296	; 0x510
   1ddec:	stmib	r0, {r2, r9, sl, lr}^
   1ddf0:	stmdblt	r9, {r8, ip, sp}
   1ddf4:	ldclt	0, cr6, [r0, #-516]	; 0xfffffdfc
   1ddf8:			; <UNDEFINED> instruction: 0xf7f94608
   1ddfc:	adcvs	pc, r0, fp, asr #21
   1de00:	svclt	0x0000bd10
   1de04:	andvs	r2, r3, r0, lsl #6
   1de08:	svclt	0x00004770
   1de0c:	movwcs	lr, #2512	; 0x9d0
   1de10:	addsmi	fp, r3, #16, 10	; 0x4000000
   1de14:	movwle	fp, #49282	; 0xc082
   1de18:	addmi	r1, sl, #630784	; 0x9a000
   1de1c:	ldrmi	sp, [r9], #-519	; 0xfffffdf9
   1de20:	stmvs	r0, {r2, r9, sl, lr}
   1de24:	rsbvs	r0, r1, r9, asr #32
   1de28:	blx	ff15be14 <fchmod@plt+0xff1589d0>
   1de2c:	andlt	r6, r2, r0, lsr #1
   1de30:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
   1de34:	movwls	r2, #4503	; 0x1197
   1de38:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
   1de3c:	bmi	130a50 <fchmod@plt+0x12d60c>
   1de40:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1de44:			; <UNDEFINED> instruction: 0xf8e8f7f8
   1de48:	andeq	pc, r0, r6, lsr #23
   1de4c:	andeq	pc, r0, r0, lsl #23
   1de50:	andeq	pc, r0, lr, lsl #24
   1de54:			; <UNDEFINED> instruction: 0x4604b538
   1de58:	tstcs	r1, sp, lsl #12
   1de5c:			; <UNDEFINED> instruction: 0xffd6f7ff
   1de60:	stmiavs	r2!, {r0, r1, r5, fp, sp, lr}
   1de64:	eorvs	r1, r1, r9, asr ip
   1de68:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   1de6c:			; <UNDEFINED> instruction: 0x4604b570
   1de70:	ldrmi	r4, [r1], -lr, lsl #12
   1de74:			; <UNDEFINED> instruction: 0xf7ff4615
   1de78:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1de7c:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
   1de80:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
   1de84:	stmib	r8, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1de88:	strtmi	r6, [sl], #-2082	; 0xfffff7de
   1de8c:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
   1de90:	addlt	fp, r6, r0, ror r5
   1de94:			; <UNDEFINED> instruction: 0xe09cf8df
   1de98:			; <UNDEFINED> instruction: 0xf8df460e
   1de9c:	swpcs	ip, ip, [r0]
   1dea0:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
   1dea4:	ldrmi	r6, [r5], -r0, lsl #4
   1dea8:			; <UNDEFINED> instruction: 0xf85e9504
   1deac:			; <UNDEFINED> instruction: 0xf04fc00c
   1deb0:			; <UNDEFINED> instruction: 0x460433ff
   1deb4:	strmi	r2, [r8], -r1, lsl #4
   1deb8:	ldrdgt	pc, [r0], -ip
   1debc:	andsgt	pc, r4, sp, asr #17
   1dec0:	stceq	0, cr15, [r0], {79}	; 0x4f
   1dec4:	svc	0x00b0f7e4
   1dec8:	blle	7a56dc <fchmod@plt+0x7a2298>
   1decc:			; <UNDEFINED> instruction: 0x46201c59
   1ded0:			; <UNDEFINED> instruction: 0xf7ff9103
   1ded4:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1ded8:	mvnscc	pc, #79	; 0x4f
   1dedc:	stmdbls	r3, {r5, r7, fp, sp, lr}
   1dee0:	strls	r4, [r1, #-1040]	; 0xfffffbf0
   1dee4:	strls	r2, [r0], -r1, lsl #4
   1dee8:	svc	0x009ef7e4
   1deec:	blle	5e5700 <fchmod@plt+0x5e22bc>
   1def0:	ldrmi	r6, [r3], #-2082	; 0xfffff7de
   1def4:	eorvs	r4, r3, r1, lsl sl
   1def8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1defc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1df00:	subsmi	r9, sl, r5, lsl #22
   1df04:	andlt	sp, r6, sl, lsl #2
   1df08:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1df0c:	stmdami	sp, {r0, r2, r9, sp}
   1df10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1df14:	svc	0x00cef7e4
   1df18:			; <UNDEFINED> instruction: 0xf964f7f8
   1df1c:	svc	0x00d6f7e4
   1df20:	andcs	r4, r5, #147456	; 0x24000
   1df24:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   1df28:			; <UNDEFINED> instruction: 0xf7e44478
   1df2c:			; <UNDEFINED> instruction: 0xf7f8efc4
   1df30:	svclt	0x0000f959
   1df34:	andeq	r1, r2, r8, asr #27
   1df38:	andeq	r0, r0, r4, lsr #5
   1df3c:	andeq	r1, r2, lr, ror #26
   1df40:	andeq	pc, r0, ip, ror #21
   1df44:	andeq	lr, r0, r2, lsl #6
   1df48:	ldrdeq	pc, [r0], -r6
   1df4c:	andeq	lr, r0, ip, ror #5
   1df50:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
   1df54:	addlt	fp, r2, r0, lsl #10
   1df58:	bge	f0b98 <fchmod@plt+0xed754>
   1df5c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1df60:	blne	15c0b0 <fchmod@plt+0x158c6c>
   1df64:	movwls	r6, #6171	; 0x181b
   1df68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1df6c:			; <UNDEFINED> instruction: 0xf7ff9200
   1df70:	bmi	29ddb4 <fchmod@plt+0x29a970>
   1df74:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1df78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1df7c:	subsmi	r9, sl, r1, lsl #22
   1df80:	andlt	sp, r2, r4, lsl #2
   1df84:	bl	15c100 <fchmod@plt+0x158cbc>
   1df88:	ldrbmi	fp, [r0, -r3]!
   1df8c:	svc	0x009ef7e4
   1df90:	andeq	r1, r2, ip, lsl #26
   1df94:	andeq	r0, r0, r4, lsr #5
   1df98:	strdeq	r1, [r2], -r2
   1df9c:			; <UNDEFINED> instruction: 0x4604b570
   1dfa0:	ldrmi	r4, [r1], -lr, lsl #12
   1dfa4:			; <UNDEFINED> instruction: 0xf7ff4615
   1dfa8:	stmiavs	r0!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1dfac:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
   1dfb0:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
   1dfb4:	svc	0x0040f7e4
   1dfb8:	strtmi	r6, [sl], #-2082	; 0xfffff7de
   1dfbc:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
   1dfc0:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
   1dfc4:			; <UNDEFINED> instruction: 0xf7ff4604
   1dfc8:	stmiavs	r2!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1dfcc:	stmdavs	r3!, {r8, sp}
   1dfd0:	cfldrslt	mvf5, [r0, #-836]	; 0xfffffcbc
   1dfd4:	tstcs	r1, r0, lsl r5
   1dfd8:			; <UNDEFINED> instruction: 0xf7ff4604
   1dfdc:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1dfe0:	stmdavs	r3!, {r8, sp}
   1dfe4:	stmiavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
   1dfe8:	svclt	0x0000bd10
   1dfec:	strmi	r6, [fp], -r2, asr #16
   1dff0:	movwle	r4, #4746	; 0x128a
   1dff4:	ldrbmi	r6, [r0, -r1]!
   1dff8:			; <UNDEFINED> instruction: 0x21a64807
   1dffc:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
   1e000:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
   1e004:	strmi	r3, [r2], -r0, lsl #4
   1e008:	andcc	r4, ip, #4, 22	; 0x1000
   1e00c:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   1e010:			; <UNDEFINED> instruction: 0xf7f84478
   1e014:	svclt	0x0000f801
   1e018:	andeq	pc, r0, r2, asr sl	; <UNPREDICTABLE>
   1e01c:	andeq	pc, r0, lr, lsl sl	; <UNPREDICTABLE>
   1e020:	ldrdeq	pc, [r0], -r0
   1e024:	andvs	r6, fp, r3, lsl #16
   1e028:	svclt	0x00004770
   1e02c:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}^
   1e030:	stmdale	r1, {r0, r1, r4, r7, r9, lr}
   1e034:	ldrbmi	r6, [r0, -r3]!
   1e038:			; <UNDEFINED> instruction: 0x21a64807
   1e03c:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
   1e040:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
   1e044:	strmi	r3, [r2], -r0, lsl #4
   1e048:	andcc	r4, ip, #4, 22	; 0x1000
   1e04c:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   1e050:			; <UNDEFINED> instruction: 0xf7f74478
   1e054:	svclt	0x0000ffe1
   1e058:	andeq	pc, r0, r2, lsl sl	; <UNPREDICTABLE>
   1e05c:	ldrdeq	pc, [r0], -lr
   1e060:	muleq	r0, r0, r9
   1e064:	andcs	r4, r0, #3145728	; 0x300000
   1e068:	stmib	r3, {r7, fp, sp, lr}^
   1e06c:	andsvs	r2, sl, r1, lsl #4
   1e070:	svclt	0x00004770
   1e074:			; <UNDEFINED> instruction: 0x4604b510
   1e078:			; <UNDEFINED> instruction: 0xf7e46880
   1e07c:	movwcs	lr, #3774	; 0xebe
   1e080:	movwcc	lr, #6596	; 0x19c4
   1e084:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   1e088:			; <UNDEFINED> instruction: 0x4604b510
   1e08c:			; <UNDEFINED> instruction: 0xf7e46880
   1e090:			; <UNDEFINED> instruction: 0x4620eeb4
   1e094:			; <UNDEFINED> instruction: 0x4010e8bd
   1e098:	cdplt	7, 10, cr15, cr12, cr4, {7}
   1e09c:			; <UNDEFINED> instruction: 0x2120b510
   1e0a0:			; <UNDEFINED> instruction: 0xf7f44604
   1e0a4:	tstlt	r8, pc, lsr r9	; <UNPREDICTABLE>
   1e0a8:	ldclt	0, cr2, [r0, #-0]
   1e0ac:			; <UNDEFINED> instruction: 0x46202118
   1e0b0:			; <UNDEFINED> instruction: 0xf938f7f4
   1e0b4:			; <UNDEFINED> instruction: 0x2c7eb930
   1e0b8:			; <UNDEFINED> instruction: 0xf504d006
   1e0bc:	stccs	0, cr7, [r0], {128}	; 0x80
   1e0c0:	ldclt	0, cr13, [r0, #-968]	; 0xfffffc38
   1e0c4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1e0c8:	rscscc	pc, pc, pc, asr #32
   1e0cc:	svclt	0x0000bd10
   1e0d0:			; <UNDEFINED> instruction: 0x460eb5f8
   1e0d4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1e0d8:	stmdavc	r0, {r1, r2, r3, r4, r6, ip, lr, pc}
   1e0dc:	subsle	r2, r8, r0, lsl #28
   1e0e0:	ldmdavc	r3!, {r4, r8, fp, ip, sp, pc}
   1e0e4:	subsle	r2, ip, r0, lsl #22
   1e0e8:	ands	r4, r3, r7, lsr r6
   1e0ec:			; <UNDEFINED> instruction: 0x2120783b
   1e0f0:	bicslt	r4, fp, r8, lsl r6
   1e0f4:			; <UNDEFINED> instruction: 0xf916f7f4
   1e0f8:	cmple	r5, r0, lsl #16
   1e0fc:	strcc	r7, [r1, -r8, lsr #16]
   1e100:			; <UNDEFINED> instruction: 0xffccf7ff
   1e104:	ldmdavc	r0!, {r2, r9, sl, lr}
   1e108:			; <UNDEFINED> instruction: 0xffc8f7ff
   1e10c:	smlabble	sl, r4, r2, r4
   1e110:	svceq	0x0001f815
   1e114:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, lr}
   1e118:			; <UNDEFINED> instruction: 0x2120d0e8
   1e11c:			; <UNDEFINED> instruction: 0xf902f7f4
   1e120:	mvnle	r2, r0, lsl #16
   1e124:	bne	9580d4 <fchmod@plt+0x954c90>
   1e128:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1e12c:	ldmdacs	r0!, {r3, r5, fp, ip, sp, lr}
   1e130:			; <UNDEFINED> instruction: 0xf815d109
   1e134:	ldmdacs	r0!, {r0, r8, r9, sl, fp}
   1e138:	blcs	c5252c <fchmod@plt+0xc4f0e8>
   1e13c:			; <UNDEFINED> instruction: 0xf816d103
   1e140:	blcs	c2dd4c <fchmod@plt+0xc2a908>
   1e144:	strcs	sp, [r0], #-251	; 0xffffff05
   1e148:	ldmdavc	r0!, {r1, r3, sp, lr, pc}
   1e14c:			; <UNDEFINED> instruction: 0xf8eaf7f4
   1e150:	ldmdblt	r4, {r5, r6, r8, ip, sp, pc}
   1e154:	ldmdavc	r0!, {r2, r3, r5, fp, ip, sp, lr}
   1e158:			; <UNDEFINED> instruction: 0xf8151a24
   1e15c:	strcc	r0, [r1], -r1, lsl #30
   1e160:			; <UNDEFINED> instruction: 0xf7f42120
   1e164:	ldrdcs	pc, [r0, -pc]!	; <UNPREDICTABLE>
   1e168:	mvnle	r2, r0, lsl #16
   1e16c:			; <UNDEFINED> instruction: 0x21207828
   1e170:			; <UNDEFINED> instruction: 0xf8d8f7f4
   1e174:	ldmdavc	r0!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   1e178:			; <UNDEFINED> instruction: 0xf7f42120
   1e17c:	stmiblt	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
   1e180:	bicsle	r2, r1, r0, lsl #24
   1e184:	str	r7, [fp, r8, lsr #16]!
   1e188:	ldmdavc	fp!, {r3, r5, fp, ip, sp, lr}
   1e18c:	sbcsle	r2, r0, r0, lsr r8
   1e190:	mcrmi	7, 0, lr, cr7, cr7, {6}
   1e194:			; <UNDEFINED> instruction: 0xe7a3447e
   1e198:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
   1e19c:	orrsle	r2, pc, r0, lsl #28
   1e1a0:			; <UNDEFINED> instruction: 0x4604e7f7
   1e1a4:	strcs	lr, [r1], #-1984	; 0xfffff840
   1e1a8:			; <UNDEFINED> instruction: 0xf04fe7be
   1e1ac:			; <UNDEFINED> instruction: 0xe7bb34ff
   1e1b0:	andeq	r7, r0, r4, lsl r1
   1e1b4:	andeq	r7, r0, lr, lsl #2
   1e1b8:	stmib	r0, {r8, r9, sp}^
   1e1bc:	addvs	r3, r3, r0, lsl #6
   1e1c0:	svclt	0x00004770
   1e1c4:	ldmdblt	fp, {r0, r1, fp, sp, lr}
   1e1c8:	tstlt	fp, r3, asr #16
   1e1cc:	tstlt	fp, fp, lsl r8
   1e1d0:	ldrbmi	r2, [r0, -r1]!
   1e1d4:	smlawblt	r0, r0, r8, r6
   1e1d8:	stmdacc	r0, {fp, ip, sp, lr}
   1e1dc:	andcs	fp, r1, r8, lsl pc
   1e1e0:			; <UNDEFINED> instruction: 0x47704770
   1e1e4:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
   1e1e8:	addsmi	r6, sl, #720896	; 0xb0000
   1e1ec:	movwle	sp, #59405	; 0xe80d
   1e1f0:	strmi	r4, [sp], -r4, lsl #12
   1e1f4:	stmdavs	r9, {r6, fp, sp, lr}^
   1e1f8:			; <UNDEFINED> instruction: 0xff6af7ff
   1e1fc:	ldfltd	f3, [r8, #-0]
   1e200:	stmiavs	r0!, {r0, r3, r5, r7, fp, sp, lr}
   1e204:	ldrhtmi	lr, [r8], -sp
   1e208:	andcs	lr, r1, r2, ror #14
   1e20c:			; <UNDEFINED> instruction: 0xf04fbd38
   1e210:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   1e214:	andcs	fp, r1, r9, lsl #18
   1e218:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   1e21c:	addlt	r4, r2, ip, lsl #12
   1e220:			; <UNDEFINED> instruction: 0xf7ff4611
   1e224:	mcrne	15, 3, pc, cr3, cr15, {6}	; <UNPREDICTABLE>
   1e228:	ldmdale	r6, {r2, r8, r9, fp, sp}
   1e22c:			; <UNDEFINED> instruction: 0xf003e8df
   1e230:	bleq	41f254 <fchmod@plt+0x41be10>
   1e234:	bicmi	r0, r0, #3
   1e238:	andlt	r0, r2, r0, asr #31
   1e23c:	blx	fec4d684 <fchmod@plt+0xfec4a240>
   1e240:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1e244:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1e248:	ldrdcs	fp, [r0], -r4
   1e24c:	ldrb	r2, [r4, r1]!
   1e250:	svclt	0x00cc2800
   1e254:	andcs	r2, r1, r0
   1e258:	blmi	19821c <fchmod@plt+0x194dd8>
   1e25c:	bmi	166970 <fchmod@plt+0x16352c>
   1e260:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   1e264:	strls	r4, [r0], #-1146	; 0xfffffb86
   1e268:			; <UNDEFINED> instruction: 0xf7f74478
   1e26c:	svclt	0x0000fed5
   1e270:	andeq	ip, r0, sl, asr #27
   1e274:	andeq	pc, r0, r4, lsr #16
   1e278:	andeq	pc, r0, r4, lsl #16
   1e27c:	vqshl.s8	d27, d16, d2
   1e280:	strcs	r3, [r0], #-513	; 0xfffffdff
   1e284:	subvc	pc, r5, #1610612748	; 0x6000000c
   1e288:			; <UNDEFINED> instruction: 0xf64a2500
   1e28c:	stmib	r0, {r0, r3, r7, r8, r9, ip, sp}^
   1e290:			; <UNDEFINED> instruction: 0xf6ce4504
   1e294:	andvs	r7, r2, sp, asr #7
   1e298:	rscsmi	pc, lr, #80740352	; 0x4d00000
   1e29c:			; <UNDEFINED> instruction: 0xf6c96043
   1e2a0:	vqsub.s8	d16, d21, d26
   1e2a4:	addvs	r4, r2, r6, ror r3
   1e2a8:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   1e2ac:	ldclt	0, cr6, [r0], #-780	; 0xfffffcf4
   1e2b0:	svclt	0x00004770
   1e2b4:			; <UNDEFINED> instruction: 0x2798f8df
   1e2b8:	stfeqp	f7, [r0], {1}
   1e2bc:			; <UNDEFINED> instruction: 0x3794f8df
   1e2c0:	push	{r1, r3, r4, r5, r6, sl, lr}
   1e2c4:			; <UNDEFINED> instruction: 0xb0954ff0
   1e2c8:	svcge	0x000358d3
   1e2cc:	strmi	r4, [r5], -ip, lsl #12
   1e2d0:	tstls	r3, #1769472	; 0x1b0000
   1e2d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e2d8:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   1e2dc:	stcne	8, cr15, [ip], {84}	; 0x54
   1e2e0:			; <UNDEFINED> instruction: 0xf854463e
   1e2e4:	ldrcc	r2, [r0, -r8, lsl #24]
   1e2e8:	stccc	8, cr15, [r4], {84}	; 0x54
   1e2ec:	strgt	r4, [pc], -r4, ror #10
   1e2f0:	ldmib	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e2f4:	vrhadd.s8	d19, d10, d2
   1e2f8:	vqshl.s8	q10, q12, #5
   1e2fc:	stmdavs	r8!, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
   1e300:			; <UNDEFINED> instruction: 0x0c01ea83
   1e304:	b	344f18 <fchmod@plt+0x341ad4>
   1e308:			; <UNDEFINED> instruction: 0xf24b0c00
   1e30c:	ldrmi	r7, [pc], #-598	; 1e314 <fchmod@plt+0x1aed0>
   1e310:	strmi	r6, [r4], -fp, lsr #16
   1e314:			; <UNDEFINED> instruction: 0x0c01ea8c
   1e318:	stmiavs	fp!, {r0, r1, r2, r3, r4, sl, lr}
   1e31c:	sbceq	pc, r7, #216006656	; 0xce00000
   1e320:	ldrhmi	r4, [r8], #-76	; 0xffffffb4
   1e324:	bl	144f3c <fchmod@plt+0x141af8>
   1e328:			; <UNDEFINED> instruction: 0xf64c6c7c
   1e32c:	ldrmi	r6, [sl], #-3822	; 0xfffff112
   1e330:	b	386e4 <fchmod@plt+0x352a0>
   1e334:	b	fe11e36c <fchmod@plt+0xfe11af28>
   1e338:	ldrmi	r0, [sl], #-268	; 0xfffffef4
   1e33c:	vmlal.s8	q11, d28, d27
   1e340:			; <UNDEFINED> instruction: 0xf6401ebd
   1e344:	subsmi	r7, r8, pc, lsr #15
   1e348:	bicseq	pc, fp, #1879048196	; 0x70000004
   1e34c:	vmov.i32	d20, #2097152	; 0x00200000
   1e350:	vsubw.s8	q10, <illegal reg q7.5>, d16
   1e354:			; <UNDEFINED> instruction: 0xf8dd577c
   1e358:	bl	34a450 <fchmod@plt+0x34700c>
   1e35c:	stmdals	r5, {r4, r5, r9, ip, lr}
   1e360:	streq	lr, [r2], -r1, lsl #20
   1e364:	strmi	r6, [r3], #-2217	; 0xfffff757
   1e368:	strmi	r4, [fp], #-102	; 0xffffff9a
   1e36c:	smlabbeq	r2, ip, sl, lr
   1e370:	blls	1af3f0 <fchmod@plt+0x1abfac>
   1e374:	vadd.i8	d25, d7, d7
   1e378:	bl	a49cc <fchmod@plt+0xa1588>
   1e37c:	ldrmi	r3, [lr], #2294	; 0x8f6
   1e380:	tsteq	r8, r1, lsl #20
   1e384:	b	fe06f624 <fchmod@plt+0xfe06c1e0>
   1e388:	b	fe09e7c0 <fchmod@plt+0xfe09b37c>
   1e38c:	ldrbtmi	r0, [r1], #-776	; 0xfffffcf8
   1e390:	ldrtmi	r4, [ip], #1031	; 0x407
   1e394:	bl	245bbc <fchmod@plt+0x242778>
   1e398:	vand	d18, d28, d17
   1e39c:	b	f644c <fchmod@plt+0xf3008>
   1e3a0:	vabdl.s8	q8, d4, d1
   1e3a4:	subsmi	r7, r7, r7, lsl #1
   1e3a8:	movweq	lr, #6792	; 0x1a88
   1e3ac:	ldrtmi	r4, [r0], #-1127	; 0xfffffb99
   1e3b0:	bls	26f3f8 <fchmod@plt+0x26bfb4>
   1e3b4:	ldrbvs	lr, [r7, -r1, lsl #22]!
   1e3b8:	cdppl	2, 0, cr15, cr1, cr9, {2}
   1e3bc:	streq	lr, [r7], -r3, lsl #20
   1e3c0:	tstvs	r3, #68, 4	; 0x40000004	; <UNPREDICTABLE>
   1e3c4:	streq	lr, [r8], -r6, lsl #21
   1e3c8:	teqeq	r0, #211812352	; 0xca00000	; <UNPREDICTABLE>
   1e3cc:	b	fe06f3ec <fchmod@plt+0xfe06bfa8>
   1e3d0:	ldrmi	r0, [r3], #-3079	; 0xfffff3f9
   1e3d4:	cdppl	6, 4, cr15, cr6, cr15, {6}
   1e3d8:	eorspl	lr, r6, r7, lsl #22
   1e3dc:	streq	lr, [r8], -r3, lsl #22
   1e3e0:	movweq	lr, #2572	; 0xa0c
   1e3e4:	andeq	lr, r0, #552960	; 0x87000
   1e3e8:			; <UNDEFINED> instruction: 0xf649404b
   1e3ec:	ldrtmi	r0, [r3], #-3288	; 0xfffff328
   1e3f0:			; <UNDEFINED> instruction: 0xf6c69e0a
   1e3f4:	strls	r1, [r1], #-3200	; 0xfffff380
   1e3f8:	mvnscc	lr, #0, 22
   1e3fc:	ldrbtmi	r4, [r1], #-1206	; 0xfffffb4a
   1e400:	vmlaeq.f32	s28, s6, s4
   1e404:	vmlaeq.f32	s28, s15, s28
   1e408:	andeq	lr, r3, #128, 20	; 0x80000
   1e40c:	stmdbls	fp, {r1, r2, r3, r7, sl, lr}
   1e410:			; <UNDEFINED> instruction: 0xf6cf9e0c
   1e414:	bl	f4a7c <fchmod@plt+0xf1638>
   1e418:	strmi	r2, [ip], #3774	; 0xebe
   1e41c:	b	af5c0 <fchmod@plt+0xac17c>
   1e420:	b	fe321460 <fchmod@plt+0xfe31e01c>
   1e424:			; <UNDEFINED> instruction: 0xf24f0c00
   1e428:	ldrtmi	r7, [ip], #687	; 0x2af
   1e42c:	subcc	pc, r4, #200, 12	; 0xc800000
   1e430:	smlabbeq	lr, r3, sl, lr
   1e434:	bl	3af504 <fchmod@plt+0x3ac0c0>
   1e438:	ldmdane	r6, {r2, r3, r4, r5, r6, sl, fp, sp, lr}
   1e43c:	andeq	lr, ip, #4096	; 0x1000
   1e440:	subsmi	r9, sl, sp, lsl #16
   1e444:	smlabbeq	ip, lr, sl, lr
   1e448:			; <UNDEFINED> instruction: 0xf5a04432
   1e44c:	cdpcc	6, 4, cr4, cr15, cr4, {1}
   1e450:	bl	345498 <fchmod@plt+0x342054>
   1e454:	ldrtmi	r5, [r3], #-562	; 0xfffffdce
   1e458:	streq	lr, [r2], -r1, lsl #20
   1e45c:			; <UNDEFINED> instruction: 0x71bef24d
   1e460:	streq	lr, [lr], -r6, lsl #21
   1e464:	cmpne	ip, r8, asr #13	; <UNPREDICTABLE>
   1e468:	blls	3af4e8 <fchmod@plt+0x3ac0a4>
   1e46c:	streq	lr, [r2, -ip, lsl #21]
   1e470:	bl	af6fc <fchmod@plt+0xac2b8>
   1e474:	ldrmi	r3, [r9], #-1782	; 0xfffff90a
   1e478:	b	1ef6b8 <fchmod@plt+0x1ec274>
   1e47c:	b	fe05e89c <fchmod@plt+0xfe05b458>
   1e480:	vrhadd.s8	d16, d1, d12
   1e484:	ldrbtmi	r1, [r1], #-1826	; 0xfffff8de
   1e488:	ldrcc	pc, [r0, r6, asr #13]
   1e48c:	movweq	lr, #27266	; 0x6a82
   1e490:	bl	1af614 <fchmod@plt+0x1ac1d0>
   1e494:	ldrtmi	r2, [ip], #433	; 0x1b1
   1e498:	streq	lr, [r1, -r3, lsl #20]
   1e49c:	movweq	lr, #6790	; 0x1a86
   1e4a0:	strbmi	r4, [sl], #-87	; 0xffffffa9
   1e4a4:			; <UNDEFINED> instruction: 0xf8dd4467
   1e4a8:	stcls	0, cr14, [r4], {68}	; 0x44
   1e4ac:	sfmpl	f7, 3, [r2], #-264	; 0xfffffef8
   1e4b0:	ldrbvs	lr, [r7, -r1, lsl #22]!
   1e4b4:	lfmvs	f7, 1, [lr], {207}	; 0xcf
   1e4b8:	stmdbeq	r7, {r0, r1, r9, fp, sp, lr, pc}
   1e4bc:	orrcc	pc, lr, #68, 4	; 0x40000004
   1e4c0:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
   1e4c4:	cmnvs	r9, #-1610612724	; 0xa000000c	; <UNPREDICTABLE>
   1e4c8:	b	fe06f714 <fchmod@plt+0xfe06c2d0>
   1e4cc:	ldrbtmi	r0, [r3], #-2055	; 0xfffff7f9
   1e4d0:	bl	204d20 <fchmod@plt+0x2018dc>
   1e4d4:	ldrmi	r5, [lr], #-2361	; 0xfffff6c7
   1e4d8:	movweq	lr, #39432	; 0x9a08
   1e4dc:	stmdaeq	r1!, {r6, r9, sl, ip, sp, lr, pc}
   1e4e0:			; <UNDEFINED> instruction: 0xf6c4404b
   1e4e4:	ldrtmi	r1, [r3], #-2228	; 0xfffff74c
   1e4e8:	beq	298f0c <fchmod@plt+0x295ac8>
   1e4ec:	strtmi	r4, [r4], #1168	; 0x490
   1e4f0:	mvnscc	lr, #9216	; 0x2400
   1e4f4:	b	2af600 <fchmod@plt+0x2ac1bc>
   1e4f8:	vadd.i8	d16, d11, d3
   1e4fc:	b	fe22ce04 <fchmod@plt+0xfe2299c0>
   1e500:	vmlal.s8	q8, d12, d7
   1e504:	strmi	r0, [r8], #2624	; 0xa40
   1e508:	strbtmi	r9, [r7], #-2313	; 0xfffff6f7
   1e50c:	bl	10554c <fchmod@plt+0x102108>
   1e510:	strmi	r2, [sl], #2232	; 0x8b8
   1e514:	smlabbeq	r8, r3, sl, lr
   1e518:	b	6f848 <fchmod@plt+0x6c404>
   1e51c:			; <UNDEFINED> instruction: 0xf6450c09
   1e520:	b	fe326a6c <fchmod@plt+0xfe323628>
   1e524:	vmull.s8	q8, d2, d3
   1e528:	ldrtmi	r6, [ip], #350	; 0x15e
   1e52c:	cfstrsls	mvf4, [r3], {33}	; 0x21
   1e530:	strvc	pc, [sl, ip, asr #4]!
   1e534:	vldmiavs	ip!, {d30-<overflow reg d33>}
   1e538:	ldrne	pc, [r6, lr, asr #13]!
   1e53c:	streq	lr, [ip], -r8, lsl #21
   1e540:	andsmi	r4, lr, r7, lsr #8
   1e544:	stmdbeq	r8, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   1e548:	streq	lr, [r8], -r6, lsl #21
   1e54c:	ldrbmi	r4, [r6], #-1049	; 0xfffffbe7
   1e550:			; <UNDEFINED> instruction: 0xf2419c08
   1e554:	vmov.i16	q10, #768	; 0x0300
   1e558:	bl	328e70 <fchmod@plt+0x325a2c>
   1e55c:	strmi	r5, [r2], #1782	; 0x6f6
   1e560:	streq	lr, [r6, -ip, lsl #21]
   1e564:	cmpeq	sp, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1e568:	stmdaeq	r8, {r0, r1, r2, r9, fp, sp, lr, pc}
   1e56c:	msrvs	CPSR_fsxc, #-805306356	; 0xd000000c
   1e570:	stmdaeq	ip, {r3, r7, r9, fp, sp, lr, pc}
   1e574:	strbmi	r4, [r1], #-1202	; 0xfffffb4e
   1e578:	strbtmi	r4, [r3], #-1059	; 0xfffffbdd
   1e57c:	bl	1c55a0 <fchmod@plt+0x1c215c>
   1e580:	b	fe1aec4c <fchmod@plt+0xfe1ab808>
   1e584:	b	1e0190 <fchmod@plt+0x1dcd4c>
   1e588:	vabd.s8	d16, d14, d12
   1e58c:	rsbsmi	r6, r7, r1, lsl #25
   1e590:	stceq	6, cr15, [r1], #820	; 0x334
   1e594:			; <UNDEFINED> instruction: 0xf64f444f
   1e598:	vmul.f<illegal width 8>	d19, d30, d0[2]
   1e59c:	ldrmi	r7, [r4], #2515	; 0x9d3
   1e5a0:	ldrcc	lr, [r7, -r1, lsl #22]!
   1e5a4:	b	fe06f830 <fchmod@plt+0xfe06c3ec>
   1e5a8:	ldrtmi	r0, [r9], #2055	; 0x807
   1e5ac:	streq	lr, [r6], -r8, lsl #20
   1e5b0:	submi	r4, lr, ip, lsl #9
   1e5b4:	ldrtmi	r9, [r3], #-3084	; 0xfffff3f4
   1e5b8:	mvnsvs	lr, #7168	; 0x1c00
   1e5bc:	stmdaeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   1e5c0:	stmdaeq	r1, {r3, r9, fp, sp, lr, pc}
   1e5c4:	mvnpl	pc, ip, asr #12
   1e5c8:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   1e5cc:	mvnne	pc, r2, asr #5
   1e5d0:	strtmi	r4, [r1], #-1232	; 0xfffffb30
   1e5d4:	vqshl.s8	d20, d9, d0
   1e5d8:	bl	fd138 <fchmod@plt+0xf9cf4>
   1e5dc:			; <UNDEFINED> instruction: 0xf2cc58f8
   1e5e0:	b	fe0ecec4 <fchmod@plt+0xfe0e9a80>
   1e5e4:	ldrbtmi	r0, [r2], #1544	; 0x608
   1e5e8:	stcls	0, cr4, [r6], {55}	; 0x37
   1e5ec:	strbmi	r4, [r2], #95	; 0x5f
   1e5f0:	bl	22f8e8 <fchmod@plt+0x22c4a4>
   1e5f4:	b	fe2318ec <fchmod@plt+0xfe22e4a8>
   1e5f8:	andsmi	r0, lr, ip, lsl #12
   1e5fc:	orrpl	pc, r7, #64, 12	; 0x4000000
   1e600:	streq	lr, [r8], -r6, lsl #21
   1e604:	bicsmi	pc, r5, #-268435444	; 0xf000000c
   1e608:	strtmi	r4, [r3], #-1102	; 0xfffffbb2
   1e60c:	strbtmi	r9, [r3], #-3083	; 0xfffff3f5
   1e610:	ldrtcc	lr, [r6], -ip, lsl #22
   1e614:	streq	lr, [r6, -ip, lsl #21]
   1e618:	streq	lr, [r8, -r7, lsl #20]
   1e61c:	stmiami	sp!, {r0, r6, r9, ip, sp, lr, pc}^
   1e620:	streq	lr, [ip, -r7, lsl #21]
   1e624:	ldmdapl	sl, {r2, r6, r7, r9, ip, sp, lr, pc}^
   1e628:	strtmi	r4, [r0], #1081	; 0x439
   1e62c:	cfldrsls	mvf4, [r0], {176}	; 0xb0
   1e630:	mvnsvs	lr, r6, lsl #22
   1e634:	streq	lr, [r1, -r6, lsl #21]
   1e638:	streq	lr, [ip, -r7, lsl #20]
   1e63c:	stcne	6, cr15, [r5], {78}	; 0x4e
   1e640:			; <UNDEFINED> instruction: 0xf6ca4077
   1e644:	ldrbmi	r1, [r7], #-3299	; 0xfffff31d
   1e648:	strmi	r4, [ip], #1188	; 0x4a4
   1e64c:	bl	85668 <fchmod@plt+0x82224>
   1e650:	vaba.s8	<illegal reg q10.5>, q13, <illegal reg q11.5>
   1e654:	b	fe06d23c <fchmod@plt+0xfe069df8>
   1e658:			; <UNDEFINED> instruction: 0xf6cf0907
   1e65c:	b	271220 <fchmod@plt+0x26dddc>
   1e660:	strtmi	r0, [r2], #1542	; 0x606
   1e664:	ldrtmi	r4, [sl], #78	; 0x4e
   1e668:	vqshl.s8	d20, d19, d0
   1e66c:			; <UNDEFINED> instruction: 0xf2c626d9
   1e670:	stcls	6, cr7, [r8], {111}	; 0x6f
   1e674:			; <UNDEFINED> instruction: 0x43b3eb07
   1e678:	stmdbeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   1e67c:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
   1e680:	b	fe284ab0 <fchmod@plt+0xfe28166c>
   1e684:	strbmi	r0, [r1], #2311	; 0x907
   1e688:	ldmne	r1!, {r1, r2, r3, sl, lr}^
   1e68c:	stmmi	sl, {r2, r6, r9, sl, ip, sp, lr, pc}
   1e690:	ldmdbcc	r9!, {r0, r1, r8, r9, fp, sp, lr, pc}
   1e694:	stmdapl	sl!, {r3, r6, r7, r9, sl, ip, sp, lr, pc}
   1e698:	streq	lr, [r9], -r3, lsl #21
   1e69c:	ldrsbtmi	r4, [r7], -r8
   1e6a0:	subsmi	r4, pc, r8, asr #9
   1e6a4:			; <UNDEFINED> instruction: 0xf5a444bc
   1e6a8:	vqshl.s64	d2, d24, #39	; 0x27
   1e6ac:	stcls	7, cr6, [lr], {190}	; 0xbe
   1e6b0:	fldmiaxvs	ip!, {d30-d33}	;@ Deprecated
   1e6b4:	streq	lr, [ip], -r9, lsl #21
   1e6b8:	b	fe0ee78c <fchmod@plt+0xfe0eb348>
   1e6bc:	ldrmi	r0, [sl], #777	; 0x309
   1e6c0:	movweq	lr, #51975	; 0xcb07
   1e6c4:	bpl	ffed92fc <fchmod@plt+0xffed5eb8>
   1e6c8:	streq	lr, [sl], -ip, lsl #21
   1e6cc:	streq	lr, [r9], -r6, lsl #20
   1e6d0:	stmibvs	r1, {r0, r1, r2, r3, r6, r9, ip, sp, lr, pc}
   1e6d4:	streq	lr, [ip], -r6, lsl #21
   1e6d8:	ldmdbvc	r1!, {r3, r6, r7, r9, ip, sp, lr, pc}^
   1e6dc:	stmdbls	fp, {r1, r2, r3, sl, lr}
   1e6e0:	ldrtmi	lr, [r6], sl, lsl #22
   1e6e4:	b	fe2af910 <fchmod@plt+0xfe2ac4cc>
   1e6e8:	ldrbmi	r0, [r1], #1798	; 0x706
   1e6ec:	tsteq	ip, r7, lsl #20
   1e6f0:	sfmne	f7, 1, [r2], #-280	; 0xfffffee8
   1e6f4:	smlabbeq	sl, r1, sl, lr
   1e6f8:	ldcpl	6, cr15, [sp], {198}	; 0xc6
   1e6fc:	strtmi	r4, [r4], #1089	; 0x441
   1e700:			; <UNDEFINED> instruction: 0xf64344b4
   1e704:	bl	1a073c <fchmod@plt+0x19d2f8>
   1e708:			; <UNDEFINED> instruction: 0xf6cf3131
   1e70c:	submi	r5, pc, r5, ror #17
   1e710:	ldrmi	r4, [pc], #-78	; 1e718 <fchmod@plt+0x1b2d4>
   1e714:	strmi	r4, [r8], #1264	; 0x4f0
   1e718:	bl	85730 <fchmod@plt+0x822ec>
   1e71c:			; <UNDEFINED> instruction: 0xf64e7737
   1e720:	rsbsmi	r2, lr, r4, asr #6
   1e724:	strbmi	r4, [lr], #-121	; 0xffffff87
   1e728:			; <UNDEFINED> instruction: 0x43bef2ca
   1e72c:	cfstrsls	mvf4, [r7], {35}	; 0x23
   1e730:	ldrbtpl	lr, [r6], -r7, lsl #22
   1e734:	rsbsmi	r4, r1, fp, lsr r4
   1e738:	strbtmi	r4, [r1], #-119	; 0xffffff89
   1e73c:	stmibvc	r9!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}
   1e740:	ldmibcc	lr, {r2, r6, r7, r9, sl, ip, sp, lr, pc}^
   1e744:	stclcc	6, cr15, [r0], #-272	; 0xfffffef0
   1e748:	teqmi	r1, r6, lsl #22
   1e74c:	submi	r4, pc, r1, lsr #9
   1e750:	strbmi	r4, [r7], #-1201	; 0xfffffb4f
   1e754:	stcls	0, cr4, [sl], {78}	; 0x4e
   1e758:	lfmvs	f7, 1, [fp], #828	; 0x33c
   1e75c:	ldrbcs	lr, [r7, -r1, lsl #22]!
   1e760:	bmi	1c5c094 <fchmod@plt+0x1c58c50>
   1e764:	strtmi	r4, [r4], #126	; 0x7e
   1e768:	strmi	r4, [ip], #1054	; 0x41e
   1e76c:			; <UNDEFINED> instruction: 0xf6474079
   1e770:	bl	1f7690 <fchmod@plt+0x1f424c>
   1e774:			; <UNDEFINED> instruction: 0xf6c27636
   1e778:			; <UNDEFINED> instruction: 0x4071039b
   1e77c:	stmdaeq	r6, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   1e780:	ldmdbls	r0, {r0, r3, r7, sl, lr}
   1e784:	bvs	ff01c2b8 <fchmod@plt+0xff018e74>
   1e788:	bl	1c579c <fchmod@plt+0x1c2358>
   1e78c:	strmi	r5, [fp], #-2425	; 0xfffff687
   1e790:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
   1e794:	strbtmi	r1, [r0], #2457	; 0x999
   1e798:	movweq	lr, #39558	; 0x9a86
   1e79c:	vshl.s8	d20, d2, d18
   1e7a0:	bl	27db90 <fchmod@plt+0x27a74c>
   1e7a4:	ldrtmi	r4, [sl], #2104	; 0x838
   1e7a8:	movweq	lr, #35459	; 0x8a83
   1e7ac:	stccs	6, cr15, [r1], #824	; 0x338
   1e7b0:	strtmi	r4, [r4], #1107	; 0x453
   1e7b4:	b	fe26faec <fchmod@plt+0xfe26c6a8>
   1e7b8:	bl	220be0 <fchmod@plt+0x21d79c>
   1e7bc:	stcls	3, cr2, [r6], {115}	; 0x73
   1e7c0:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
   1e7c4:	beq	fe19b0d8 <fchmod@plt+0xfe197c94>
   1e7c8:	vmls.i<illegal width 8>	d20, d13, d1[2]
   1e7cc:	strtmi	r4, [r2], #2799	; 0xaef
   1e7d0:	bl	1057fc <fchmod@plt+0x1023b8>
   1e7d4:	strbmi	r7, [r2], #305	; 0x131
   1e7d8:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   1e7dc:	streq	lr, [r1, -r3, lsl #21]
   1e7e0:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   1e7e4:	stmdbpl	r5, {r0, r6, r9, sl, ip, sp, lr, pc}
   1e7e8:	vmls.i<illegal width 8>	d20, d16, d0[1]
   1e7ec:	strtmi	r4, [r1], #2440	; 0x988
   1e7f0:	ldmdaeq	r9!, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
   1e7f4:			; <UNDEFINED> instruction: 0x5c7ceb01
   1e7f8:	b	fe1efa64 <fchmod@plt+0xfe1ec620>
   1e7fc:	blls	320434 <fchmod@plt+0x31cff0>
   1e800:	b	fe06f964 <fchmod@plt+0xfe06c520>
   1e804:			; <UNDEFINED> instruction: 0xf6cd060c
   1e808:	stcls	8, cr1, [r5], {212}	; 0xd4
   1e80c:	ldrmi	lr, [r7, -ip, lsl #22]!
   1e810:			; <UNDEFINED> instruction: 0x407e4498
   1e814:	mvnne	pc, #76546048	; 0x4900000
   1e818:	vmls.i<illegal width 8>	d20, d14, d2[3]
   1e81c:	ldrbmi	r6, [fp], #-987	; 0xfffffc25
   1e820:	bl	1efa48 <fchmod@plt+0x1ec604>
   1e824:	strbtmi	r2, [r3], #-1654	; 0xfffff98a
   1e828:			; <UNDEFINED> instruction: 0x0c07ea8c
   1e82c:	mvnsmi	pc, r7, asr #12
   1e830:			; <UNDEFINED> instruction: 0x0c06ea8c
   1e834:			; <UNDEFINED> instruction: 0x71a2f6c1
   1e838:	ldrmi	r4, [r1], #-1220	; 0xfffffb3c
   1e83c:	rsbsmi	r4, r7, r9, lsr r4
   1e840:			; <UNDEFINED> instruction: 0x7c3ceb06
   1e844:	stmdavs	r5!, {r0, r2, r6, r9, ip, sp, lr, pc}^
   1e848:	streq	lr, [ip, -r7, lsl #21]
   1e84c:	stmiami	ip!, {r2, r3, r6, r7, r9, ip, sp, lr, pc}
   1e850:	strtmi	r4, [r0], #1083	; 0x43b
   1e854:	b	fe1afb1c <fchmod@plt+0xfe1ac6d8>
   1e858:	bl	320090 <fchmod@plt+0x31cc4c>
   1e85c:	stcls	3, cr5, [r3], {115}	; 0x73
   1e860:	b	fe32e9e0 <fchmod@plt+0xfe32b59c>
   1e864:	ldrtmi	r0, [r1], #-2563	; 0xfffff5fd
   1e868:	stmdbcs	r4, {r1, r6, r9, ip, sp, lr, pc}^
   1e86c:	stmdbmi	r9!, {r0, r1, r2, r3, r6, r7, r9, ip, sp, lr, pc}
   1e870:	ldrvc	pc, [r7, pc, asr #12]
   1e874:	teqmi	r1, r3, lsl #22
   1e878:	b	fe2afb04 <fchmod@plt+0xfe2ac6c0>
   1e87c:			; <UNDEFINED> instruction: 0x9c0a0a01
   1e880:	vmls.i<illegal width 8>	d20, d20, d2[0]
   1e884:	strtmi	r3, [r7], #-1834	; 0xfffff8d6
   1e888:	bl	6fbc0 <fchmod@plt+0x6c77c>
   1e88c:	ldrmi	r2, [pc], #-2682	; 1e894 <fchmod@plt+0x1b450>
   1e890:	movweq	lr, #14954	; 0x3a6a
   1e894:	ldmdaeq	r9!, {r1, r3, r6, r9, ip, sp, lr, pc}
   1e898:			; <UNDEFINED> instruction: 0xf6cf404b
   1e89c:	ldrmi	r4, [ip], #2195	; 0x893
   1e8a0:	vqdmulh.s<illegal width 8>	d25, d2, d8
   1e8a4:			; <UNDEFINED> instruction: 0xf6ca36a7
   1e8a8:	bl	2ac300 <fchmod@plt+0x2a8ebc>
   1e8ac:	ldrmi	r6, [r8], #2492	; 0x9bc
   1e8b0:			; <UNDEFINED> instruction: 0x0c01ea69
   1e8b4:	b	fe3454d4 <fchmod@plt+0xfe342090>
   1e8b8:	ldrbmi	r0, [r0], #3082	; 0xc0a
   1e8bc:	ldrbtmi	r4, [r6], #-1212	; 0xfffffb44
   1e8c0:	ldrmi	pc, [r2, ip, asr #12]
   1e8c4:	strvc	pc, [ip, -r8, asr #13]
   1e8c8:	fldmiaxpl	ip!, {d14-d17}	;@ Deprecated
   1e8cc:	b	1b2f90c <fchmod@plt+0x1b2c4c8>
   1e8d0:	ldrmi	r0, [pc], #-2570	; 1e8d8 <fchmod@plt+0x1b494>
   1e8d4:	beq	299304 <fchmod@plt+0x295ec0>
   1e8d8:			; <UNDEFINED> instruction: 0xf6459b04
   1e8dc:	vqrdmlah.s<illegal width 8>	d17, d22, d3[0]
   1e8e0:	ldrbmi	r5, [lr], #3675	; 0xe5b
   1e8e4:			; <UNDEFINED> instruction: 0xf6454456
   1e8e8:			; <UNDEFINED> instruction: 0xf2c85bd1
   1e8ec:	ldrmi	r5, [fp], #2948	; 0xb84
   1e8f0:	bl	345524 <fchmod@plt+0x3420e0>
   1e8f4:			; <UNDEFINED> instruction: 0xf6474676
   1e8f8:			; <UNDEFINED> instruction: 0xf6c66a4f
   1e8fc:	strbmi	r7, [lr], #2728	; 0xaa8
   1e900:	b	19afb70 <fchmod@plt+0x19ac72c>
   1e904:	b	fe0df530 <fchmod@plt+0xfe0dc0ec>
   1e908:	vcgt.s8	d16, d14, d12
   1e90c:	strbmi	r6, [r3], #-2528	; 0xfffff620
   1e910:	stmdbvs	ip!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}
   1e914:	strbtmi	r4, [r7], #-1169	; 0xfffffb6f
   1e918:	rscscs	lr, r3, #6144	; 0x1800
   1e91c:	b	18c4d48 <fchmod@plt+0x18c1904>
   1e920:			; <UNDEFINED> instruction: 0xf5a00c0c
   1e924:	b	fe322b2c <fchmod@plt+0xfe31f6e8>
   1e928:	vcgt.s8	d16, d4, d6
   1e92c:	ldrbtmi	r3, [r3], #-2068	; 0xfffff7ec
   1e930:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
   1e934:			; <UNDEFINED> instruction: 0xf6a04488
   1e938:	bl	aab4c <fchmod@plt+0xa7708>
   1e93c:	ldmdbls	r0, {r0, r1, r4, r5, r7, r8, r9, sp, lr}
   1e940:	vqshl.s8	d20, d16, d1
   1e944:	b	18e63d0 <fchmod@plt+0x18e2f8c>
   1e948:			; <UNDEFINED> instruction: 0xf6c40606
   1e94c:	strmi	r6, [lr], #3592	; 0xe08
   1e950:	smlabbeq	r2, r6, sl, lr
   1e954:	ldrmi	r4, [r3], #1081	; 0x439
   1e958:	cfstrsls	mvf4, [r7], {154}	; 0x9a
   1e95c:			; <UNDEFINED> instruction: 0x51b1eb03
   1e960:	stcvs	6, cr15, [r2], {71}	; 0x47
   1e964:	andeq	lr, r2, #397312	; 0x61000
   1e968:	subsmi	r4, sl, r9, lsl #9
   1e96c:	lfmvc	f7, 3, [r3], {207}	; 0xcf
   1e970:	strtmi	r4, [r4], #1026	; 0x402
   1e974:			; <UNDEFINED> instruction: 0xf24f9c0e
   1e978:	bl	68654 <fchmod@plt+0x65210>
   1e97c:			; <UNDEFINED> instruction: 0xf6cb4272
   1e980:	b	18b4670 <fchmod@plt+0x18b122c>
   1e984:	ldrmi	r0, [r0], #771	; 0x303
   1e988:	strtmi	r4, [r7], #-75	; 0xffffffb5
   1e98c:	stmdals	r5, {r0, r1, r3, r4, r6, sl, lr}
   1e990:	ldrtcs	pc, [fp], sp, asr #4	; <UNPREDICTABLE>
   1e994:	ldrbcs	pc, [r7], r2, asr #13	; <UNPREDICTABLE>
   1e998:	mvnscs	lr, #2048	; 0x800
   1e99c:	b	18ef9bc <fchmod@plt+0x18ec578>
   1e9a0:	ldrmi	r0, [lr], #257	; 0x101
   1e9a4:	stcls	0, cr4, [ip], {81}	; 0x51
   1e9a8:	vqshl.s8	q10, <illegal reg q0.5>, <illegal reg q6.5>
   1e9ac:			; <UNDEFINED> instruction: 0xf6ce3091
   1e9b0:	bl	eabd0 <fchmod@plt+0xe778c>
   1e9b4:	strtmi	r6, [r0], #-433	; 0xfffffe4f
   1e9b8:	andeq	lr, r2, #397312	; 0x61000
   1e9bc:	subsmi	r4, sl, ip, lsl #9
   1e9c0:	bl	6faf0 <fchmod@plt+0x6c6ac>
   1e9c4:	b	18b3494 <fchmod@plt+0x18b0050>
   1e9c8:	ldrmi	r0, [r7], #-771	; 0xfffffcfd
   1e9cc:	ldrmi	r4, [r8], #75	; 0x4b
   1e9d0:	bl	b8a84 <fchmod@plt+0xb5640>
   1e9d4:	b	1a30bbc <fchmod@plt+0x1a2d778>
   1e9d8:	strbmi	r0, [r6], #-257	; 0xfffffeff
   1e9dc:	strmi	r4, [lr], #81	; 0x51
   1e9e0:	vmovcs.f64	d30, #232	; 0xbf400000 -0.750
   1e9e4:	andeq	lr, r2, #450560	; 0x6e000
   1e9e8:	b	fe0afbb0 <fchmod@plt+0xfe0ac76c>
   1e9ec:	ldrmi	r0, [r4], #520	; 0x208
   1e9f0:	bl	3b125c <fchmod@plt+0x3ade18>
   1e9f4:	ldrbtmi	r6, [sl], #-3260	; 0xfffff344
   1e9f8:	stmdaeq	r8, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   1e9fc:	b	fe22fb90 <fchmod@plt+0xfe22c74c>
   1ea00:	eorvs	r0, fp, lr, lsl #16
   1ea04:	stmiavs	fp!, {r0, r1, r2, r6, sl, lr}^
   1ea08:	ldrpl	lr, [r7, ip, lsl #22]!
   1ea0c:	vmlseq.f32	s28, s28, s15
   1ea10:	b	fe3afb04 <fchmod@plt+0xfe3ac6c0>
   1ea14:	rscvs	r0, fp, ip, lsl #28
   1ea18:	stmiavs	fp!, {r1, r2, r4, r5, r6, sl, lr}
   1ea1c:	bl	205a28 <fchmod@plt+0x2025e4>
   1ea20:	b	19b0400 <fchmod@plt+0x19acfbc>
   1ea24:	ldrtmi	r0, [r4], #-3084	; 0xfffff3f4
   1ea28:	streq	lr, [r7, -ip, lsl #21]
   1ea2c:	blmi	26faac <fchmod@plt+0x26c668>
   1ea30:	adcvs	r4, lr, r8, lsr r4
   1ea34:	rscscs	lr, r0, r4, lsl #22
   1ea38:	ldmpl	r3, {r3, r5, r6, sp, lr}^
   1ea3c:	blls	4f8aac <fchmod@plt+0x4f5668>
   1ea40:	qaddle	r4, sl, r2
   1ea44:	pop	{r0, r2, r4, ip, sp, pc}
   1ea48:			; <UNDEFINED> instruction: 0xf7e48ff0
   1ea4c:	svclt	0x0000ea40
   1ea50:	andeq	r1, r2, r8, lsr #19
   1ea54:	andeq	r0, r0, r4, lsr #5
   1ea58:	andeq	r1, r2, r2, ror r2
   1ea5c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ea60:	stmdbvs	r2, {r0, r1, r2, r4, r9, sl, lr}
   1ea64:	stmdbvs	r4, {r0, r1, r3, r4, r5, r6, r7}^
   1ea68:	vrsubhn.i16	d20, q1, <illegal reg q2.5>
   1ea6c:	ldmne	fp, {r0, r2, r6, r7, fp}
   1ea70:	subsvc	lr, r7, pc, asr #20
   1ea74:	subeq	pc, r0, #200, 2	; 0x32
   1ea78:	andeq	lr, r0, r4, asr #22
   1ea7c:			; <UNDEFINED> instruction: 0x460e42ba
   1ea80:	cmnvs	r8, fp, lsr #2
   1ea84:			; <UNDEFINED> instruction: 0xf1b8d816
   1ea88:	tstle	pc, r0, lsl #30
   1ea8c:	ldmdble	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp}
   1ea90:			; <UNDEFINED> instruction: 0xf1a7460c
   1ea94:			; <UNDEFINED> instruction: 0xf0260640
   1ea98:			; <UNDEFINED> instruction: 0x3640063f
   1ea9c:	strtmi	r4, [r1], -r6, lsr #8
   1eaa0:	strbcc	r4, [r0], #-1576	; 0xfffff9d8
   1eaa4:	stc2	7, cr15, [r6], {255}	; 0xff
   1eaa8:	ldrhle	r4, [r8, #36]!	; 0x24
   1eaac:	ldreq	pc, [pc, -r7]!
   1eab0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1eab4:	pop	{r0, r1, r2, r3, r8, fp, ip, sp, pc}
   1eab8:			; <UNDEFINED> instruction: 0xf10587f0
   1eabc:			; <UNDEFINED> instruction: 0x463a0018
   1eac0:	ldrtmi	r4, [r1], -r0, asr #8
   1eac4:			; <UNDEFINED> instruction: 0x47f0e8bd
   1eac8:	ldmiblt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eacc:	beq	65aee8 <fchmod@plt+0x657aa4>
   1ead0:	bl	2ae7d8 <fchmod@plt+0x2ab394>
   1ead4:	stmne	ip, {r3}
   1ead8:			; <UNDEFINED> instruction: 0xf7e44447
   1eadc:	ldrbmi	lr, [r1], -lr, lsr #19
   1eae0:			; <UNDEFINED> instruction: 0xf7ff4628
   1eae4:	svccs	0x003ffbe7
   1eae8:			; <UNDEFINED> instruction: 0xf04fd8d3
   1eaec:	strtmi	r0, [r6], -r0, lsl #18
   1eaf0:	ldrb	r4, [pc, r8, asr #13]
   1eaf4:	blmi	77136c <fchmod@plt+0x76df28>
   1eaf8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1eafc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1eb00:	ldmdavs	fp, {r2, r9, sl, lr}
   1eb04:			; <UNDEFINED> instruction: 0xf04f9303
   1eb08:	ldmib	r0, {r8, r9}^
   1eb0c:	vsubw.u8	<illegal reg q8.5>, <illegal reg q0.5>, d4
   1eb10:			; <UNDEFINED> instruction: 0xf1c000c5
   1eb14:	tstls	r1, r0, asr #4
   1eb18:	b	13e9340 <fchmod@plt+0x13e5efc>
   1eb1c:			; <UNDEFINED> instruction: 0xf88d6113
   1eb20:	b	13e2b54 <fchmod@plt+0x13df710>
   1eb24:			; <UNDEFINED> instruction: 0xf88d4113
   1eb28:	svclt	0x0098100a
   1eb2c:	addeq	pc, r0, #192, 2	; 0x30
   1eb30:	bcc	230f74 <fchmod@plt+0x22db30>
   1eb34:			; <UNDEFINED> instruction: 0xf88d4620
   1eb38:	ldrbtmi	r3, [r9], #-8
   1eb3c:			; <UNDEFINED> instruction: 0xf88d0a1b
   1eb40:			; <UNDEFINED> instruction: 0xf7ff3009
   1eb44:	andcs	pc, r8, #556	; 0x22c
   1eb48:	strtmi	sl, [r0], -r1, lsl #18
   1eb4c:			; <UNDEFINED> instruction: 0xff86f7ff
   1eb50:	blmi	1b1378 <fchmod@plt+0x1adf34>
   1eb54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1eb58:	blls	f8bc8 <fchmod@plt+0xf5784>
   1eb5c:	qaddle	r4, sl, r1
   1eb60:	ldclt	0, cr11, [r0, #-16]
   1eb64:	ldmib	r2!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eb68:	andeq	r1, r2, r0, ror r1
   1eb6c:	andeq	r0, r0, r4, lsr #5
   1eb70:	andeq	r1, r2, lr, lsl #11
   1eb74:	andeq	r1, r2, r4, lsl r1
   1eb78:			; <UNDEFINED> instruction: 0x4604b538
   1eb7c:	strmi	r4, [sp], -r8, lsl #12
   1eb80:			; <UNDEFINED> instruction: 0xffb8f7ff
   1eb84:	svcne	0x002ab1d4
   1eb88:	andeq	pc, ip, r5, lsl #2
   1eb8c:			; <UNDEFINED> instruction: 0xf8524623
   1eb90:	addmi	r4, r2, #4, 30
   1eb94:	ldrvs	lr, [r4], #-2639	; 0xfffff5b1
   1eb98:	ldmdahi	r1, {r2, r3, r4, r6, r7, ip, sp, lr}^
   1eb9c:	ldmdavs	r4, {r0, r3, r4, r7, ip, sp, lr}
   1eba0:	ldrcs	lr, [r4], #-2639	; 0xfffff5b1
   1eba4:	ldmdavs	r1, {r2, r3, r4, r6, ip, sp, lr}
   1eba8:	blne	15cbbc <fchmod@plt+0x159778>
   1ebac:	strtmi	sp, [r8], -pc, ror #3
   1ebb0:	pop	{r3, r4, r6, r9, sp}
   1ebb4:	tstcs	r0, r8, lsr r0
   1ebb8:	blt	ffb5cb50 <fchmod@plt+0xffb5970c>
   1ebbc:	svclt	0x0000bd38
   1ebc0:	ldrlt	r4, [r0, #-2326]	; 0xfffff6ea
   1ebc4:			; <UNDEFINED> instruction: 0x46044479
   1ebc8:	stmia	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ebcc:	ldmdbmi	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
   1ebd0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1ebd4:	stmia	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ebd8:	ldmdbmi	r2, {r6, r8, fp, ip, sp, pc}
   1ebdc:	blmi	4a73e8 <fchmod@plt+0x4a3fa4>
   1ebe0:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   1ebe4:	andvs	r4, sl, fp, ror r4
   1ebe8:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
   1ebec:	andcs	r4, r0, #245760	; 0x3c000
   1ebf0:	ldrmi	r4, [r0], -pc, lsl #22
   1ebf4:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   1ebf8:	andsvc	r6, sl, sl
   1ebfc:	blmi	38e044 <fchmod@plt+0x38ac00>
   1ec00:	andcs	r2, r2, #1
   1ec04:	andsvs	r4, sl, fp, ror r4
   1ec08:	bl	feedcba0 <fchmod@plt+0xfeed975c>
   1ec0c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   1ec10:	svclt	0x00183800
   1ec14:	andsvc	r2, r8, r1
   1ec18:	svclt	0x0000bd10
   1ec1c:	ldrdeq	lr, [r0], -r8
   1ec20:	ldrdeq	lr, [r0], -r2
   1ec24:	andeq	r1, r2, r6, lsr #10
   1ec28:	andseq	r5, r6, ip, asr #7
   1ec2c:	andeq	r1, r2, r4, lsl r5
   1ec30:			; <UNDEFINED> instruction: 0x001653ba
   1ec34:	andeq	r1, r2, r4, lsl #10
   1ec38:	andseq	r5, r6, r2, lsr #7
   1ec3c:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
   1ec40:			; <UNDEFINED> instruction: 0x4604447b
   1ec44:	movwcc	r6, #6171	; 0x181b
   1ec48:	blmi	2d2c6c <fchmod@plt+0x2cf828>
   1ec4c:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ec50:			; <UNDEFINED> instruction: 0x4c09b908
   1ec54:			; <UNDEFINED> instruction: 0x4620447c
   1ec58:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
   1ec5c:			; <UNDEFINED> instruction: 0xf7e44478
   1ec60:	tstlt	r0, r8, ror #19
   1ec64:			; <UNDEFINED> instruction: 0xffacf7ff
   1ec68:	stmdami	r5, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1ec6c:			; <UNDEFINED> instruction: 0xe7f94478
   1ec70:	andeq	r1, r2, r8, asr #9
   1ec74:	andseq	r5, r6, r4, ror #6
   1ec78:	andeq	r6, r0, r4, asr r6
   1ec7c:	andeq	lr, r0, r0, asr lr
   1ec80:	andeq	lr, r0, r0, lsr lr
   1ec84:	mvnsmi	lr, #737280	; 0xb4000
   1ec88:	streq	pc, [r8, -r0, lsl #2]
   1ec8c:			; <UNDEFINED> instruction: 0x461d6814
   1ec90:			; <UNDEFINED> instruction: 0x46164638
   1ec94:			; <UNDEFINED> instruction: 0xf7f74689
   1ec98:	stmdavc	r3!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1ec9c:			; <UNDEFINED> instruction: 0x4628b333
   1eca0:			; <UNDEFINED> instruction: 0xf7f84621
   1eca4:	strmi	pc, [r0], sp, asr #25
   1eca8:	stmvs	r3, {r4, r5, r7, r8, ip, sp, pc}
   1ecac:	stmdavc	r0!, {r2, r3, r4, sl, lr}
   1ecb0:	strtmi	r2, [r5], -r4, lsl #2
   1ecb4:			; <UNDEFINED> instruction: 0xf7f33401
   1ecb8:	stmdacs	r0, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1ecbc:			; <UNDEFINED> instruction: 0xf019d1f7
   1ecc0:			; <UNDEFINED> instruction: 0xf8d80f01
   1ecc4:	tstle	lr, r4
   1ecc8:	cmnlt	r3, fp, lsr #16
   1eccc:	andcs	r4, r5, #344064	; 0x54000
   1ecd0:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
   1ecd4:	and	r4, lr, r8, ror r4
   1ecd8:	svceq	0x0002f019
   1ecdc:			; <UNDEFINED> instruction: 0x4605bf1c
   1ece0:	rscscc	pc, pc, pc, asr #32
   1ece4:	eorsvs	sp, r5, pc
   1ece8:	mvnshi	lr, #12386304	; 0xbd0000
   1ecec:	andcs	r4, r5, #245760	; 0x3c000
   1ecf0:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   1ecf4:			; <UNDEFINED> instruction: 0xf7e44478
   1ecf8:			; <UNDEFINED> instruction: 0x4601e8de
   1ecfc:	pop	{r3, r4, r5, r9, sl, lr}
   1ed00:			; <UNDEFINED> instruction: 0xf7f743f8
   1ed04:	stmdbmi	fp, {r0, r5, r6, sl, fp, ip, sp, pc}
   1ed08:	stmdami	fp, {r0, r2, r9, sp}
   1ed0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ed10:	ldm	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ed14:	strmi	r4, [r1], -r2, lsr #12
   1ed18:	pop	{r3, r4, r5, r9, sl, lr}
   1ed1c:			; <UNDEFINED> instruction: 0xf7f743f8
   1ed20:	svclt	0x0000bc53
   1ed24:	andeq	lr, r0, r6, lsl lr
   1ed28:	andeq	sp, r0, r0, asr #10
   1ed2c:	andeq	lr, r0, r6, asr #27
   1ed30:	andeq	sp, r0, r0, lsr #10
   1ed34:	andeq	lr, r0, r0, asr #27
   1ed38:	andeq	sp, r0, r6, lsl #10
   1ed3c:			; <UNDEFINED> instruction: 0x4605b5f0
   1ed40:	addlt	r6, r3, r4, lsl #16
   1ed44:	movwlt	r7, #34848	; 0x8820
   1ed48:			; <UNDEFINED> instruction: 0xf7f32102
   1ed4c:	stmiblt	r8, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1ed50:	tstlt	r8, #32, 16	; 0x200000
   1ed54:	tstcs	r2, r7, lsr #12
   1ed58:	blx	ff95cd2c <fchmod@plt+0xff9598e8>
   1ed5c:	blne	ecb484 <fchmod@plt+0xec8040>
   1ed60:	andls	r4, r1, #16, 28	; 0x100
   1ed64:			; <UNDEFINED> instruction: 0x4630447e
   1ed68:			; <UNDEFINED> instruction: 0xf84cf7ff
   1ed6c:	strtmi	r9, [r1], -r1, lsl #20
   1ed70:			; <UNDEFINED> instruction: 0xf7ff4630
   1ed74:			; <UNDEFINED> instruction: 0x4630f913
   1ed78:			; <UNDEFINED> instruction: 0xf922f7ff
   1ed7c:	ldmvs	r0!, {r0, r1, r2, r3, r5, sp, lr}
   1ed80:	ldcllt	0, cr11, [r0, #12]!
   1ed84:	svceq	0x0001f814
   1ed88:	bicsle	r2, sp, r0, lsl #16
   1ed8c:	eorvs	r2, ip, r0
   1ed90:			; <UNDEFINED> instruction: 0xf817e7f6
   1ed94:	stmdacs	r0, {r0, r8, r9, sl, fp}
   1ed98:	ubfx	sp, sp, #3, #1
   1ed9c:	strtmi	r4, [r7], -r2, lsl #12
   1eda0:	svclt	0x0000e7de
   1eda4:	andseq	r5, r6, r0, asr r2
   1eda8:			; <UNDEFINED> instruction: 0x4607b5f0
   1edac:	addlt	r3, r3, r1
   1edb0:	ldrmi	r4, [r6], -r8, lsl #5
   1edb4:			; <UNDEFINED> instruction: 0xf811d216
   1edb8:	cdpne	12, 4, cr2, cr12, cr1, {0}
   1edbc:	andle	r2, r3, r0, lsr #20
   1edc0:	stcpl	8, cr15, [r1, #-80]	; 0xffffffb0
   1edc4:	mvnsle	r2, r0, lsr #26
   1edc8:	andle	r4, fp, #160, 4
   1edcc:	addsmi	r1, r4, #1824	; 0x720
   1edd0:	stmdals	r9, {r3, r9, ip, lr, pc}
   1edd4:	bne	fe265f64 <fchmod@plt+0xfe262b20>
   1edd8:	andsvs	r6, sl, r4
   1eddc:	andsvs	r9, r9, r8, lsl #22
   1ede0:	ldcllt	0, cr11, [r0, #12]!
   1ede4:	andcs	r4, r5, #8, 18	; 0x20000
   1ede8:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   1edec:			; <UNDEFINED> instruction: 0xf7e44478
   1edf0:	blne	ffd18f80 <fchmod@plt+0xffd15b3c>
   1edf4:	blcs	ffeb1614 <fchmod@plt+0xffeae1d0>
   1edf8:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
   1edfc:	mvnscs	fp, #168, 30	; 0x2a0
   1ee00:	stmdals	sl, {r0, r9, sl, lr}
   1ee04:	blx	1bdcdf4 <fchmod@plt+0x1bd99b0>
   1ee08:	andeq	lr, r0, r2, lsl sp
   1ee0c:	andeq	sp, r0, r8, lsr #8
   1ee10:	andeq	sp, r0, r2, lsl #12
   1ee14:			; <UNDEFINED> instruction: 0x4605b5f8
   1ee18:			; <UNDEFINED> instruction: 0x461c4618
   1ee1c:			; <UNDEFINED> instruction: 0xf7fa4616
   1ee20:	ldmdblt	r0!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   1ee24:			; <UNDEFINED> instruction: 0xf7fb4620
   1ee28:	stmdavs	fp!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1ee2c:	subsvs	r6, sl, r2, asr #16
   1ee30:			; <UNDEFINED> instruction: 0x4607bdf8
   1ee34:	stmdami	r7, {r1, r2, r8, fp, lr}
   1ee38:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1ee3c:			; <UNDEFINED> instruction: 0xf7e44478
   1ee40:	bls	1d8f30 <fchmod@plt+0x1d5aec>
   1ee44:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, sl, lr}
   1ee48:	ldrtmi	r4, [r0], -r1, lsl #12
   1ee4c:	blx	12dce3c <fchmod@plt+0x12d99f8>
   1ee50:	strdeq	lr, [r0], -r2
   1ee54:	ldrdeq	sp, [r0], -r8
   1ee58:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ee5c:	ldmdavc	r9, {r0, r4, r7, r9, sl, lr}
   1ee60:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, pc}
   1ee64:	ldmdavs	r2, {r1, r2, r6, ip, lr, pc}^
   1ee68:	ldrble	r0, [fp, #-1938]	; 0xfffff86e
   1ee6c:	ldrmi	r4, [r8], -r5, lsl #12
   1ee70:	svcvs	0x00b0f855
   1ee74:	mcrr2	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
   1ee78:	stmdavc	r0, {r1, r7, r9, sl, lr}
   1ee7c:	eorsle	r2, r5, r0, lsl #16
   1ee80:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ee84:	and	r4, r2, r4, asr r6
   1ee88:	svceq	0x0001f814
   1ee8c:	tstcs	r4, r0, asr #2
   1ee90:	blx	125ce64 <fchmod@plt+0x1259a20>
   1ee94:	rscsle	r2, r7, r0, lsl #16
   1ee98:	tstlt	fp, r3, lsr #16
   1ee9c:	blhi	9ceb4 <fchmod@plt+0x99a70>
   1eea0:	orrslt	r6, r0, r8, lsr #16
   1eea4:			; <UNDEFINED> instruction: 0x4605693b
   1eea8:	andge	pc, r3, r0, asr #16
   1eeac:	ldmdblt	r8, {r5, fp, ip, sp, lr}
   1eeb0:			; <UNDEFINED> instruction: 0xf814e01c
   1eeb4:	biclt	r0, r8, r1, lsl #30
   1eeb8:			; <UNDEFINED> instruction: 0xf7f32104
   1eebc:	stmdacs	r0, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
   1eec0:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1eec4:	ssatmi	fp, #3, r0, lsl #3
   1eec8:	bllt	bd8e40 <fchmod@plt+0xbd59fc>
   1eecc:			; <UNDEFINED> instruction: 0xf7f82014
   1eed0:	ldmdbvs	fp!, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1eed4:	stmib	r0, {r1, r2, sp, lr}^
   1eed8:	stmib	r0, {r0, r1, r9, sl, sp, lr}^
   1eedc:	eorvs	r6, r8, r1, lsl #12
   1eee0:			; <UNDEFINED> instruction: 0xf8404605
   1eee4:	stmdavc	r0!, {r0, r1, sp, pc}
   1eee8:	mvnle	r2, r0, lsl #16
   1eeec:	stmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
   1eef0:			; <UNDEFINED> instruction: 0x87f0e8bd
   1eef4:	andcs	r4, r5, #229376	; 0x38000
   1eef8:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   1eefc:			; <UNDEFINED> instruction: 0xf7e34478
   1ef00:	ldmdavs	sl!, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1ef04:	strbmi	r4, [r8], -r1, lsl #12
   1ef08:			; <UNDEFINED> instruction: 0xf9ecf7fa
   1ef0c:	andcs	r4, r5, #163840	; 0x28000
   1ef10:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   1ef14:			; <UNDEFINED> instruction: 0xe7f24478
   1ef18:	andcs	r4, r5, #147456	; 0x24000
   1ef1c:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   1ef20:			; <UNDEFINED> instruction: 0xe7ec4478
   1ef24:	andcs	r4, r5, #8, 18	; 0x20000
   1ef28:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   1ef2c:			; <UNDEFINED> instruction: 0xe7e64478
   1ef30:	andeq	lr, r0, sl, asr ip
   1ef34:	andeq	sp, r0, r8, lsl r3
   1ef38:	andeq	lr, r0, r2, ror #25
   1ef3c:	andeq	sp, r0, r0, lsl #6
   1ef40:	muleq	r0, r2, ip
   1ef44:	strdeq	sp, [r0], -r4
   1ef48:	andeq	lr, r0, lr, asr #24
   1ef4c:	andeq	sp, r0, r8, ror #5
   1ef50:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
   1ef54:	ldrlt	r4, [r8, #-1904]!	; 0xfffff890
   1ef58:	bls	1307c0 <fchmod@plt+0x12d37c>
   1ef5c:	ldmdbvs	r5, {r2, r3, r9, sl, lr}
   1ef60:	blx	ff55cf4a <fchmod@plt+0xff559b06>
   1ef64:	ldflts	f5, [r8, #-384]!	; 0xfffffe80
   1ef68:	addlt	fp, r2, r0, ror r5
   1ef6c:	ldmdavc	ip, {r0, r8, r9, ip, pc}
   1ef70:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   1ef74:	andlt	fp, r2, ip, lsl #18
   1ef78:	ldcmi	13, cr11, [r3], {112}	; 0x70
   1ef7c:			; <UNDEFINED> instruction: 0x460e4615
   1ef80:	tstcs	r0, r1, lsl #20
   1ef84:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
   1ef88:	mrc2	7, 3, pc, cr12, cr15, {7}
   1ef8c:	stccc	6, cr4, [r0], {4}
   1ef90:	andeq	pc, r8, r5, lsl #2
   1ef94:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   1ef98:	blx	ff75cf7c <fchmod@plt+0xff759b38>
   1ef9c:	blls	1cd424 <fchmod@plt+0x1c9fe0>
   1efa0:	ldrbtpl	r6, [r4], #2331	; 0x91b
   1efa4:	ldcllt	0, cr11, [r0, #-8]!
   1efa8:	andcs	r4, r5, #8, 18	; 0x20000
   1efac:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   1efb0:			; <UNDEFINED> instruction: 0xf7e34478
   1efb4:	bls	1dadbc <fchmod@plt+0x1d7978>
   1efb8:	ldmdavs	r2, {r0, r1, r3, r5, r8, fp, sp, lr}
   1efbc:	strtmi	r4, [r8], -r1, lsl #12
   1efc0:			; <UNDEFINED> instruction: 0xf990f7fa
   1efc4:	strdeq	r0, [r2], -r6
   1efc8:	muleq	r0, r8, r2
   1efcc:	andeq	lr, r0, sl, lsl #25
   1efd0:	andeq	sp, r0, r4, ror #4
   1efd4:	addlt	fp, r2, r0, ror r5
   1efd8:	ldmdavc	ip, {r0, r8, r9, ip, pc}
   1efdc:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   1efe0:	andlt	fp, r2, ip, lsl #18
   1efe4:	ldcmi	13, cr11, [r2], {112}	; 0x70
   1efe8:			; <UNDEFINED> instruction: 0x460e4615
   1efec:	tstcs	r0, r1, lsl #20
   1eff0:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
   1eff4:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   1eff8:			; <UNDEFINED> instruction: 0xf1054604
   1effc:			; <UNDEFINED> instruction: 0xf7f70008
   1f000:	stmdblt	r0!, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   1f004:	ldmdbvs	fp, {r1, r2, r8, r9, fp, ip, pc}
   1f008:	strdlt	r5, [r2], -r4
   1f00c:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1f010:	stmdami	r9, {r0, r2, r9, sp}
   1f014:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f018:	svc	0x004cf7e3
   1f01c:	stmdbvs	fp!, {r1, r2, r9, fp, ip, pc}
   1f020:			; <UNDEFINED> instruction: 0x46016812
   1f024:			; <UNDEFINED> instruction: 0xf7fa4628
   1f028:	svclt	0x0000f95d
   1f02c:	andeq	r0, r2, sl, lsl #25
   1f030:	andeq	r0, r0, r8, lsr #6
   1f034:	andeq	lr, r0, r4, asr #24
   1f038:	strdeq	sp, [r0], -lr
   1f03c:	strdlt	fp, [r3], r0
   1f040:			; <UNDEFINED> instruction: 0x461c4618
   1f044:	svcls	0x0008460d
   1f048:			; <UNDEFINED> instruction: 0xf7f24616
   1f04c:	stmvs	r3, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
   1f050:	blcs	b73f8 <fchmod@plt+0xb3fb4>
   1f054:	andlt	sp, r3, r1
   1f058:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1f05c:	stmdami	fp, {r0, r2, r9, sp}
   1f060:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f064:	svc	0x0026f7e3
   1f068:	movwls	r6, #6203	; 0x183b
   1f06c:	strtmi	r9, [r0], -r0
   1f070:	blx	fe75d042 <fchmod@plt+0xfe759bfe>
   1f074:	movwne	lr, #2525	; 0x9dd
   1f078:	andls	r4, r8, r2, lsr #12
   1f07c:	andlt	r4, r3, r0, lsr r6
   1f080:	ldrhtmi	lr, [r0], #141	; 0x8d
   1f084:	stmdblt	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f088:	andeq	lr, r0, ip, lsr #24
   1f08c:			; <UNDEFINED> instruction: 0x0000d1b2
   1f090:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
   1f094:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   1f098:	ldrmi	r4, [r8], -r4, lsl #12
   1f09c:	blx	ddd086 <fchmod@plt+0xdd9c42>
   1f0a0:	ldflts	f6, [r0, #-896]	; 0xfffffc80
   1f0a4:	mvnsmi	lr, sp, lsr #18
   1f0a8:	ldrmi	fp, [r5], -r2, lsl #1
   1f0ac:	movwls	r4, #2593	; 0xa21
   1f0b0:	ldmdavc	r9, {r2, r3, r4, r9, sl, lr}
   1f0b4:	blmi	8302a4 <fchmod@plt+0x82ce60>
   1f0b8:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1f0bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f0c0:			; <UNDEFINED> instruction: 0xf04f9301
   1f0c4:	blmi	75fccc <fchmod@plt+0x75c888>
   1f0c8:	ldmdblt	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1f0cc:	blmi	6b1944 <fchmod@plt+0x6ae500>
   1f0d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f0d4:	blls	79144 <fchmod@plt+0x75d00>
   1f0d8:	tstle	fp, sl, asr r0
   1f0dc:	pop	{r1, ip, sp, pc}
   1f0e0:	svcmi	0x001881f0
   1f0e4:	strbtmi	r4, [sl], -r6, lsl #12
   1f0e8:	strtmi	r2, [r8], -r2, lsl #2
   1f0ec:			; <UNDEFINED> instruction: 0xf7ff59db
   1f0f0:	strmi	pc, [r7], -r9, asr #27
   1f0f4:	andeq	pc, r8, r5, lsl #2
   1f0f8:	blx	b5d0dc <fchmod@plt+0xb59c98>
   1f0fc:	blls	4d684 <fchmod@plt+0x4a240>
   1f100:	cmnvs	r7, fp, lsl #2
   1f104:	movwcs	lr, #22498	; 0x57e2
   1f108:	cmnvs	r3, r0, lsr #12
   1f10c:	blx	fffdd0f4 <fchmod@plt+0xfffd9cb0>
   1f110:			; <UNDEFINED> instruction: 0xe7db61b0
   1f114:	cdp	7, 13, cr15, cr10, cr3, {7}
   1f118:	andcs	r4, r5, #180224	; 0x2c000
   1f11c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   1f120:			; <UNDEFINED> instruction: 0xf7e34478
   1f124:			; <UNDEFINED> instruction: 0xf8d8eec8
   1f128:	stmdbvs	fp!, {sp}
   1f12c:	strtmi	r4, [r8], -r1, lsl #12
   1f130:			; <UNDEFINED> instruction: 0xf8d8f7fa
   1f134:			; <UNDEFINED> instruction: 0x00020bb4
   1f138:	andeq	r0, r0, r4, lsr #5
   1f13c:	andeq	r0, r2, r0, lsr #23
   1f140:	muleq	r2, r8, fp
   1f144:	andeq	r0, r0, r8, ror #5
   1f148:	andeq	lr, r0, r6, lsr #23
   1f14c:	strdeq	sp, [r0], -r4
   1f150:			; <UNDEFINED> instruction: 0x4614b5f0
   1f154:	addlt	r6, r5, r2, asr r8
   1f158:	ldrbeq	r4, [r1, -pc, lsr #28]
   1f15c:	ldrbtmi	r9, [lr], #-771	; 0xfffffcfd
   1f160:	ldreq	sp, [r3, r0, asr #8]
   1f164:	andlt	sp, r5, r1, lsl #10
   1f168:	blmi	b4e930 <fchmod@plt+0xb4b4ec>
   1f16c:	andls	sl, r2, #12288	; 0x3000
   1f170:	tstcs	r1, r5, lsl #12
   1f174:	ldmpl	r3!, {r5, r9, sl, lr}^
   1f178:	streq	pc, [r8, -r4, lsl #2]
   1f17c:			; <UNDEFINED> instruction: 0xf7ff9301
   1f180:	strmi	pc, [r3], -r1, lsl #27
   1f184:	adcvs	r4, fp, r8, lsr r6
   1f188:			; <UNDEFINED> instruction: 0xf9e4f7f7
   1f18c:	stmdacs	r0, {r1, r9, fp, ip, pc}
   1f190:	blmi	91366c <fchmod@plt+0x910228>
   1f194:	andls	r2, r1, #1073741824	; 0x40000000
   1f198:	ldmpl	r3!, {r5, r9, sl, lr}^
   1f19c:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1f1a0:	ldrtmi	r4, [r8], -r3, lsl #12
   1f1a4:			; <UNDEFINED> instruction: 0xf7f760eb
   1f1a8:	bls	9d904 <fchmod@plt+0x9a4c0>
   1f1ac:	bllt	18309b8 <fchmod@plt+0x182d574>
   1f1b0:			; <UNDEFINED> instruction: 0x46204b1c
   1f1b4:			; <UNDEFINED> instruction: 0xf7ff58f3
   1f1b8:	strmi	pc, [r3], -r5, ror #26
   1f1bc:			; <UNDEFINED> instruction: 0x612b4638
   1f1c0:			; <UNDEFINED> instruction: 0xf9c8f7f7
   1f1c4:	sbcle	r2, lr, r0, lsl #16
   1f1c8:	andcs	r4, r5, #376832	; 0x5c000
   1f1cc:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   1f1d0:			; <UNDEFINED> instruction: 0xf7e34478
   1f1d4:	bls	2dab9c <fchmod@plt+0x2d7758>
   1f1d8:	ldmdavs	r2, {r0, r1, r5, r8, fp, sp, lr}
   1f1dc:	strtmi	r4, [r0], -r1, lsl #12
   1f1e0:			; <UNDEFINED> instruction: 0xf880f7fa
   1f1e4:	andcs	r4, r5, #294912	; 0x48000
   1f1e8:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   1f1ec:			; <UNDEFINED> instruction: 0xf7e34478
   1f1f0:	blls	2dab80 <fchmod@plt+0x2d773c>
   1f1f4:			; <UNDEFINED> instruction: 0x4601681a
   1f1f8:			; <UNDEFINED> instruction: 0xf7fa4620
   1f1fc:	stmdbmi	lr, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
   1f200:	stmdami	lr, {r0, r2, r9, sp}
   1f204:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f208:	stmdbmi	sp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1f20c:	stmdami	sp, {r0, r2, r9, sp}
   1f210:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f214:	svclt	0x0000e7dd
   1f218:	andeq	r0, r2, sl, lsl #22
   1f21c:	muleq	r0, r4, r2
   1f220:	andeq	r0, r0, r8, lsl #7
   1f224:	andeq	r0, r0, r8, ror r2
   1f228:	andeq	lr, r0, lr, lsl #23
   1f22c:	andeq	sp, r0, r4, asr #32
   1f230:	strdeq	lr, [r0], -r2
   1f234:	andeq	sp, r0, r8, lsr #32
   1f238:	andeq	lr, r0, ip, lsl #22
   1f23c:	andeq	sp, r0, lr
   1f240:	andeq	lr, r0, r4, lsr #22
   1f244:	andeq	sp, r0, r2
   1f248:			; <UNDEFINED> instruction: 0x4614b570
   1f24c:	ldrmi	r3, [sl], -ip, lsr #2
   1f250:	cfmadd32ls	mvax1, mvfx4, mvfx4, mvfx0
   1f254:			; <UNDEFINED> instruction: 0xf7fa461d
   1f258:	stmdacs	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   1f25c:	vldmdblt	r0!, {d29-d28}
   1f260:	andcs	r4, r5, #114688	; 0x1c000
   1f264:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   1f268:			; <UNDEFINED> instruction: 0xf7e34478
   1f26c:	ldmdavs	r2!, {r2, r5, r9, sl, fp, sp, lr, pc}
   1f270:	strmi	r4, [r1], -fp, lsr #12
   1f274:	pop	{r5, r9, sl, lr}
   1f278:			; <UNDEFINED> instruction: 0xf7fa4070
   1f27c:	svclt	0x0000b875
   1f280:	andeq	lr, r0, lr, lsl fp
   1f284:	andeq	ip, r0, ip, lsr #31
   1f288:			; <UNDEFINED> instruction: 0x460cb5f0
   1f28c:	addlt	r4, r3, sl, lsl r8
   1f290:			; <UNDEFINED> instruction: 0x4616491a
   1f294:	andcs	r4, r5, #120, 8	; 0x78000000
   1f298:			; <UNDEFINED> instruction: 0x461d4479
   1f29c:			; <UNDEFINED> instruction: 0xf7e39f08
   1f2a0:	ldmdavs	sl!, {r1, r3, r9, sl, fp, sp, lr, pc}
   1f2a4:	ldrtmi	r4, [r0], -r1, lsl #12
   1f2a8:			; <UNDEFINED> instruction: 0xf834f7fa
   1f2ac:	movwlt	r7, #14379	; 0x382b
   1f2b0:	bicslt	r6, r6, r6, ror #22
   1f2b4:	biclt	r7, r3, r3, lsr r8
   1f2b8:			; <UNDEFINED> instruction: 0xf7e36b20
   1f2bc:			; <UNDEFINED> instruction: 0x4603ef1a
   1f2c0:			; <UNDEFINED> instruction: 0x461e4630
   1f2c4:	svc	0x0014f7e3
   1f2c8:	andcc	r4, r2, r0, lsr r4
   1f2cc:			; <UNDEFINED> instruction: 0xf9ccf7f8
   1f2d0:	blvs	9fa064 <fchmod@plt+0x9f6c20>
   1f2d4:	rscscc	pc, pc, #79	; 0x4f
   1f2d8:	stmib	sp, {r0, r8, sp}^
   1f2dc:	blmi	23bee4 <fchmod@plt+0x238aa0>
   1f2e0:			; <UNDEFINED> instruction: 0x4606447b
   1f2e4:	svc	0x003cf7e3
   1f2e8:	strtmi	r6, [r8], -r6, lsr #6
   1f2ec:	blx	3dd2d4 <fchmod@plt+0x3d9e90>
   1f2f0:	andlt	r6, r3, r0, ror #6
   1f2f4:	svclt	0x0000bdf0
   1f2f8:	andeq	ip, r0, r0, lsl #31
   1f2fc:	andeq	lr, r0, r8, lsl #22
   1f300:	ldrdeq	lr, [r0], -ip
   1f304:			; <UNDEFINED> instruction: 0x4614b570
   1f308:	mcrls	8, 0, r6, cr4, cr2, {2}
   1f30c:	ldrle	r0, [sl], #-1873	; 0xfffff8af
   1f310:	strle	r0, [r0, #-1938]	; 0xfffff86e
   1f314:			; <UNDEFINED> instruction: 0xf100bd70
   1f318:	ldrmi	r0, [sl], -r0, lsr #2
   1f31c:	ldrmi	r4, [sp], -r0, lsr #12
   1f320:	blx	95d312 <fchmod@plt+0x959ece>
   1f324:	ble	ffd6932c <fchmod@plt+0xffd65ee8>
   1f328:	andcs	r4, r5, #212992	; 0x34000
   1f32c:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   1f330:			; <UNDEFINED> instruction: 0xf7e34478
   1f334:	ldmdavs	r2!, {r6, r7, r8, sl, fp, sp, lr, pc}
   1f338:	strmi	r4, [r1], -fp, lsr #12
   1f33c:	pop	{r5, r9, sl, lr}
   1f340:			; <UNDEFINED> instruction: 0xf7fa4070
   1f344:	stmdbmi	r8, {r0, r4, fp, ip, sp, pc}
   1f348:	stmdami	r8, {r0, r2, r9, sp}
   1f34c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f350:	ldc	7, cr15, [r0, #908]!	; 0x38c
   1f354:			; <UNDEFINED> instruction: 0x46016832
   1f358:			; <UNDEFINED> instruction: 0xf7f94620
   1f35c:	svclt	0x0000ffc3
   1f360:	andeq	lr, r0, r6, asr sl
   1f364:	andeq	ip, r0, r4, ror #29
   1f368:	muleq	r0, r0, r9
   1f36c:	andeq	ip, r0, r6, asr #29
   1f370:	svcmi	0x00f0e92d
   1f374:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
   1f378:			; <UNDEFINED> instruction: 0xf1018b02
   1f37c:	blmi	15e1064 <fchmod@plt+0x15ddc20>
   1f380:			; <UNDEFINED> instruction: 0xf10db08d
   1f384:	andls	r0, r5, #36, 22	; 0x9000
   1f388:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
   1f38c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f390:			; <UNDEFINED> instruction: 0xf04f930b
   1f394:	blls	61ff9c <fchmod@plt+0x61cb58>
   1f398:	blge	243fbc <fchmod@plt+0x240b78>
   1f39c:	blmi	1483fbc <fchmod@plt+0x1480b78>
   1f3a0:	mcr	4, 0, r4, cr8, cr11, {3}
   1f3a4:			; <UNDEFINED> instruction: 0x46263a10
   1f3a8:	blmi	9d408 <fchmod@plt+0x99fc4>
   1f3ac:	rsble	r2, fp, r0, lsl #24
   1f3b0:	rscsle	r2, r9, sl, lsl #24
   1f3b4:	cmnle	r4, r0, lsr #24
   1f3b8:			; <UNDEFINED> instruction: 0x46347833
   1f3bc:	svclt	0x00182b00
   1f3c0:	andle	r2, r5, sl, lsl #22
   1f3c4:	svccc	0x0001f814
   1f3c8:	svclt	0x00182b0a
   1f3cc:	mvnsle	r2, r0, lsl #22
   1f3d0:	strtmi	r9, [r2], -r5, lsl #22
   1f3d4:	strtmi	sl, [r1], -sl, lsl #26
   1f3d8:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   1f3dc:	blls	1c3fec <fchmod@plt+0x1c0ba8>
   1f3e0:	ldrbmi	r9, [fp], -r1, lsl #6
   1f3e4:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   1f3e8:	bcs	245c18 <fchmod@plt+0x2427d4>
   1f3ec:			; <UNDEFINED> instruction: 0xf04fd037
   1f3f0:	andscs	r0, r0, r0, lsl #16
   1f3f4:			; <UNDEFINED> instruction: 0xf938f7f8
   1f3f8:	ldrtmi	r4, [r0], -r5, lsl #12
   1f3fc:	blx	11dd3ee <fchmod@plt+0x11d9faa>
   1f400:	bl	fe8c5c28 <fchmod@plt+0xfe8c27e4>
   1f404:			; <UNDEFINED> instruction: 0xf1ba0a00
   1f408:	ldclle	15, cr0, [sl, #-0]
   1f40c:			; <UNDEFINED> instruction: 0xf10a9004
   1f410:			; <UNDEFINED> instruction: 0xf7f80002
   1f414:			; <UNDEFINED> instruction: 0xf04ff929
   1f418:	stmdbls	r4, {r0, r1, r2, r3, r5, sl, fp}
   1f41c:			; <UNDEFINED> instruction: 0xf04f4652
   1f420:	strmi	r0, [r6], -r0, lsl #18
   1f424:	blgt	9d42c <fchmod@plt+0x99fe8>
   1f428:	stc	7, cr15, [r6, #-908]	; 0xfffffc74
   1f42c:	andeq	lr, sl, #6144	; 0x1800
   1f430:	andls	pc, r1, r2, lsl #17
   1f434:	rsbvs	r9, lr, sl, lsl #16
   1f438:			; <UNDEFINED> instruction: 0xf7f83001
   1f43c:	bls	2dd898 <fchmod@plt+0x2da454>
   1f440:	strmi	r9, [r6], -r9, lsl #18
   1f444:	ldcl	7, cr15, [r8], #908	; 0x38c
   1f448:			; <UNDEFINED> instruction: 0xf8069a0a
   1f44c:	adcvs	r9, lr, r2
   1f450:	andls	pc, r0, r5, asr #17
   1f454:	andhi	pc, ip, r5, lsl #17
   1f458:			; <UNDEFINED> instruction: 0x462f603d
   1f45c:	cdp	7, 1, cr14, cr8, cr3, {5}
   1f460:	stmdals	r9, {r4, r9, fp, ip}
   1f464:	ldc	7, cr15, [r2, #-908]	; 0xfffffc74
   1f468:	bicle	r2, r0, r0, lsl #16
   1f46c:	ldrtmi	r9, [r0], -r5, lsl #22
   1f470:			; <UNDEFINED> instruction: 0xf04f9a06
   1f474:	stmdbls	r8, {r0, fp}
   1f478:	ldrbmi	r9, [fp], -r2, lsl #6
   1f47c:	strtmi	r9, [r2], -r1, lsl #4
   1f480:			; <UNDEFINED> instruction: 0xf7ff9500
   1f484:			; <UNDEFINED> instruction: 0xe7b4fc91
   1f488:	blmi	531cec <fchmod@plt+0x52e8a8>
   1f48c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f490:	blls	2f9500 <fchmod@plt+0x2f60bc>
   1f494:	tstle	r2, sl, asr r0
   1f498:	ldc	0, cr11, [sp], #52	; 0x34
   1f49c:	pop	{r1, r8, r9, fp, pc}
   1f4a0:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f4a4:	ldmdami	r2, {r0, r2, r9, sp}
   1f4a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f4ac:	stc	7, cr15, [r2, #-908]	; 0xfffffc74
   1f4b0:	strtmi	r9, [r3], -r7, lsl #20
   1f4b4:			; <UNDEFINED> instruction: 0x46016812
   1f4b8:			; <UNDEFINED> instruction: 0xf7f99805
   1f4bc:			; <UNDEFINED> instruction: 0xf7e3ff13
   1f4c0:	stmdbmi	ip, {r1, r2, r8, sl, fp, sp, lr, pc}
   1f4c4:	stmdami	ip, {r0, r2, r9, sp}
   1f4c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f4cc:	ldcl	7, cr15, [r2], #908	; 0x38c
   1f4d0:	ldmdavs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
   1f4d4:	stmdals	r5, {r0, r9, sl, lr}
   1f4d8:			; <UNDEFINED> instruction: 0xff04f7f9
   1f4dc:	andeq	r0, r0, r4, lsr #5
   1f4e0:	ldrdeq	r0, [r2], -lr
   1f4e4:	andeq	lr, r0, r0, ror #29
   1f4e8:	ldrdeq	r0, [r2], -ip
   1f4ec:	andeq	lr, r0, ip, lsl r9
   1f4f0:	andeq	ip, r0, sl, ror #26
   1f4f4:	andeq	lr, r0, r8, lsr r9
   1f4f8:	andeq	ip, r0, sl, asr #26
   1f4fc:	svcmi	0x00f0e92d
   1f500:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   1f504:	ldmdavc	fp, {r2, r8, r9, fp, pc}
   1f508:			; <UNDEFINED> instruction: 0xf8ddb08b
   1f50c:	blcs	43694 <fchmod@plt+0x40250>
   1f510:	eorshi	pc, sl, #0
   1f514:	cdp	8, 0, cr6, cr8, cr11, {0}
   1f518:	blcs	29f60 <fchmod@plt+0x26b1c>
   1f51c:	eorshi	pc, r9, #0
   1f520:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
   1f524:	mvnsle	r2, r0, lsl #22
   1f528:	movwls	r1, #40211	; 0x9d13
   1f52c:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   1f530:	strge	pc, [ip, #-2271]!	; 0xfffff721
   1f534:	movwls	r4, #29819	; 0x747b
   1f538:	ldrbtmi	r3, [sl], #804	; 0x324
   1f53c:	streq	pc, [ip, -sl, lsl #2]
   1f540:	bcc	45ad68 <fchmod@plt+0x457924>
   1f544:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   1f548:	ldrbtmi	r2, [fp], #-16
   1f54c:			; <UNDEFINED> instruction: 0xf7f89306
   1f550:			; <UNDEFINED> instruction: 0xf8dff88b
   1f554:			; <UNDEFINED> instruction: 0xf8d93514
   1f558:	ldrbtmi	r2, [fp], #-16
   1f55c:	bcc	45ad88 <fchmod@plt+0x457944>
   1f560:	strmi	r2, [r1], -r0, lsl #6
   1f564:	subvs	r6, r3, r3
   1f568:	andls	r4, r5, r8, lsl #13
   1f56c:	andvs	r9, r1, r9, lsl #16
   1f570:	svccc	0x0008f848
   1f574:	sbcvs	r1, sl, fp, lsl #26
   1f578:	movwls	r7, #38960	; 0x9830
   1f57c:			; <UNDEFINED> instruction: 0xf0002800
   1f580:	ldrtmi	r8, [r5], -r3, lsl #1
   1f584:			; <UNDEFINED> instruction: 0xf815e002
   1f588:	orrslt	r0, r8, r1, lsl #30
   1f58c:			; <UNDEFINED> instruction: 0xf7f22104
   1f590:	ldmdblt	r8!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1f594:	blcs	1f3d648 <fchmod@plt+0x1f3a204>
   1f598:	blcs	ecf200 <fchmod@plt+0xecbdbc>
   1f59c:	mvnseq	pc, #3
   1f5a0:	andcs	fp, r1, #20, 30	; 0x50
   1f5a4:	blcs	a27dac <fchmod@plt+0xa24968>
   1f5a8:	movwcs	fp, #3852	; 0xf0c
   1f5ac:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
   1f5b0:	mvnle	r2, r0, lsl #22
   1f5b4:	andls	r1, r4, #174080	; 0x2a800
   1f5b8:	ldrtmi	sp, [r8], -r6, rrx
   1f5bc:	stc2	7, cr15, [r2], #-1016	; 0xfffffc08
   1f5c0:	ldrtmi	r9, [r1], -r4, lsl #20
   1f5c4:			; <UNDEFINED> instruction: 0xf7fe4638
   1f5c8:	ldrtmi	pc, [r8], -r9, ror #25	; <UNPREDICTABLE>
   1f5cc:	ldc2l	7, cr15, [r8], #1016	; 0x3f8
   1f5d0:			; <UNDEFINED> instruction: 0x0014f8da
   1f5d4:			; <UNDEFINED> instruction: 0xff2ef7f9
   1f5d8:	stmdacs	r0, {r2, r9, sl, lr}
   1f5dc:	bicshi	pc, fp, r0, asr #32
   1f5e0:			; <UNDEFINED> instruction: 0xf7f8202c
   1f5e4:	blls	19d6f0 <fchmod@plt+0x19a2ac>
   1f5e8:			; <UNDEFINED> instruction: 0xf8da4606
   1f5ec:	eorsvs	r0, r3, r4, lsl r0
   1f5f0:	ldc2l	7, cr15, [r8, #1000]	; 0x3e8
   1f5f4:	streq	lr, [r1], #-2502	; 0xfffff63a
   1f5f8:	andvs	pc, r0, r8, asr #17
   1f5fc:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
   1f600:	strmi	lr, [r3], #-2502	; 0xfffff63a
   1f604:	eormi	pc, r9, r6, lsl #17
   1f608:	blcs	ebd6bc <fchmod@plt+0xeba278>
   1f60c:	msrhi	CPSR_f, r0
   1f610:			; <UNDEFINED> instruction: 0x2010f8d9
   1f614:	bcs	1e7268 <fchmod@plt+0x1e3e24>
   1f618:	blcs	8f280 <fchmod@plt+0x8be3c>
   1f61c:	movwcs	fp, #3977	; 0xf89
   1f620:	cmnvs	r3, r1, lsl #6
   1f624:	svclt	0x00882301
   1f628:	eorcc	pc, r8, r6, lsl #17
   1f62c:	tsthi	r0, r0, asr #4	; <UNPREDICTABLE>
   1f630:	tstcs	r4, r8, lsr #16
   1f634:	strcc	r4, [r1, #-1580]	; 0xfffff9d4
   1f638:	mrc2	7, 3, pc, cr4, cr2, {7}
   1f63c:	mvnsle	r2, r0, lsl #16
   1f640:	blcs	a3d6d4 <fchmod@plt+0xa3a290>
   1f644:	rsbsvs	sp, r0, #46	; 0x2e
   1f648:	andseq	pc, r8, r6, lsl #2
   1f64c:	ldc2	7, cr15, [r4, #1016]!	; 0x3f8
   1f650:	blcs	b3d6e4 <fchmod@plt+0xb3a2a0>
   1f654:	blcs	4f2bc <fchmod@plt+0x4be78>
   1f658:	sbcshi	pc, r5, r0
   1f65c:			; <UNDEFINED> instruction: 0xf0402b7c
   1f660:			; <UNDEFINED> instruction: 0xf8d981ab
   1f664:	blcc	12b6ac <fchmod@plt+0x128268>
   1f668:	vqdmulh.s<illegal width 8>	d18, d0, d3
   1f66c:	strcc	r8, [r1], #-437	; 0xfffffe4b
   1f670:	tstcs	r4, r0, lsr #16
   1f674:	strcc	r4, [r1], #-1574	; 0xfffff9da
   1f678:	mrc2	7, 2, pc, cr4, cr2, {7}
   1f67c:	mvnsle	r2, r0, lsl #16
   1f680:	stmdacs	r0, {r4, r5, fp, ip, sp, lr}
   1f684:	svcge	0x007df47f
   1f688:	andcs	r4, r5, #248, 18	; 0x3e0000
   1f68c:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
   1f690:			; <UNDEFINED> instruction: 0xf7e34478
   1f694:			; <UNDEFINED> instruction: 0xf8d9ec10
   1f698:	strmi	r2, [r1], -r0
   1f69c:	beq	fe45af04 <fchmod@plt+0xfe457ac0>
   1f6a0:	mcr2	7, 1, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
   1f6a4:	strtmi	r4, [r5], -ip, lsr #12
   1f6a8:			; <UNDEFINED> instruction: 0xf8142104
   1f6ac:			; <UNDEFINED> instruction: 0xf7f20b01
   1f6b0:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1f6b4:			; <UNDEFINED> instruction: 0xf895d1f7
   1f6b8:			; <UNDEFINED> instruction: 0xf00bb000
   1f6bc:	blcs	f206b8 <fchmod@plt+0xf1d274>
   1f6c0:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   1f6c4:			; <UNDEFINED> instruction: 0xf1bb786b
   1f6c8:	svclt	0x000c0f3c
   1f6cc:	andcs	r2, r4, #536870912	; 0x20000000
   1f6d0:	rsbsvs	r2, r2, #62464	; 0xf400
   1f6d4:	strcc	fp, [r2, #-3842]	; 0xfffff0fe
   1f6d8:	andeq	pc, r1, #66	; 0x42
   1f6dc:	eorle	r6, r6, r2, ror r2
   1f6e0:	svclt	0x0008459b
   1f6e4:	eorle	r3, r2, r2, lsl #10
   1f6e8:	rscseq	pc, sp, #3
   1f6ec:			; <UNDEFINED> instruction: 0xf0002a3c
   1f6f0:	stmibmi	r0!, {r0, r1, r2, r3, r4, r7, r8, pc}^
   1f6f4:	stmiami	r0!, {r0, r2, r9, sp}^
   1f6f8:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
   1f6fc:			; <UNDEFINED> instruction: 0xf7e34478
   1f700:	blmi	ff7da670 <fchmod@plt+0xff7d722c>
   1f704:	andlt	pc, ip, sp, asr #17
   1f708:			; <UNDEFINED> instruction: 0xf8cd447b
   1f70c:	ldmdbvs	fp, {r3, ip, sp, pc}^
   1f710:	bllt	59e4c <fchmod@plt+0x56a08>
   1f714:	ldrdcs	pc, [r0], -r9
   1f718:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   1f71c:			; <UNDEFINED> instruction: 0xf7f90a90
   1f720:	bvs	1d1ef0c <fchmod@plt+0x1d1bac8>
   1f724:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1f728:	blcs	780fc <fchmod@plt+0x74cb8>
   1f72c:			; <UNDEFINED> instruction: 0xf8d9d004
   1f730:	blcs	1ab778 <fchmod@plt+0x1a8334>
   1f734:	rscshi	pc, pc, r0
   1f738:	tstcs	r4, r8, lsr #16
   1f73c:	ldc2l	7, cr15, [r2, #968]!	; 0x3c8
   1f740:	rsble	r2, sp, r0, lsl #16
   1f744:	strtmi	r4, [r5], -ip, lsr #12
   1f748:			; <UNDEFINED> instruction: 0xf8142104
   1f74c:			; <UNDEFINED> instruction: 0xf7f20b01
   1f750:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1f754:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1f758:			; <UNDEFINED> instruction: 0xf1a0462c
   1f75c:	stmdacs	r0, {r3, r5, r8, r9, fp}
   1f760:			; <UNDEFINED> instruction: 0xf1bbbf18
   1f764:	svclt	0x008c0f01
   1f768:	bleq	9b8ac <fchmod@plt+0x98468>
   1f76c:	bleq	5b8b0 <fchmod@plt+0x5846c>
   1f770:	tstcs	r4, r5, lsl r9
   1f774:	ldc2l	7, cr15, [r6, #968]	; 0x3c8
   1f778:			; <UNDEFINED> instruction: 0xf0402800
   1f77c:			; <UNDEFINED> instruction: 0xf81480be
   1f780:			; <UNDEFINED> instruction: 0xf1a00f01
   1f784:	stmdacs	r0, {r3, r5, r8, r9}
   1f788:	blcs	8f3f0 <fchmod@plt+0x8bfac>
   1f78c:	strdcs	sp, [r4, -r1]
   1f790:	bleq	19a628 <fchmod@plt+0x1971e4>
   1f794:	stc2l	7, cr15, [r6, #968]	; 0x3c8
   1f798:			; <UNDEFINED> instruction: 0xf814b130
   1f79c:	tstcs	r4, r1, lsl #30
   1f7a0:	stc2l	7, cr15, [r0, #968]	; 0x3c8
   1f7a4:	mvnsle	r2, r0, lsl #16
   1f7a8:	blcs	a3d83c <fchmod@plt+0xa3a3f8>
   1f7ac:	msrhi	CPSR_fsc, r0
   1f7b0:			; <UNDEFINED> instruction: 0xf0402b29
   1f7b4:	mrc	1, 0, r8, cr8, cr7, {0}
   1f7b8:			; <UNDEFINED> instruction: 0xf7fe0a10
   1f7bc:	ldrbmi	pc, [sl], -r3, lsr #22	; <UNPREDICTABLE>
   1f7c0:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
   1f7c4:			; <UNDEFINED> instruction: 0xf7fe0a10
   1f7c8:	vnmla.f64	d15, d24, d25
   1f7cc:			; <UNDEFINED> instruction: 0xf7fe0a10
   1f7d0:	blls	21e7b4 <fchmod@plt+0x21b370>
   1f7d4:	beq	fe45b03c <fchmod@plt+0xfe457bf8>
   1f7d8:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   1f7dc:			; <UNDEFINED> instruction: 0xf7fa6ada
   1f7e0:	stmdacs	r0, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
   1f7e4:	addshi	pc, r4, r0, asr #5
   1f7e8:	stmdavc	r8!, {r0, r2, r5, r6, sl, fp, ip}
   1f7ec:	strtmi	r2, [ip], -r4, lsl #2
   1f7f0:			; <UNDEFINED> instruction: 0xf7f23501
   1f7f4:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   1f7f8:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1f7fc:	svclt	0x00182b2c
   1f800:			; <UNDEFINED> instruction: 0xf47f2b00
   1f804:	blcs	4b4b8 <fchmod@plt+0x48074>
   1f808:	adcshi	pc, lr, r0
   1f80c:	stmdavc	r0!, {r0, sl, ip, sp}
   1f810:	strtmi	r2, [r6], -r4, lsl #2
   1f814:			; <UNDEFINED> instruction: 0xf7f23401
   1f818:	stmdacs	r0, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   1f81c:			; <UNDEFINED> instruction: 0xe691d1f7
   1f820:	teqcs	r8, r8, lsr #16
   1f824:	ldc2l	7, cr15, [lr, #-968]!	; 0xfffffc38
   1f828:	orrle	r2, fp, r0, lsl #16
   1f82c:	andcs	r4, r5, #148, 18	; 0x250000
   1f830:	ldrbtmi	r4, [r9], #-2196	; 0xfffff76c
   1f834:			; <UNDEFINED> instruction: 0xf7e34478
   1f838:	blmi	fe51a538 <fchmod@plt+0xfe5170f4>
   1f83c:	ldrdcs	pc, [r0], -r9
   1f840:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1f844:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   1f848:			; <UNDEFINED> instruction: 0xf7f90a90
   1f84c:	ldrb	pc, [r9, -r3, ror #26]!	; <UNPREDICTABLE>
   1f850:	andcs	r2, r3, r1, lsl #6
   1f854:	eorcc	pc, r8, r6, lsl #17
   1f858:			; <UNDEFINED> instruction: 0xf83cf7f2
   1f85c:			; <UNDEFINED> instruction: 0xe6e76170
   1f860:	stclne	8, cr7, [ip], #-416	; 0xfffffe60
   1f864:			; <UNDEFINED> instruction: 0xf0002800
   1f868:	strtmi	r8, [r5], -r9, lsl #1
   1f86c:			; <UNDEFINED> instruction: 0xf815e002
   1f870:	cmplt	r0, r1, lsl #30
   1f874:			; <UNDEFINED> instruction: 0xf7f22104
   1f878:	ldmdblt	r0!, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1f87c:			; <UNDEFINED> instruction: 0xf003782b
   1f880:	bcs	a20474 <fchmod@plt+0xa1d030>
   1f884:	blcs	1f4f4ec <fchmod@plt+0x1f4c0a8>
   1f888:	blne	ad4054 <fchmod@plt+0xad0c10>
   1f88c:	rsbsle	r9, r5, r8, lsl #4
   1f890:			; <UNDEFINED> instruction: 0xf1039b06
   1f894:	andls	r0, r4, r8, lsl r0
   1f898:	blx	fed5d898 <fchmod@plt+0xfed5a454>
   1f89c:	strtmi	r9, [r1], -r8, lsl #20
   1f8a0:			; <UNDEFINED> instruction: 0xf7fe9804
   1f8a4:	stmdals	r4, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1f8a8:	blx	fe2dd8aa <fchmod@plt+0xfe2da466>
   1f8ac:	movwcs	r9, #2566	; 0xa06
   1f8b0:	eorcc	pc, r8, r6, lsl #17
   1f8b4:			; <UNDEFINED> instruction: 0xf7f16a10
   1f8b8:	stmvs	r3, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f8bc:	blcs	b7e84 <fchmod@plt+0xb4a40>
   1f8c0:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
   1f8c4:	bvs	6464e4 <fchmod@plt+0x6430a0>
   1f8c8:			; <UNDEFINED> instruction: 0xff70f7f1
   1f8cc:			; <UNDEFINED> instruction: 0xf43f2800
   1f8d0:	strmi	sl, [r4], -pc, lsr #29
   1f8d4:	stmdami	lr!, {r0, r2, r3, r5, r6, r8, fp, lr}^
   1f8d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1f8dc:			; <UNDEFINED> instruction: 0xf7e34478
   1f8e0:	bls	1da490 <fchmod@plt+0x1d704c>
   1f8e4:	strls	r6, [r1], #-2387	; 0xfffff6ad
   1f8e8:			; <UNDEFINED> instruction: 0xf8d96a14
   1f8ec:	strls	r2, [r0], #-0
   1f8f0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   1f8f4:			; <UNDEFINED> instruction: 0xf7f90a90
   1f8f8:	stmdavc	r0!, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1f8fc:	bleq	19a794 <fchmod@plt+0x197350>
   1f900:			; <UNDEFINED> instruction: 0xf1bbe74d
   1f904:			; <UNDEFINED> instruction: 0xd1250f3d
   1f908:	strtmi	r2, [r5], -r1, lsl #6
   1f90c:			; <UNDEFINED> instruction: 0xe7136273
   1f910:	andcs	r4, r5, #96, 16	; 0x600000
   1f914:	bne	45b180 <fchmod@plt+0x457d3c>
   1f918:			; <UNDEFINED> instruction: 0xf7e34478
   1f91c:	bls	21a454 <fchmod@plt+0x217010>
   1f920:	ldmdbvs	r3, {r0, r2, r4, r6, r7, r9, fp, sp, lr}^
   1f924:	ldrdcs	pc, [r0], -r9
   1f928:	strmi	r9, [r1], -r0, lsl #10
   1f92c:	beq	fe45b194 <fchmod@plt+0xfe457d50>
   1f930:	ldc2	7, cr15, [sl, #-996]	; 0xfffffc1c
   1f934:	ldmdbmi	r8, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   1f938:	ldmdami	r8, {r0, r2, r9, sp}^
   1f93c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f940:	b	fee5d8d4 <fchmod@plt+0xfee5a490>
   1f944:	ldrdcs	pc, [r0], -r9
   1f948:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   1f94c:			; <UNDEFINED> instruction: 0xf7f90a90
   1f950:	ldrbt	pc, [r1], r1, ror #25	; <UNPREDICTABLE>
   1f954:	andcs	r4, r5, #1343488	; 0x148000
   1f958:	ldrbtmi	r4, [r9], #-2130	; 0xfffff7ae
   1f95c:			; <UNDEFINED> instruction: 0xf7e34478
   1f960:	blmi	149a410 <fchmod@plt+0x1496fcc>
   1f964:	ldrdcs	pc, [r0], -r9
   1f968:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1f96c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   1f970:			; <UNDEFINED> instruction: 0xf7f90a90
   1f974:	movwcs	pc, #7375	; 0x1ccf	; <UNPREDICTABLE>
   1f978:			; <UNDEFINED> instruction: 0xe6dd6273
   1f97c:	andcs	r4, r5, #1228800	; 0x12c000
   1f980:	ldrbtmi	r4, [r9], #-2123	; 0xfffff7b5
   1f984:	sxtab16	r4, r4, r8, ror #8
   1f988:	ldc	0, cr11, [sp], #44	; 0x2c
   1f98c:	pop	{r2, r8, r9, fp, pc}
   1f990:	strdls	r8, [r9, -r0]
   1f994:	stmdbmi	r7, {r1, r3, r6, r7, r8, sl, sp, lr, pc}^
   1f998:	stmdami	r7, {r0, r2, r9, sp}^
   1f99c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f9a0:	b	fe25d934 <fchmod@plt+0xfe25a4f0>
   1f9a4:			; <UNDEFINED> instruction: 0x3014f8da
   1f9a8:			; <UNDEFINED> instruction: 0xf8d99400
   1f9ac:	strmi	r2, [r1], -r0
   1f9b0:	beq	fe45b218 <fchmod@plt+0xfe457dd4>
   1f9b4:	ldc2	7, cr15, [r6], {249}	; 0xf9
   1f9b8:	andcs	r4, r5, #64, 18	; 0x100000
   1f9bc:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
   1f9c0:			; <UNDEFINED> instruction: 0xf7e34478
   1f9c4:	ldmdavs	r3!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}^
   1f9c8:	ldrdcs	pc, [r0], -r9
   1f9cc:			; <UNDEFINED> instruction: 0x4601685b
   1f9d0:	beq	fe45b238 <fchmod@plt+0xfe457df4>
   1f9d4:	stc2	7, cr15, [r6], {249}	; 0xf9
   1f9d8:	andcs	r4, r5, #950272	; 0xe8000
   1f9dc:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
   1f9e0:			; <UNDEFINED> instruction: 0xe6564478
   1f9e4:	andcs	r4, r5, #933888	; 0xe4000
   1f9e8:	strtcs	r4, [r0], #-2105	; 0xfffff7c7
   1f9ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f9f0:	b	185d984 <fchmod@plt+0x185a540>
   1f9f4:			; <UNDEFINED> instruction: 0xf8d94b37
   1f9f8:	ldrbtmi	r2, [fp], #-0
   1f9fc:	ldmdbvs	fp, {sl, ip, pc}^
   1fa00:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   1fa04:			; <UNDEFINED> instruction: 0xf7f90a90
   1fa08:	ldmdbmi	r3!, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   1fa0c:	ldmdami	r3!, {r0, r2, r9, sp}
   1fa10:	ldrbtmi	r2, [r9], #-1065	; 0xfffffbd7
   1fa14:			; <UNDEFINED> instruction: 0xf7e34478
   1fa18:	blmi	c9a358 <fchmod@plt+0xc96f14>
   1fa1c:	ldrdcs	pc, [r0], -r9
   1fa20:	strls	r4, [r0], #-1147	; 0xfffffb85
   1fa24:			; <UNDEFINED> instruction: 0x4601695b
   1fa28:	beq	fe45b290 <fchmod@plt+0xfe457e4c>
   1fa2c:	mrrc2	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
   1fa30:	andcs	r4, r5, #44, 18	; 0xb0000
   1fa34:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
   1fa38:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
   1fa3c:	b	edd9d0 <fchmod@plt+0xeda58c>
   1fa40:	blls	1322f0 <fchmod@plt+0x12eeac>
   1fa44:			; <UNDEFINED> instruction: 0xf8cd447a
   1fa48:	movwls	fp, #4096	; 0x1000
   1fa4c:			; <UNDEFINED> instruction: 0xf8d96953
   1fa50:	strmi	r2, [r1], -r0
   1fa54:	beq	fe45b2bc <fchmod@plt+0xfe457e78>
   1fa58:	mcrr2	7, 15, pc, r4, cr9	; <UNPREDICTABLE>
   1fa5c:	andseq	r4, r6, r0, lsl #21
   1fa60:	andseq	r4, r6, sl, ror sl
   1fa64:	andseq	r4, r6, sl, ror #20
   1fa68:	ldrdeq	lr, [r0], -r2
   1fa6c:	andeq	lr, r0, lr, lsr #15
   1fa70:	andeq	ip, r0, r4, lsl #23
   1fa74:	andeq	lr, r0, r2, lsr #17
   1fa78:	andeq	ip, r0, r8, lsl fp
   1fa7c:	andseq	r4, r6, ip, lsr #17
   1fa80:	andeq	lr, r0, r6, asr r8
   1fa84:	andeq	ip, r0, r0, ror #19
   1fa88:	andseq	r4, r6, r4, ror r7
   1fa8c:	andeq	lr, r0, r2, lsr r6
   1fa90:	andeq	ip, r0, r8, lsr r9
   1fa94:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1fa98:	andeq	lr, r0, ip, lsl r7
   1fa9c:	ldrdeq	ip, [r0], -r6
   1faa0:	muleq	r0, r6, r6
   1faa4:			; <UNDEFINED> instruction: 0x0000c8b8
   1faa8:	andseq	r4, r6, ip, asr #12
   1faac:	andeq	lr, r0, r6, lsr r5
   1fab0:	muleq	r0, r0, r8
   1fab4:	andeq	lr, r0, ip, ror #9
   1fab8:	andeq	ip, r0, r6, ror r8
   1fabc:	muleq	r0, lr, r7
   1fac0:	andeq	ip, r0, r4, asr r8
   1fac4:			; <UNDEFINED> instruction: 0x0000e7be
   1fac8:	andeq	ip, r0, r4, lsr r8
   1facc:	andeq	lr, r0, r4, lsl #14
   1fad0:	andeq	ip, r0, r6, lsr #16
   1fad4:			; <UNDEFINED> instruction: 0x001645ba
   1fad8:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   1fadc:	andeq	ip, r0, r0, lsl #16
   1fae0:	mulseq	r6, r4, r5
   1fae4:	andeq	lr, r0, r2, lsr #10
   1fae8:	ldrdeq	ip, [r0], -sl
   1faec:	andseq	r4, r6, r0, ror r5
   1faf0:	mvnsmi	lr, sp, lsr #18
   1faf4:	addlt	r4, r2, r7, lsl r6
   1faf8:	movwls	r6, #6226	; 0x1852
   1fafc:	ldrtle	r0, [r0], #-1875	; 0xfffff8ad
   1fb00:	strmi	sl, [r5], -r1, lsl #28
   1fb04:			; <UNDEFINED> instruction: 0xf7fce00b
   1fb08:	strmi	pc, [r0], r3, lsr #27
   1fb0c:	strtmi	fp, [r0], -r0, lsl #19
   1fb10:	ldc2l	7, cr15, [ip, #988]!	; 0x3dc
   1fb14:	strtmi	r4, [r8], -r1, lsl #12
   1fb18:	ldc2	7, cr15, [ip, #1008]!	; 0x3f0
   1fb1c:	ldrtmi	fp, [r0], -r8, lsr #3
   1fb20:			; <UNDEFINED> instruction: 0xf90cf7ff
   1fb24:	stmdacs	r0, {r2, r9, sl, lr}
   1fb28:	andlt	sp, r2, sp, ror #3
   1fb2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1fb30:	andcs	r4, r5, #294912	; 0x48000
   1fb34:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   1fb38:			; <UNDEFINED> instruction: 0xf7e34478
   1fb3c:			; <UNDEFINED> instruction: 0x4643e9bc
   1fb40:	strmi	r4, [r1], -r2, lsr #12
   1fb44:			; <UNDEFINED> instruction: 0xf7f94638
   1fb48:	stmdbmi	lr, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1fb4c:	stmdami	lr, {r0, r2, r9, sp}
   1fb50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1fb54:	stmib	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fb58:	strmi	r4, [r1], -r2, lsr #12
   1fb5c:			; <UNDEFINED> instruction: 0xf7f94638
   1fb60:	stmdbmi	sl, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1fb64:	stmdami	sl, {r0, r2, r9, sp}
   1fb68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1fb6c:	stmib	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fb70:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
   1fb74:	ldrtmi	r4, [r8], -r1, lsl #12
   1fb78:	blx	fed5db66 <fchmod@plt+0xfed5a722>
   1fb7c:	muleq	r0, r6, r6
   1fb80:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1fb84:	andeq	lr, r0, r8, lsr #13
   1fb88:	andeq	ip, r0, r2, asr #13
   1fb8c:	andeq	lr, r0, r4, ror r1
   1fb90:	andeq	ip, r0, sl, lsr #13
   1fb94:	mvnsmi	lr, #737280	; 0xb4000
   1fb98:	stmdami	fp!, {r1, r2, r9, sl, lr}
   1fb9c:	stmdbmi	fp!, {r0, r1, r2, r7, ip, sp, pc}
   1fba0:	ldrbtmi	r4, [r8], #-1681	; 0xfffff96f
   1fba4:	stcls	8, cr6, [lr], {82}	; 0x52
   1fba8:	stmdavs	r9, {r0, r6, fp, ip, lr}
   1fbac:			; <UNDEFINED> instruction: 0xf04f9105
   1fbb0:	movwls	r0, #4352	; 0x1100
   1fbb4:	ldrtle	r0, [r9], #-1875	; 0xfffff8ad
   1fbb8:			; <UNDEFINED> instruction: 0xf10daf01
   1fbbc:	and	r0, fp, r8, lsl #16
   1fbc0:			; <UNDEFINED> instruction: 0xf7fb4641
   1fbc4:			; <UNDEFINED> instruction: 0x4604f899
   1fbc8:			; <UNDEFINED> instruction: 0x4631b1b8
   1fbcc:	ldc2	7, cr15, [r2, #1008]	; 0x3f0
   1fbd0:	strtmi	fp, [r0], -r0, lsl #6
   1fbd4:	ldc2	7, cr15, [r4, #1008]!	; 0x3f0
   1fbd8:			; <UNDEFINED> instruction: 0xf7ff4638
   1fbdc:	strmi	pc, [r5], -pc, lsr #17
   1fbe0:	mvnle	r2, r0, lsl #16
   1fbe4:	blmi	672454 <fchmod@plt+0x66f010>
   1fbe8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fbec:	blls	179c5c <fchmod@plt+0x176818>
   1fbf0:	qsuble	r4, sl, r7
   1fbf4:	pop	{r0, r1, r2, ip, sp, pc}
   1fbf8:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
   1fbfc:	ldmdami	r6, {r0, r2, r9, sp}
   1fc00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1fc04:	ldmdb	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fc08:	strtmi	r9, [sl], -r4, lsl #22
   1fc0c:	strbmi	r4, [r8], -r1, lsl #12
   1fc10:	blx	1a5dbfe <fchmod@plt+0x1a5a7ba>
   1fc14:	andcs	r4, r5, #278528	; 0x44000
   1fc18:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   1fc1c:			; <UNDEFINED> instruction: 0xf7e34478
   1fc20:	strtmi	lr, [sl], -sl, asr #18
   1fc24:	strbmi	r4, [r8], -r1, lsl #12
   1fc28:	blx	175dc16 <fchmod@plt+0x175a7d2>
   1fc2c:	andcs	r4, r5, #212992	; 0x34000
   1fc30:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   1fc34:			; <UNDEFINED> instruction: 0xf7e34478
   1fc38:	stmdavs	r2!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   1fc3c:	strbmi	r4, [r8], -r1, lsl #12
   1fc40:	blx	145dc2e <fchmod@plt+0x145a7ea>
   1fc44:	stmdb	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fc48:	andeq	r0, r2, r6, asr #1
   1fc4c:	andeq	r0, r0, r4, lsr #5
   1fc50:	andeq	r0, r2, r0, lsl #1
   1fc54:	andeq	lr, r0, ip, lsl r6
   1fc58:	andeq	ip, r0, r2, lsl r6
   1fc5c:	andeq	lr, r0, sl, lsr r6
   1fc60:	strdeq	ip, [r0], -r8
   1fc64:	andeq	lr, r0, sl, lsr #1
   1fc68:	andeq	ip, r0, r0, ror #11
   1fc6c:	andeq	r0, r0, r0
   1fc70:			; <UNDEFINED> instruction: 0xf0002900
   1fc74:	b	fe040174 <fchmod@plt+0xfe03cd30>
   1fc78:	svclt	0x00480c01
   1fc7c:	cdpne	2, 4, cr4, cr10, cr9, {2}
   1fc80:	tsthi	pc, r0	; <UNPREDICTABLE>
   1fc84:	svclt	0x00480003
   1fc88:	addmi	r4, fp, #805306372	; 0x30000004
   1fc8c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   1fc90:			; <UNDEFINED> instruction: 0xf0004211
   1fc94:	blx	fed00128 <fchmod@plt+0xfecfcce4>
   1fc98:	blx	fec9c6ac <fchmod@plt+0xfec99268>
   1fc9c:	bl	fe85bea8 <fchmod@plt+0xfe858a64>
   1fca0:			; <UNDEFINED> instruction: 0xf1c20202
   1fca4:	andge	r0, r4, pc, lsl r2
   1fca8:	andne	lr, r2, #0, 22
   1fcac:	andeq	pc, r0, pc, asr #32
   1fcb0:	svclt	0x00004697
   1fcb4:	andhi	pc, r0, pc, lsr #7
   1fcb8:	svcvc	0x00c1ebb3
   1fcbc:	bl	104f8c4 <fchmod@plt+0x104c480>
   1fcc0:	svclt	0x00280000
   1fcc4:	bicvc	lr, r1, #166912	; 0x28c00
   1fcc8:	svcvc	0x0081ebb3
   1fccc:	bl	104f8d4 <fchmod@plt+0x104c490>
   1fcd0:	svclt	0x00280000
   1fcd4:	orrvc	lr, r1, #166912	; 0x28c00
   1fcd8:	svcvc	0x0041ebb3
   1fcdc:	bl	104f8e4 <fchmod@plt+0x104c4a0>
   1fce0:	svclt	0x00280000
   1fce4:	movtvc	lr, #7075	; 0x1ba3
   1fce8:	svcvc	0x0001ebb3
   1fcec:	bl	104f8f4 <fchmod@plt+0x104c4b0>
   1fcf0:	svclt	0x00280000
   1fcf4:	movwvc	lr, #7075	; 0x1ba3
   1fcf8:	svcvs	0x00c1ebb3
   1fcfc:	bl	104f904 <fchmod@plt+0x104c4c0>
   1fd00:	svclt	0x00280000
   1fd04:	bicvs	lr, r1, #166912	; 0x28c00
   1fd08:	svcvs	0x0081ebb3
   1fd0c:	bl	104f914 <fchmod@plt+0x104c4d0>
   1fd10:	svclt	0x00280000
   1fd14:	orrvs	lr, r1, #166912	; 0x28c00
   1fd18:	svcvs	0x0041ebb3
   1fd1c:	bl	104f924 <fchmod@plt+0x104c4e0>
   1fd20:	svclt	0x00280000
   1fd24:	movtvs	lr, #7075	; 0x1ba3
   1fd28:	svcvs	0x0001ebb3
   1fd2c:	bl	104f934 <fchmod@plt+0x104c4f0>
   1fd30:	svclt	0x00280000
   1fd34:	movwvs	lr, #7075	; 0x1ba3
   1fd38:	svcpl	0x00c1ebb3
   1fd3c:	bl	104f944 <fchmod@plt+0x104c500>
   1fd40:	svclt	0x00280000
   1fd44:	bicpl	lr, r1, #166912	; 0x28c00
   1fd48:	svcpl	0x0081ebb3
   1fd4c:	bl	104f954 <fchmod@plt+0x104c510>
   1fd50:	svclt	0x00280000
   1fd54:	orrpl	lr, r1, #166912	; 0x28c00
   1fd58:	svcpl	0x0041ebb3
   1fd5c:	bl	104f964 <fchmod@plt+0x104c520>
   1fd60:	svclt	0x00280000
   1fd64:	movtpl	lr, #7075	; 0x1ba3
   1fd68:	svcpl	0x0001ebb3
   1fd6c:	bl	104f974 <fchmod@plt+0x104c530>
   1fd70:	svclt	0x00280000
   1fd74:	movwpl	lr, #7075	; 0x1ba3
   1fd78:	svcmi	0x00c1ebb3
   1fd7c:	bl	104f984 <fchmod@plt+0x104c540>
   1fd80:	svclt	0x00280000
   1fd84:	bicmi	lr, r1, #166912	; 0x28c00
   1fd88:	svcmi	0x0081ebb3
   1fd8c:	bl	104f994 <fchmod@plt+0x104c550>
   1fd90:	svclt	0x00280000
   1fd94:	orrmi	lr, r1, #166912	; 0x28c00
   1fd98:	svcmi	0x0041ebb3
   1fd9c:	bl	104f9a4 <fchmod@plt+0x104c560>
   1fda0:	svclt	0x00280000
   1fda4:	movtmi	lr, #7075	; 0x1ba3
   1fda8:	svcmi	0x0001ebb3
   1fdac:	bl	104f9b4 <fchmod@plt+0x104c570>
   1fdb0:	svclt	0x00280000
   1fdb4:	movwmi	lr, #7075	; 0x1ba3
   1fdb8:	svccc	0x00c1ebb3
   1fdbc:	bl	104f9c4 <fchmod@plt+0x104c580>
   1fdc0:	svclt	0x00280000
   1fdc4:	biccc	lr, r1, #166912	; 0x28c00
   1fdc8:	svccc	0x0081ebb3
   1fdcc:	bl	104f9d4 <fchmod@plt+0x104c590>
   1fdd0:	svclt	0x00280000
   1fdd4:	orrcc	lr, r1, #166912	; 0x28c00
   1fdd8:	svccc	0x0041ebb3
   1fddc:	bl	104f9e4 <fchmod@plt+0x104c5a0>
   1fde0:	svclt	0x00280000
   1fde4:	movtcc	lr, #7075	; 0x1ba3
   1fde8:	svccc	0x0001ebb3
   1fdec:	bl	104f9f4 <fchmod@plt+0x104c5b0>
   1fdf0:	svclt	0x00280000
   1fdf4:	movwcc	lr, #7075	; 0x1ba3
   1fdf8:	svccs	0x00c1ebb3
   1fdfc:	bl	104fa04 <fchmod@plt+0x104c5c0>
   1fe00:	svclt	0x00280000
   1fe04:	biccs	lr, r1, #166912	; 0x28c00
   1fe08:	svccs	0x0081ebb3
   1fe0c:	bl	104fa14 <fchmod@plt+0x104c5d0>
   1fe10:	svclt	0x00280000
   1fe14:	orrcs	lr, r1, #166912	; 0x28c00
   1fe18:	svccs	0x0041ebb3
   1fe1c:	bl	104fa24 <fchmod@plt+0x104c5e0>
   1fe20:	svclt	0x00280000
   1fe24:	movtcs	lr, #7075	; 0x1ba3
   1fe28:	svccs	0x0001ebb3
   1fe2c:	bl	104fa34 <fchmod@plt+0x104c5f0>
   1fe30:	svclt	0x00280000
   1fe34:	movwcs	lr, #7075	; 0x1ba3
   1fe38:	svcne	0x00c1ebb3
   1fe3c:	bl	104fa44 <fchmod@plt+0x104c600>
   1fe40:	svclt	0x00280000
   1fe44:	bicne	lr, r1, #166912	; 0x28c00
   1fe48:	svcne	0x0081ebb3
   1fe4c:	bl	104fa54 <fchmod@plt+0x104c610>
   1fe50:	svclt	0x00280000
   1fe54:	orrne	lr, r1, #166912	; 0x28c00
   1fe58:	svcne	0x0041ebb3
   1fe5c:	bl	104fa64 <fchmod@plt+0x104c620>
   1fe60:	svclt	0x00280000
   1fe64:	movtne	lr, #7075	; 0x1ba3
   1fe68:	svcne	0x0001ebb3
   1fe6c:	bl	104fa74 <fchmod@plt+0x104c630>
   1fe70:	svclt	0x00280000
   1fe74:	movwne	lr, #7075	; 0x1ba3
   1fe78:	svceq	0x00c1ebb3
   1fe7c:	bl	104fa84 <fchmod@plt+0x104c640>
   1fe80:	svclt	0x00280000
   1fe84:	biceq	lr, r1, #166912	; 0x28c00
   1fe88:	svceq	0x0081ebb3
   1fe8c:	bl	104fa94 <fchmod@plt+0x104c650>
   1fe90:	svclt	0x00280000
   1fe94:	orreq	lr, r1, #166912	; 0x28c00
   1fe98:	svceq	0x0041ebb3
   1fe9c:	bl	104faa4 <fchmod@plt+0x104c660>
   1fea0:	svclt	0x00280000
   1fea4:	movteq	lr, #7075	; 0x1ba3
   1fea8:	svceq	0x0001ebb3
   1feac:	bl	104fab4 <fchmod@plt+0x104c670>
   1feb0:	svclt	0x00280000
   1feb4:	movweq	lr, #7075	; 0x1ba3
   1feb8:	svceq	0x0000f1bc
   1febc:	submi	fp, r0, #72, 30	; 0x120
   1fec0:	b	fe731c88 <fchmod@plt+0xfe72e844>
   1fec4:	svclt	0x00480f00
   1fec8:	ldrbmi	r4, [r0, -r0, asr #4]!
   1fecc:	andcs	fp, r0, r8, lsr pc
   1fed0:	b	140fae8 <fchmod@plt+0x140c6a4>
   1fed4:			; <UNDEFINED> instruction: 0xf04070ec
   1fed8:	ldrbmi	r0, [r0, -r1]!
   1fedc:			; <UNDEFINED> instruction: 0xf281fab1
   1fee0:	andseq	pc, pc, #-2147483600	; 0x80000030
   1fee4:	svceq	0x0000f1bc
   1fee8:			; <UNDEFINED> instruction: 0xf002fa23
   1feec:	submi	fp, r0, #72, 30	; 0x120
   1fef0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1fef4:			; <UNDEFINED> instruction: 0xf06fbfc8
   1fef8:	svclt	0x00b84000
   1fefc:	andmi	pc, r0, pc, asr #32
   1ff00:	stmdalt	lr, {ip, sp, lr, pc}
   1ff04:	rscsle	r2, r4, r0, lsl #18
   1ff08:	andmi	lr, r3, sp, lsr #18
   1ff0c:	mrc2	7, 5, pc, cr3, cr15, {7}
   1ff10:			; <UNDEFINED> instruction: 0x4006e8bd
   1ff14:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1ff18:	smlatbeq	r3, r1, fp, lr
   1ff1c:	svclt	0x00004770
   1ff20:			; <UNDEFINED> instruction: 0xf04fb502
   1ff24:			; <UNDEFINED> instruction: 0xf7e20008
   1ff28:	stclt	14, cr14, [r2, #-992]	; 0xfffffc20
   1ff2c:	mvnsmi	lr, #737280	; 0xb4000
   1ff30:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1ff34:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1ff38:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1ff3c:	cdp	7, 13, cr15, cr0, cr2, {7}
   1ff40:	blne	1db113c <fchmod@plt+0x1dadcf8>
   1ff44:	strhle	r1, [sl], -r6
   1ff48:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1ff4c:	svccc	0x0004f855
   1ff50:	strbmi	r3, [sl], -r1, lsl #8
   1ff54:	ldrtmi	r4, [r8], -r1, asr #12
   1ff58:	adcmi	r4, r6, #152, 14	; 0x2600000
   1ff5c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1ff60:	svclt	0x000083f8
   1ff64:	andeq	lr, r1, r6, ror #11
   1ff68:	ldrdeq	lr, [r1], -ip
   1ff6c:	svclt	0x00004770
   1ff70:	strmi	r4, [r1], -sl, lsl #12
   1ff74:			; <UNDEFINED> instruction: 0xf7e32003
   1ff78:	svclt	0x0000b9fb
   1ff7c:	strmi	r4, [r1], -sl, lsl #12
   1ff80:			; <UNDEFINED> instruction: 0xf7e32003
   1ff84:	svclt	0x0000ba37

Disassembly of section .fini:

0001ff88 <.fini>:
   1ff88:	push	{r3, lr}
   1ff8c:	pop	{r3, pc}
