// Seed: 882615878
module module_0;
  reg id_1, id_2, id_3, id_4, id_5, id_6 = 1, id_7 = id_1 ? (1) : 1;
  always @(negedge 1'b0 == id_1) begin
    id_3 = #id_8 1;
    $display(1, id_5);
  end
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input uwire id_4
);
  always @(1 or posedge 1) if (id_4);
  module_0();
endmodule
