# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SCPU.srcs/sources_1/new/AND.v" \
"../../../../SCPU.srcs/sources_1/imports/new/Alu.v" \
"../../../../SCPU.srcs/sources_1/new/DataPath_more.v" \
"../../../../SCPU.srcs/sources_1/imports/new/ImmGen.v" \
"../../../../SCPU.srcs/sources_1/imports/new/MUX2T1_32.v" \
"../../../../SCPU.srcs/sources_1/imports/new/MUX4T1_32.v" \
"../../../../SCPU.srcs/sources_1/new/OR.v" \
"../../../../SCPU.srcs/sources_1/imports/new/REG32.v" \
"../../../../SCPU.srcs/sources_1/imports/new/Regs.v" \
"../../../../SCPU.srcs/sources_1/new/SCPU.v" \
"../../../../SCPU.srcs/sources_1/imports/new/SCPU_ctrl_more.v" \
"../../../../SCPU.srcs/sources_1/imports/new/add_32.v" \
"../../../../SCPU.srcs/sim_1/imports/new/IP2CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
