m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/simulation/modelsim
valu
Z1 !s110 1669952160
!i10b 1
!s100 @eo8@LGCBN[3M`]m9]C?a2
IcRJbMzVVUDGj[L<]HhKk>3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1669950946
8A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v
FA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v
L0 15
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1669952160.000000
!s107 A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject|A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject
Z7 tCvgOpt 0
vdataPath
Z8 !s110 1669952161
!i10b 1
!s100 2K[JUl64:gaMKBZEfgW;33
IE2NgKdND^^ToU1k1Cf61X2
R2
R0
w1669781958
8A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v
FA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v
L0 14
R3
r1
!s85 0
31
Z9 !s108 1669952161.000000
!s107 A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject|A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v|
!i113 1
R5
R6
R7
ndata@path
vfinalProject
R1
!i10b 1
!s100 oFbO992;9lBzmXRzlZ]Al3
Id4h`RRJj`>k>0==Ac0ReK3
R2
R0
w1669765254
8A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v
FA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v
L0 16
R3
r1
!s85 0
31
R4
!s107 A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject|A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v|
!i113 1
R5
R6
R7
nfinal@project
vFSM
!s110 1669953762
!i10b 1
!s100 4AN5NlHVH:CA?^Qoa]<?U1
IjfM8PCZQANhGzc3e5DZSl1
R2
R0
w1669944700
8A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/FSM.v
FA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/FSM.v
L0 13
R3
r1
!s85 0
31
!s108 1669953762.000000
!s107 A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/FSM.v|
!s90 -reportprogress|300|-work|work|A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/FSM.v|
!i113 1
Z10 o-work work
R7
n@f@s@m
vMemory
R1
!i10b 1
!s100 66T]aOi260Q4?oORd6Qf;2
I1HTB0m^@;:M;M2m1mWz=G3
R2
R0
Z11 w1669765255
8A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v
FA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v
L0 11
R3
r1
!s85 0
31
R4
!s107 A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject|A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v|
!i113 1
R5
R6
R7
n@memory
vregfile
R8
!i10b 1
!s100 mchTH6J8Z[zEH<zIY`@WA3
IPRkcSIbLiJCQE[L7Dm=_<0
R2
R0
R11
8A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v
FA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v
L0 10
R3
r1
!s85 0
31
R9
!s107 A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject|A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v|
!i113 1
R5
R6
R7
vtb_alu
!s110 1669952443
!i10b 1
!s100 ZZBIde;dl76GHo4e1`E103
IRRTKHk]14XEmQLRFi7;5l3
R2
R0
w1669952433
8A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v
FA:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v
L0 4
R3
r1
!s85 0
31
!s108 1669952443.000000
!s107 A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v|
!s90 -reportprogress|300|-work|work|A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v|
!i113 1
R10
R7
