<root><simulation><result_generated_time />2023-11-08 01:41:01<layer><layer_spec />{'B': 1, 'K': 273, 'C': 512, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />50459136<total_data_size_element />{'W': 139776, 'I': 184832, 'O': 98553}<total_data_reuse />{'W': 361, 'I': 273.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 17, 'C': 0, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OX', 19), ('OY', 19)], [('C', 2), ('C', 4), ('K', 3), ('K', 3)], []]<I />[[('C', 2)], [('OX', 19), ('OY', 19), ('C', 2), ('C', 4), ('K', 3), ('K', 3)], []]<O />[[('C', 2)], [('OX', 19), ('OY', 19), ('C', 2), ('C', 4), ('K', 3), ('K', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 361, 1, 1], 'I': [30.33, 1.0, 9.0, 1.0], 'O': [32.0, 2, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 1118208, 1118208], 'I': [16, 1478656, 1478656], 'O': [8, 788424, 788424], 'O_partial': [8, 788424, 0], 'O_final': [0, 0, 788424]}<actual_mem_utilization_individual />{'W': [0.03, 0.04, 0.0], 'I': [0.03, 0.04, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.1, 0.0], 'I': [0.03, 0.1, 0.0], 'O': [0.02, 0.1, 0.0]}<effective_mem_size_bit />{'W': [16, 559104, 1118208], 'I': [8, 1478656, 1478656], 'O': [8, 262808, 788424], 'O_partial': [8, 262808, 0], 'O_final': [0, 0, 788424]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[50459136, 139776], [147456, 139776], [139776, 0]]<I />[[1663488, 1663488], [1663488, 184832], [184832, 0]]<O />[[(1478295, 1576848), (788424, 689871)], [(727776, 831744), (98553, 0)], [(0, 98553), (0, 0)]]<O_partial />[[(1478295, 1576848), (788424, 689871)], [(727776, 831744), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (98553, 0)], [(0, 98553), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6307392, 17472], [2304, 2184], [546, 0]]<I />[[207936, 207936], [25992, 2888], [722, 0]]<O />[[(184787, 197106), (98553, 86234)], [(11372, 12996), (1540, 0)], [(0, 385), (0, 0)]]<O_partial />[([184787, 197106], [98553, 86234]), ([11372, 12996], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1540, 0]), ([0, 385], [0, 0])]</mem_access_count_word><mac_count><active />50459136<idle />2772480</mac_count></basic_info><energy><total_energy />110452983.8<mem_energy_breakdown><W />[2125.8, 445.5, 727.2]<I />[145.7, 3004.7, 961.6]<O />[198.5, 2566.7, 512.7]</mem_energy_breakdown><MAC_energy><active_MAC />110303671.3<idle_MAC />138624.0<total />110442295.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8618<utilization_without_data_loading />0.9479<utilization_spatial />0.9479<utilization_temporal_with_data_loading />0.9092<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />57177<latency_cycle_without_data_loading />51984<ideal_computing_cycle />51984<data_loading><load_cycle_total />5193<load_cycle_individual />{'W': [32, 2304, 0], 'I': [1, 2888, 0]}<load_cycle_combined />{'W': 2304, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-51983], [-51262, -48990], [-51984, -51984]], 'I': [[-51983], [-51982, -25991], [-51984, -51984]], 'O': [[-51984], [-51984, -51984], [-50360, -51578]]}<mem_stall_cycle_shared />{'W': [[-51983], [-51262, 0], [0, 0]], 'I': [[-51983], [-51982, 0], [0, 0]], 'O': [[-51984], [-51984, -51984], [-50360, -51578]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 1118208, 1118208], 'I': [16, 1478656, 1478656], 'O': [8, 788424, 788424], 'O_partial': [8, 788424, 0], 'O_final': [0, 0, 788424]}<data_size_each_level_total />{'W': [16384, 1118208, 1118208], 'I': [512, 1478656, 1478656], 'O': [256, 788424, 788424]}<loop_cycles_each_level />{'W': [722, 51984, 51984], 'I': [2, 51984, 51984], 'O': [2, 51984, 51984]}<top_ir_loop_size />{'W': [361, 1, 1], 'I': [1, 9, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [22.7, 22.7], [22.7, 22.7]], 'I': [[8.0, 8.0], [256.0, 28.4], [28.4, 28.4]], 'O': [[8.0, 4.0], [128.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 22.7], [22.7, 22.7]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 28.4]], 'O': [[8.0, 8.0], [256.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [22.7, 22.7], [22.7, 0]], 'I': [[8.0, 8.0], [256.0, 28.4], [28.4, 0]], 'O': [[8.0, 4.0], [128.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [422.7, 179.1], [51.1, 16.0]], 'I': [[8.0, 8.0], [422.7, 179.1], [51.1, 16.0]], 'O': [[8.0, 4.0], [422.7, 179.1], [51.1, 16.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 51984], [722, 722, 72], [51984, 51984, 1]], 'I': [[1, 1, 51984], [2, 2, 25992], [51984, 51984, 1]], 'O': [[1, 1, 51984], [2, 2, 25992], [51984, 51984, 1]]}<trans_time_real />{'W': [[0, 1, 51984], [[0, 722, 72], [32, 722, 72]], [[2304, 51984, 1], [576, 51984, 1]]], 'I': [[0, 1, 51984], [[0, 2, 25992], [1, 2, 25992]], [[2888, 51984, 1], [722, 51984, 1]]], 'O': [[0, 1, 51984], [[0, 2, 25992], [0, 2, 25992]], [[1624, 51984, 1], [406, 51984, 1]]]}<single_stall_cycle />{'W': [[-1], [-722, -690], [-49680, -51408]], 'I': [[-1], [-2, -1], [-49096, -51262]], 'O': [[-1], [-2, -2], [-50360, -51578]]}<single_stall_count />{'W': [51983, 71, 0], 'I': [51983, 25991, 0], 'O': [51984, 25992, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2272, 0], 'I': [25991, 0], 'O': [0, 1624]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1624, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-23721, -51984], [-51984, -50360]], 1: [[-51984, -51984], [-50360, -51984]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>