Block Name			X	Y		#Block ID
---------------------------
brighten_stencil$d_reg__U1$reg0		1	2		#r3
brighten_stencil$d_reg__U2$reg0		2	3		#r4
brighten_stencil$ub_brighten_stencil_BANK_0_garnet		3	3		#m5
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg2		1	1		#r15
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I7
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		0	2		#r8
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		2	2		#r9
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg3		2	1		#r16
op_hcompute_blur_stencil$inner_compute$i2599_i2600_i651		0	2		#p11
op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2613_i2231		2	2		#p13
op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2611_i1176		1	2		#p12
op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2610_i2231		1	3		#p10
op_hcompute_brighten_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2620_i1096		2	3		#p2
op_hcompute_hw_output_stencil$inner_compute$lshr_blur_stencil_2_288_289_i2630_i212		2	1		#p14
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m6
