signal_detector_v1_0_M00_AXIS.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0_M00_AXIS.vhd,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
signal_detector_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0.vhd,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_signal_detector_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_signal_detector_0_0/sim/design_1_signal_detector_0_0.vhd,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
signal_input_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/e8fd/hdl/signal_input_v1_0.vhd,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_signal_input_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_signal_input_0_0/sim/design_1_signal_input_0_0.vhd,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
