Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 19 00:19:29 2025
| Host         : planthony running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 2          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[10]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[4]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[8]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]/CLR, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[1]/CLR (the first 15 of 47 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_axi_lite_module_inst/reset_pipe_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/PRE, design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_pipe_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


