v 19990124
P 0 2600 300 2600 1
{
T 100 2650 5 8 1 1 0
pin1=1
}
T 360 2600 3 8 1 0 0
A1
P 2000 2600 1700 2600 1
{
T 1800 2650 5 8 1 1 0
pin2=8
}
T 1540 2600 3 8 1 0 0
Q
P 0 2200 300 2200 1
{
T 100 2250 5 8 1 1 0
pin3=2
}
T 360 2200 3 8 1 0 0
A2
P 2000 2200 1800 2200 1
{
T 1800 2250 5 8 1 1 0
pin4=6
}
T 1440 2200 3 8 1 0 0
/Q
V 1750 2200 50 6
P 0 1800 300 1800 1
{
T 100 1850 5 8 1 1 0
pin5=3
}
T 360 1800 3 8 1 0 0
B1
P 0 1400 300 1400 1
{
T 100 1450 5 8 1 1 0
pin6=4
}
T 360 1400 3 8 1 0 0
B2
P 0 1000 300 1000 1
{
T 100 1050 5 8 1 1 0
pin7=5
}
T 360 1000 3 8 1 0 0
CLR
P 2000 600 1700 600 1
{
T 1800 650 5 8 1 1 0
pin8=13
}
T 1140 600 3 8 1 0 0
Re/Ce
P 0 200 300 200 1
{
T 100 250 5 8 1 1 0
pin9=9
}
T 360 200 3 8 1 0 0
Ri
P 2000 200 1700 200 1
{
T 1800 250 5 8 1 1 0
pin10=11
}
T 1440 200 3 8 1 0 0
Ce
B 300 0 1400 2900 3
T 2100 2940 5 10 0 0 0
device=74122
T 2100 2740 5 10 0 0 0
physical=DIP14
T 300 2940 3 10 1 0 0
74122
