#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x146811300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14680b6e0 .scope module, "i2s_tb" "i2s_tb" 3 4;
 .timescale -9 -12;
v0x1468272e0_0 .net "audio_out", 63 0, v0x146826910_0;  1 drivers
v0x146827370_0 .var "clk_in", 0 0;
v0x146827400_0 .net "data_valid_out", 0 0, v0x146826b00_0;  1 drivers
v0x146827490_0 .net "i2s_clk", 0 0, L_0x146827750;  1 drivers
v0x146827520_0 .net "lrcl_clk", 0 0, L_0x146827db0;  1 drivers
v0x1468275f0_0 .var "mic_data", 0 0;
v0x1468276a0_0 .var "rst_in", 0 0;
S_0x14680b850 .scope module, "uut" "i2s" 3 13, 4 1 0, S_0x14680b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mic_data";
    .port_info 1 /INPUT 1 "audio_clk";
    .port_info 2 /INPUT 1 "rst_in";
    .port_info 3 /OUTPUT 1 "i2s_clk";
    .port_info 4 /OUTPUT 1 "lrcl_clk";
    .port_info 5 /OUTPUT 1 "data_valid_out";
    .port_info 6 /OUTPUT 64 "audio_out";
enum0x14680eac0 .enum4 (1)
   "IDLE" 1'b0,
   "ACCUMULATING" 1'b1
 ;
L_0x146827db0 .functor AND 1, L_0x1468279c0, L_0x146827c40, C4<1>, C4<1>;
v0x146804e50_0 .net *"_ivl_10", 31 0, L_0x146827ae0;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146826320_0 .net *"_ivl_13", 20 0, L_0x1380780a0;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<00000000000000000000010000100001>, C4<0>, C4<0>, C4<0>;
v0x1468263c0_0 .net/2u *"_ivl_14", 31 0, L_0x1380780e8;  1 drivers
v0x146826470_0 .net *"_ivl_16", 0 0, L_0x146827c40;  1 drivers
v0x146826510_0 .net *"_ivl_2", 31 0, L_0x146827830;  1 drivers
L_0x138078010 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146826600_0 .net *"_ivl_5", 20 0, L_0x138078010;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1468266b0_0 .net/2u *"_ivl_6", 31 0, L_0x138078058;  1 drivers
v0x146826760_0 .net *"_ivl_8", 0 0, L_0x1468279c0;  1 drivers
v0x146826800_0 .net "audio_clk", 0 0, v0x146827370_0;  1 drivers
v0x146826910_0 .var "audio_out", 63 0;
v0x1468269b0_0 .var "build_up_audio", 63 0;
v0x146826a60_0 .var "current_i2s_state", 0 0;
v0x146826b00_0 .var "data_valid_out", 0 0;
v0x146826ba0_0 .net "i2s_clk", 0 0, L_0x146827750;  alias, 1 drivers
v0x146826c40_0 .var "i2s_clk_counter", 4 0;
v0x146826cf0_0 .net "lrcl_clk", 0 0, L_0x146827db0;  alias, 1 drivers
v0x146826d90_0 .var "lrcl_counter", 10 0;
v0x146826f20_0 .net "mic_data", 0 0, v0x1468275f0_0;  1 drivers
v0x146826fb0_0 .var "prev_i2s_clk", 0 0;
v0x146827040_0 .var "prev_lrcl_clk", 0 0;
v0x1468270e0_0 .net "rst_in", 0 0, v0x1468276a0_0;  1 drivers
v0x146827180_0 .var "total_bits_seen", 6 0;
E_0x1468134a0 .event posedge, v0x146826800_0;
L_0x146827750 .part v0x146826c40_0, 4, 1;
L_0x146827830 .concat [ 11 21 0 0], v0x146826d90_0, L_0x138078010;
L_0x1468279c0 .cmp/gt 32, L_0x146827830, L_0x138078058;
L_0x146827ae0 .concat [ 11 21 0 0], v0x146826d90_0, L_0x1380780a0;
L_0x146827c40 .cmp/gt 32, L_0x1380780e8, L_0x146827ae0;
    .scope S_0x14680b850;
T_0 ;
    %wait E_0x1468134a0;
    %load/vec4 v0x1468270e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x146826d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x146826c40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1468269b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146826a60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x146826c40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x146826c40_0, 0;
    %load/vec4 v0x146826d90_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x146826d90_0, 0;
    %load/vec4 v0x146826a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146826b00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1468269b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x146827180_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x146826910_0, 0;
    %load/vec4 v0x146827040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x146826cf0_0;
    %inv;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146826a60_0, 0;
T_0.5 ;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x146826fb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0x146826ba0_0;
    %inv;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x1468269b0_0;
    %parti/s 63, 0, 2;
    %load/vec4 v0x146826f20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1468269b0_0, 0;
    %load/vec4 v0x146827180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x146827180_0, 0;
T_0.8 ;
    %load/vec4 v0x146827180_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x146827180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146826b00_0, 0;
    %load/vec4 v0x1468269b0_0;
    %assign/vec4 v0x146826910_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x146826b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146826b00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x146826910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1468269b0_0, 0;
T_0.13 ;
T_0.12 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %load/vec4 v0x146826ba0_0;
    %assign/vec4 v0x146826fb0_0, 0;
    %load/vec4 v0x146826cf0_0;
    %assign/vec4 v0x146827040_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14680b6e0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x146827370_0;
    %nor/r;
    %store/vec4 v0x146827370_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14680b6e0;
T_2 ;
    %vpi_call/w 3 29 "$dumpfile", "i2s_tb.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14680b6e0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146827370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468276a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1468276a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468276a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1468275f0_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call/w 3 40 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/i2s_tb.sv";
    "hdl/i2s.sv";
