

================================================================
== Vitis HLS Report for 'relu_64_s'
================================================================
* Date:           Fri Mar 21 12:04:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.795 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      100|      100|  1.000 us|  1.000 us|  100|  100|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723  |relu_64_Pipeline_VITIS_LOOP_13_1  |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      90|    204|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    508|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     125|    712|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723  |relu_64_Pipeline_VITIS_LOOP_13_1  |        0|   0|  90|  204|    0|
    +---------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |Total                                        |                                  |        0|   0|  90|  204|    0|
    +---------------------------------------------+----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |agg_result_0_address0        |    9|          2|    6|         12|
    |agg_result_0_address0_local  |  152|         33|    6|        198|
    |agg_result_0_address1_local  |  152|         33|    6|        198|
    |agg_result_0_ce0             |    9|          2|    1|          2|
    |agg_result_0_d0              |    9|          2|   64|        128|
    |agg_result_0_we0             |    9|          2|    1|          2|
    |ap_NS_fsm                    |  159|         35|    1|         35|
    |grp_fu_731_ce                |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  508|        111|   86|        577|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  34|   0|   34|          0|
    |grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  35|   0|   35|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      relu<64>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      relu<64>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      relu<64>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      relu<64>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      relu<64>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      relu<64>|  return value|
|grp_fu_3163_p_din0     |  out|   64|  ap_ctrl_hs|      relu<64>|  return value|
|grp_fu_3163_p_din1     |  out|   64|  ap_ctrl_hs|      relu<64>|  return value|
|grp_fu_3163_p_opcode   |  out|    5|  ap_ctrl_hs|      relu<64>|  return value|
|grp_fu_3163_p_dout0    |   in|    1|  ap_ctrl_hs|      relu<64>|  return value|
|grp_fu_3163_p_ce       |  out|    1|  ap_ctrl_hs|      relu<64>|  return value|
|agg_result_0_address0  |  out|    6|   ap_memory|  agg_result_0|         array|
|agg_result_0_ce0       |  out|    1|   ap_memory|  agg_result_0|         array|
|agg_result_0_we0       |  out|    1|   ap_memory|  agg_result_0|         array|
|agg_result_0_d0        |  out|   64|   ap_memory|  agg_result_0|         array|
|agg_result_0_address1  |  out|    6|   ap_memory|  agg_result_0|         array|
|agg_result_0_ce1       |  out|    1|   ap_memory|  agg_result_0|         array|
|agg_result_0_we1       |  out|    1|   ap_memory|  agg_result_0|         array|
|agg_result_0_d1        |  out|   64|   ap_memory|  agg_result_0|         array|
|net_0_address0         |  out|    6|   ap_memory|         net_0|         array|
|net_0_ce0              |  out|    1|   ap_memory|         net_0|         array|
|net_0_q0               |   in|   64|   ap_memory|         net_0|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

