Piplined CPU in SystemVerilog
-----------------------------
-> This project includes the design, implementation, and testing suite for a 5-stage pipelined processor exectuing the RISC-V ISA. 

-> Features:
    - Tournament Branch Prediction
    - L1 and L2 Instruction and Data Caches
    - Hardware Prefetching
    - Hazard Detection/Forwarding
