// Seed: 3876948568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri id_5;
  assign module_1.id_2 = 0;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd63,
    parameter id_8 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_3,
      id_1
  );
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic id_9 = 1;
  assign id_4[{id_2, id_8}] = 1;
endmodule
