// Seed: 1870758613
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
  assign id_3 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire id_0
    , id_11,
    output wor id_1,
    input tri0 id_2
    , id_12,
    output tri1 id_3,
    input wand id_4,
    input wire id_5,
    output supply0 id_6,
    output tri1 id_7,
    input wand id_8,
    output tri0 id_9
);
  always begin : LABEL_0
    id_6 = ~id_0;
  end
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 ();
  assign id_1 = id_1;
  wire id_2;
  assign module_0.id_0 = 0;
  assign id_1[1] = 1;
  wire id_3;
endmodule
