// SPDX-License-Identifier: GPL-3.0-or-later
/*
 * Copyright (C) 2019 CAMELab
 *
 * Author: Donghyun Gouk <kukdh1@camelab.org>
 */

#include "util/interface.hh"

#include "util/algorithm.hh"

namespace SimpleSSD {

namespace PCIExpress {

static const uint32_t maxPayloadSize = 4096;                        // Bytes
static const uint32_t packetOverhead = 36;                          // Bytes
static const uint32_t internalDelay[PCIE_NUM] = {19, 70, 115};      // Symbol
static const float encoding[PCIE_NUM] = {1.25f, 1.25f, 1.015625f};  // Ratio
static const uint32_t delay[PCIE_NUM] = {3200, 1600, 1000};  // pico-second

uint64_t calculateDelay(PCIE_GEN gen, uint8_t lane, uint64_t bytesize) {
  uint64_t nTLP = MAX(DIVCEIL(bytesize, maxPayloadSize), 1);
  uint64_t nSymbol;

  nSymbol = bytesize + nTLP * (packetOverhead);
  nSymbol = DIVCEIL(nSymbol, lane) + 1 + nTLP * internalDelay[gen];

  return (uint64_t)(delay[gen] * encoding[gen] * nSymbol + 0.5f);
}

}  // namespace PCIExpress

namespace SATA {

// Each primitive is 1 DWORD (4bytes)
// One Fram contains SOF/EOF/CRC and HOLD/A primitives
// Just assume no HOLD/HOLDA

static const uint32_t packetOverhead = 3;                    // Primitive
static const uint32_t internalDelay = 12;                    // DWORD
static const float encoding = 1.25f;                         // Ratio
static const uint32_t delay[SATA_NUM] = {5336, 2667, 1333};  // pico-second

uint64_t calculateDelay(SATA_GEN gen, uint64_t bytesize) {
  uint64_t dwords = DIVCEIL(bytesize, 4) + internalDelay + packetOverhead;

  dwords = dwords * 4;

  return (uint64_t)(delay[gen] * encoding * dwords + 0.5f);
}

}  // namespace SATA

namespace MIPI {

namespace M_PHY {

// See M-PHY spec v4.0 section 4.7.2 BURST, Figure 14 and 15
static const uint32_t tLine = 7000;                             // pico-second
static const uint32_t nPrepare = 15;                            // Bytes
static const uint32_t nSync = 15;                               // Bytes
static const uint32_t nStall = 7;                               // Bytes
static const float encoding = 1.25f;                            // Ratio
static const uint32_t delay[HS_NUM] = {6410, 3205, 1603, 801};  // pico-second

uint64_t calculateDelay(M_PHY_MODE mode, uint8_t lane, uint64_t symbol) {
  uint64_t nSymbol = nPrepare + nSync + 1 + symbol * 2 + nStall;

  nSymbol = (nSymbol - 1) / lane + 2;

  return (uint64_t)(delay[mode] * encoding * nSymbol + 0.5f + tLine);
}

}  // namespace M_PHY

namespace UniPro {

static const uint32_t maxPayloadSize = 254;  // Bytes
static const uint32_t packetOverhead = 7;    // Symbol

uint64_t calculateDelay(M_PHY::M_PHY_MODE mode, uint8_t lane,
                        uint64_t bytesize) {
  uint64_t nPacket = MAX((bytesize - 1) / maxPayloadSize + 1, 1);
  uint64_t nSymbol = (bytesize + 1) / 2;

  nSymbol += nPacket * packetOverhead;

  return M_PHY::calculateDelay(mode, lane, nSymbol);
}

}  // namespace UniPro

}  // namespace MIPI

namespace ARM {

namespace AXI {

// Two cycles per one data beat
// Two cycles for address, one cycle for write response
// One burst request should contain 1, 2, 4, 8 .. of beats

static const uint32_t maxPayloadSize = 4096;  // Bytes

uint64_t calculateDelay(uint64_t clock, BUS_WIDTH width, uint64_t bytesize) {
  uint32_t nBeats = MAX(DIVCEIL(bytesize, width), 1);
  uint32_t nBursts = popcount(nBeats) + (bytesize - 1) / maxPayloadSize;
  uint32_t nClocks = nBeats * 2 + nBursts * 3;
  uint64_t period = (uint64_t)(1000000000000.0 / clock + 0.5);

  return nClocks * period;
}

namespace Stream {

// Unlimited bursts
// If master and slave can handle data sufficiently fast,
// one cycle per one data beat
// No address and responses

uint64_t calculateDelay(uint64_t clock, BUS_WIDTH width, uint64_t bytesize) {
  uint64_t period = (uint64_t)(1000000000000.0 / clock + 0.5);

  return bytesize / width * period;
}

}  // namespace Stream

}  // namespace AXI

}  // namespace ARM

}  // namespace SimpleSSD
