TimeQuest Timing Analyzer report for Lab7_1
Fri Apr 19 17:38:15 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'CLK_DIV:myclock|CLK_1hz'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'CLK_DIV:myclock|CLK_1hz'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_1hz'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_1hz'
 29. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_1hz'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_1hz'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 42. Fast 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_1hz'
 43. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 44. Fast 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_1hz'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_1hz'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Lab7_1                                             ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; CLK_DIV:myclock|CLK_1hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIV:myclock|CLK_1hz } ;
; CLOCK_50                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 296.74 MHz ; 250.0 MHz       ; CLOCK_50                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1283.7 MHz ; 500.0 MHz       ; CLK_DIV:myclock|CLK_1hz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -2.370 ; -54.866       ;
; CLK_DIV:myclock|CLK_1hz ; 0.221  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.145 ; -0.145        ;
; CLK_DIV:myclock|CLK_1hz ; 0.390  ; 0.000         ;
+-------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; CLOCK_50                ; -3.000 ; -29.000        ;
; CLK_DIV:myclock|CLK_1hz ; -1.000 ; -8.000         ;
+-------------------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.370 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.307      ;
; -2.362 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.299      ;
; -2.358 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.295      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.289 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.223      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.281 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.215      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.277 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.211      ;
; -2.198 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.135      ;
; -2.191 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.128      ;
; -2.171 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 2.744      ;
; -2.170 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.106      ;
; -2.170 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.106      ;
; -2.170 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.106      ;
; -2.162 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.098      ;
; -2.162 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.098      ;
; -2.162 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.098      ;
; -2.158 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.094      ;
; -2.158 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.094      ;
; -2.158 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.094      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.117 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.051      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.110 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.044      ;
; -2.091 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.028      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.090 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 2.660      ;
; -2.085 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.022      ;
; -2.084 ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.021      ;
; -2.050 ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.987      ;
; -2.032 ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 2.603      ;
; -2.024 ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 2.595      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.010 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.944      ;
; -2.004 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.938      ;
; -2.004 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.938      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIV:myclock|CLK_1hz'                                                                   ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.221 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.713      ;
; 0.225 ; temp[2]   ; temp[1] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.709      ;
; 0.225 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.709      ;
; 0.225 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.709      ;
; 0.225 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.709      ;
; 0.225 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.709      ;
; 0.226 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.708      ;
; 0.227 ; temp[1]   ; temp[0] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.061     ; 0.707      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                  ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.145 ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz ; CLOCK_50    ; 0.000        ; 2.400      ; 2.641      ;
; 0.377  ; CLK_DIV:myclock|count_1hz[24] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.609      ;
; 0.466  ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz ; CLOCK_50    ; -0.500       ; 2.400      ; 2.752      ;
; 0.470  ; CLK_DIV:myclock|count_1hz[23] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.052      ;
; 0.487  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.069      ;
; 0.501  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.083      ;
; 0.545  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.777      ;
; 0.545  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.777      ;
; 0.547  ; CLK_DIV:myclock|count_1hz[21] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.779      ;
; 0.548  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.780      ;
; 0.548  ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.780      ;
; 0.557  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.557  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.558  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.559  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; CLK_DIV:myclock|count_1hz[23] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.561  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.563  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.564  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.782      ;
; 0.572  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.576  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.794      ;
; 0.580  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.162      ;
; 0.582  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.800      ;
; 0.599  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.181      ;
; 0.601  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.183      ;
; 0.616  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.198      ;
; 0.634  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.216      ;
; 0.653  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.235      ;
; 0.690  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.274      ;
; 0.693  ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.925      ;
; 0.706  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.924      ;
; 0.706  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.288      ;
; 0.708  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.926      ;
; 0.712  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.294      ;
; 0.748  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.330      ;
; 0.763  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.345      ;
; 0.765  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.347      ;
; 0.775  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.357      ;
; 0.800  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.384      ;
; 0.802  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.386      ;
; 0.807  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.389      ;
; 0.820  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.052      ;
; 0.821  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.403      ;
; 0.821  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.403      ;
; 0.832  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.050      ;
; 0.833  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.833  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.065      ;
; 0.835  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.053      ;
; 0.835  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.067      ;
; 0.837  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.069      ;
; 0.846  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.847  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.065      ;
; 0.849  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.849  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.849  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.850  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.851  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.069      ;
; 0.851  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.069      ;
; 0.852  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.070      ;
; 0.853  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.071      ;
; 0.858  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.440      ;
; 0.860  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.442      ;
; 0.863  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.081      ;
; 0.875  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.457      ;
; 0.885  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.467      ;
; 0.887  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.469      ;
; 0.912  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.496      ;
; 0.914  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.498      ;
; 0.917  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.499      ;
; 0.930  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.162      ;
; 0.931  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.513      ;
; 0.932  ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.164      ;
; 0.933  ; CLK_DIV:myclock|count_1hz[21] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.165      ;
; 0.933  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.515      ;
; 0.933  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.517      ;
; 0.935  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.517      ;
; 0.942  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.160      ;
; 0.943  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.161      ;
; 0.945  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.163      ;
; 0.945  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.163      ;
; 0.945  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.177      ;
; 0.947  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.165      ;
; 0.947  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.179      ;
; 0.950  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.534      ;
; 0.956  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.958  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.176      ;
; 0.959  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.177      ;
; 0.961  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.179      ;
; 0.961  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.179      ;
; 0.961  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.179      ;
; 0.962  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.180      ;
; 0.963  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.181      ;
; 0.963  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.181      ;
; 0.964  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.182      ;
; 0.968  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.552      ;
; 0.970  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.552      ;
; 0.987  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.569      ;
; 0.996  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.214      ;
; 0.997  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.425      ; 1.579      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIV:myclock|CLK_1hz'                                                                    ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.390 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.608      ;
; 0.393 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.611      ;
; 0.394 ; temp[1]   ; temp[0] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; temp[2]   ; temp[1] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.061      ; 0.613      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[10]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[16]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[17]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[18]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[19]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[21]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[24]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[23]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[10]|clk      ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[16]|clk      ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[17]|clk      ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[18]|clk      ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[19]|clk      ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[21]|clk      ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[24]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|CLK_1hz|clk            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[0]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[11]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[12]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[13]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[14]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[15]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[1]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[20]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[22]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[23]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[2]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[3]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[4]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[5]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[6]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[7]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[8]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[9]|clk       ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[23]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_1hz'                                                                ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]|clk                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]|clk                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]|clk                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]|clk                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]|clk                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]|clk                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]|clk                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|inclk[0] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz|q                ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|inclk[0] ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]|clk                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]|clk                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]|clk                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]|clk                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]|clk                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]|clk                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]|clk                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 7.066 ; 7.214 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 5.688 ; 5.738 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 5.705 ; 5.761 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 7.066 ; 7.214 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 5.715 ; 5.776 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 5.435 ; 5.470 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 5.436 ; 5.468 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 5.742 ; 5.768 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 5.783 ; 5.750 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 5.299 ; 5.330 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 5.540 ; 5.588 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 5.557 ; 5.611 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 6.911 ; 7.058 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 5.567 ; 5.625 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 5.299 ; 5.332 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 5.300 ; 5.330 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 5.594 ; 5.618 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 5.633 ; 5.602 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                       ;
+-------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+-------------+-----------------+-------------------------+---------------------------------------------------------------+
; 332.56 MHz  ; 250.0 MHz       ; CLOCK_50                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1426.53 MHz ; 500.0 MHz       ; CLK_DIV:myclock|CLK_1hz ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -2.007 ; -46.585       ;
; CLK_DIV:myclock|CLK_1hz ; 0.299  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.146 ; -0.146        ;
; CLK_DIV:myclock|CLK_1hz ; 0.346  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -29.000       ;
; CLK_DIV:myclock|CLK_1hz ; -1.000 ; -8.000        ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.007 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.949      ;
; -2.001 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.943      ;
; -2.000 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.942      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.963 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.904      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.944 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.885      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.937 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.878      ;
; -1.860 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.802      ;
; -1.856 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.466      ;
; -1.853 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.795      ;
; -1.838 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.779      ;
; -1.838 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.779      ;
; -1.838 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.779      ;
; -1.832 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.773      ;
; -1.832 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.773      ;
; -1.832 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.773      ;
; -1.831 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.831 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.831 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.823 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 2.432      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.791 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.732      ;
; -1.761 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.703      ;
; -1.755 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.697      ;
; -1.754 ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.696      ;
; -1.732 ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.674      ;
; -1.721 ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.331      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.714 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.655      ;
; -1.713 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.654      ;
; -1.713 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.654      ;
; -1.713 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.654      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_1hz'                                                                    ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.299 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.641      ;
; 0.304 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.636      ;
; 0.311 ; temp[2]   ; temp[1] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.629      ;
; 0.311 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.629      ;
; 0.311 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.629      ;
; 0.311 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.629      ;
; 0.311 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.629      ;
; 0.313 ; temp[1]   ; temp[0] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.055     ; 0.627      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.146 ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz ; CLOCK_50    ; 0.000        ; 2.210      ; 2.418      ;
; 0.335  ; CLK_DIV:myclock|count_1hz[24] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.546      ;
; 0.396  ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz ; CLOCK_50    ; -0.500       ; 2.210      ; 2.460      ;
; 0.415  ; CLK_DIV:myclock|count_1hz[23] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 0.945      ;
; 0.423  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 0.953      ;
; 0.442  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 0.972      ;
; 0.489  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.700      ;
; 0.490  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.701      ;
; 0.491  ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.702      ;
; 0.492  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.703      ;
; 0.492  ; CLK_DIV:myclock|count_1hz[21] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.703      ;
; 0.500  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.501  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.699      ;
; 0.502  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.503  ; CLK_DIV:myclock|count_1hz[23] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.701      ;
; 0.504  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.505  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.506  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.704      ;
; 0.506  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.704      ;
; 0.509  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.039      ;
; 0.515  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.518  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.521  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.719      ;
; 0.526  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.056      ;
; 0.526  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.056      ;
; 0.561  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.091      ;
; 0.570  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.100      ;
; 0.595  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.124      ;
; 0.604  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.134      ;
; 0.620  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.150      ;
; 0.621  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.151      ;
; 0.627  ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.068      ; 0.839      ;
; 0.646  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.844      ;
; 0.648  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.846      ;
; 0.670  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.199      ;
; 0.673  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.202      ;
; 0.691  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.220      ;
; 0.693  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.223      ;
; 0.699  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.228      ;
; 0.700  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.230      ;
; 0.705  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.235      ;
; 0.714  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.244      ;
; 0.733  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.944      ;
; 0.739  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.950      ;
; 0.741  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.952      ;
; 0.745  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.943      ;
; 0.746  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.944      ;
; 0.748  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 0.959      ;
; 0.749  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.749  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.278      ;
; 0.751  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.949      ;
; 0.754  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.754  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.755  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.953      ;
; 0.758  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.956      ;
; 0.759  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.288      ;
; 0.760  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.958      ;
; 0.761  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.762  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.960      ;
; 0.762  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.960      ;
; 0.766  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.295      ;
; 0.767  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.965      ;
; 0.769  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.298      ;
; 0.775  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.304      ;
; 0.789  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.319      ;
; 0.795  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.324      ;
; 0.797  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.327      ;
; 0.798  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.328      ;
; 0.813  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.343      ;
; 0.814  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.344      ;
; 0.822  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 1.033      ;
; 0.825  ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 1.036      ;
; 0.831  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.360      ;
; 0.833  ; CLK_DIV:myclock|count_1hz[21] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 1.044      ;
; 0.834  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.032      ;
; 0.835  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.033      ;
; 0.835  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 1.046      ;
; 0.837  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.067      ; 1.048      ;
; 0.838  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.036      ;
; 0.842  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.040      ;
; 0.845  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.374      ;
; 0.845  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.043      ;
; 0.847  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.045      ;
; 0.849  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.047      ;
; 0.849  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.379      ;
; 0.850  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.048      ;
; 0.850  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.048      ;
; 0.851  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.049      ;
; 0.851  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.049      ;
; 0.854  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.052      ;
; 0.855  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.384      ;
; 0.856  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.054      ;
; 0.857  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.055      ;
; 0.857  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.055      ;
; 0.858  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.388      ;
; 0.865  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.394      ;
; 0.871  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.385      ; 1.400      ;
; 0.885  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.415      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_1hz'                                                                     ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.346 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.545      ;
; 0.350 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.549      ;
; 0.357 ; temp[1]   ; temp[0] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; temp[2]   ; temp[1] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.055      ; 0.557      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[16]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[17]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[18]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[19]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[21]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[24]  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[10]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[23]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[16]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[17]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[18]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[19]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[21]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[24]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[10]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|CLK_1hz|clk            ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[12]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[13]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[14]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[15]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[20]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[22]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[23]|clk      ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[0]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[11]|clk      ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[1]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[2]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[3]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[4]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[5]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[6]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[7]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[8]|clk       ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[9]|clk       ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_1hz'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]|clk                      ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|outclk   ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]|clk                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]|clk                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]|clk                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]|clk                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]|clk                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]|clk                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]|clk                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 6.727 ; 6.835 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 5.351 ; 5.366 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 5.366 ; 5.392 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 6.727 ; 6.835 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 5.376 ; 5.403 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 5.119 ; 5.136 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 5.121 ; 5.134 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 5.401 ; 5.415 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 5.430 ; 5.406 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 4.995 ; 5.009 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 5.217 ; 5.231 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 5.232 ; 5.256 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 6.586 ; 6.694 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 5.241 ; 5.267 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 4.995 ; 5.010 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 4.996 ; 5.009 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 5.266 ; 5.279 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 5.294 ; 5.271 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.919 ; -19.418       ;
; CLK_DIV:myclock|CLK_1hz ; 0.564  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.162 ; -0.162        ;
; CLK_DIV:myclock|CLK_1hz ; 0.204  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -30.673       ;
; CLK_DIV:myclock|CLK_1hz ; -1.000 ; -8.000        ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.919 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.874      ;
; -0.914 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.869      ;
; -0.913 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.868      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.849 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.801      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.844 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.796      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.795      ;
; -0.821 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.776      ;
; -0.816 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.771      ;
; -0.807 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.229     ; 1.565      ;
; -0.774 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.728      ;
; -0.774 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.728      ;
; -0.774 ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.728      ;
; -0.769 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.723      ;
; -0.769 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.723      ;
; -0.769 ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.723      ;
; -0.768 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.723      ;
; -0.768 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.722      ;
; -0.768 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.722      ;
; -0.768 ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.722      ;
; -0.763 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.718      ;
; -0.760 ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.715      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.751 ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.703      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.746 ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.698      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.492      ;
; -0.737 ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.692      ;
; -0.708 ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.464      ;
; -0.702 ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|CLK_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.458      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.650      ;
; -0.693 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.645      ;
; -0.693 ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.645      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_1hz'                                                                    ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.564 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.386      ;
; 0.565 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.385      ;
; 0.565 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.385      ;
; 0.566 ; temp[1]   ; temp[0] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.384      ;
; 0.566 ; temp[2]   ; temp[1] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.384      ;
; 0.566 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.384      ;
; 0.567 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.383      ;
; 0.571 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 1.000        ; -0.037     ; 0.379      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.162 ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz ; CLOCK_50    ; 0.000        ; 1.396      ; 1.453      ;
; 0.198  ; CLK_DIV:myclock|count_1hz[24] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.325      ;
; 0.252  ; CLK_DIV:myclock|count_1hz[23] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.568      ;
; 0.263  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.579      ;
; 0.273  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.589      ;
; 0.291  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.418      ;
; 0.292  ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.292  ; CLK_DIV:myclock|count_1hz[21] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.293  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.420      ;
; 0.298  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.417      ;
; 0.299  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; CLK_DIV:myclock|count_1hz[23] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.302  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.421      ;
; 0.307  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.309  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.312  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.431      ;
; 0.317  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.633      ;
; 0.324  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.640      ;
; 0.330  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.646      ;
; 0.332  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.648      ;
; 0.338  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.654      ;
; 0.342  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.658      ;
; 0.365  ; CLK_DIV:myclock|count_1hz[10] ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.492      ;
; 0.372  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.491      ;
; 0.374  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.493      ;
; 0.380  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.698      ;
; 0.391  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.707      ;
; 0.396  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.712      ;
; 0.405  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.721      ;
; 0.406  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.722      ;
; 0.408  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.724      ;
; 0.414  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.730      ;
; 0.437  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.753      ;
; 0.440  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.567      ;
; 0.443  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.761      ;
; 0.446  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.764      ;
; 0.448  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.448  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.449  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.576      ;
; 0.449  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.568      ;
; 0.450  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.766      ;
; 0.451  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.578      ;
; 0.454  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.581      ;
; 0.456  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.457  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.458  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.458  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.460  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.579      ;
; 0.461  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.580      ;
; 0.461  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.777      ;
; 0.461  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.580      ;
; 0.462  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.463  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.582      ;
; 0.467  ; CLK_DIV:myclock|count_1hz[22] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.586      ;
; 0.469  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.785      ;
; 0.471  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.787      ;
; 0.472  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.788      ;
; 0.477  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.793      ;
; 0.480  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.796      ;
; 0.500  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.816      ;
; 0.500  ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz       ; CLK_DIV:myclock|CLK_1hz ; CLOCK_50    ; -0.500       ; 1.396      ; 1.615      ;
; 0.503  ; CLK_DIV:myclock|count_1hz[14] ; CLK_DIV:myclock|count_1hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.819      ;
; 0.503  ; CLK_DIV:myclock|count_1hz[17] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.630      ;
; 0.504  ; CLK_DIV:myclock|count_1hz[19] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.631      ;
; 0.507  ; CLK_DIV:myclock|count_1hz[21] ; CLK_DIV:myclock|count_1hz[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.634      ;
; 0.509  ; CLK_DIV:myclock|count_1hz[11] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.827      ;
; 0.511  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.630      ;
; 0.511  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.630      ;
; 0.512  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.631      ;
; 0.513  ; CLK_DIV:myclock|count_1hz[7]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.831      ;
; 0.514  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.633      ;
; 0.515  ; CLK_DIV:myclock|count_1hz[1]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.831      ;
; 0.515  ; CLK_DIV:myclock|count_1hz[3]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.634      ;
; 0.515  ; CLK_DIV:myclock|count_1hz[18] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.642      ;
; 0.517  ; CLK_DIV:myclock|count_1hz[16] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.043      ; 0.644      ;
; 0.519  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.638      ;
; 0.520  ; CLK_DIV:myclock|count_1hz[9]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.838      ;
; 0.522  ; CLK_DIV:myclock|count_1hz[5]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.641      ;
; 0.523  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.642      ;
; 0.524  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.643      ;
; 0.524  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.643      ;
; 0.525  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.644      ;
; 0.526  ; CLK_DIV:myclock|count_1hz[20] ; CLK_DIV:myclock|count_1hz[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.645      ;
; 0.526  ; CLK_DIV:myclock|count_1hz[6]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.844      ;
; 0.526  ; CLK_DIV:myclock|count_1hz[2]  ; CLK_DIV:myclock|count_1hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.645      ;
; 0.527  ; CLK_DIV:myclock|count_1hz[4]  ; CLK_DIV:myclock|count_1hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.646      ;
; 0.528  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.647      ;
; 0.529  ; CLK_DIV:myclock|count_1hz[0]  ; CLK_DIV:myclock|count_1hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.845      ;
; 0.532  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.651      ;
; 0.534  ; CLK_DIV:myclock|count_1hz[8]  ; CLK_DIV:myclock|count_1hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.234      ; 0.852      ;
; 0.535  ; CLK_DIV:myclock|count_1hz[12] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.851      ;
; 0.537  ; CLK_DIV:myclock|count_1hz[15] ; CLK_DIV:myclock|count_1hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.853      ;
; 0.543  ; CLK_DIV:myclock|count_1hz[13] ; CLK_DIV:myclock|count_1hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.859      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_1hz'                                                                     ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+
; 0.204 ; temp[1]   ; temp[0] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; temp[2]   ; temp[1] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; temp[3]   ; temp[2] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; temp[4]   ; temp[3] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; temp[5]   ; temp[4] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; temp[6]   ; temp[5] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; temp[0]   ; temp[7] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.328      ;
; 0.211 ; temp[7]   ; temp[6] ; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 0.000        ; 0.037      ; 0.332      ;
+-------+-----------+---------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[16]  ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[17]  ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[18]  ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[19]  ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[21]  ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[24]  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[10]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[20]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[22]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[23]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[16]|clk      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[17]|clk      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[18]|clk      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[19]|clk      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[21]|clk      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[24]|clk      ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[10]|clk      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|CLK_1hz|clk            ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[12]|clk      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[13]|clk      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[14]|clk      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[15]|clk      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[20]|clk      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[22]|clk      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[23]|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[0]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[11]|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[1]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[2]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[3]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[4]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[5]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[6]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[7]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[8]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_1hz[9]|clk       ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i               ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[0]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[11]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[1]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[2]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[3]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[4]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[5]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[6]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[7]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[8]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[9]   ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_1hz        ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[12]  ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[13]  ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[14]  ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_1hz[15]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_1hz'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]                          ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]                          ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]|clk                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]|clk                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]|clk                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]|clk                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]|clk                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]|clk                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]|clk                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]|clk                      ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|inclk[0] ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz|q                ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|inclk[0] ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; myclock|CLK_1hz~clkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[0]|clk                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[1]|clk                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[2]|clk                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[3]|clk                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[4]|clk                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[5]|clk                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[6]|clk                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_1hz ; Rise       ; temp[7]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 4.353 ; 4.552 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 3.448 ; 3.489 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 3.466 ; 3.507 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 4.353 ; 4.552 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 3.469 ; 3.513 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 3.305 ; 3.327 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 3.305 ; 3.326 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 3.491 ; 3.525 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 3.541 ; 3.499 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 3.225 ; 3.245 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 3.362 ; 3.400 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 3.379 ; 3.417 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 4.264 ; 4.459 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 3.382 ; 3.424 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 3.225 ; 3.245 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 3.225 ; 3.245 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 3.404 ; 3.436 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 3.452 ; 3.412 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack         ; -2.370  ; -0.162 ; N/A      ; N/A     ; -3.000              ;
;  CLK_DIV:myclock|CLK_1hz ; 0.221   ; 0.204  ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                ; -2.370  ; -0.162 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS          ; -54.866 ; -0.162 ; 0.0      ; 0.0     ; -38.673             ;
;  CLK_DIV:myclock|CLK_1hz ; 0.000   ; 0.000  ; N/A      ; N/A     ; -8.000              ;
;  CLOCK_50                ; -54.866 ; -0.162 ; N/A      ; N/A     ; -30.673             ;
+--------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 7.066 ; 7.214 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 5.688 ; 5.738 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 5.705 ; 5.761 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 7.066 ; 7.214 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 5.715 ; 5.776 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 5.435 ; 5.470 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 5.436 ; 5.468 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 5.742 ; 5.768 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 5.783 ; 5.750 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_1hz ; 3.225 ; 3.245 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_1hz ; 3.362 ; 3.400 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_1hz ; 3.379 ; 3.417 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_1hz ; 4.264 ; 4.459 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_1hz ; 3.382 ; 3.424 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_1hz ; 3.225 ; 3.245 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_1hz ; 3.225 ; 3.245 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_1hz ; 3.404 ; 3.436 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_1hz ; 3.452 ; 3.412 ; Rise       ; CLK_DIV:myclock|CLK_1hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 8        ; 0        ; 0        ; 0        ;
; CLK_DIV:myclock|CLK_1hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 975      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK_DIV:myclock|CLK_1hz ; CLK_DIV:myclock|CLK_1hz ; 8        ; 0        ; 0        ; 0        ;
; CLK_DIV:myclock|CLK_1hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 975      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Apr 19 17:38:14 2024
Info: Command: quartus_sta Lab7_1 -c Lab7_1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab7_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name CLK_DIV:myclock|CLK_1hz CLK_DIV:myclock|CLK_1hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.370             -54.866 CLOCK_50 
    Info (332119):     0.221               0.000 CLK_DIV:myclock|CLK_1hz 
Info (332146): Worst-case hold slack is -0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.145              -0.145 CLOCK_50 
    Info (332119):     0.390               0.000 CLK_DIV:myclock|CLK_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.000 CLOCK_50 
    Info (332119):    -1.000              -8.000 CLK_DIV:myclock|CLK_1hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.007             -46.585 CLOCK_50 
    Info (332119):     0.299               0.000 CLK_DIV:myclock|CLK_1hz 
Info (332146): Worst-case hold slack is -0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.146              -0.146 CLOCK_50 
    Info (332119):     0.346               0.000 CLK_DIV:myclock|CLK_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.000 CLOCK_50 
    Info (332119):    -1.000              -8.000 CLK_DIV:myclock|CLK_1hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.919             -19.418 CLOCK_50 
    Info (332119):     0.564               0.000 CLK_DIV:myclock|CLK_1hz 
Info (332146): Worst-case hold slack is -0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.162              -0.162 CLOCK_50 
    Info (332119):     0.204               0.000 CLK_DIV:myclock|CLK_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.673 CLOCK_50 
    Info (332119):    -1.000              -8.000 CLK_DIV:myclock|CLK_1hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Fri Apr 19 17:38:15 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


