  // ejercicio de estilo estructural
  library IEEE;
  use IEEE.std_logic_ll64.all;

  entity ejercicio is
      port(
          A,B,C: IN std_logic;
          F: out std_logic
      );
  end ejercicio;

  use work.gates.all;

  architecture estiloestructural of ejercicio is
  signal x: bit_vector (0 to 2);
  begin 
    U0: and2 port map (B, C, x(0)));
    U1: and2 port map (C, A, x(1)));
    U2: and2 port map (A, B, x(2)));
    U3: or3 port map (x(0), x(1), x(2)); 
  end estiloestructural;

