
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: define.sv
Parsing Verilog input from `define.sv' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: top_formal.sv
Parsing formal Verilog input from `top_formal.sv' to AST representation.
Generating RTLIL representation for module `\top_formal'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: nerv_wrapper.sv
Parsing formal Verilog input from `nerv_wrapper.sv' to AST representation.
Generating RTLIL representation for module `\nerv_extended_wrapper'.
Warning: wire '\exception_pc' is assigned in a block at nerv_wrapper.sv:473.19-475.56.
Warning: wire '\exception_pc' is assigned in a block at nerv_wrapper.sv:476.22-476.42.
Warning: Replacing memory \shadow_regfile with list of registers. See nerv_wrapper.sv:307
nerv_wrapper.sv:411: Warning: Identifier `\uut.rvfi_csr_medeleg_rdata' is implicitly declared.
nerv_wrapper.sv:412: Warning: Identifier `\uut.rvfi_csr_mideleg_rdata' is implicitly declared.
nerv_wrapper.sv:427: Warning: Identifier `\uut.rvfi_trap' is implicitly declared.
nerv_wrapper.sv:427: Warning: Identifier `\uut.rvfi_csr_mcause_rdata' is implicitly declared.
nerv_wrapper.sv:427: Warning: Range select out of bounds on signal `\uut.rvfi_csr_mcause_rdata': Setting result bit to undef.
nerv_wrapper.sv:431: Warning: Identifier `\uut.irq_num' is implicitly declared.
nerv_wrapper.sv:432: Warning: Range select [4:0] out of bounds on signal `\uut.irq_num': Setting all 5 result bits to undef.
nerv_wrapper.sv:440: Warning: Identifier `\uut.rvfi_csr_cycle_rdata' is implicitly declared.
nerv_wrapper.sv:441: Warning: Identifier `\uut.rvfi_csr_scounteren_rdata' is implicitly declared.
nerv_wrapper.sv:442: Warning: Identifier `\uut.rvfi_csr_scause_rdata' is implicitly declared.
nerv_wrapper.sv:443: Warning: Identifier `\uut.rvfi_csr_stvec_rdata' is implicitly declared.
nerv_wrapper.sv:444: Warning: Identifier `\uut.rvfi_csr_sepc_rdata' is implicitly declared.
nerv_wrapper.sv:445: Warning: Identifier `\uut.rvfi_csr_stval_rdata' is implicitly declared.
nerv_wrapper.sv:446: Warning: Identifier `\uut.rvfi_csr_sscratch_rdata' is implicitly declared.
nerv_wrapper.sv:447: Warning: Identifier `\uut.rvfi_csr_satp_rdata' is implicitly declared.
nerv_wrapper.sv:448: Warning: Identifier `\uut.rvfi_csr_pmpcfg0_rdata' is implicitly declared.
nerv_wrapper.sv:449: Warning: Identifier `\uut.rvfi_csr_pmpcfg1_rdata' is implicitly declared.
nerv_wrapper.sv:450: Warning: Identifier `\uut.rvfi_csr_pmpcfg2_rdata' is implicitly declared.
nerv_wrapper.sv:451: Warning: Identifier `\uut.rvfi_csr_pmpcfg3_rdata' is implicitly declared.
nerv_wrapper.sv:452: Warning: Identifier `\uut.rvfi_csr_pmpaddr0_rdata' is implicitly declared.
nerv_wrapper.sv:453: Warning: Identifier `\uut.rvfi_csr_pmpaddr1_rdata' is implicitly declared.
nerv_wrapper.sv:454: Warning: Identifier `\uut.rvfi_csr_pmpaddr2_rdata' is implicitly declared.
nerv_wrapper.sv:455: Warning: Identifier `\uut.rvfi_csr_pmpaddr3_rdata' is implicitly declared.
nerv_wrapper.sv:468: Warning: Range select out of bounds on signal `\uut.rvfi_csr_mcause_rdata': Setting result bit to undef.
nerv_wrapper.sv:474: Warning: Identifier `\uut.rvfi_pc_rdata' is implicitly declared.
nerv_wrapper.sv:475: Warning: Identifier `\uut.rvfi_csr_mepc_rdata' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: nerv.sv
Parsing Verilog input from `nerv.sv' to AST representation.
Generating RTLIL representation for module `\nerv'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: CheckerWrapper.sv
Parsing formal Verilog input from `CheckerWrapper.sv' to AST representation.
Generating RTLIL representation for module `\RiscvTrans'.
Generating RTLIL representation for module `\RiscvCore'.
Generating RTLIL representation for module `\CheckerWithResult'.
Generating RTLIL representation for module `\CheckerWrapper'.
Successfully finished Verilog frontend.

6. Executing PREP pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv

6.1.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Removed 0 unused modules.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.
Warning: Resizing cell port top_formal.checker_inst.io_mem_write_memWidth from 7 bits to 6 bits.
Warning: Resizing cell port top_formal.checker_inst.io_mem_read_memWidth from 7 bits to 6 bits.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `CheckerWithResult.$proc$CheckerWrapper.sv:8078$6878'.
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 70 switch rules as full_case in process $proc$CheckerWrapper.sv:6833$6582 in module RiscvCore.
Marked 3 switch rules as full_case in process $proc$nerv.sv:1116$1119 in module nerv.
Marked 1 switch rules as full_case in process $proc$nerv.sv:1105$1116 in module nerv.
Marked 93 switch rules as full_case in process $proc$nerv.sv:655$726 in module nerv.
Marked 19 switch rules as full_case in process $proc$nerv.sv:632$725 in module nerv.
Marked 1 switch rules as full_case in process $proc$nerv_wrapper.sv:0$361 in module nerv_extended_wrapper.
Marked 1 switch rules as full_case in process $proc$nerv_wrapper.sv:0$356 in module nerv_extended_wrapper.
Marked 1 switch rules as full_case in process $proc$nerv_wrapper.sv:471$354 in module nerv_extended_wrapper.
Marked 2 switch rules as full_case in process $proc$nerv_wrapper.sv:422$350 in module nerv_extended_wrapper.
Marked 3 switch rules as full_case in process $proc$nerv_wrapper.sv:303$206 in module nerv_extended_wrapper.
Marked 1 switch rules as full_case in process $proc$nerv_wrapper.sv:289$202 in module nerv_extended_wrapper.
Marked 1 switch rules as full_case in process $proc$nerv_wrapper.sv:262$194 in module nerv_extended_wrapper.
Marked 3 switch rules as full_case in process $proc$nerv_wrapper.sv:198$112 in module nerv_extended_wrapper.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 72 redundant assignments.
Promoted 379 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
  Set init value: \csr_mstatus = 0
  Set init value: \csr_misa = 1074794752
  Set init value: \csr_mvendorid = 0
  Set init value: \csr_marchid = 0
  Set init value: \csr_mimpid = 0
  Set init value: \csr_mhartid = 0
  Set init value: \csr_mtvec = 0
  Set init value: \csr_mscratch = 0
  Set init value: \csr_mepc = 32'11111111111111111111111111111111
  Set init value: \csr_mtval = 0
  Set init value: \csr_mip = 0
  Set init value: \csr_mie = 0
  Set init value: \csr_mcounteren = 0
  Set init value: \i = 32

6.2.5. Executing PROC_ARST pass (detect async resets in processes).

6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~284 debug messages>

6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\CheckerWithResult.$proc$CheckerWrapper.sv:8831$6879'.
     1/59: $assert$CheckerWrapper.sv:9066$7053_EN
     2/59: $assert$CheckerWrapper.sv:9062$7050_EN
     3/59: $assert$CheckerWrapper.sv:9058$7047_EN
     4/59: $assert$CheckerWrapper.sv:9054$7044_EN
     5/59: $assert$CheckerWrapper.sv:9050$7042_EN
     6/59: $assert$CheckerWrapper.sv:9046$7039_EN
     7/59: $assert$CheckerWrapper.sv:9042$7036_EN
     8/59: $assert$CheckerWrapper.sv:9038$7033_EN
     9/59: $assert$CheckerWrapper.sv:9034$7030_EN
    10/59: $assert$CheckerWrapper.sv:9030$7027_EN
    11/59: $assert$CheckerWrapper.sv:9026$7024_EN
    12/59: $assert$CheckerWrapper.sv:9022$7021_EN
    13/59: $assert$CheckerWrapper.sv:9018$7018_EN
    14/59: $assert$CheckerWrapper.sv:9014$7015_EN
    15/59: $assert$CheckerWrapper.sv:9010$7012_EN
    16/59: $assert$CheckerWrapper.sv:9006$7009_EN
    17/59: $assert$CheckerWrapper.sv:9002$7006_EN
    18/59: $assert$CheckerWrapper.sv:8998$7003_EN
    19/59: $assert$CheckerWrapper.sv:8994$7000_EN
    20/59: $assert$CheckerWrapper.sv:8990$6997_EN
    21/59: $assert$CheckerWrapper.sv:8986$6994_EN
    22/59: $assert$CheckerWrapper.sv:8982$6991_EN
    23/59: $assert$CheckerWrapper.sv:8978$6988_EN
    24/59: $assert$CheckerWrapper.sv:8974$6985_EN
    25/59: $assert$CheckerWrapper.sv:8970$6982_EN
    26/59: $assert$CheckerWrapper.sv:8966$6979_EN
    27/59: $assert$CheckerWrapper.sv:8962$6976_EN
    28/59: $assert$CheckerWrapper.sv:8958$6973_EN
    29/59: $assert$CheckerWrapper.sv:8954$6970_EN
    30/59: $assert$CheckerWrapper.sv:8950$6967_EN
    31/59: $assert$CheckerWrapper.sv:8946$6964_EN
    32/59: $assert$CheckerWrapper.sv:8942$6961_EN
    33/59: $assert$CheckerWrapper.sv:8938$6958_EN
    34/59: $assert$CheckerWrapper.sv:8934$6955_EN
    35/59: $assert$CheckerWrapper.sv:8930$6952_EN
    36/59: $assert$CheckerWrapper.sv:8926$6949_EN
    37/59: $assert$CheckerWrapper.sv:8922$6946_EN
    38/59: $assert$CheckerWrapper.sv:8918$6943_EN
    39/59: $assert$CheckerWrapper.sv:8914$6940_EN
    40/59: $assert$CheckerWrapper.sv:8910$6937_EN
    41/59: $assert$CheckerWrapper.sv:8906$6934_EN
    42/59: $assert$CheckerWrapper.sv:8902$6931_EN
    43/59: $assert$CheckerWrapper.sv:8898$6928_EN
    44/59: $assert$CheckerWrapper.sv:8894$6925_EN
    45/59: $assert$CheckerWrapper.sv:8890$6922_EN
    46/59: $assert$CheckerWrapper.sv:8886$6919_EN
    47/59: $assert$CheckerWrapper.sv:8882$6916_EN
    48/59: $assert$CheckerWrapper.sv:8878$6913_EN
    49/59: $assert$CheckerWrapper.sv:8874$6910_EN
    50/59: $assert$CheckerWrapper.sv:8870$6907_EN
    51/59: $assert$CheckerWrapper.sv:8866$6904_EN
    52/59: $assert$CheckerWrapper.sv:8862$6901_EN
    53/59: $assert$CheckerWrapper.sv:8858$6898_EN
    54/59: $assert$CheckerWrapper.sv:8854$6895_EN
    55/59: $assert$CheckerWrapper.sv:8850$6892_EN
    56/59: $assert$CheckerWrapper.sv:8846$6889_EN
    57/59: $assert$CheckerWrapper.sv:8842$6887_EN
    58/59: $assert$CheckerWrapper.sv:8838$6884_EN
    59/59: $assert$CheckerWrapper.sv:8834$6881_EN
Creating decoders for process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
     1/70: $0\state_internal_privilegeMode[1:0]
     2/70: $0\state_csr_ILEN[7:0]
     3/70: $0\state_csr_IALIGN[7:0]
     4/70: $0\state_csr_MXLEN[7:0]
     5/70: $0\state_csr_pmpaddr3[31:0]
     6/70: $0\state_csr_pmpaddr2[31:0]
     7/70: $0\state_csr_pmpaddr1[31:0]
     8/70: $0\state_csr_pmpaddr0[31:0]
     9/70: $0\state_csr_pmpcfg3[31:0]
    10/70: $0\state_csr_pmpcfg2[31:0]
    11/70: $0\state_csr_pmpcfg1[31:0]
    12/70: $0\state_csr_pmpcfg0[31:0]
    13/70: $0\state_csr_satp[31:0]
    14/70: $0\state_csr_sscratch[31:0]
    15/70: $0\state_csr_stval[31:0]
    16/70: $0\state_csr_sepc[31:0]
    17/70: $0\state_csr_stvec[31:0]
    18/70: $0\state_csr_scause[31:0]
    19/70: $0\state_csr_scounteren[31:0]
    20/70: $0\state_csr_cycle[31:0]
    21/70: $0\state_csr_mtval[31:0]
    22/70: $0\state_csr_mcause[31:0]
    23/70: $0\state_csr_mepc[31:0]
    24/70: $0\state_csr_mie[31:0]
    25/70: $0\state_csr_mip[31:0]
    26/70: $0\state_csr_mideleg[31:0]
    27/70: $0\state_csr_medeleg[31:0]
    28/70: $0\state_csr_mcounteren[31:0]
    29/70: $0\state_csr_mtvec[31:0]
    30/70: $0\state_csr_mscratch[31:0]
    31/70: $0\state_csr_mstatush[31:0]
    32/70: $0\state_csr_mstatus[31:0]
    33/70: $0\state_csr_mhartid[31:0]
    34/70: $0\state_csr_mimpid[31:0]
    35/70: $0\state_csr_marchid[31:0]
    36/70: $0\state_csr_mvendorid[31:0]
    37/70: $0\state_csr_misa[31:0]
    38/70: $0\state_pc[31:0]
    39/70: $0\state_reg_31[31:0]
    40/70: $0\state_reg_30[31:0]
    41/70: $0\state_reg_29[31:0]
    42/70: $0\state_reg_28[31:0]
    43/70: $0\state_reg_27[31:0]
    44/70: $0\state_reg_26[31:0]
    45/70: $0\state_reg_25[31:0]
    46/70: $0\state_reg_24[31:0]
    47/70: $0\state_reg_23[31:0]
    48/70: $0\state_reg_22[31:0]
    49/70: $0\state_reg_21[31:0]
    50/70: $0\state_reg_20[31:0]
    51/70: $0\state_reg_19[31:0]
    52/70: $0\state_reg_18[31:0]
    53/70: $0\state_reg_17[31:0]
    54/70: $0\state_reg_16[31:0]
    55/70: $0\state_reg_15[31:0]
    56/70: $0\state_reg_14[31:0]
    57/70: $0\state_reg_13[31:0]
    58/70: $0\state_reg_12[31:0]
    59/70: $0\state_reg_11[31:0]
    60/70: $0\state_reg_10[31:0]
    61/70: $0\state_reg_9[31:0]
    62/70: $0\state_reg_8[31:0]
    63/70: $0\state_reg_7[31:0]
    64/70: $0\state_reg_6[31:0]
    65/70: $0\state_reg_5[31:0]
    66/70: $0\state_reg_4[31:0]
    67/70: $0\state_reg_3[31:0]
    68/70: $0\state_reg_2[31:0]
    69/70: $0\state_reg_1[31:0]
    70/70: $0\state_reg_0[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:1116$1119'.
     1/462: $1$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1127
     2/462: $1$memwr$\regfile$nerv.sv:1123$438_DATA[31:0]$1126
     3/462: $1$memwr$\regfile$nerv.sv:1123$438_ADDR[4:0]$1125
     4/462: $0\rvfi_valid[0:0]
     5/462: $0\pc[31:0]
     6/462: $0\next_rvfi_intr[0:0]
     7/462: $0\rvfi_mem_wdata[31:0]
     8/462: $0\rvfi_mem_rdata[31:0]
     9/462: $0\rvfi_mem_addr[31:0]
    10/462: $0\rvfi_csr_custom_ro_wdata[31:0]
    11/462: $0\rvfi_csr_custom_ro_rdata[31:0]
    12/462: $0\rvfi_csr_custom_ro_wmask[31:0]
    13/462: $0\rvfi_csr_custom_ro_rmask[31:0]
    14/462: $0\rvfi_csr_custom_wdata[31:0]
    15/462: $0\rvfi_csr_custom_rdata[31:0]
    16/462: $0\rvfi_csr_custom_wmask[31:0]
    17/462: $0\rvfi_csr_custom_rmask[31:0]
    18/462: $0\rvfi_csr_mhpmevent31_wdata[31:0]
    19/462: $0\rvfi_csr_mhpmevent31_rdata[31:0]
    20/462: $0\rvfi_csr_mhpmevent31_wmask[31:0]
    21/462: $0\rvfi_csr_mhpmevent31_rmask[31:0]
    22/462: $0\rvfi_csr_mhpmevent30_wdata[31:0]
    23/462: $0\rvfi_csr_mhpmevent30_rdata[31:0]
    24/462: $0\rvfi_csr_mhpmevent30_wmask[31:0]
    25/462: $0\rvfi_csr_mhpmevent30_rmask[31:0]
    26/462: $0\rvfi_csr_mhpmevent29_wdata[31:0]
    27/462: $0\rvfi_csr_mhpmevent29_rdata[31:0]
    28/462: $0\rvfi_csr_mhpmevent29_wmask[31:0]
    29/462: $0\rvfi_csr_mhpmevent29_rmask[31:0]
    30/462: $0\rvfi_csr_mhpmevent28_wdata[31:0]
    31/462: $0\rvfi_csr_mhpmevent28_rdata[31:0]
    32/462: $0\rvfi_csr_mhpmevent28_wmask[31:0]
    33/462: $0\rvfi_csr_mhpmevent28_rmask[31:0]
    34/462: $0\rvfi_csr_mhpmevent27_wdata[31:0]
    35/462: $0\rvfi_csr_mhpmevent27_rdata[31:0]
    36/462: $0\rvfi_csr_mhpmevent27_wmask[31:0]
    37/462: $0\rvfi_csr_mhpmevent27_rmask[31:0]
    38/462: $0\rvfi_csr_mhpmevent26_wdata[31:0]
    39/462: $0\rvfi_csr_mhpmevent26_rdata[31:0]
    40/462: $0\rvfi_csr_mhpmevent26_wmask[31:0]
    41/462: $0\rvfi_csr_mhpmevent26_rmask[31:0]
    42/462: $0\rvfi_csr_mhpmevent25_wdata[31:0]
    43/462: $0\rvfi_csr_mhpmevent25_rdata[31:0]
    44/462: $0\rvfi_csr_mhpmevent25_wmask[31:0]
    45/462: $0\rvfi_csr_mhpmevent25_rmask[31:0]
    46/462: $0\rvfi_csr_mhpmevent24_wdata[31:0]
    47/462: $0\rvfi_csr_mhpmevent24_rdata[31:0]
    48/462: $0\rvfi_csr_mhpmevent24_wmask[31:0]
    49/462: $0\rvfi_csr_mhpmevent24_rmask[31:0]
    50/462: $0\rvfi_csr_mhpmevent23_wdata[31:0]
    51/462: $0\rvfi_csr_mhpmevent23_rdata[31:0]
    52/462: $0\rvfi_csr_mhpmevent23_wmask[31:0]
    53/462: $0\rvfi_csr_mhpmevent23_rmask[31:0]
    54/462: $0\rvfi_csr_mhpmevent22_wdata[31:0]
    55/462: $0\rvfi_csr_mhpmevent22_rdata[31:0]
    56/462: $0\rvfi_csr_mhpmevent22_wmask[31:0]
    57/462: $0\rvfi_csr_mhpmevent22_rmask[31:0]
    58/462: $0\rvfi_csr_mhpmevent21_wdata[31:0]
    59/462: $0\rvfi_csr_mhpmevent21_rdata[31:0]
    60/462: $0\rvfi_csr_mhpmevent21_wmask[31:0]
    61/462: $0\rvfi_csr_mhpmevent21_rmask[31:0]
    62/462: $0\rvfi_csr_mhpmevent20_wdata[31:0]
    63/462: $0\rvfi_csr_mhpmevent20_rdata[31:0]
    64/462: $0\rvfi_csr_mhpmevent20_wmask[31:0]
    65/462: $0\rvfi_csr_mhpmevent20_rmask[31:0]
    66/462: $0\rvfi_csr_mhpmevent19_wdata[31:0]
    67/462: $0\rvfi_csr_mhpmevent19_rdata[31:0]
    68/462: $0\rvfi_csr_mhpmevent19_wmask[31:0]
    69/462: $0\rvfi_csr_mhpmevent19_rmask[31:0]
    70/462: $0\rvfi_csr_mhpmevent18_wdata[31:0]
    71/462: $0\rvfi_csr_mhpmevent18_rdata[31:0]
    72/462: $0\rvfi_csr_mhpmevent18_wmask[31:0]
    73/462: $0\rvfi_csr_mhpmevent18_rmask[31:0]
    74/462: $0\rvfi_csr_mhpmevent17_wdata[31:0]
    75/462: $0\rvfi_csr_mhpmevent17_rdata[31:0]
    76/462: $0\rvfi_csr_mhpmevent17_wmask[31:0]
    77/462: $0\rvfi_csr_mhpmevent17_rmask[31:0]
    78/462: $0\rvfi_csr_mhpmevent16_wdata[31:0]
    79/462: $0\rvfi_csr_mhpmevent16_rdata[31:0]
    80/462: $0\rvfi_csr_mhpmevent16_wmask[31:0]
    81/462: $0\rvfi_csr_mhpmevent16_rmask[31:0]
    82/462: $0\rvfi_csr_mhpmevent15_wdata[31:0]
    83/462: $0\rvfi_csr_mhpmevent15_rdata[31:0]
    84/462: $0\rvfi_csr_mhpmevent15_wmask[31:0]
    85/462: $0\rvfi_csr_mhpmevent15_rmask[31:0]
    86/462: $0\rvfi_csr_mhpmevent14_wdata[31:0]
    87/462: $0\rvfi_csr_mhpmevent14_rdata[31:0]
    88/462: $0\rvfi_csr_mhpmevent14_wmask[31:0]
    89/462: $0\rvfi_csr_mhpmevent14_rmask[31:0]
    90/462: $0\rvfi_csr_mhpmevent13_wdata[31:0]
    91/462: $0\rvfi_csr_mhpmevent13_rdata[31:0]
    92/462: $0\rvfi_csr_mhpmevent13_wmask[31:0]
    93/462: $0\rvfi_csr_mhpmevent13_rmask[31:0]
    94/462: $0\rvfi_csr_mhpmevent12_wdata[31:0]
    95/462: $0\rvfi_csr_mhpmevent12_rdata[31:0]
    96/462: $0\rvfi_csr_mhpmevent12_wmask[31:0]
    97/462: $0\rvfi_csr_mhpmevent12_rmask[31:0]
    98/462: $0\rvfi_csr_mhpmevent11_wdata[31:0]
    99/462: $0\rvfi_csr_mhpmevent11_rdata[31:0]
   100/462: $0\rvfi_csr_mhpmevent11_wmask[31:0]
   101/462: $0\rvfi_csr_mhpmevent11_rmask[31:0]
   102/462: $0\rvfi_csr_mhpmevent10_wdata[31:0]
   103/462: $0\rvfi_csr_mhpmevent10_rdata[31:0]
   104/462: $0\rvfi_csr_mhpmevent10_wmask[31:0]
   105/462: $0\rvfi_csr_mhpmevent10_rmask[31:0]
   106/462: $0\rvfi_csr_mhpmevent9_wdata[31:0]
   107/462: $0\rvfi_csr_mhpmevent9_rdata[31:0]
   108/462: $0\rvfi_csr_mhpmevent9_wmask[31:0]
   109/462: $0\rvfi_csr_mhpmevent9_rmask[31:0]
   110/462: $0\rvfi_csr_mhpmevent8_wdata[31:0]
   111/462: $0\rvfi_csr_mhpmevent8_rdata[31:0]
   112/462: $0\rvfi_csr_mhpmevent8_wmask[31:0]
   113/462: $0\rvfi_csr_mhpmevent8_rmask[31:0]
   114/462: $0\rvfi_csr_mhpmevent7_wdata[31:0]
   115/462: $0\rvfi_csr_mhpmevent7_rdata[31:0]
   116/462: $0\rvfi_csr_mhpmevent7_wmask[31:0]
   117/462: $0\rvfi_csr_mhpmevent7_rmask[31:0]
   118/462: $0\rvfi_csr_mhpmevent6_wdata[31:0]
   119/462: $0\rvfi_csr_mhpmevent6_rdata[31:0]
   120/462: $0\rvfi_csr_mhpmevent6_wmask[31:0]
   121/462: $0\rvfi_csr_mhpmevent6_rmask[31:0]
   122/462: $0\rvfi_csr_mhpmevent5_wdata[31:0]
   123/462: $0\rvfi_csr_mhpmevent5_rdata[31:0]
   124/462: $0\rvfi_csr_mhpmevent5_wmask[31:0]
   125/462: $0\rvfi_csr_mhpmevent5_rmask[31:0]
   126/462: $0\rvfi_csr_mhpmevent4_wdata[31:0]
   127/462: $0\rvfi_csr_mhpmevent4_rdata[31:0]
   128/462: $0\rvfi_csr_mhpmevent4_wmask[31:0]
   129/462: $0\rvfi_csr_mhpmevent4_rmask[31:0]
   130/462: $0\rvfi_csr_mhpmevent3_wdata[31:0]
   131/462: $0\rvfi_csr_mhpmevent3_rdata[31:0]
   132/462: $0\rvfi_csr_mhpmevent3_wmask[31:0]
   133/462: $0\rvfi_csr_mhpmevent3_rmask[31:0]
   134/462: $0\rvfi_csr_mhpmcounter31h_wdata[31:0]
   135/462: $0\rvfi_csr_mhpmcounter31h_rdata[31:0]
   136/462: $0\rvfi_csr_mhpmcounter31h_wmask[31:0]
   137/462: $0\rvfi_csr_mhpmcounter31h_rmask[31:0]
   138/462: $0\rvfi_csr_mhpmcounter30h_wdata[31:0]
   139/462: $0\rvfi_csr_mhpmcounter30h_rdata[31:0]
   140/462: $0\rvfi_csr_mhpmcounter30h_wmask[31:0]
   141/462: $0\rvfi_csr_mhpmcounter30h_rmask[31:0]
   142/462: $0\rvfi_csr_mhpmcounter29h_wdata[31:0]
   143/462: $0\rvfi_csr_mhpmcounter29h_rdata[31:0]
   144/462: $0\rvfi_csr_mhpmcounter29h_wmask[31:0]
   145/462: $0\rvfi_csr_mhpmcounter29h_rmask[31:0]
   146/462: $0\rvfi_csr_mhpmcounter28h_wdata[31:0]
   147/462: $0\rvfi_csr_mhpmcounter28h_rdata[31:0]
   148/462: $0\rvfi_csr_mhpmcounter28h_wmask[31:0]
   149/462: $0\rvfi_csr_mhpmcounter28h_rmask[31:0]
   150/462: $0\rvfi_csr_mhpmcounter27h_wdata[31:0]
   151/462: $0\rvfi_csr_mhpmcounter27h_rdata[31:0]
   152/462: $0\rvfi_csr_mhpmcounter27h_wmask[31:0]
   153/462: $0\rvfi_csr_mhpmcounter27h_rmask[31:0]
   154/462: $0\rvfi_csr_mhpmcounter26h_wdata[31:0]
   155/462: $0\rvfi_csr_mhpmcounter26h_rdata[31:0]
   156/462: $0\rvfi_csr_mhpmcounter26h_wmask[31:0]
   157/462: $0\rvfi_csr_mhpmcounter26h_rmask[31:0]
   158/462: $0\rvfi_csr_mhpmcounter25h_wdata[31:0]
   159/462: $0\rvfi_csr_mhpmcounter25h_rdata[31:0]
   160/462: $0\rvfi_csr_mhpmcounter25h_wmask[31:0]
   161/462: $0\rvfi_csr_mhpmcounter25h_rmask[31:0]
   162/462: $0\rvfi_csr_mhpmcounter24h_wdata[31:0]
   163/462: $0\rvfi_csr_mhpmcounter24h_rdata[31:0]
   164/462: $0\rvfi_csr_mhpmcounter24h_wmask[31:0]
   165/462: $0\rvfi_csr_mhpmcounter24h_rmask[31:0]
   166/462: $0\rvfi_csr_mhpmcounter23h_wdata[31:0]
   167/462: $0\rvfi_csr_mhpmcounter23h_rdata[31:0]
   168/462: $0\rvfi_csr_mhpmcounter23h_wmask[31:0]
   169/462: $0\rvfi_csr_mhpmcounter23h_rmask[31:0]
   170/462: $0\rvfi_csr_mhpmcounter22h_wdata[31:0]
   171/462: $0\rvfi_csr_mhpmcounter22h_rdata[31:0]
   172/462: $0\rvfi_csr_mhpmcounter22h_wmask[31:0]
   173/462: $0\rvfi_csr_mhpmcounter22h_rmask[31:0]
   174/462: $0\rvfi_csr_mhpmcounter21h_wdata[31:0]
   175/462: $0\rvfi_csr_mhpmcounter21h_rdata[31:0]
   176/462: $0\rvfi_csr_mhpmcounter21h_wmask[31:0]
   177/462: $0\rvfi_csr_mhpmcounter21h_rmask[31:0]
   178/462: $0\rvfi_csr_mhpmcounter20h_wdata[31:0]
   179/462: $0\rvfi_csr_mhpmcounter20h_rdata[31:0]
   180/462: $0\rvfi_csr_mhpmcounter20h_wmask[31:0]
   181/462: $0\rvfi_csr_mhpmcounter20h_rmask[31:0]
   182/462: $0\rvfi_csr_mhpmcounter19h_wdata[31:0]
   183/462: $0\rvfi_csr_mhpmcounter19h_rdata[31:0]
   184/462: $0\rvfi_csr_mhpmcounter19h_wmask[31:0]
   185/462: $0\rvfi_csr_mhpmcounter19h_rmask[31:0]
   186/462: $0\rvfi_csr_mhpmcounter18h_wdata[31:0]
   187/462: $0\rvfi_csr_mhpmcounter18h_rdata[31:0]
   188/462: $0\rvfi_csr_mhpmcounter18h_wmask[31:0]
   189/462: $0\rvfi_csr_mhpmcounter18h_rmask[31:0]
   190/462: $0\rvfi_csr_mhpmcounter17h_wdata[31:0]
   191/462: $0\rvfi_csr_mhpmcounter17h_rdata[31:0]
   192/462: $0\rvfi_csr_mhpmcounter17h_wmask[31:0]
   193/462: $0\rvfi_csr_mhpmcounter17h_rmask[31:0]
   194/462: $0\rvfi_csr_mhpmcounter16h_wdata[31:0]
   195/462: $0\rvfi_csr_mhpmcounter16h_rdata[31:0]
   196/462: $0\rvfi_csr_mhpmcounter16h_wmask[31:0]
   197/462: $0\rvfi_csr_mhpmcounter16h_rmask[31:0]
   198/462: $0\rvfi_csr_mhpmcounter15h_wdata[31:0]
   199/462: $0\rvfi_csr_mhpmcounter15h_rdata[31:0]
   200/462: $0\rvfi_csr_mhpmcounter15h_wmask[31:0]
   201/462: $0\rvfi_csr_mhpmcounter15h_rmask[31:0]
   202/462: $0\rvfi_csr_mhpmcounter14h_wdata[31:0]
   203/462: $0\rvfi_csr_mhpmcounter14h_rdata[31:0]
   204/462: $0\rvfi_csr_mhpmcounter14h_wmask[31:0]
   205/462: $0\rvfi_csr_mhpmcounter14h_rmask[31:0]
   206/462: $0\rvfi_csr_mhpmcounter13h_wdata[31:0]
   207/462: $0\rvfi_csr_mhpmcounter13h_rdata[31:0]
   208/462: $0\rvfi_csr_mhpmcounter13h_wmask[31:0]
   209/462: $0\rvfi_csr_mhpmcounter13h_rmask[31:0]
   210/462: $0\rvfi_csr_mhpmcounter12h_wdata[31:0]
   211/462: $0\rvfi_csr_mhpmcounter12h_rdata[31:0]
   212/462: $0\rvfi_csr_mhpmcounter12h_wmask[31:0]
   213/462: $0\rvfi_csr_mhpmcounter12h_rmask[31:0]
   214/462: $0\rvfi_csr_mhpmcounter11h_wdata[31:0]
   215/462: $0\rvfi_csr_mhpmcounter11h_rdata[31:0]
   216/462: $0\rvfi_csr_mhpmcounter11h_wmask[31:0]
   217/462: $0\rvfi_csr_mhpmcounter11h_rmask[31:0]
   218/462: $0\rvfi_csr_mhpmcounter10h_wdata[31:0]
   219/462: $0\rvfi_csr_mhpmcounter10h_rdata[31:0]
   220/462: $0\rvfi_csr_mhpmcounter10h_wmask[31:0]
   221/462: $0\rvfi_csr_mhpmcounter10h_rmask[31:0]
   222/462: $0\rvfi_csr_mhpmcounter9h_wdata[31:0]
   223/462: $0\rvfi_csr_mhpmcounter9h_rdata[31:0]
   224/462: $0\rvfi_csr_mhpmcounter9h_wmask[31:0]
   225/462: $0\rvfi_csr_mhpmcounter9h_rmask[31:0]
   226/462: $0\rvfi_csr_mhpmcounter8h_wdata[31:0]
   227/462: $0\rvfi_csr_mhpmcounter8h_rdata[31:0]
   228/462: $0\rvfi_csr_mhpmcounter8h_wmask[31:0]
   229/462: $0\rvfi_csr_mhpmcounter8h_rmask[31:0]
   230/462: $0\rvfi_csr_mhpmcounter7h_wdata[31:0]
   231/462: $0\rvfi_csr_mhpmcounter7h_rdata[31:0]
   232/462: $0\rvfi_csr_mhpmcounter7h_wmask[31:0]
   233/462: $0\rvfi_csr_mhpmcounter7h_rmask[31:0]
   234/462: $0\rvfi_csr_mhpmcounter6h_wdata[31:0]
   235/462: $0\rvfi_csr_mhpmcounter6h_rdata[31:0]
   236/462: $0\rvfi_csr_mhpmcounter6h_wmask[31:0]
   237/462: $0\rvfi_csr_mhpmcounter6h_rmask[31:0]
   238/462: $0\rvfi_csr_mhpmcounter5h_wdata[31:0]
   239/462: $0\rvfi_csr_mhpmcounter5h_rdata[31:0]
   240/462: $0\rvfi_csr_mhpmcounter5h_wmask[31:0]
   241/462: $0\rvfi_csr_mhpmcounter5h_rmask[31:0]
   242/462: $0\rvfi_csr_mhpmcounter4h_wdata[31:0]
   243/462: $0\rvfi_csr_mhpmcounter4h_rdata[31:0]
   244/462: $0\rvfi_csr_mhpmcounter4h_wmask[31:0]
   245/462: $0\rvfi_csr_mhpmcounter4h_rmask[31:0]
   246/462: $0\rvfi_csr_mhpmcounter3h_wdata[31:0]
   247/462: $0\rvfi_csr_mhpmcounter3h_rdata[31:0]
   248/462: $0\rvfi_csr_mhpmcounter3h_wmask[31:0]
   249/462: $0\rvfi_csr_mhpmcounter3h_rmask[31:0]
   250/462: $0\rvfi_csr_minstreth_wdata[31:0]
   251/462: $0\rvfi_csr_minstreth_rdata[31:0]
   252/462: $0\rvfi_csr_minstreth_wmask[31:0]
   253/462: $0\rvfi_csr_minstreth_rmask[31:0]
   254/462: $0\rvfi_csr_mcycleh_wdata[31:0]
   255/462: $0\rvfi_csr_mcycleh_rdata[31:0]
   256/462: $0\rvfi_csr_mcycleh_wmask[31:0]
   257/462: $0\rvfi_csr_mcycleh_rmask[31:0]
   258/462: $0\rvfi_csr_mhpmcounter31_wdata[31:0]
   259/462: $0\rvfi_csr_mhpmcounter31_rdata[31:0]
   260/462: $0\rvfi_csr_mhpmcounter31_wmask[31:0]
   261/462: $0\rvfi_csr_mhpmcounter31_rmask[31:0]
   262/462: $0\rvfi_csr_mhpmcounter30_wdata[31:0]
   263/462: $0\rvfi_csr_mhpmcounter30_rdata[31:0]
   264/462: $0\rvfi_csr_mhpmcounter30_wmask[31:0]
   265/462: $0\rvfi_csr_mhpmcounter30_rmask[31:0]
   266/462: $0\rvfi_csr_mhpmcounter29_wdata[31:0]
   267/462: $0\rvfi_csr_mhpmcounter29_rdata[31:0]
   268/462: $0\rvfi_csr_mhpmcounter29_wmask[31:0]
   269/462: $0\rvfi_csr_mhpmcounter29_rmask[31:0]
   270/462: $0\rvfi_csr_mhpmcounter28_wdata[31:0]
   271/462: $0\rvfi_csr_mhpmcounter28_rdata[31:0]
   272/462: $0\rvfi_csr_mhpmcounter28_wmask[31:0]
   273/462: $0\rvfi_csr_mhpmcounter28_rmask[31:0]
   274/462: $0\rvfi_csr_mhpmcounter27_wdata[31:0]
   275/462: $0\rvfi_csr_mhpmcounter27_rdata[31:0]
   276/462: $0\rvfi_csr_mhpmcounter27_wmask[31:0]
   277/462: $0\rvfi_csr_mhpmcounter27_rmask[31:0]
   278/462: $0\rvfi_csr_mhpmcounter26_wdata[31:0]
   279/462: $0\rvfi_csr_mhpmcounter26_rdata[31:0]
   280/462: $0\rvfi_csr_mhpmcounter26_wmask[31:0]
   281/462: $0\rvfi_csr_mhpmcounter26_rmask[31:0]
   282/462: $0\rvfi_csr_mhpmcounter25_wdata[31:0]
   283/462: $0\rvfi_csr_mhpmcounter25_rdata[31:0]
   284/462: $0\rvfi_csr_mhpmcounter25_wmask[31:0]
   285/462: $0\rvfi_csr_mhpmcounter25_rmask[31:0]
   286/462: $0\rvfi_csr_mhpmcounter24_wdata[31:0]
   287/462: $0\rvfi_csr_mhpmcounter24_rdata[31:0]
   288/462: $0\rvfi_csr_mhpmcounter24_wmask[31:0]
   289/462: $0\rvfi_csr_mhpmcounter24_rmask[31:0]
   290/462: $0\rvfi_csr_mhpmcounter23_wdata[31:0]
   291/462: $0\rvfi_csr_mhpmcounter23_rdata[31:0]
   292/462: $0\rvfi_csr_mhpmcounter23_wmask[31:0]
   293/462: $0\rvfi_csr_mhpmcounter23_rmask[31:0]
   294/462: $0\rvfi_csr_mhpmcounter22_wdata[31:0]
   295/462: $0\rvfi_csr_mhpmcounter22_rdata[31:0]
   296/462: $0\rvfi_csr_mhpmcounter22_wmask[31:0]
   297/462: $0\rvfi_csr_mhpmcounter22_rmask[31:0]
   298/462: $0\rvfi_csr_mhpmcounter21_wdata[31:0]
   299/462: $0\rvfi_csr_mhpmcounter21_rdata[31:0]
   300/462: $0\rvfi_csr_mhpmcounter21_wmask[31:0]
   301/462: $0\rvfi_csr_mhpmcounter21_rmask[31:0]
   302/462: $0\rvfi_csr_mhpmcounter20_wdata[31:0]
   303/462: $0\rvfi_csr_mhpmcounter20_rdata[31:0]
   304/462: $0\rvfi_csr_mhpmcounter20_wmask[31:0]
   305/462: $0\rvfi_csr_mhpmcounter20_rmask[31:0]
   306/462: $0\rvfi_csr_mhpmcounter19_wdata[31:0]
   307/462: $0\rvfi_csr_mhpmcounter19_rdata[31:0]
   308/462: $0\rvfi_csr_mhpmcounter19_wmask[31:0]
   309/462: $0\rvfi_csr_mhpmcounter19_rmask[31:0]
   310/462: $0\rvfi_csr_mhpmcounter18_wdata[31:0]
   311/462: $0\rvfi_csr_mhpmcounter18_rdata[31:0]
   312/462: $0\rvfi_csr_mhpmcounter18_wmask[31:0]
   313/462: $0\rvfi_csr_mhpmcounter18_rmask[31:0]
   314/462: $0\rvfi_csr_mhpmcounter17_wdata[31:0]
   315/462: $0\rvfi_csr_mhpmcounter17_rdata[31:0]
   316/462: $0\rvfi_csr_mhpmcounter17_wmask[31:0]
   317/462: $0\rvfi_csr_mhpmcounter17_rmask[31:0]
   318/462: $0\rvfi_csr_mhpmcounter16_wdata[31:0]
   319/462: $0\rvfi_csr_mhpmcounter16_rdata[31:0]
   320/462: $0\rvfi_csr_mhpmcounter16_wmask[31:0]
   321/462: $0\rvfi_csr_mhpmcounter16_rmask[31:0]
   322/462: $0\rvfi_csr_mhpmcounter15_wdata[31:0]
   323/462: $0\rvfi_csr_mhpmcounter15_rdata[31:0]
   324/462: $0\rvfi_csr_mhpmcounter15_wmask[31:0]
   325/462: $0\rvfi_csr_mhpmcounter15_rmask[31:0]
   326/462: $0\rvfi_csr_mhpmcounter14_wdata[31:0]
   327/462: $0\rvfi_csr_mhpmcounter14_rdata[31:0]
   328/462: $0\rvfi_csr_mhpmcounter14_wmask[31:0]
   329/462: $0\rvfi_csr_mhpmcounter14_rmask[31:0]
   330/462: $0\rvfi_csr_mhpmcounter13_wdata[31:0]
   331/462: $0\rvfi_csr_mhpmcounter13_rdata[31:0]
   332/462: $0\rvfi_csr_mhpmcounter13_wmask[31:0]
   333/462: $0\rvfi_csr_mhpmcounter13_rmask[31:0]
   334/462: $0\rvfi_csr_mhpmcounter12_wdata[31:0]
   335/462: $0\rvfi_csr_mhpmcounter12_rdata[31:0]
   336/462: $0\rvfi_csr_mhpmcounter12_wmask[31:0]
   337/462: $0\rvfi_csr_mhpmcounter12_rmask[31:0]
   338/462: $0\rvfi_csr_mhpmcounter11_wdata[31:0]
   339/462: $0\rvfi_csr_mhpmcounter11_rdata[31:0]
   340/462: $0\rvfi_csr_mhpmcounter11_wmask[31:0]
   341/462: $0\rvfi_csr_mhpmcounter11_rmask[31:0]
   342/462: $0\rvfi_csr_mhpmcounter10_wdata[31:0]
   343/462: $0\rvfi_csr_mhpmcounter10_rdata[31:0]
   344/462: $0\rvfi_csr_mhpmcounter10_wmask[31:0]
   345/462: $0\rvfi_csr_mhpmcounter10_rmask[31:0]
   346/462: $0\rvfi_csr_mhpmcounter9_wdata[31:0]
   347/462: $0\rvfi_csr_mhpmcounter9_rdata[31:0]
   348/462: $0\rvfi_csr_mhpmcounter9_wmask[31:0]
   349/462: $0\rvfi_csr_mhpmcounter9_rmask[31:0]
   350/462: $0\rvfi_csr_mhpmcounter8_wdata[31:0]
   351/462: $0\rvfi_csr_mhpmcounter8_rdata[31:0]
   352/462: $0\rvfi_csr_mhpmcounter8_wmask[31:0]
   353/462: $0\rvfi_csr_mhpmcounter8_rmask[31:0]
   354/462: $0\rvfi_csr_mhpmcounter7_wdata[31:0]
   355/462: $0\rvfi_csr_mhpmcounter7_rdata[31:0]
   356/462: $0\rvfi_csr_mhpmcounter7_wmask[31:0]
   357/462: $0\rvfi_csr_mhpmcounter7_rmask[31:0]
   358/462: $0\rvfi_csr_mhpmcounter6_wdata[31:0]
   359/462: $0\rvfi_csr_mhpmcounter6_rdata[31:0]
   360/462: $0\rvfi_csr_mhpmcounter6_wmask[31:0]
   361/462: $0\rvfi_csr_mhpmcounter6_rmask[31:0]
   362/462: $0\rvfi_csr_mhpmcounter5_wdata[31:0]
   363/462: $0\rvfi_csr_mhpmcounter5_rdata[31:0]
   364/462: $0\rvfi_csr_mhpmcounter5_wmask[31:0]
   365/462: $0\rvfi_csr_mhpmcounter5_rmask[31:0]
   366/462: $0\rvfi_csr_mhpmcounter4_wdata[31:0]
   367/462: $0\rvfi_csr_mhpmcounter4_rdata[31:0]
   368/462: $0\rvfi_csr_mhpmcounter4_wmask[31:0]
   369/462: $0\rvfi_csr_mhpmcounter4_rmask[31:0]
   370/462: $0\rvfi_csr_mhpmcounter3_wdata[31:0]
   371/462: $0\rvfi_csr_mhpmcounter3_rdata[31:0]
   372/462: $0\rvfi_csr_mhpmcounter3_wmask[31:0]
   373/462: $0\rvfi_csr_mhpmcounter3_rmask[31:0]
   374/462: $0\rvfi_csr_minstret_wdata[31:0]
   375/462: $0\rvfi_csr_minstret_rdata[31:0]
   376/462: $0\rvfi_csr_minstret_wmask[31:0]
   377/462: $0\rvfi_csr_minstret_rmask[31:0]
   378/462: $0\rvfi_csr_mcycle_wdata[31:0]
   379/462: $0\rvfi_csr_mcycle_rdata[31:0]
   380/462: $0\rvfi_csr_mcycle_wmask[31:0]
   381/462: $0\rvfi_csr_mcycle_rmask[31:0]
   382/462: $0\rvfi_csr_mip_wdata[31:0]
   383/462: $0\rvfi_csr_mip_wmask[31:0]
   384/462: $0\rvfi_csr_mip_rmask[31:0]
   385/462: $0\rvfi_csr_mtval_wdata[31:0]
   386/462: $0\rvfi_csr_mtval_wmask[31:0]
   387/462: $0\rvfi_csr_mtval_rmask[31:0]
   388/462: $0\rvfi_csr_mcause_wdata[31:0]
   389/462: $0\rvfi_csr_mcause_rdata[31:0]
   390/462: $0\rvfi_csr_mcause_wmask[31:0]
   391/462: $0\rvfi_csr_mcause_rmask[31:0]
   392/462: $0\rvfi_csr_mepc_wdata[31:0]
   393/462: $0\rvfi_csr_mepc_wmask[31:0]
   394/462: $0\rvfi_csr_mepc_rmask[31:0]
   395/462: $0\rvfi_csr_mscratch_wdata[31:0]
   396/462: $0\rvfi_csr_mscratch_wmask[31:0]
   397/462: $0\rvfi_csr_mscratch_rmask[31:0]
   398/462: $0\rvfi_csr_mcounteren_wdata[31:0]
   399/462: $0\rvfi_csr_mcounteren_wmask[31:0]
   400/462: $0\rvfi_csr_mcounteren_rmask[31:0]
   401/462: $0\rvfi_csr_mstatush_wdata[31:0]
   402/462: $0\rvfi_csr_mstatush_wmask[31:0]
   403/462: $0\rvfi_csr_mstatush_rmask[31:0]
   404/462: $0\rvfi_csr_mtvec_wdata[31:0]
   405/462: $0\rvfi_csr_mtvec_wmask[31:0]
   406/462: $0\rvfi_csr_mtvec_rmask[31:0]
   407/462: $0\rvfi_csr_mie_wdata[31:0]
   408/462: $0\rvfi_csr_mie_wmask[31:0]
   409/462: $0\rvfi_csr_mie_rmask[31:0]
   410/462: $0\rvfi_csr_misa_wdata[31:0]
   411/462: $0\rvfi_csr_misa_rdata[31:0]
   412/462: $0\rvfi_csr_misa_wmask[31:0]
   413/462: $0\rvfi_csr_misa_rmask[31:0]
   414/462: $0\rvfi_csr_mstatus_wdata[31:0]
   415/462: $0\rvfi_csr_mstatus_wmask[31:0]
   416/462: $0\rvfi_csr_mstatus_rmask[31:0]
   417/462: $0\rvfi_csr_mconfigptr_wdata[31:0]
   418/462: $0\rvfi_csr_mconfigptr_rdata[31:0]
   419/462: $0\rvfi_csr_mconfigptr_wmask[31:0]
   420/462: $0\rvfi_csr_mconfigptr_rmask[31:0]
   421/462: $0\rvfi_csr_mhartid_wdata[31:0]
   422/462: $0\rvfi_csr_mhartid_wmask[31:0]
   423/462: $0\rvfi_csr_mhartid_rmask[31:0]
   424/462: $0\rvfi_csr_mimpid_wdata[31:0]
   425/462: $0\rvfi_csr_mimpid_wmask[31:0]
   426/462: $0\rvfi_csr_mimpid_rmask[31:0]
   427/462: $0\rvfi_csr_marchid_wdata[31:0]
   428/462: $0\rvfi_csr_marchid_wmask[31:0]
   429/462: $0\rvfi_csr_marchid_rmask[31:0]
   430/462: $0\rvfi_csr_mvendorid_wdata[31:0]
   431/462: $0\rvfi_csr_mvendorid_wmask[31:0]
   432/462: $0\rvfi_csr_mvendorid_rmask[31:0]
   433/462: $0\rvfi_pc_wdata[31:0]
   434/462: $0\rvfi_pc_rdata[31:0]
   435/462: $0\rvfi_rs2_rdata[31:0]
   436/462: $0\rvfi_rs1_rdata[31:0]
   437/462: $0\rvfi_rs2_addr[4:0]
   438/462: $0\rvfi_rs1_addr[4:0]
   439/462: $0\rvfi_ixl[1:0]
   440/462: $0\rvfi_intr[0:0]
   441/462: $0\rvfi_halt[0:0]
   442/462: $0\rvfi_order[63:0]
   443/462: $0\rvfi_csr_mepc_rdata[31:0]
   444/462: $0\rvfi_csr_mtval_rdata[31:0]
   445/462: $0\rvfi_csr_mie_rdata[31:0]
   446/462: $0\rvfi_csr_mip_rdata[31:0]
   447/462: $0\rvfi_csr_mcounteren_rdata[31:0]
   448/462: $0\rvfi_csr_mtvec_rdata[31:0]
   449/462: $0\rvfi_csr_mscratch_rdata[31:0]
   450/462: $0\rvfi_csr_mstatush_rdata[31:0]
   451/462: $0\rvfi_csr_mstatus_rdata[31:0]
   452/462: $0\rvfi_csr_mhartid_rdata[31:0]
   453/462: $0\rvfi_csr_mimpid_rdata[31:0]
   454/462: $0\rvfi_csr_marchid_rdata[31:0]
   455/462: $0\rvfi_csr_mvendorid_rdata[31:0]
   456/462: $0\rvfi_mode[1:0]
   457/462: $0\rvfi_rd_wdata[31:0]
   458/462: $0\rvfi_rd_addr[4:0]
   459/462: $0\rvfi_insn[31:0]
   460/462: $0\rvfi_trap[0:0]
   461/462: $0\rvfi_mem_wmask[3:0]
   462/462: $0\rvfi_mem_rmask[3:0]
Creating decoders for process `\nerv.$proc$nerv.sv:1105$1116'.
     1/1: $1\mem_rdata[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:655$726'.
     1/225: $3\mem_wr_enable[0:0]
     2/225: $3\mem_rd_enable[0:0]
     3/225: $7\next_wr[0:0]
     4/225: $15\csr_mstatus_next[3:3]
     5/225: $16\csr_mstatus_next[7:7]
     6/225: $5\csr_mcause_wdata[31:0]
     7/225: $8\csr_mcause_next[31:0]
     8/225: $20\npc[31:0]
     9/225: $8\csr_mepc_next[31:2]
    10/225: $5\cycle_trap[0:0]
    11/225: $5\cycle_insn[0:0]
    12/225: $7\csr_mepc_next[31:0] [31:2]
    13/225: $7\csr_mepc_next[31:0] [1:0]
    14/225: $4\cycle_intr[0:0]
    15/225: $13\csr_mstatus_next[3:3]
    16/225: $14\csr_mstatus_next[7:7]
    17/225: $18\npc[31:0]
    18/225: $7\csr_mcause_next[31:0]
    19/225: $19\npc[31:0]
    20/225: $4\csr_mcause_wdata[31:0]
    21/225: $4\cycle_trap[0:0]
    22/225: $4\cycle_insn[0:0]
    23/225: $9\next_rd[31:0]
    24/225: $3\wr_rd[4:0]
    25/225: $3\cycle_late_wr[0:0]
    26/225: $17\npc[31:0]
    27/225: $6\csr_mcause_next[31:0]
    28/225: $3\csr_mcause_wdata[31:0]
    29/225: $6\csr_mepc_next[31:0]
    30/225: $12\csr_mstatus_next[7:7]
    31/225: $11\csr_mstatus_next[3:3]
    32/225: $3\cycle_trap[0:0]
    33/225: $3\cycle_insn[0:0]
    34/225: $3\cycle_intr[0:0]
    35/225: $16\npc[31:0]
    36/225: $5\csr_mcause_next[31:0]
    37/225: $2\csr_mcause_wdata[31:0]
    38/225: $5\csr_mepc_next[31:0]
    39/225: $10\csr_mstatus_next[7:7]
    40/225: $9\csr_mstatus_next[3:3]
    41/225: $2\cycle_late_wr[0:0]
    42/225: $2\cycle_trap[0:0]
    43/225: $2\cycle_insn[0:0]
    44/225: $2\cycle_intr[0:0]
    45/225: $2\wr_rd[4:0]
    46/225: $8\next_rd[31:0]
    47/225: $7\csr_mstatus_next[3:3]
    48/225: $15\npc[31:0]
    49/225: $4\csr_mcause_next[31:0]
    50/225: $1\csr_mcause_wdata[31:0]
    51/225: $4\csr_mepc_next[31:0]
    52/225: $8\csr_mstatus_next[7:7]
    53/225: $1\cycle_late_wr[0:0]
    54/225: $1\cycle_trap[0:0]
    55/225: $1\cycle_insn[0:0]
    56/225: $1\cycle_intr[0:0]
    57/225: $1\wr_rd[4:0]
    58/225: $7\next_rd[31:0]
    59/225: $6\next_rd[31:0]
    60/225: $6\next_wr[0:0]
    61/225: $13\illinsn[0:0]
    62/225: $5\csr_mstatus_next[3:3]
    63/225: $6\csr_mstatus_next[7:7]
    64/225: $3\csr_mcause_next[31:0]
    65/225: $14\npc[31:0]
    66/225: $3\csr_mepc_next[31:0]
    67/225: $12\illinsn[0:0]
    68/225: $2\csr_mcause_next[31:0]
    69/225: $2\csr_mepc_next[31:0]
    70/225: $4\csr_mstatus_next[7:7]
    71/225: $3\csr_mstatus_next[3:3]
    72/225: $11\illinsn[0:0]
    73/225: $13\npc[31:0]
    74/225: $5\next_rd[31:0]
    75/225: $5\next_wr[0:0]
    76/225: $4\next_rd[31:0]
    77/225: $4\next_wr[0:0]
    78/225: $10\illinsn[0:0]
    79/225: $3\next_rd[31:0]
    80/225: $3\next_wr[0:0]
    81/225: $9\illinsn[0:0]
    82/225: $3\mem_wr_strb[3:0]
    83/225: $2\mem_wr_addr[31:0]
    84/225: $2\mem_wr_strb[3:0]
    85/225: $2\mem_wr_data[31:0]
    86/225: $2\mem_wr_enable[0:0]
    87/225: $8\illinsn[0:0]
    88/225: $2\mem_rd_addr[31:0]
    89/225: $2\mem_rd_func[4:0]
    90/225: $2\mem_rd_reg[4:0]
    91/225: $2\mem_rd_enable[0:0]
    92/225: $7\illinsn[0:0]
    93/225: $12\npc[31:0]
    94/225: $6\illinsn[0:0]
    95/225: $11\npc[31:0]
    96/225: $10\npc[31:0]
    97/225: $9\npc[31:0]
    98/225: $8\npc[31:0]
    99/225: $7\npc[31:0]
   100/225: $6\npc[31:0]
   101/225: $5\npc[31:0]
   102/225: $5\illinsn[0:0]
   103/225: $4\npc[31:0]
   104/225: $4\illinsn[0:0]
   105/225: $3\npc[31:0]
   106/225: $2\next_rd[31:0]
   107/225: $2\next_wr[0:0]
   108/225: $3\illinsn[0:0]
   109/225: $2\npc[31:0]
   110/225: $2\illinsn[0:0]
   111/225: $1\next_rd[31:0]
   112/225: $1\next_wr[0:0]
   113/225: $1\csr_mcause_next[31:0]
   114/225: $1\csr_mepc_next[31:0]
   115/225: $2\csr_mstatus_next[7:7]
   116/225: $1\csr_mstatus_next[3:3]
   117/225: $1\illinsn[0:0]
   118/225: $1\npc[31:0]
   119/225: $1\mem_rd_reg[4:0]
   120/225: $1\mem_rd_addr[31:0]
   121/225: $1\mem_rd_enable[0:0]
   122/225: $1\mem_wr_strb[3:0]
   123/225: $1\mem_wr_data[31:0]
   124/225: $1\mem_wr_addr[31:0]
   125/225: $1\mem_wr_enable[0:0]
   126/225: $1\mem_rd_func[4:0]
   127/225: $32\hpm_increment[31:0]
   128/225: $32\csr_hpm_event_next[1023:992]
   129/225: $32\hpm_event[31:0]
   130/225: $31\hpm_increment[31:0]
   131/225: $31\csr_hpm_event_next[991:960]
   132/225: $31\hpm_event[31:0]
   133/225: $30\hpm_increment[31:0]
   134/225: $30\csr_hpm_event_next[959:928]
   135/225: $30\hpm_event[31:0]
   136/225: $29\hpm_increment[31:0]
   137/225: $29\csr_hpm_event_next[927:896]
   138/225: $29\hpm_event[31:0]
   139/225: $28\hpm_increment[31:0]
   140/225: $28\csr_hpm_event_next[895:864]
   141/225: $28\hpm_event[31:0]
   142/225: $27\hpm_increment[31:0]
   143/225: $27\csr_hpm_event_next[863:832]
   144/225: $27\hpm_event[31:0]
   145/225: $26\hpm_increment[31:0]
   146/225: $26\csr_hpm_event_next[831:800]
   147/225: $26\hpm_event[31:0]
   148/225: $25\hpm_increment[31:0]
   149/225: $25\csr_hpm_event_next[799:768]
   150/225: $25\hpm_event[31:0]
   151/225: $24\hpm_increment[31:0]
   152/225: $24\csr_hpm_event_next[767:736]
   153/225: $24\hpm_event[31:0]
   154/225: $23\hpm_increment[31:0]
   155/225: $23\csr_hpm_event_next[735:704]
   156/225: $23\hpm_event[31:0]
   157/225: $22\hpm_increment[31:0]
   158/225: $22\csr_hpm_event_next[703:672]
   159/225: $22\hpm_event[31:0]
   160/225: $21\hpm_increment[31:0]
   161/225: $21\csr_hpm_event_next[671:640]
   162/225: $21\hpm_event[31:0]
   163/225: $20\hpm_increment[31:0]
   164/225: $20\csr_hpm_event_next[639:608]
   165/225: $20\hpm_event[31:0]
   166/225: $19\hpm_increment[31:0]
   167/225: $19\csr_hpm_event_next[607:576]
   168/225: $19\hpm_event[31:0]
   169/225: $18\hpm_increment[31:0]
   170/225: $18\csr_hpm_event_next[575:544]
   171/225: $18\hpm_event[31:0]
   172/225: $17\hpm_increment[31:0]
   173/225: $17\csr_hpm_event_next[543:512]
   174/225: $17\hpm_event[31:0]
   175/225: $16\hpm_increment[31:0]
   176/225: $16\csr_hpm_event_next[511:480]
   177/225: $16\hpm_event[31:0]
   178/225: $15\hpm_increment[31:0]
   179/225: $15\csr_hpm_event_next[479:448]
   180/225: $15\hpm_event[31:0]
   181/225: $14\hpm_increment[31:0]
   182/225: $14\csr_hpm_event_next[447:416]
   183/225: $14\hpm_event[31:0]
   184/225: $13\hpm_increment[31:0]
   185/225: $13\csr_hpm_event_next[415:384]
   186/225: $13\hpm_event[31:0]
   187/225: $12\hpm_increment[31:0]
   188/225: $12\csr_hpm_event_next[383:352]
   189/225: $12\hpm_event[31:0]
   190/225: $11\hpm_increment[31:0]
   191/225: $11\csr_hpm_event_next[351:320]
   192/225: $11\hpm_event[31:0]
   193/225: $10\hpm_increment[31:0]
   194/225: $10\csr_hpm_event_next[319:288]
   195/225: $10\hpm_event[31:0]
   196/225: $9\hpm_increment[31:0]
   197/225: $9\csr_hpm_event_next[287:256]
   198/225: $9\hpm_event[31:0]
   199/225: $8\hpm_increment[31:0]
   200/225: $8\csr_hpm_event_next[255:224]
   201/225: $8\hpm_event[31:0]
   202/225: $7\hpm_increment[31:0]
   203/225: $7\csr_hpm_event_next[223:192]
   204/225: $7\hpm_event[31:0]
   205/225: $6\hpm_increment[31:0]
   206/225: $6\csr_hpm_event_next[191:160]
   207/225: $6\hpm_event[31:0]
   208/225: $5\hpm_increment[31:0]
   209/225: $5\csr_hpm_event_next[159:128]
   210/225: $5\hpm_event[31:0]
   211/225: $4\hpm_increment[31:0]
   212/225: $4\csr_hpm_event_next[127:96]
   213/225: $4\hpm_event[31:0]
   214/225: $3\hpm_increment[31:0]
   215/225: $3\csr_hpm_event_next[95:64]
   216/225: $3\hpm_event[31:0]
   217/225: $2\hpm_increment[31:0]
   218/225: $2\csr_hpm_event_next[63:32]
   219/225: $2\hpm_event[31:0]
   220/225: $1\hpm_increment[31:0]
   221/225: $1\csr_hpm_event_next[31:0]
   222/225: $1\hpm_event[31:0]
   223/225: $1\csr_next[31:0]
   224/225: $1\csr_rdval[31:0]
   225/225: $1\csr_ack[0:0]
Creating decoders for process `\nerv.$proc$nerv.sv:632$725'.
     1/19: $19\irq_num[4:0]
     2/19: $18\irq_num[4:0]
     3/19: $17\irq_num[4:0]
     4/19: $16\irq_num[4:0]
     5/19: $15\irq_num[4:0]
     6/19: $14\irq_num[4:0]
     7/19: $13\irq_num[4:0]
     8/19: $12\irq_num[4:0]
     9/19: $11\irq_num[4:0]
    10/19: $10\irq_num[4:0]
    11/19: $9\irq_num[4:0]
    12/19: $8\irq_num[4:0]
    13/19: $7\irq_num[4:0]
    14/19: $6\irq_num[4:0]
    15/19: $5\irq_num[4:0]
    16/19: $4\irq_num[4:0]
    17/19: $3\irq_num[4:0]
    18/19: $2\irq_num[4:0]
    19/19: $1\irq_num[4:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$720'.
     1/1: $0\csr_custom_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$658'.
     1/1: $0\csr_hpm_event_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$594'.
     1/1: $0\csr_hpm_counterh_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$530'.
     1/1: $0\csr_hpm_counter_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$528'.
     1/1: $0\csr_mip_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$524'.
     1/1: $0\csr_mtval_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$520'.
     1/1: $0\csr_mcause_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$516'.
     1/1: $0\csr_mepc_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$512'.
     1/1: $0\csr_mscratch_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$508'.
     1/1: $0\csr_mcounteren_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$504'.
     1/1: $0\csr_mstatush_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$500'.
     1/1: $0\csr_mtvec_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$496'.
     1/1: $0\csr_mie_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$492'.
     1/1: $0\csr_misa_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:619$488'.
     1/1: $0\csr_mstatus_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:438$447'.
Creating decoders for process `\nerv.$proc$nerv.sv:412$439'.
     1/4: $0\mem_wr_enable_q[0:0]
     2/4: $0\mem_rd_func_q[4:0]
     3/4: $0\mem_rd_reg_q[4:0]
     4/4: $0\mem_rd_enable_q[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$398'.
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$361'.
     1/1: $1\get_mem_width$func$nerv_wrapper.sv:284$9.$result[6:0]$365
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$356'.
     1/1: $1\get_mem_width$func$nerv_wrapper.sv:283$8.$result[6:0]$360
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:471$354'.
     1/1: $1\exception_pc[31:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:422$350'.
     1/1: $0\csr_mcause[31:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
     1/75: $3$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$285
     2/75: $3$memwr$\current_regfile$nerv_wrapper.sv:312$107_DATA[31:0]$284
     3/75: $3$memwr$\current_regfile$nerv_wrapper.sv:312$107_ADDR[4:0]$283
     4/75: $4\i[31:0]
     5/75: $2$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$280
     6/75: $2$memwr$\current_regfile$nerv_wrapper.sv:312$107_DATA[31:0]$279
     7/75: $2$memwr$\current_regfile$nerv_wrapper.sv:312$107_ADDR[4:0]$278
     8/75: $3\i[31:0]
     9/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$273
    10/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$272
    11/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$271
    12/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$270
    13/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$269
    14/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$268
    15/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$267
    16/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$266
    17/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$265
    18/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$264
    19/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$263
    20/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$262
    21/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$261
    22/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$260
    23/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$259
    24/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$258
    25/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$257
    26/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$256
    27/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$255
    28/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$254
    29/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$253
    30/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$252
    31/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$251
    32/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$250
    33/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$249
    34/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$248
    35/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$247
    36/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$246
    37/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$245
    38/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$244
    39/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$243
    40/75: $1$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$242
    41/75: $1$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$276
    42/75: $1$memwr$\current_regfile$nerv_wrapper.sv:312$107_DATA[31:0]$275
    43/75: $1$memwr$\current_regfile$nerv_wrapper.sv:312$107_ADDR[4:0]$274
    44/75: $0\shadow_regfile[31][31:0]
    45/75: $0\shadow_regfile[30][31:0]
    46/75: $0\shadow_regfile[29][31:0]
    47/75: $0\shadow_regfile[28][31:0]
    48/75: $0\shadow_regfile[27][31:0]
    49/75: $0\shadow_regfile[26][31:0]
    50/75: $0\shadow_regfile[25][31:0]
    51/75: $0\shadow_regfile[24][31:0]
    52/75: $0\shadow_regfile[23][31:0]
    53/75: $0\shadow_regfile[22][31:0]
    54/75: $0\shadow_regfile[21][31:0]
    55/75: $0\shadow_regfile[20][31:0]
    56/75: $0\shadow_regfile[19][31:0]
    57/75: $0\shadow_regfile[18][31:0]
    58/75: $0\shadow_regfile[17][31:0]
    59/75: $0\shadow_regfile[16][31:0]
    60/75: $0\shadow_regfile[15][31:0]
    61/75: $0\shadow_regfile[14][31:0]
    62/75: $0\shadow_regfile[13][31:0]
    63/75: $0\shadow_regfile[12][31:0]
    64/75: $0\shadow_regfile[11][31:0]
    65/75: $0\shadow_regfile[10][31:0]
    66/75: $0\shadow_regfile[9][31:0]
    67/75: $0\shadow_regfile[8][31:0]
    68/75: $0\shadow_regfile[7][31:0]
    69/75: $0\shadow_regfile[6][31:0]
    70/75: $0\shadow_regfile[5][31:0]
    71/75: $0\shadow_regfile[4][31:0]
    72/75: $0\shadow_regfile[3][31:0]
    73/75: $0\shadow_regfile[2][31:0]
    74/75: $0\shadow_regfile[1][31:0]
    75/75: $0\shadow_regfile[0][31:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:289$202'.
     1/1: $0\event_valid_reg[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
     1/6: $0\captured_wstrb[3:0]
     2/6: $0\captured_rmask[3:0]
     3/6: $0\mem_data_reg[31:0]
     4/6: $0\mem_addr_reg[31:0]
     5/6: $0\mem_write_valid_reg[0:0]
     6/6: $0\mem_read_valid_reg[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
     1/55: $3$memwr$\regfile$nerv_wrapper.sv:217$74_EN[31:0]$191
     2/55: $3$memwr$\regfile$nerv_wrapper.sv:217$74_DATA[31:0]$190
     3/55: $3$memwr$\regfile$nerv_wrapper.sv:217$74_ADDR[4:0]$189
     4/55: $2$memwr$\regfile$nerv_wrapper.sv:217$74_EN[31:0]$187
     5/55: $2$memwr$\regfile$nerv_wrapper.sv:217$74_DATA[31:0]$186
     6/55: $2$memwr$\regfile$nerv_wrapper.sv:217$74_ADDR[4:0]$185
     7/55: $1\i[31:0]
     8/55: $1$memwr$\regfile$nerv_wrapper.sv:201$73_EN[31:0]$179
     9/55: $1$memwr$\regfile$nerv_wrapper.sv:201$72_EN[31:0]$178
    10/55: $1$memwr$\regfile$nerv_wrapper.sv:201$71_EN[31:0]$177
    11/55: $1$memwr$\regfile$nerv_wrapper.sv:201$70_EN[31:0]$176
    12/55: $1$memwr$\regfile$nerv_wrapper.sv:201$69_EN[31:0]$175
    13/55: $1$memwr$\regfile$nerv_wrapper.sv:201$68_EN[31:0]$174
    14/55: $1$memwr$\regfile$nerv_wrapper.sv:201$67_EN[31:0]$173
    15/55: $1$memwr$\regfile$nerv_wrapper.sv:201$66_EN[31:0]$172
    16/55: $1$memwr$\regfile$nerv_wrapper.sv:201$65_EN[31:0]$171
    17/55: $1$memwr$\regfile$nerv_wrapper.sv:201$64_EN[31:0]$170
    18/55: $1$memwr$\regfile$nerv_wrapper.sv:201$63_EN[31:0]$169
    19/55: $1$memwr$\regfile$nerv_wrapper.sv:201$62_EN[31:0]$168
    20/55: $1$memwr$\regfile$nerv_wrapper.sv:201$61_EN[31:0]$167
    21/55: $1$memwr$\regfile$nerv_wrapper.sv:201$60_EN[31:0]$166
    22/55: $1$memwr$\regfile$nerv_wrapper.sv:201$59_EN[31:0]$165
    23/55: $1$memwr$\regfile$nerv_wrapper.sv:201$58_EN[31:0]$164
    24/55: $1$memwr$\regfile$nerv_wrapper.sv:201$57_EN[31:0]$163
    25/55: $1$memwr$\regfile$nerv_wrapper.sv:201$56_EN[31:0]$162
    26/55: $1$memwr$\regfile$nerv_wrapper.sv:201$55_EN[31:0]$161
    27/55: $1$memwr$\regfile$nerv_wrapper.sv:201$54_EN[31:0]$160
    28/55: $1$memwr$\regfile$nerv_wrapper.sv:201$53_EN[31:0]$159
    29/55: $1$memwr$\regfile$nerv_wrapper.sv:201$52_EN[31:0]$158
    30/55: $1$memwr$\regfile$nerv_wrapper.sv:201$51_EN[31:0]$157
    31/55: $1$memwr$\regfile$nerv_wrapper.sv:201$50_EN[31:0]$156
    32/55: $1$memwr$\regfile$nerv_wrapper.sv:201$49_EN[31:0]$155
    33/55: $1$memwr$\regfile$nerv_wrapper.sv:201$48_EN[31:0]$154
    34/55: $1$memwr$\regfile$nerv_wrapper.sv:201$47_EN[31:0]$153
    35/55: $1$memwr$\regfile$nerv_wrapper.sv:201$46_EN[31:0]$152
    36/55: $1$memwr$\regfile$nerv_wrapper.sv:201$45_EN[31:0]$151
    37/55: $1$memwr$\regfile$nerv_wrapper.sv:201$44_EN[31:0]$150
    38/55: $1$memwr$\regfile$nerv_wrapper.sv:201$43_EN[31:0]$149
    39/55: $1$memwr$\regfile$nerv_wrapper.sv:201$42_EN[31:0]$148
    40/55: $1$memwr$\regfile$nerv_wrapper.sv:217$74_EN[31:0]$182
    41/55: $1$memwr$\regfile$nerv_wrapper.sv:217$74_DATA[31:0]$181
    42/55: $1$memwr$\regfile$nerv_wrapper.sv:217$74_ADDR[4:0]$180
    43/55: $0\csr_mcounteren[31:0]
    44/55: $0\csr_mie[31:0]
    45/55: $0\csr_mip[31:0]
    46/55: $0\csr_mtval[31:0]
    47/55: $0\csr_mepc[31:0]
    48/55: $0\csr_mscratch[31:0]
    49/55: $0\csr_mtvec[31:0]
    50/55: $0\csr_mhartid[31:0]
    51/55: $0\csr_mimpid[31:0]
    52/55: $0\csr_marchid[31:0]
    53/55: $0\csr_mvendorid[31:0]
    54/55: $0\csr_misa[31:0]
    55/55: $0\csr_mstatus[31:0]

6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\nerv.\mem_rdata' from process `\nerv.$proc$nerv.sv:1105$1116'.
No latch inferred for signal `\nerv.\mem_rd_func' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\mem_wr_enable' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\mem_wr_addr' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\mem_wr_data' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\mem_wr_strb' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\mem_rd_enable' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\mem_rd_addr' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\mem_rd_reg' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\npc' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\next_wr' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\next_rd' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\wr_rd' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\illinsn' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\cycle_intr' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\cycle_insn' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\cycle_trap' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\cycle_late_wr' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_ack' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_rdval' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\hpm_idx' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\hpm_increment' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\hpm_event' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mstatus_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mstatus_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_misa_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_misa_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mie_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mie_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mtvec_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mtvec_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mstatush_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mstatush_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mcounteren_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mcounteren_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mscratch_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mscratch_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mepc_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mepc_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mcause_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mcause_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mtval_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mtval_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mip_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_mip_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\hpm_counter_idx' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_hpm_counter_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_hpm_counter_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\hpm_counterh_idx' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_hpm_counterh_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_hpm_counterh_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\hpm_event_idx' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_hpm_event_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_hpm_event_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_custom_wdata' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\csr_custom_next' from process `\nerv.$proc$nerv.sv:655$726'.
No latch inferred for signal `\nerv.\irq_num' from process `\nerv.$proc$nerv.sv:632$725'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$10_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$11_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$12_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$13_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$14_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$15_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$16_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$17_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$18_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$19_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$20_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$21_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$22_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$23_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$24_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$25_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$26_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$27_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$28_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$29_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$30_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$31_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$32_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$33_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$34_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$35_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$36_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$37_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$38_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$39_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$40_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:180$41_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
No latch inferred for signal `\nerv_extended_wrapper.\get_mem_width$func$nerv_wrapper.sv:284$7.$result' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$361'.
No latch inferred for signal `\nerv_extended_wrapper.\get_mem_width$func$nerv_wrapper.sv:284$9.$result' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$361'.
No latch inferred for signal `\nerv_extended_wrapper.\get_mem_width$func$nerv_wrapper.sv:284$9.mask' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$361'.
No latch inferred for signal `\nerv_extended_wrapper.\get_mem_width$func$nerv_wrapper.sv:283$6.$result' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$356'.
No latch inferred for signal `\nerv_extended_wrapper.\get_mem_width$func$nerv_wrapper.sv:283$8.$result' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$356'.
No latch inferred for signal `\nerv_extended_wrapper.\get_mem_width$func$nerv_wrapper.sv:283$8.mask' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$356'.
No latch inferred for signal `\nerv_extended_wrapper.\exception_pc' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:471$354'.

6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RiscvCore.\state_reg_0' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11697' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_1' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11698' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_2' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11699' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_3' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11700' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_4' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11701' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_5' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11702' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_6' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11703' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_7' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11704' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_8' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11705' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_9' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11706' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_10' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11707' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_11' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11708' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_12' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11709' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_13' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11710' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_14' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11711' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_15' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11712' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_16' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11713' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_17' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11714' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_18' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11715' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_19' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11716' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_20' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11717' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_21' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11718' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_22' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11719' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_23' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11720' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_24' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11721' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_25' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11722' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_26' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11723' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_27' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11724' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_28' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11725' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_29' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11726' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_30' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11727' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_31' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11728' with positive edge clock.
Creating register for signal `\RiscvCore.\state_pc' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11729' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_misa' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11730' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mvendorid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11731' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_marchid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11732' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mimpid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11733' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mhartid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11734' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mstatus' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11735' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mstatush' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11736' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mscratch' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11737' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mtvec' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11738' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mcounteren' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11739' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_medeleg' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11740' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mideleg' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11741' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mip' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11742' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mie' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11743' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mepc' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11744' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mcause' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11745' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mtval' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11746' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_cycle' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11747' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_scounteren' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11748' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_scause' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11749' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_stvec' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11750' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_sepc' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11751' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_stval' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11752' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_sscratch' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11753' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_satp' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11754' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg0' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11755' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg1' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11756' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg2' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11757' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg3' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11758' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr0' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11759' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr1' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11760' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr2' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11761' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr3' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11762' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_MXLEN' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11763' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_IALIGN' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11764' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_ILEN' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11765' with positive edge clock.
Creating register for signal `\RiscvCore.\state_internal_privilegeMode' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
  created $dff cell `$procdff$11766' with positive edge clock.
Creating register for signal `\nerv.\pc' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11767' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11768' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11769' with positive edge clock.
Creating register for signal `\nerv.\rvfi_trap' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11770' with positive edge clock.
Creating register for signal `\nerv.\rvfi_valid' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11771' with positive edge clock.
Creating register for signal `\nerv.\rvfi_insn' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11772' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rd_addr' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11773' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rd_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11774' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mode' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11775' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11776' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11777' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11778' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11779' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11780' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11781' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11782' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11783' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcounteren_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11784' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11785' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11786' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11787' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11788' with positive edge clock.
Creating register for signal `\nerv.\rvfi_order' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11789' with positive edge clock.
Creating register for signal `\nerv.\rvfi_halt' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11790' with positive edge clock.
Creating register for signal `\nerv.\rvfi_intr' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11791' with positive edge clock.
Creating register for signal `\nerv.\rvfi_ixl' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11792' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs1_addr' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11793' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs2_addr' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11794' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs1_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11795' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs2_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11796' with positive edge clock.
Creating register for signal `\nerv.\rvfi_pc_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11797' with positive edge clock.
Creating register for signal `\nerv.\rvfi_pc_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11798' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11799' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11800' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11801' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11802' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11803' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11804' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11805' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11806' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11807' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11808' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11809' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11810' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11811' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11812' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11813' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11814' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11815' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11816' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11817' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11818' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11819' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11820' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11821' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11822' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11823' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11824' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11825' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11826' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11827' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11828' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11829' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11830' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcounteren_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11831' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcounteren_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11832' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcounteren_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11833' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11834' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11835' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11836' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11837' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11838' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11839' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11840' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11841' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11842' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11843' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11844' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11845' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11846' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11847' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11848' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11849' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11850' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11851' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11852' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11853' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11854' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11855' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11856' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11857' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11858' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11859' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11860' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11861' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11862' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11863' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11864' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11865' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11866' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11867' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11868' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11869' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11870' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11871' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11872' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11873' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11874' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11875' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11876' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11877' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11878' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11879' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11880' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11881' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11882' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11883' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11884' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11885' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11886' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11887' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11888' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11889' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11890' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11891' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11892' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11893' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11894' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11895' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11896' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11897' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11898' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11899' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11900' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11901' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11902' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11903' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11904' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11905' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11906' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11907' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11908' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11909' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11910' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11911' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11912' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11913' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11914' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11915' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11916' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11917' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11918' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11919' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11920' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11921' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11922' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11923' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11924' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11925' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11926' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11927' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11928' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11929' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11930' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11931' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11932' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11933' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11934' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11935' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11936' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11937' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11938' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11939' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11940' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11941' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11942' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11943' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11944' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11945' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11946' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11947' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11948' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11949' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11950' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11951' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11952' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11953' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11954' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11955' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11956' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11957' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11958' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11959' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11960' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11961' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11962' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11963' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11964' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11965' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11966' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11967' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11968' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11969' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11970' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11971' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11972' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11973' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11974' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11975' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11976' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11977' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11978' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11979' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11980' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11981' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11982' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11983' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11984' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11985' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11986' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11987' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11988' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11989' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11990' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11991' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11992' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11993' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11994' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11995' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11996' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11997' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11998' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$11999' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12000' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12001' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12002' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12003' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12004' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12005' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12006' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12007' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12008' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12009' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12010' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12011' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12012' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12013' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12014' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12015' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12016' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12017' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12018' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12019' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12020' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12021' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12022' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12023' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12024' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12025' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12026' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12027' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12028' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12029' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12030' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12031' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12032' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12033' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12034' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12035' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12036' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12037' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12038' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12039' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12040' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12041' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12042' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12043' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12044' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12045' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12046' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12047' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12048' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12049' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12050' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12051' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12052' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12053' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12054' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12055' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12056' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12057' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12058' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12059' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12060' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12061' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12062' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12063' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12064' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12065' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12066' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12067' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12068' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12069' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12070' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12071' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12072' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12073' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12074' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12075' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12076' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12077' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12078' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12079' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12080' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12081' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12082' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12083' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12084' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12085' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12086' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12087' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12088' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12089' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12090' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12091' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12092' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12093' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12094' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12095' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12096' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12097' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12098' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12099' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12100' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12101' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12102' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12103' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12104' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12105' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12106' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12107' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12108' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12109' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12110' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12111' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12112' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12113' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12114' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12115' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12116' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12117' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12118' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12119' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12120' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12121' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12122' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12123' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12124' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12125' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12126' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12127' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12128' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12129' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12130' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12131' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12132' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12133' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12134' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12135' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12136' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12137' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12138' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12139' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12140' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12141' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12142' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12143' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12144' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12145' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12146' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12147' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12148' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12149' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12150' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12151' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12152' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12153' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12154' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12155' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12156' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12157' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12158' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12159' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12160' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12161' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12162' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12163' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12164' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12165' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12166' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12167' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12168' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12169' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12170' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12171' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12172' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12173' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12174' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12175' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12176' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12177' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12178' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12179' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12180' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12181' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12182' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12183' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12184' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12185' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12186' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12187' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12188' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12189' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12190' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12191' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12192' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12193' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12194' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12195' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12196' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12197' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12198' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12199' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12200' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12201' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12202' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12203' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12204' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12205' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12206' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12207' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12208' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12209' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12210' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12211' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12212' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12213' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12214' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12215' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12216' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12217' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_rmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12218' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_wmask' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12219' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12220' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12221' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_addr' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12222' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_rdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12223' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_wdata' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12224' with positive edge clock.
Creating register for signal `\nerv.\reset_q' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12225' with positive edge clock.
Creating register for signal `\nerv.\next_rvfi_intr' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12226' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1123$438_ADDR' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12227' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1123$438_DATA' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12228' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1123$438_EN' using process `\nerv.$proc$nerv.sv:1116$1119'.
  created $dff cell `$procdff$12229' with positive edge clock.
Creating register for signal `\nerv.\csr_custom_value' using process `\nerv.$proc$nerv.sv:619$720'.
  created $dff cell `$procdff$12230' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_event_value' using process `\nerv.$proc$nerv.sv:619$658'.
  created $dff cell `$procdff$12231' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_counterh_value' using process `\nerv.$proc$nerv.sv:619$594'.
  created $dff cell `$procdff$12232' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_counter_value' using process `\nerv.$proc$nerv.sv:619$530'.
  created $dff cell `$procdff$12233' with positive edge clock.
Creating register for signal `\nerv.\csr_mip_value' using process `\nerv.$proc$nerv.sv:619$528'.
  created $dff cell `$procdff$12234' with positive edge clock.
Creating register for signal `\nerv.\csr_mtval_value' using process `\nerv.$proc$nerv.sv:619$524'.
  created $dff cell `$procdff$12235' with positive edge clock.
Creating register for signal `\nerv.\csr_mcause_value' using process `\nerv.$proc$nerv.sv:619$520'.
  created $dff cell `$procdff$12236' with positive edge clock.
Creating register for signal `\nerv.\csr_mepc_value' using process `\nerv.$proc$nerv.sv:619$516'.
  created $dff cell `$procdff$12237' with positive edge clock.
Creating register for signal `\nerv.\csr_mscratch_value' using process `\nerv.$proc$nerv.sv:619$512'.
  created $dff cell `$procdff$12238' with positive edge clock.
Creating register for signal `\nerv.\csr_mcounteren_value' using process `\nerv.$proc$nerv.sv:619$508'.
  created $dff cell `$procdff$12239' with positive edge clock.
Creating register for signal `\nerv.\csr_mstatush_value' using process `\nerv.$proc$nerv.sv:619$504'.
  created $dff cell `$procdff$12240' with positive edge clock.
Creating register for signal `\nerv.\csr_mtvec_value' using process `\nerv.$proc$nerv.sv:619$500'.
  created $dff cell `$procdff$12241' with positive edge clock.
Creating register for signal `\nerv.\csr_mie_value' using process `\nerv.$proc$nerv.sv:619$496'.
  created $dff cell `$procdff$12242' with positive edge clock.
Creating register for signal `\nerv.\csr_misa_value' using process `\nerv.$proc$nerv.sv:619$492'.
  created $dff cell `$procdff$12243' with positive edge clock.
Creating register for signal `\nerv.\csr_mstatus_value' using process `\nerv.$proc$nerv.sv:619$488'.
  created $dff cell `$procdff$12244' with positive edge clock.
Creating register for signal `\nerv.\imem_addr_q' using process `\nerv.$proc$nerv.sv:438$447'.
  created $dff cell `$procdff$12245' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_enable_q' using process `\nerv.$proc$nerv.sv:412$439'.
  created $dff cell `$procdff$12246' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_reg_q' using process `\nerv.$proc$nerv.sv:412$439'.
  created $dff cell `$procdff$12247' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_func_q' using process `\nerv.$proc$nerv.sv:412$439'.
  created $dff cell `$procdff$12248' with positive edge clock.
Creating register for signal `\nerv.\mem_wr_enable_q' using process `\nerv.$proc$nerv.sv:412$439'.
  created $dff cell `$procdff$12249' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mcause' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:422$350'.
  created $dff cell `$procdff$12250' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\i' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12251' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[0]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12252' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[1]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12253' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[2]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12254' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[3]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12255' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[4]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12256' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[5]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12257' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[6]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12258' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[7]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12259' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[8]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12260' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[9]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12261' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[10]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12262' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[11]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12263' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[12]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12264' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[13]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12265' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[14]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12266' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[15]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12267' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[16]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12268' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[17]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12269' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[18]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12270' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[19]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12271' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[20]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12272' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[21]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12273' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[22]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12274' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[23]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12275' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[24]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12276' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[25]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12277' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[26]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12278' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[27]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12279' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[28]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12280' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[29]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12281' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[30]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12282' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\shadow_regfile[31]' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12283' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12284' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12285' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12286' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12287' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12288' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12289' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12290' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12291' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12292' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12293' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12294' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12295' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12296' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12297' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12298' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12299' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12300' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12301' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12302' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12303' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12304' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12305' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12306' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12307' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12308' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12309' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12310' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12311' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12312' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12313' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12314' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12315' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:312$107_ADDR' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12316' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:312$107_DATA' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12317' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
  created $dff cell `$procdff$12318' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\event_valid_reg' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:289$202'.
  created $dff cell `$procdff$12319' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\mem_read_valid_reg' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
  created $dff cell `$procdff$12320' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\mem_write_valid_reg' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
  created $dff cell `$procdff$12321' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\mem_addr_reg' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
  created $dff cell `$procdff$12322' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\mem_data_reg' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
  created $dff cell `$procdff$12323' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\captured_rmask' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
  created $dff cell `$procdff$12324' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\captured_wstrb' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
  created $dff cell `$procdff$12325' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mstatus' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12326' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_misa' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12327' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mvendorid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12328' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_marchid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12329' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mimpid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12330' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mhartid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12331' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mtvec' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12332' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mscratch' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12333' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mepc' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12334' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mtval' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12335' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mip' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12336' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mie' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12337' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mcounteren' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12338' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\i' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12339' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$42_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12340' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$43_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12341' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$44_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12342' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$45_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12343' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$46_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12344' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$47_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12345' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$48_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12346' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$49_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12347' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$50_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12348' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$51_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12349' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$52_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12350' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$53_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12351' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$54_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12352' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$55_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12353' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$56_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12354' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$57_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12355' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$58_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12356' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$59_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12357' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$60_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12358' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$61_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12359' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$62_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12360' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$63_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12361' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$64_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12362' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$65_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12363' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$66_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12364' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$67_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12365' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$68_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12366' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$69_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12367' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$70_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12368' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$71_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12369' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$72_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12370' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:201$73_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12371' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:217$74_ADDR' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12372' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:217$74_DATA' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12373' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:217$74_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
  created $dff cell `$procdff$12374' with positive edge clock.

6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 59 empty switches in `\CheckerWithResult.$proc$CheckerWrapper.sv:8831$6879'.
Removing empty process `CheckerWithResult.$proc$CheckerWrapper.sv:8831$6879'.
Found and cleaned up 70 empty switches in `\RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
Removing empty process `RiscvCore.$proc$CheckerWrapper.sv:6833$6582'.
Found and cleaned up 8 empty switches in `\nerv.$proc$nerv.sv:1116$1119'.
Removing empty process `nerv.$proc$nerv.sv:1116$1119'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:1105$1116'.
Removing empty process `nerv.$proc$nerv.sv:1105$1116'.
Found and cleaned up 93 empty switches in `\nerv.$proc$nerv.sv:655$726'.
Removing empty process `nerv.$proc$nerv.sv:655$726'.
Found and cleaned up 19 empty switches in `\nerv.$proc$nerv.sv:632$725'.
Removing empty process `nerv.$proc$nerv.sv:632$725'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$720'.
Removing empty process `nerv.$proc$nerv.sv:619$720'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$658'.
Removing empty process `nerv.$proc$nerv.sv:619$658'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$594'.
Removing empty process `nerv.$proc$nerv.sv:619$594'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$530'.
Removing empty process `nerv.$proc$nerv.sv:619$530'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$528'.
Removing empty process `nerv.$proc$nerv.sv:619$528'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$524'.
Removing empty process `nerv.$proc$nerv.sv:619$524'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$520'.
Removing empty process `nerv.$proc$nerv.sv:619$520'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$516'.
Removing empty process `nerv.$proc$nerv.sv:619$516'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$512'.
Removing empty process `nerv.$proc$nerv.sv:619$512'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$508'.
Removing empty process `nerv.$proc$nerv.sv:619$508'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$504'.
Removing empty process `nerv.$proc$nerv.sv:619$504'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$500'.
Removing empty process `nerv.$proc$nerv.sv:619$500'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$496'.
Removing empty process `nerv.$proc$nerv.sv:619$496'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$492'.
Removing empty process `nerv.$proc$nerv.sv:619$492'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:619$488'.
Removing empty process `nerv.$proc$nerv.sv:619$488'.
Removing empty process `nerv.$proc$nerv.sv:438$447'.
Found and cleaned up 2 empty switches in `\nerv.$proc$nerv.sv:412$439'.
Removing empty process `nerv.$proc$nerv.sv:412$439'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$401'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$398'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$361'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$361'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$356'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$356'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:471$354'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:471$354'.
Found and cleaned up 3 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:422$350'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:422$350'.
Found and cleaned up 3 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:303$206'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:289$202'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:289$202'.
Found and cleaned up 2 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:262$194'.
Found and cleaned up 5 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:198$112'.
Cleaned up 284 empty switches.

6.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWrapper.
Optimizing module CheckerWithResult.
<suppressed ~12 debug messages>
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
<suppressed ~229 debug messages>
Optimizing module nerv.
<suppressed ~318 debug messages>
Optimizing module nerv_extended_wrapper.
<suppressed ~55 debug messages>
Optimizing module top_formal.

6.3. Executing FUTURE pass.

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWrapper.
Optimizing module CheckerWithResult.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 1564 unused cells and 8779 unused wires.
<suppressed ~2615 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module CheckerWithResult...
Checking module CheckerWrapper...
Checking module RiscvCore...
Checking module RiscvTrans...
Checking module nerv...
Checking module nerv_extended_wrapper...
Warning: Wire nerv_extended_wrapper.\result_csr_stvec [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_stval [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_sscratch [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_sepc [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_scounteren [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_scause [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_satp [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg3 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg2 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg1 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg0 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr3 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr2 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr1 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr0 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mideleg [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_medeleg [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_cycle [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_pc_rdata is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_csr_mepc_rdata is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_csr_mcause_rdata is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.irq_num is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_trap is used but has no driver.
Checking module top_formal...
Warning: Wire top_formal.\io_mem_write_memWidth [5] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [4] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [3] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [2] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [1] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [0] is used but has no driver.
Found and reported 29 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
<suppressed ~159 debug messages>
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
<suppressed ~3420 debug messages>
Finding identical cells in module `\nerv'.
<suppressed ~1011 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
<suppressed ~3 debug messages>
Finding identical cells in module `\top_formal'.
Removed a total of 1531 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CheckerWithResult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CheckerWrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RiscvCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RiscvTrans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$CheckerWrapper.sv:4888$6296.
    dead port 1/2 on $mux $ternary$CheckerWrapper.sv:4905$6298.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5308$6404.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5311$6407.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5402$6462.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5406$6465.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:612$1387.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:615$1390.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:711$1416.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:717$1422.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:726$1423.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:732$1429.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:790$1439.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:791$1440.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:796$1441.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:797$1442.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:811$1448.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:813$1450.
Running muxtree optimizer on module \nerv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10325.
    dead port 1/2 on $mux $procmux$10328.
    dead port 1/2 on $mux $procmux$10331.
    dead port 1/2 on $mux $procmux$10334.
    dead port 1/2 on $mux $procmux$10337.
    dead port 1/2 on $mux $procmux$10340.
    dead port 1/2 on $mux $procmux$10343.
    dead port 1/2 on $mux $procmux$10346.
    dead port 1/2 on $mux $procmux$10349.
    dead port 1/2 on $mux $procmux$10352.
    dead port 1/2 on $mux $procmux$10355.
    dead port 1/2 on $mux $procmux$10358.
    dead port 1/2 on $mux $procmux$10361.
    dead port 1/2 on $mux $procmux$10364.
    dead port 1/2 on $mux $procmux$10367.
    dead port 1/2 on $mux $procmux$10370.
    dead port 1/2 on $mux $procmux$10373.
    dead port 1/2 on $mux $procmux$10376.
    dead port 1/2 on $mux $procmux$10382.
    dead port 1/2 on $mux $procmux$10385.
    dead port 1/2 on $mux $procmux$10388.
    dead port 1/2 on $mux $procmux$10391.
    dead port 1/2 on $mux $procmux$10394.
    dead port 1/2 on $mux $procmux$10397.
    dead port 1/2 on $mux $procmux$10400.
    dead port 1/2 on $mux $procmux$10403.
    dead port 1/2 on $mux $procmux$10406.
    dead port 1/2 on $mux $procmux$10409.
    dead port 1/2 on $mux $procmux$10412.
    dead port 1/2 on $mux $procmux$10415.
    dead port 1/2 on $mux $procmux$10418.
    dead port 1/2 on $mux $procmux$10421.
    dead port 1/2 on $mux $procmux$10424.
    dead port 1/2 on $mux $procmux$10427.
    dead port 1/2 on $mux $procmux$10430.
    dead port 1/2 on $mux $procmux$10436.
    dead port 1/2 on $mux $procmux$10439.
    dead port 1/2 on $mux $procmux$10442.
    dead port 1/2 on $mux $procmux$10445.
    dead port 1/2 on $mux $procmux$10448.
    dead port 1/2 on $mux $procmux$10451.
    dead port 1/2 on $mux $procmux$10454.
    dead port 1/2 on $mux $procmux$10457.
    dead port 1/2 on $mux $procmux$10460.
    dead port 1/2 on $mux $procmux$10463.
    dead port 1/2 on $mux $procmux$10466.
    dead port 1/2 on $mux $procmux$10469.
    dead port 1/2 on $mux $procmux$10472.
    dead port 1/2 on $mux $procmux$10475.
    dead port 1/2 on $mux $procmux$10478.
    dead port 1/2 on $mux $procmux$10481.
    dead port 1/2 on $mux $procmux$10487.
    dead port 1/2 on $mux $procmux$10490.
    dead port 1/2 on $mux $procmux$10493.
    dead port 1/2 on $mux $procmux$10496.
    dead port 1/2 on $mux $procmux$10499.
    dead port 1/2 on $mux $procmux$10502.
    dead port 1/2 on $mux $procmux$10505.
    dead port 1/2 on $mux $procmux$10508.
    dead port 1/2 on $mux $procmux$10511.
    dead port 1/2 on $mux $procmux$10514.
    dead port 1/2 on $mux $procmux$10517.
    dead port 1/2 on $mux $procmux$10520.
    dead port 1/2 on $mux $procmux$10523.
    dead port 1/2 on $mux $procmux$10526.
    dead port 1/2 on $mux $procmux$10529.
    dead port 1/2 on $mux $procmux$10535.
    dead port 1/2 on $mux $procmux$10538.
    dead port 1/2 on $mux $procmux$10541.
    dead port 1/2 on $mux $procmux$10544.
    dead port 1/2 on $mux $procmux$10547.
    dead port 1/2 on $mux $procmux$10550.
    dead port 1/2 on $mux $procmux$10553.
    dead port 1/2 on $mux $procmux$10556.
    dead port 1/2 on $mux $procmux$10559.
    dead port 1/2 on $mux $procmux$10562.
    dead port 1/2 on $mux $procmux$10565.
    dead port 1/2 on $mux $procmux$10568.
    dead port 1/2 on $mux $procmux$10571.
    dead port 1/2 on $mux $procmux$10574.
    dead port 1/2 on $mux $procmux$10580.
    dead port 1/2 on $mux $procmux$10583.
    dead port 1/2 on $mux $procmux$10586.
    dead port 1/2 on $mux $procmux$10589.
    dead port 1/2 on $mux $procmux$10592.
    dead port 1/2 on $mux $procmux$10595.
    dead port 1/2 on $mux $procmux$10598.
    dead port 1/2 on $mux $procmux$10601.
    dead port 1/2 on $mux $procmux$10604.
    dead port 1/2 on $mux $procmux$10607.
    dead port 1/2 on $mux $procmux$10610.
    dead port 1/2 on $mux $procmux$10613.
    dead port 1/2 on $mux $procmux$10616.
    dead port 1/2 on $mux $procmux$10622.
    dead port 1/2 on $mux $procmux$10625.
    dead port 1/2 on $mux $procmux$10628.
    dead port 1/2 on $mux $procmux$10631.
    dead port 1/2 on $mux $procmux$10634.
    dead port 1/2 on $mux $procmux$10637.
    dead port 1/2 on $mux $procmux$10640.
    dead port 1/2 on $mux $procmux$10643.
    dead port 1/2 on $mux $procmux$10646.
    dead port 1/2 on $mux $procmux$10649.
    dead port 1/2 on $mux $procmux$10652.
    dead port 1/2 on $mux $procmux$10655.
    dead port 1/2 on $mux $procmux$10661.
    dead port 1/2 on $mux $procmux$10664.
    dead port 1/2 on $mux $procmux$10667.
    dead port 1/2 on $mux $procmux$10670.
    dead port 1/2 on $mux $procmux$10673.
    dead port 1/2 on $mux $procmux$10676.
    dead port 1/2 on $mux $procmux$10679.
    dead port 1/2 on $mux $procmux$10682.
    dead port 1/2 on $mux $procmux$10685.
    dead port 1/2 on $mux $procmux$10688.
    dead port 1/2 on $mux $procmux$10691.
    dead port 1/2 on $mux $procmux$10697.
    dead port 1/2 on $mux $procmux$10700.
    dead port 1/2 on $mux $procmux$10703.
    dead port 1/2 on $mux $procmux$10706.
    dead port 1/2 on $mux $procmux$10709.
    dead port 1/2 on $mux $procmux$10712.
    dead port 1/2 on $mux $procmux$10715.
    dead port 1/2 on $mux $procmux$10718.
    dead port 1/2 on $mux $procmux$10721.
    dead port 1/2 on $mux $procmux$10724.
    dead port 1/2 on $mux $procmux$10730.
    dead port 1/2 on $mux $procmux$10733.
    dead port 1/2 on $mux $procmux$10736.
    dead port 1/2 on $mux $procmux$10739.
    dead port 1/2 on $mux $procmux$10742.
    dead port 1/2 on $mux $procmux$10745.
    dead port 1/2 on $mux $procmux$10748.
    dead port 1/2 on $mux $procmux$10751.
    dead port 1/2 on $mux $procmux$10754.
    dead port 1/2 on $mux $procmux$10760.
    dead port 1/2 on $mux $procmux$10763.
    dead port 1/2 on $mux $procmux$10766.
    dead port 1/2 on $mux $procmux$10769.
    dead port 1/2 on $mux $procmux$10772.
    dead port 1/2 on $mux $procmux$10775.
    dead port 1/2 on $mux $procmux$10778.
    dead port 1/2 on $mux $procmux$10781.
    dead port 1/2 on $mux $procmux$10787.
    dead port 1/2 on $mux $procmux$10790.
    dead port 1/2 on $mux $procmux$10793.
    dead port 1/2 on $mux $procmux$10796.
    dead port 1/2 on $mux $procmux$10799.
    dead port 1/2 on $mux $procmux$10802.
    dead port 1/2 on $mux $procmux$10805.
    dead port 1/2 on $mux $procmux$10811.
    dead port 1/2 on $mux $procmux$10814.
    dead port 1/2 on $mux $procmux$10817.
    dead port 1/2 on $mux $procmux$10820.
    dead port 1/2 on $mux $procmux$10823.
    dead port 1/2 on $mux $procmux$10826.
    dead port 1/2 on $mux $procmux$10832.
    dead port 1/2 on $mux $procmux$10835.
    dead port 1/2 on $mux $procmux$10838.
    dead port 1/2 on $mux $procmux$10841.
    dead port 1/2 on $mux $procmux$10844.
    dead port 1/2 on $mux $procmux$10850.
    dead port 1/2 on $mux $procmux$10853.
    dead port 1/2 on $mux $procmux$10856.
    dead port 1/2 on $mux $procmux$10859.
    dead port 1/2 on $mux $procmux$10865.
    dead port 1/2 on $mux $procmux$10868.
    dead port 1/2 on $mux $procmux$10871.
    dead port 1/2 on $mux $procmux$10877.
    dead port 1/2 on $mux $procmux$10880.
    dead port 1/2 on $mux $procmux$10886.
    dead port 1/2 on $mux $procmux$8356.
    dead port 1/2 on $mux $procmux$8359.
    dead port 1/2 on $mux $procmux$8362.
    dead port 1/2 on $mux $procmux$8365.
    dead port 1/2 on $mux $procmux$8371.
    dead port 1/2 on $mux $procmux$8374.
    dead port 1/2 on $mux $procmux$8377.
    dead port 1/2 on $mux $procmux$8380.
    dead port 1/2 on $mux $procmux$8386.
    dead port 1/2 on $mux $procmux$8389.
    dead port 1/2 on $mux $procmux$8392.
    dead port 1/2 on $mux $procmux$8395.
    dead port 1/2 on $mux $procmux$8401.
    dead port 1/2 on $mux $procmux$8404.
    dead port 1/2 on $mux $procmux$8407.
    dead port 1/2 on $mux $procmux$8410.
    dead port 1/2 on $mux $procmux$8416.
    dead port 1/2 on $mux $procmux$8419.
    dead port 1/2 on $mux $procmux$8422.
    dead port 1/2 on $mux $procmux$8425.
    dead port 1/2 on $mux $procmux$8431.
    dead port 1/2 on $mux $procmux$8434.
    dead port 1/2 on $mux $procmux$8437.
    dead port 1/2 on $mux $procmux$8440.
    dead port 1/2 on $mux $procmux$8446.
    dead port 1/2 on $mux $procmux$8449.
    dead port 1/2 on $mux $procmux$8452.
    dead port 1/2 on $mux $procmux$8455.
    dead port 1/2 on $mux $procmux$8461.
    dead port 1/2 on $mux $procmux$8464.
    dead port 1/2 on $mux $procmux$8467.
    dead port 1/2 on $mux $procmux$8470.
    dead port 1/2 on $mux $procmux$8476.
    dead port 1/2 on $mux $procmux$8479.
    dead port 1/2 on $mux $procmux$8482.
    dead port 1/2 on $mux $procmux$8488.
    dead port 1/2 on $mux $procmux$8491.
    dead port 1/2 on $mux $procmux$8494.
    dead port 1/2 on $mux $procmux$8500.
    dead port 1/2 on $mux $procmux$8503.
    dead port 1/2 on $mux $procmux$8506.
    dead port 1/2 on $mux $procmux$8512.
    dead port 1/2 on $mux $procmux$8515.
    dead port 1/2 on $mux $procmux$8518.
    dead port 1/2 on $mux $procmux$8524.
    dead port 1/2 on $mux $procmux$8527.
    dead port 1/2 on $mux $procmux$8530.
    dead port 1/2 on $mux $procmux$8536.
    dead port 1/2 on $mux $procmux$8539.
    dead port 1/2 on $mux $procmux$8542.
    dead port 1/2 on $mux $procmux$8548.
    dead port 1/2 on $mux $procmux$8551.
    dead port 1/2 on $mux $procmux$8554.
    dead port 2/2 on $mux $procmux$8560.
    dead port 1/2 on $mux $procmux$8563.
    dead port 1/2 on $mux $procmux$8566.
    dead port 1/2 on $mux $procmux$8569.
    dead port 1/2 on $mux $procmux$8575.
    dead port 1/2 on $mux $procmux$8578.
    dead port 1/2 on $mux $procmux$8581.
    dead port 1/2 on $mux $procmux$8587.
    dead port 1/2 on $mux $procmux$8590.
    dead port 1/2 on $mux $procmux$8593.
    dead port 1/2 on $mux $procmux$8599.
    dead port 1/2 on $mux $procmux$8602.
    dead port 1/2 on $mux $procmux$8605.
    dead port 1/2 on $mux $procmux$8611.
    dead port 1/2 on $mux $procmux$8614.
    dead port 1/2 on $mux $procmux$8620.
    dead port 1/2 on $mux $procmux$8623.
    dead port 1/2 on $mux $procmux$8629.
    dead port 1/2 on $mux $procmux$8632.
    dead port 1/2 on $mux $procmux$8638.
    dead port 1/2 on $mux $procmux$8641.
    dead port 1/2 on $mux $procmux$8647.
    dead port 1/2 on $mux $procmux$8650.
    dead port 1/2 on $mux $procmux$8656.
    dead port 1/2 on $mux $procmux$8659.
    dead port 1/2 on $mux $procmux$8665.
    dead port 1/2 on $mux $procmux$8668.
    dead port 1/2 on $mux $procmux$8674.
    dead port 1/2 on $mux $procmux$8677.
    dead port 1/2 on $mux $procmux$8683.
    dead port 1/2 on $mux $procmux$8686.
    dead port 1/2 on $mux $procmux$8692.
    dead port 1/2 on $mux $procmux$8695.
    dead port 1/2 on $mux $procmux$8701.
    dead port 1/2 on $mux $procmux$8704.
    dead port 1/2 on $mux $procmux$8710.
    dead port 1/2 on $mux $procmux$8713.
    dead port 1/2 on $mux $procmux$8719.
    dead port 1/2 on $mux $procmux$8725.
    dead port 1/2 on $mux $procmux$8731.
    dead port 1/2 on $mux $procmux$8737.
    dead port 1/2 on $mux $procmux$8743.
    dead port 1/2 on $mux $procmux$8749.
    dead port 1/2 on $mux $procmux$8755.
    dead port 1/2 on $mux $procmux$8761.
    dead port 1/2 on $mux $procmux$8767.
    dead port 1/2 on $mux $procmux$8773.
    dead port 1/2 on $mux $procmux$8779.
    dead port 1/2 on $mux $procmux$8785.
    dead port 1/2 on $mux $procmux$8788.
    dead port 1/2 on $mux $procmux$8794.
    dead port 1/2 on $mux $procmux$8800.
    dead port 1/2 on $mux $procmux$8803.
    dead port 1/2 on $mux $procmux$8828.
    dead port 2/2 on $mux $procmux$8830.
    dead port 1/2 on $mux $procmux$8837.
    dead port 2/2 on $mux $procmux$8839.
    dead port 1/2 on $mux $procmux$8846.
    dead port 2/2 on $mux $procmux$8848.
    dead port 2/2 on $mux $procmux$8858.
    dead port 2/2 on $mux $procmux$8860.
    dead port 2/2 on $mux $procmux$8870.
    dead port 2/2 on $mux $procmux$8872.
    dead port 2/2 on $mux $procmux$8882.
    dead port 2/2 on $mux $procmux$8884.
    dead port 2/2 on $mux $procmux$8894.
    dead port 2/2 on $mux $procmux$8896.
    dead port 2/2 on $mux $procmux$8906.
    dead port 2/2 on $mux $procmux$8908.
    dead port 2/2 on $mux $procmux$8918.
    dead port 2/2 on $mux $procmux$8920.
    dead port 2/2 on $mux $procmux$8926.
    dead port 2/2 on $mux $procmux$8932.
    dead port 2/2 on $mux $procmux$8938.
    dead port 2/2 on $mux $procmux$8944.
    dead port 2/2 on $mux $procmux$8950.
    dead port 2/2 on $mux $procmux$8956.
    dead port 2/2 on $mux $procmux$8962.
    dead port 2/2 on $mux $procmux$8968.
    dead port 2/2 on $mux $procmux$8984.
    dead port 2/2 on $mux $procmux$9000.
    dead port 2/2 on $mux $procmux$9016.
    dead port 2/2 on $mux $procmux$9032.
    dead port 2/2 on $mux $procmux$9048.
    dead port 2/2 on $mux $procmux$9064.
    dead port 2/2 on $mux $procmux$9087.
    dead port 2/2 on $mux $procmux$9096.
    dead port 2/2 on $mux $procmux$9105.
    dead port 2/2 on $mux $procmux$9114.
    dead port 2/2 on $mux $procmux$9123.
    dead port 2/2 on $mux $procmux$9133.
    dead port 2/2 on $mux $procmux$9143.
    dead port 2/2 on $mux $procmux$9153.
    dead port 2/2 on $mux $procmux$9163.
    dead port 2/2 on $mux $procmux$9173.
    dead port 2/2 on $mux $procmux$9184.
    dead port 2/2 on $mux $procmux$9195.
    dead port 2/2 on $mux $procmux$9207.
    dead port 2/2 on $mux $procmux$9209.
    dead port 2/2 on $mux $procmux$9222.
    dead port 2/2 on $mux $procmux$9224.
    dead port 2/2 on $mux $procmux$9238.
    dead port 2/2 on $mux $procmux$9240.
    dead port 2/2 on $mux $procmux$9255.
    dead port 2/2 on $mux $procmux$9257.
    dead port 2/2 on $mux $procmux$9273.
    dead port 2/2 on $mux $procmux$9275.
    dead port 2/2 on $mux $procmux$9292.
    dead port 2/2 on $mux $procmux$9294.
    dead port 2/2 on $mux $procmux$9326.
    dead port 2/2 on $mux $procmux$9338.
    dead port 2/2 on $mux $procmux$9350.
    dead port 2/2 on $mux $procmux$9374.
    dead port 2/2 on $mux $procmux$9386.
    dead port 2/2 on $mux $procmux$9398.
    dead port 2/2 on $mux $procmux$9411.
    dead port 2/2 on $mux $procmux$9424.
    dead port 1/4 on $pmux $procmux$9846.
    dead port 3/4 on $pmux $procmux$9846.
    dead port 4/4 on $pmux $procmux$9846.
    dead port 1/4 on $pmux $procmux$9851.
    dead port 3/4 on $pmux $procmux$9851.
    dead port 4/4 on $pmux $procmux$9851.
    dead port 1/4 on $pmux $procmux$9868.
    dead port 2/4 on $pmux $procmux$9868.
    dead port 4/4 on $pmux $procmux$9868.
    dead port 1/4 on $pmux $procmux$9873.
    dead port 2/4 on $pmux $procmux$9873.
    dead port 4/4 on $pmux $procmux$9873.
    dead port 1/2 on $mux $ternary$nerv.sv:760$948.
    dead port 2/2 on $mux $ternary$nerv.sv:760$948.
    dead port 1/2 on $mux $ternary$nerv.sv:761$949.
    dead port 2/2 on $mux $ternary$nerv.sv:761$949.
    dead port 1/2 on $mux $ternary$nerv.sv:761$955.
    dead port 2/2 on $mux $ternary$nerv.sv:761$955.
Running muxtree optimizer on module \nerv_extended_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10956.
    dead port 1/2 on $mux $procmux$10959.
    dead port 1/2 on $mux $procmux$10965.
    dead port 1/2 on $mux $procmux$10968.
    dead port 1/2 on $mux $procmux$10974.
    dead port 1/2 on $mux $procmux$10977.
    dead port 1/2 on $mux $procmux$10989.
    dead port 1/2 on $mux $procmux$10995.
    dead port 1/2 on $mux $procmux$11001.
    dead port 1/2 on $mux $ternary$nerv_wrapper.sv:473$355.
Running muxtree optimizer on module \top_formal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 387 multiplexer ports.
<suppressed ~4112 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CheckerWithResult.
  Optimizing cells in module \CheckerWrapper.
  Optimizing cells in module \RiscvCore.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \nerv.
    Consolidated identical input bits for $mux cell $procmux$7384:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0]
      New connections: $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [31:1] = { $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] $0$memwr$\regfile$nerv.sv:1123$438_EN[31:0]$1122 [0] }
    New ctrl vector for $pmux cell $procmux$8327: { $procmux$8330_CMP $auto$opt_reduce.cc:134:opt_pmux$12445 $auto$opt_reduce.cc:134:opt_pmux$12443 }
    New ctrl vector for $pmux cell $procmux$8854: { $auto$opt_reduce.cc:134:opt_pmux$12447 $procmux$8855_CMP }
    New ctrl vector for $pmux cell $procmux$8867: $auto$opt_reduce.cc:134:opt_pmux$12449
    New ctrl vector for $pmux cell $procmux$8890: { $auto$opt_reduce.cc:134:opt_pmux$12451 $procmux$8855_CMP }
    New ctrl vector for $pmux cell $procmux$8903: $auto$opt_reduce.cc:134:opt_pmux$12453
    New ctrl vector for $pmux cell $procmux$8913: $auto$opt_reduce.cc:134:opt_pmux$12455
    New ctrl vector for $pmux cell $procmux$8989: $auto$opt_reduce.cc:134:opt_pmux$12457
    New ctrl vector for $pmux cell $procmux$9005: $auto$opt_reduce.cc:134:opt_pmux$12459
    New ctrl vector for $pmux cell $procmux$9038: $auto$opt_reduce.cc:134:opt_pmux$12461
    New ctrl vector for $pmux cell $procmux$9054: $auto$opt_reduce.cc:134:opt_pmux$12463
    New ctrl vector for $pmux cell $procmux$9319: $auto$opt_reduce.cc:134:opt_pmux$12465
    New ctrl vector for $pmux cell $procmux$9436: { $auto$opt_reduce.cc:134:opt_pmux$12467 $procmux$9339_CMP $procmux$9033_CMP $procmux$8985_CMP $eq$nerv.sv:568$467_Y }
    New ctrl vector for $pmux cell $procmux$9457: { $auto$opt_reduce.cc:134:opt_pmux$12469 $procmux$9412_CMP $procmux$9339_CMP $procmux$9185_CMP $procmux$9134_CMP $procmux$9079_CMP $procmux$9033_CMP $procmux$8985_CMP $eq$nerv.sv:568$467_Y }
    New ctrl vector for $pmux cell $procmux$9532: $auto$opt_reduce.cc:134:opt_pmux$12471
    New ctrl vector for $pmux cell $procmux$9543: $auto$opt_reduce.cc:134:opt_pmux$12473
    New ctrl vector for $pmux cell $procmux$9554: $auto$opt_reduce.cc:134:opt_pmux$12475
    New ctrl vector for $pmux cell $procmux$9565: $auto$opt_reduce.cc:134:opt_pmux$12477
    New ctrl vector for $pmux cell $procmux$9576: $auto$opt_reduce.cc:134:opt_pmux$12479
    New ctrl vector for $pmux cell $procmux$9587: $auto$opt_reduce.cc:134:opt_pmux$12481
    New ctrl vector for $pmux cell $procmux$9598: $auto$opt_reduce.cc:134:opt_pmux$12483
    New ctrl vector for $pmux cell $procmux$9609: $auto$opt_reduce.cc:134:opt_pmux$12485
    New ctrl vector for $pmux cell $procmux$9620: $auto$opt_reduce.cc:134:opt_pmux$12487
    New ctrl vector for $pmux cell $procmux$9631: $auto$opt_reduce.cc:134:opt_pmux$12489
    New ctrl vector for $pmux cell $procmux$9642: $auto$opt_reduce.cc:134:opt_pmux$12491
    New ctrl vector for $pmux cell $procmux$9653: $auto$opt_reduce.cc:134:opt_pmux$12493
    New ctrl vector for $pmux cell $procmux$9664: $auto$opt_reduce.cc:134:opt_pmux$12495
    New ctrl vector for $pmux cell $procmux$9675: $auto$opt_reduce.cc:134:opt_pmux$12497
    New ctrl vector for $pmux cell $procmux$9686: $auto$opt_reduce.cc:134:opt_pmux$12499
    New ctrl vector for $pmux cell $procmux$9697: $auto$opt_reduce.cc:134:opt_pmux$12501
    New ctrl vector for $pmux cell $procmux$9708: $auto$opt_reduce.cc:134:opt_pmux$12503
    New ctrl vector for $pmux cell $procmux$9719: $auto$opt_reduce.cc:134:opt_pmux$12505
    New ctrl vector for $pmux cell $procmux$9730: $auto$opt_reduce.cc:134:opt_pmux$12507
    New ctrl vector for $pmux cell $procmux$9741: $auto$opt_reduce.cc:134:opt_pmux$12509
    New ctrl vector for $pmux cell $procmux$9752: $auto$opt_reduce.cc:134:opt_pmux$12511
    New ctrl vector for $pmux cell $procmux$9763: $auto$opt_reduce.cc:134:opt_pmux$12513
    New ctrl vector for $pmux cell $procmux$9774: $auto$opt_reduce.cc:134:opt_pmux$12515
    New ctrl vector for $pmux cell $procmux$9785: $auto$opt_reduce.cc:134:opt_pmux$12517
    New ctrl vector for $pmux cell $procmux$9796: $auto$opt_reduce.cc:134:opt_pmux$12519
    New ctrl vector for $pmux cell $procmux$9807: $auto$opt_reduce.cc:134:opt_pmux$12521
    New ctrl vector for $pmux cell $procmux$9818: $auto$opt_reduce.cc:134:opt_pmux$12523
    New ctrl vector for $pmux cell $procmux$9829: $auto$opt_reduce.cc:134:opt_pmux$12525
    New ctrl vector for $pmux cell $procmux$9840: $auto$opt_reduce.cc:134:opt_pmux$12527
    New ctrl vector for $pmux cell $procmux$9862: $auto$opt_reduce.cc:134:opt_pmux$12529
  Optimizing cells in module \nerv.
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$10954:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$10954_Y
      New ports: A=1'0, B=1'1, Y=$procmux$10954_Y [0]
      New connections: $procmux$10954_Y [31:1] = { $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] $procmux$10954_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$11007:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$106_EN[31:0]$238 [0] }
    Consolidated identical input bits for $mux cell $procmux$11010:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$105_EN[31:0]$237 [0] }
    Consolidated identical input bits for $mux cell $procmux$11013:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$104_EN[31:0]$236 [0] }
    Consolidated identical input bits for $mux cell $procmux$11016:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$103_EN[31:0]$235 [0] }
    Consolidated identical input bits for $mux cell $procmux$11019:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$102_EN[31:0]$234 [0] }
    Consolidated identical input bits for $mux cell $procmux$11022:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$101_EN[31:0]$233 [0] }
    Consolidated identical input bits for $mux cell $procmux$11025:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$100_EN[31:0]$232 [0] }
    Consolidated identical input bits for $mux cell $procmux$11028:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$99_EN[31:0]$231 [0] }
    Consolidated identical input bits for $mux cell $procmux$11031:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$98_EN[31:0]$230 [0] }
    Consolidated identical input bits for $mux cell $procmux$11034:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$97_EN[31:0]$229 [0] }
    Consolidated identical input bits for $mux cell $procmux$11037:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$96_EN[31:0]$228 [0] }
    Consolidated identical input bits for $mux cell $procmux$11040:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$95_EN[31:0]$227 [0] }
    Consolidated identical input bits for $mux cell $procmux$11043:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$94_EN[31:0]$226 [0] }
    Consolidated identical input bits for $mux cell $procmux$11046:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$93_EN[31:0]$225 [0] }
    Consolidated identical input bits for $mux cell $procmux$11049:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$92_EN[31:0]$224 [0] }
    Consolidated identical input bits for $mux cell $procmux$11052:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$91_EN[31:0]$223 [0] }
    Consolidated identical input bits for $mux cell $procmux$11055:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$90_EN[31:0]$222 [0] }
    Consolidated identical input bits for $mux cell $procmux$11058:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$89_EN[31:0]$221 [0] }
    Consolidated identical input bits for $mux cell $procmux$11061:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$88_EN[31:0]$220 [0] }
    Consolidated identical input bits for $mux cell $procmux$11064:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$87_EN[31:0]$219 [0] }
    Consolidated identical input bits for $mux cell $procmux$11067:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$86_EN[31:0]$218 [0] }
    Consolidated identical input bits for $mux cell $procmux$11070:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$85_EN[31:0]$217 [0] }
    Consolidated identical input bits for $mux cell $procmux$11073:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$84_EN[31:0]$216 [0] }
    Consolidated identical input bits for $mux cell $procmux$11076:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$83_EN[31:0]$215 [0] }
    Consolidated identical input bits for $mux cell $procmux$11079:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$82_EN[31:0]$214 [0] }
    Consolidated identical input bits for $mux cell $procmux$11082:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$81_EN[31:0]$213 [0] }
    Consolidated identical input bits for $mux cell $procmux$11085:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$80_EN[31:0]$212 [0] }
    Consolidated identical input bits for $mux cell $procmux$11088:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$79_EN[31:0]$211 [0] }
    Consolidated identical input bits for $mux cell $procmux$11091:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$78_EN[31:0]$210 [0] }
    Consolidated identical input bits for $mux cell $procmux$11094:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$77_EN[31:0]$209 [0] }
    Consolidated identical input bits for $mux cell $procmux$11097:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$76_EN[31:0]$208 [0] }
    Consolidated identical input bits for $mux cell $procmux$11100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207
      New ports: A=1'0, B=1'1, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:306$75_EN[31:0]$207 [0] }
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$10986:
      Old ports: A=$3$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$285, B=0, Y=$procmux$10986_Y
      New ports: A=$procmux$10954_Y [0], B=1'0, Y=$procmux$10986_Y [0]
      New connections: $procmux$10986_Y [31:1] = { $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] $procmux$10986_Y [0] }
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$11103:
      Old ports: A=$2$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$280, B=0, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241
      New ports: A=$procmux$10986_Y [0], B=1'0, Y=$0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0]
      New connections: $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [31:1] = { $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] $0$memwr$\current_regfile$nerv_wrapper.sv:312$107_EN[31:0]$241 [0] }
  Optimizing cells in module \nerv_extended_wrapper.
  Optimizing cells in module \top_formal.
Performed a total of 92 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
<suppressed ~162 debug messages>
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
<suppressed ~9 debug messages>
Finding identical cells in module `\nerv'.
<suppressed ~192 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
<suppressed ~93 debug messages>
Finding identical cells in module `\top_formal'.
Removed a total of 152 cells.

6.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 2018 unused wires.
<suppressed ~15 debug messages>

6.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.8. Rerunning OPT passes. (Maybe there is more to do..)

6.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CheckerWithResult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CheckerWrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RiscvCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RiscvTrans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nerv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nerv_extended_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_formal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4017 debug messages>

6.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CheckerWithResult.
  Optimizing cells in module \CheckerWrapper.
  Optimizing cells in module \RiscvCore.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \nerv.
  Optimizing cells in module \nerv_extended_wrapper.
  Optimizing cells in module \top_formal.
Performed a total of 0 changes.

6.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
Finding identical cells in module `\nerv'.
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 0 cells.

6.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..

6.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.14. Finished OPT passes. (There is nothing left to do.)

6.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 22) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:179$1149 ($eq).
Removed top 3 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:183$1150 ($eq).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:187$1151 ($eq).
Removed top 3 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:191$1152 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:195$1154 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:200$1156 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:205$1158 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:210$1160 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:215$1162 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:220$1164 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:225$1166 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:230$1168 ($eq).
Removed top 6 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:235$1170 ($eq).
Removed top 25 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:239$1171 ($eq).
Removed top 11 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:243$1172 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:247$1174 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:252$1176 ($eq).
Removed top 4 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:257$1178 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:268$1182 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:272$1184 ($eq).
Removed top 8 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:276$1186 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:304$1196 ($eq).
Removed top 3 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:310$1198 ($eq).
Removed top 3 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:316$1200 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:320$1202 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:325$1204 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:330$1206 ($eq).
Removed top 9 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:335$1208 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:340$1210 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:345$1212 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:350$1214 ($eq).
Removed top 8 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:355$1216 ($eq).
Removed top 8 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:360$1218 ($eq).
Removed top 11 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:365$1220 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:370$1222 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:374$1224 ($eq).
Removed top 9 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:378$1226 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:394$1234 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:398$1236 ($eq).
Removed top 5 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:402$1238 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:489$1289 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:490$1291 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:491$1293 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:492$1295 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:493$1297 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:494$1299 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:495$1301 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:496$1303 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:497$1305 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:498$1307 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:499$1309 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:500$1311 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:501$1313 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:502$1315 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:503$1317 ($eq).
Removed top 2 bits (of 7) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:806$1445 ($eq).
Removed top 1 bits (of 7) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:809$1447 ($eq).
Removed top 2 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1031$1569 ($mux).
Removed top 2 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1084$1597 ($mux).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1091$1602 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1096$1609 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1103$1616 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1109$1620 ($mux).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1112$1623 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1113$1625 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1114$1627 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1115$1629 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1116$1631 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1117$1633 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1118$1635 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1119$1637 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1120$1639 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1121$1641 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1122$1643 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1123$1645 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1124$1647 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1125$1649 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1126$1651 ($eq).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1161$1697 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1330$1872 ($mux).
Removed top 1 bits (of 2) from port B of cell RiscvTrans.$lt$CheckerWrapper.sv:1386$1927 ($lt).
Removed top 1 bits (of 2) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:1394$1929 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1404$1939 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1415$1944 ($mux).
Removed top 31 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:1418$1946 ($add).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1597$1997 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1598$1999 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1599$2001 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1600$2003 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1601$2005 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1602$2007 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1603$2009 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1604$2011 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1605$2013 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1606$2015 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1607$2017 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1608$2019 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1609$2021 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1610$2023 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1611$2025 ($eq).
Removed top 31 bits (of 63) from port A of cell RiscvTrans.$shl$CheckerWrapper.sv:2026$2610 ($shl).
Removed top 31 bits (of 63) from port Y of cell RiscvTrans.$shl$CheckerWrapper.sv:2026$2610 ($shl).
Removed top 31 bits (of 63) from port A of cell RiscvTrans.$shl$CheckerWrapper.sv:2834$3749 ($shl).
Removed top 31 bits (of 63) from port Y of cell RiscvTrans.$shl$CheckerWrapper.sv:2834$3749 ($shl).
Removed top 29 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:3134$4171 ($add).
Removed top 2 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:3588$4737 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:3683$4848 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:3721$4886 ($mux).
Removed top 2 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4124$5337 ($mux).
Removed top 24 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4126$5338 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4139$5351 ($mux).
Removed top 16 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4140$5352 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4146$5358 ($mux).
Removed top 16 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4147$5359 ($mux).
Removed top 32 bits (of 64) from port A of cell RiscvTrans.$mul$CheckerWrapper.sv:4272$5518 ($mul).
Removed top 32 bits (of 64) from port B of cell RiscvTrans.$mul$CheckerWrapper.sv:4272$5518 ($mul).
Removed top 33 bits (of 65) from port A of cell RiscvTrans.$mul$CheckerWrapper.sv:4349$5624 ($mul).
Removed top 32 bits (of 65) from port B of cell RiscvTrans.$mul$CheckerWrapper.sv:4349$5624 ($mul).
Removed top 1 bits (of 65) from port Y of cell RiscvTrans.$mul$CheckerWrapper.sv:4349$5624 ($mul).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$shr$CheckerWrapper.sv:4965$6311 ($shr).
Removed top 31 bits (of 32) from port Y of cell RiscvTrans.$shr$CheckerWrapper.sv:4965$6311 ($shr).
Removed top 2 bits (of 8) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:4970$6315 ($eq).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4980$6324 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4987$6332 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5114$6343 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5121$6353 ($mux).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5137$6363 ($eq).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5144$6371 ($eq).
Removed top 1 bits (of 2) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5234$6387 ($mux).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5286$6390 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5286$6390 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5292$6394 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5292$6394 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5310$6405 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5310$6405 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5313$6408 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5313$6408 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5314$6410 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5314$6410 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5315$6412 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5315$6412 ($eq).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6419 ($add).
Removed top 28 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6419 ($add).
Removed top 1 bits (of 32) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6419 ($add).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5326$6421 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5327$6423 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5335$6432 ($mux).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6450 ($add).
Removed top 28 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6450 ($add).
Removed top 1 bits (of 32) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6450 ($add).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5391$6452 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5392$6454 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5399$6459 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5412$6470 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5449$6477 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5450$6478 ($mux).
Removed top 2 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5489$6516 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5791$6569 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5450$6478 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5412$6470 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5335$6432 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5399$6459 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5327$6423 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5392$6454 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5326$6421 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5391$6452 ($mux).
Removed top 1 bits (of 31) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6419 ($add).
Removed top 1 bits (of 31) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6450 ($add).
Removed top 2 bits (of 6) from wire RiscvTrans._GEN_2006.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2075.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2119.
Removed top 3 bits (of 32) from wire RiscvTrans._GEN_2187.
Removed top 6 bits (of 32) from wire RiscvTrans._GEN_2378.
Removed top 2 bits (of 6) from wire RiscvTrans._GEN_2472.
Removed top 24 bits (of 32) from wire RiscvTrans._GEN_2473.
Removed top 6 bits (of 32) from wire RiscvTrans._GEN_2475.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2476.
Removed top 16 bits (of 32) from wire RiscvTrans._GEN_2477.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2490.
Removed top 16 bits (of 32) from wire RiscvTrans._GEN_2491.
Removed top 6 bits (of 32) from wire RiscvTrans._GEN_2495.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3191.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3193.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3203.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3211.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3213.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3223.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3234.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3251.
Removed top 17 bits (of 32) from wire RiscvTrans._T.
Removed top 17 bits (of 32) from wire RiscvTrans._T_12.
Removed top 17 bits (of 32) from wire RiscvTrans._T_156.
Removed top 6 bits (of 31) from wire RiscvTrans._T_167.
Removed top 6 bits (of 32) from wire RiscvTrans._T_168.
Removed top 17 bits (of 32) from wire RiscvTrans._T_18.
Removed top 17 bits (of 32) from wire RiscvTrans._T_181.
Removed top 17 bits (of 32) from wire RiscvTrans._T_208.
Removed top 17 bits (of 32) from wire RiscvTrans._T_235.
Removed top 17 bits (of 32) from wire RiscvTrans._T_24.
Removed top 17 bits (of 32) from wire RiscvTrans._T_264.
Removed top 17 bits (of 32) from wire RiscvTrans._T_291.
Removed top 17 bits (of 32) from wire RiscvTrans._T_30.
Removed top 17 bits (of 32) from wire RiscvTrans._T_320.
Removed top 17 bits (of 32) from wire RiscvTrans._T_347.
Removed top 17 bits (of 32) from wire RiscvTrans._T_367.
Removed top 17 bits (of 32) from wire RiscvTrans._T_387.
Removed top 17 bits (of 32) from wire RiscvTrans._T_407.
Removed top 17 bits (of 32) from wire RiscvTrans._T_426.
Removed top 6 bits (of 32) from wire RiscvTrans._T_433.
Removed top 17 bits (of 32) from wire RiscvTrans._T_446.
Removed top 17 bits (of 32) from wire RiscvTrans._T_469.
Removed top 17 bits (of 32) from wire RiscvTrans._T_493.
Removed top 17 bits (of 32) from wire RiscvTrans._T_532.
Removed top 17 bits (of 32) from wire RiscvTrans._T_6.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_10.
Removed top 2 bits (of 5) from wire RiscvTrans._exceptionNO_T_4.
Removed top 2 bits (of 5) from wire RiscvTrans._exceptionNO_T_5.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_6.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_7.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_8.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_9.
Removed top 27 bits (of 31) from wire RiscvTrans._next_csr_mcause_T.
Removed top 28 bits (of 32) from wire RiscvTrans._next_csr_mcause_T_1.
Removed top 6 bits (of 31) from wire RiscvTrans._next_csr_mtval_T_4.
Removed top 6 bits (of 32) from wire RiscvTrans._next_csr_mtval_T_5.
Removed top 27 bits (of 31) from wire RiscvTrans._next_csr_scause_T.
Removed top 28 bits (of 32) from wire RiscvTrans._next_csr_scause_T_1.
Removed top 28 bits (of 32) from wire RiscvTrans._next_pc_T_23.
Removed top 31 bits (of 32) from wire RiscvTrans._next_pc_T_25.
Removed top 28 bits (of 32) from wire RiscvTrans._next_pc_T_30.
Removed top 31 bits (of 32) from wire RiscvTrans._next_pc_T_32.
Removed top 6 bits (of 31) from wire RiscvTrans._next_pc_T_4.
Removed top 6 bits (of 32) from wire RiscvTrans._next_pc_T_5.
Removed top 6 bits (of 32) from wire RiscvTrans._next_reg_rd.
Removed top 31 bits (of 32) from wire RiscvTrans._next_reg_rd_0.
Removed top 31 bits (of 32) from wire RiscvTrans._next_reg_rd_1.
Removed top 1 bits (of 5) from wire RiscvTrans.exceptionNO.
Removed top 1 bits (of 2) from port B of cell nerv.$ne$nerv.sv:571$472 ($ne).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$486 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$490 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$494 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$498 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$502 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$506 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$510 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$514 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$518 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$522 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$526 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$660 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$662 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$664 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$666 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$668 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$670 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$672 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$674 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$676 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$678 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$680 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$682 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$684 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$686 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$688 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$690 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$692 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$694 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$696 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$698 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$700 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$702 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$704 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$706 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$708 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$710 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$712 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$714 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:619$716 ($eq).
Removed top 29 bits (of 32) from port B of cell nerv.$add$nerv.sv:657$727 ($add).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:768$950 ($add).
Removed top 31 bits (of 32) from mux cell nerv.$ternary$nerv.sv:761$1000 ($mux).
Removed top 31 bits (of 32) from mux cell nerv.$ternary$nerv.sv:760$1002 ($mux).
Removed top 28 bits (of 32) from port A of cell nerv.$mul$nerv.sv:936$1074 ($mul).
Removed top 26 bits (of 32) from port Y of cell nerv.$mul$nerv.sv:936$1074 ($mul).
Removed top 26 bits (of 32) from port B of cell nerv.$shl$nerv.sv:936$1075 ($shl).
Removed top 20 bits (of 32) from port B of cell nerv.$lt$nerv.sv:948$1078 ($lt).
Removed top 25 bits (of 32) from port B of cell nerv.$add$nerv.sv:1063$1105 ($add).
Removed top 28 bits (of 32) from port A of cell nerv.$mul$nerv.sv:1106$1117 ($mul).
Removed top 26 bits (of 32) from port Y of cell nerv.$mul$nerv.sv:1106$1117 ($mul).
Removed top 26 bits (of 32) from port B of cell nerv.$shr$nerv.sv:1106$1118 ($shr).
Removed top 27 bits (of 32) from mux cell nerv.$ternary$nerv.sv:1132$1131 ($mux).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:1139$1135 ($add).
Removed top 3 bits (of 4) from port A of cell nerv.$shl$nerv.sv:1155$1137 ($shl).
Removed top 2 bits (of 4) from port A of cell nerv.$shl$nerv.sv:1156$1138 ($shl).
Removed top 29 bits (of 32) from mux cell nerv.$ternary$nerv.sv:1226$1143 ($mux).
Removed top 31 bits (of 32) from port A of cell nerv.$sub$nerv.sv:1226$1144 ($sub).
Removed top 29 bits (of 32) from port B of cell nerv.$sub$nerv.sv:1226$1144 ($sub).
Removed top 28 bits (of 32) from port Y of cell nerv.$sub$nerv.sv:1226$1144 ($sub).
Removed top 2 bits (of 3) from port B of cell nerv.$procmux$8341_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$procmux$8855_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell nerv.$procmux$8856_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell nerv.$procmux$8914_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8974_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8975_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell nerv.$procmux$8976_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8977_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8978_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell nerv.$procmux$8979_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell nerv.$procmux$8980_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell nerv.$procmux$8981_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell nerv.$procmux$8982_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$8985_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell nerv.$procmux$9029_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell nerv.$procmux$9030_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell nerv.$procmux$9033_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell nerv.$procmux$9074_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell nerv.$procmux$9077_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell nerv.$procmux$9077_CMP2 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$9079_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$9085 ($mux).
Removed top 2 bits (of 4) from port B of cell nerv.$procmux$9132_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell nerv.$procmux$9132_CMP2 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$9131 ($mux).
Removed top 5 bits (of 7) from port B of cell nerv.$procmux$9134_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$9182 ($mux).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$9336 ($mux).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$9409 ($mux).
Removed top 2 bits (of 7) from port B of cell nerv.$procmux$9433_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$9434_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9528_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9527 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9529_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9530_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9539_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9538 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9540_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9541_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9550_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9549 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9551_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9552_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9561_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9560 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9562_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9563_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9572_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9571 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9573_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9574_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9583_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9582 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9584_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9585_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9594_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9593 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9595_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9596_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9605_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9604 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9606_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9607_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9616_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9615 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9617_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9618_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9627_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9626 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9628_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9629_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9638_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9637 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9639_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9640_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9649_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9648 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9650_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9651_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9660_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9659 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9661_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9662_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9671_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9670 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9672_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9673_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9682_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9681 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9683_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9684_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9693_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9692 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9694_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9695_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9704_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9703 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9705_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9706_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9715_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9714 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9716_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9717_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9726_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9725 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9727_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9728_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9737_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9736 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9738_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9739_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9748_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9747 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9749_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9750_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9759_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9758 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9760_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9761_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9770_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9769 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9771_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9772_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9781_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9780 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9782_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9783_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9792_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9791 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9793_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9794_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9803_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9802 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9804_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9805_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9814_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9813 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9815_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9816_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9825_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9824 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9826_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9827_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9836_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9835 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9837_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9838_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9858_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9857 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9859_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9860_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell nerv.$procmux$9882_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell nerv.$procmux$10322 ($mux).
Removed top 2 bits (of 5) from mux cell nerv.$procmux$10379 ($mux).
Removed top 1 bits (of 5) from mux cell nerv.$procmux$10433 ($mux).
Removed top 19 bits (of 32) from mux cell nerv.$procmux$10919 ($mux).
Removed top 19 bits (of 32) from wire nerv.$0\csr_mstatus_value[31:0].
Removed top 31 bits (of 32) from wire nerv.$10\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$11\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$12\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$13\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$14\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$15\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$17\hpm_increment[31:0].
Removed top 1 bits (of 5) from wire nerv.$17\irq_num[4:0].
Removed top 2 bits (of 5) from wire nerv.$18\irq_num[4:0].
Removed top 31 bits (of 32) from wire nerv.$19\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$21\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$23\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$25\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$27\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$29\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$2\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$31\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$4\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$6\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$8\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$lt$nerv.sv:948$1078_Y.
Removed top 31 bits (of 32) from wire nerv.$lt$nerv.sv:966$1089_Y.
Removed top 26 bits (of 32) from wire nerv.$mul$nerv.sv:1106$1117_Y.
Removed top 26 bits (of 32) from wire nerv.$mul$nerv.sv:936$1074_Y.
Removed top 27 bits (of 32) from wire nerv.$ternary$nerv.sv:1132$1131_Y.
Removed top 29 bits (of 32) from wire nerv.$ternary$nerv.sv:1226$1143_Y.
Removed top 31 bits (of 32) from wire nerv.$ternary$nerv.sv:761$1000_Y.
Removed top 24 bits (of 32) from wire nerv.csr_mstatus_next.
Removed top 31 bits (of 32) from wire nerv.hpm_increment.
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12376 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12377 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12378 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12379 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12380 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12381 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12382 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12383 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12384 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12385 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12386 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12387 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12388 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12389 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12390 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12391 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12392 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12393 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12394 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12395 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12396 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12397 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12398 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12399 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12400 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12401 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12402 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12403 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12404 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12405 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12406 (current_regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$12407 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$319 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$320 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$321 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$322 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$323 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$324 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$325 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$326 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$327 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$328 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$329 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$330 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$331 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$332 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$333 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$334 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$335 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$336 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$337 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$338 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$339 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$340 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$341 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$342 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$343 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$344 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$345 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$346 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$347 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$348 (current_regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\current_regfile$nerv_wrapper.sv:321$349 (current_regfile).
Removed top 1 bits (of 7) from mux cell nerv_extended_wrapper.$procmux$10932 ($pmux).
Removed top 2 bits (of 4) from port B of cell nerv_extended_wrapper.$procmux$10934_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell nerv_extended_wrapper.$procmux$10935_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell nerv_extended_wrapper.$procmux$10937 ($pmux).
Removed top 2 bits (of 4) from port B of cell nerv_extended_wrapper.$procmux$10939_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell nerv_extended_wrapper.$procmux$10940_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv_extended_wrapper.$procmux$10942 ($mux).
Removed top 1 bits (of 7) from wire nerv_extended_wrapper.current_read_width.
Removed top 1 bits (of 7) from wire nerv_extended_wrapper.current_write_width.
Removed top 31 bits (of 32) from wire nerv_extended_wrapper.exception_pc.
Removed top 1 bits (of 7) from wire top_formal.io_mem_write_memWidth.

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 103 unused wires.
<suppressed ~4 debug messages>

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
Finding identical cells in module `\nerv'.
<suppressed ~6 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 2 cells.

6.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.11.4. Finished fast OPT passes.

6.12. Printing statistics.

=== CheckerWithResult ===

   Number of wires:                373
   Number of wire bits:           7217
   Number of public wires:         311
   Number of public wire bits:    7155
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                126
     $and                            4
     $check                         59
     $eq                            52
     $logic_not                      1
     $mux                            5
     $not                            1
     $or                             3
     RiscvCore                       1

=== CheckerWrapper ===

   Number of wires:                176
   Number of wire bits:           4952
   Number of public wires:         176
   Number of public wire bits:    4952
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     CheckerWithResult               1

=== RiscvCore ===

   Number of wires:                612
   Number of wire bits:          16926
   Number of public wires:         542
   Number of public wire bits:   14788
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $dff                           70
     $mux                           70
     RiscvTrans                      1

=== RiscvTrans ===

   Number of wires:               5028
   Number of wire bits:         108587
   Number of public wires:        4910
   Number of public wire bits:  108469
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3249
     $add                            7
     $and                           36
     $div                            2
     $eq                           164
     $ge                             2
     $logic_not                      9
     $lt                             6
     $mod                            2
     $mul                            3
     $mux                         2975
     $ne                             2
     $not                            2
     $or                            28
     $shl                            2
     $shr                            4
     $sshr                           2
     $sub                            1
     $xor                            2

=== nerv ===

   Number of wires:               2292
   Number of wire bits:          60150
   Number of public wires:         961
   Number of public wire bits:   34715
   Number of ports:                470
   Number of port bits:          14541
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2127
     $add                           41
     $and                            4
     $dff                          479
     $eq                           245
     $ge                             2
     $logic_and                    230
     $logic_not                     13
     $logic_or                       8
     $lt                             4
     $mem_v2                         1
     $mul                            2
     $mux                          987
     $ne                             2
     $not                            1
     $or                             3
     $pmux                          44
     $reduce_bool                    4
     $reduce_or                     41
     $shl                            7
     $shr                            3
     $sshr                           2
     $sub                            2
     $xor                            2

=== nerv_extended_wrapper ===

   Number of wires:                310
   Number of wire bits:           7410
   Number of public wires:         174
   Number of public wire bits:    3902
   Number of ports:                 88
   Number of port bits:           2478
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                154
     $anyseq                         4
     $check                          1
     $dff                           39
     $eq                             6
     $logic_and                      5
     $logic_not                      1
     $logic_or                       1
     $mem_v2                         1
     $mux                           90
     $pmux                           2
     $reduce_bool                    3
     nerv                            1

=== top_formal ===

   Number of wires:                 65
   Number of wire bits:           1843
   Number of public wires:          65
   Number of public wire bits:    1843
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     CheckerWrapper                  1
     nerv_extended_wrapper           1

=== design hierarchy ===

   top_formal                        1
     CheckerWrapper                  1
       CheckerWithResult             1
         RiscvCore                   1
           RiscvTrans                1
     nerv_extended_wrapper           1
       nerv                          1

   Number of wires:               8856
   Number of wire bits:         207085
   Number of public wires:        7139
   Number of public wire bits:  175824
   Number of ports:               1052
   Number of port bits:          31201
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5794
     $add                           48
     $and                           44
     $anyseq                         4
     $check                         60
     $dff                          588
     $div                            2
     $eq                           467
     $ge                             4
     $logic_and                    235
     $logic_not                     24
     $logic_or                       9
     $lt                            10
     $mem_v2                         2
     $mod                            2
     $mul                            5
     $mux                         4127
     $ne                             4
     $not                            4
     $or                            34
     $pmux                          46
     $reduce_bool                    7
     $reduce_or                     41
     $shl                            9
     $shr                            7
     $sshr                           4
     $sub                            3
     $xor                            4

6.13. Executing CHECK pass (checking for obvious problems).
Checking module CheckerWithResult...
Checking module CheckerWrapper...
Checking module RiscvCore...
Checking module RiscvTrans...
Checking module nerv...
Checking module nerv_extended_wrapper...
Warning: Wire nerv_extended_wrapper.\result_csr_stvec [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_stval [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_sscratch [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_sepc [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_scounteren [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_scause [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_satp [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg3 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg2 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg1 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg0 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr3 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr2 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr1 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr0 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mideleg [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_medeleg [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_cycle [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_csr_mcause_rdata is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.irq_num is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_csr_mepc_rdata is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_trap is used but has no driver.
Checking module top_formal...
Warning: Wire top_formal.\io_mem_write_memWidth [5] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [4] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [3] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [2] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [1] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [0] is used but has no driver.
Found and reported 28 problems.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv

7.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Removed 0 unused modules.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.

8. Executing jny backend.

9. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 59 unique messages, 88 total
End of script. Logfile hash: 7bbf021520, CPU: user 5.76s system 0.08s, MEM: 150.61 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 32% 5x opt_clean (1 sec), 14% 10x read_verilog (0 sec), ...
