Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 25 01:58:52 2022
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file csync_top_control_sets_placed.rpt
| Design       : csync_top
| Device       : xczu7ev
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           11 |
| No           | No                    | Yes                    |             182 |           37 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             993 |          202 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------+--------------------+------------------+----------------+
|      Clock Signal     |               Enable Signal               |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------------+--------------------+------------------+----------------+
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_init                       | i_rstn_IBUF_inst/O |                3 |              3 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_iteration                  | i_rstn_IBUF_inst/O |                1 |              3 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_16windowCounter            | i_rstn_IBUF_inst/O |                1 |              4 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_symbolCounter              | i_rstn_IBUF_inst/O |                1 |              4 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_ArctanCounter              | i_rstn_IBUF_inst/O |                1 |              5 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_arcCurrState_reg[1]_1[0]   | i_rstn_IBUF_inst/O |                3 |              6 |
|  i_clk_32n5_IBUF_BUFG | u_CSYNC_CTRL/r_stageCurrState_reg[1]_3[0] | i_rstn_IBUF_inst/O |                4 |              7 |
|  i_clk_32n5_IBUF_BUFG | u_CSYNC_CTRL/r_stageCurrState_reg[1]_5[0] | i_rstn_IBUF_inst/O |                4 |              7 |
|  i_clk_32n5_IBUF_BUFG | u_CSYNC_CTRL/r_stageCurrState_reg[1]_2[0] | i_rstn_IBUF_inst/O |                4 |              7 |
|  i_clk_32n5_IBUF_BUFG | u_CSYNC_CTRL/r_stageCurrState_reg[1]_4[0] | i_rstn_IBUF_inst/O |                3 |              7 |
|  i_clk_32n5_IBUF_BUFG | u_CSYNC_CTRL/r_stageCurrState_reg[1]_6[0] | i_rstn_IBUF_inst/O |                2 |              7 |
|  i_clk_32n5_IBUF_BUFG | u_CSYNC_CTRL/r_NPSS_Counter               | i_rstn_IBUF_inst/O |                4 |             11 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_RAMAddr_3                  | i_rstn_IBUF_inst/O |                5 |             11 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_windowAddr_1               | i_rstn_IBUF_inst/O |                4 |             12 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_arcCurrState_reg[1]_0[0]   | i_rstn_IBUF_inst/O |                2 |             15 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_NB_Frame_Counter_2         | i_rstn_IBUF_inst/O |                5 |             15 |
|  i_clk_520_IBUF_BUFG  |                                           |                    |               11 |             20 |
|  i_clk_520_IBUF_BUFG  |                                           | i_rstn_IBUF_inst/O |               13 |             22 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/w_metricOut                  | i_rstn_IBUF_inst/O |                7 |             22 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/o_regBankAddr_reg[7]_1       |                    |                2 |             32 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_metricEn_reg[0]_0[0]       | i_rstn_IBUF_inst/O |                4 |             32 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/w_windowEn                   | i_rstn_IBUF_inst/O |                4 |             32 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/w_windowOut                  | i_rstn_IBUF_inst/O |                9 |             32 |
|  i_clk_520_IBUF_BUFG  | i_rxEn_IBUF_inst/O                        | i_rstn_IBUF_inst/O |               13 |             34 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/o_regBankAddr_reg[7]_0       |                    |                8 |             64 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/E[0]                         | i_rstn_IBUF_inst/O |                8 |             64 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_arcCurrState_reg[1]_3[0]   | i_rstn_IBUF_inst/O |               17 |             68 |
|  i_clk_32n5_IBUF_BUFG |                                           | i_rstn_IBUF_inst/O |               24 |            160 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/r_stageCurrState_reg[1]_0[0] | i_rstn_IBUF_inst/O |               20 |            160 |
|  i_clk_520_IBUF_BUFG  | u_CSYNC_CTRL/w_accumulatorOutEnable_S2    | i_rstn_IBUF_inst/O |               30 |            160 |
|  i_clk_32n5_IBUF_BUFG | u_CSYNC_CTRL/r_stageCurrState_reg[1]_0[0] | i_rstn_IBUF_inst/O |               62 |            265 |
+-----------------------+-------------------------------------------+--------------------+------------------+----------------+


