PPA Report for clk_gate_shift_en.v (Module: clk_gate_shift_en)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 4
IO Count: 6
Cell Count: 22

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 174.34 MHz
Reg-to-Reg Critical Path Delay: 0.399 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
