TimeQuest Timing Analyzer report for nco
Sun Oct 04 18:37:09 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; nco                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; sys_clk                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 191.2 MHz ; 191.2 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 194.770 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; sys_clk                                           ; 9.934  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 99.531 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 194.770 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.045      ; 5.276      ;
; 195.781 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 4.138      ;
; 196.207 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.712      ;
; 196.236 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.685      ;
; 196.376 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.440     ; 3.185      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a0~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a2~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a6~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a7~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a8~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a3~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a0~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a5~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a2~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a1~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a6~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a7~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.398 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a4~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.090     ; 3.428      ;
; 196.409 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[1]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.439     ; 3.153      ;
; 196.591 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.328      ;
; 196.646 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 3.272      ;
; 196.647 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 3.273      ;
; 196.671 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.250      ;
; 196.672 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 3.248      ;
; 196.748 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.171      ;
; 196.749 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[6]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.447     ; 2.805      ;
; 196.756 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 3.162      ;
; 196.766 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[5]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.453     ; 2.782      ;
; 196.793 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 3.127      ;
; 196.818 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 3.102      ;
; 196.858 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[6]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[6]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.452     ; 2.691      ;
; 196.939 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[4]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.981      ;
; 196.946 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.973      ;
; 196.961 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 2.957      ;
; 196.964 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.956      ;
; 196.996 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[3]                                                                                           ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.924      ;
; 197.026 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.893      ;
; 197.046 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[4]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.447     ; 2.508      ;
; 197.078 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 2.845      ;
; 197.081 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 2.837      ;
; 197.084 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.836      ;
; 197.085 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.835      ;
; 197.094 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.826      ;
; 197.110 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[3]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.810      ;
; 197.114 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.806      ;
; 197.140 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.781      ;
; 197.159 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 2.759      ;
; 197.179 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.337      ; 3.206      ;
; 197.183 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.736      ;
; 197.186 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.734      ;
; 197.191 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.730      ;
; 197.191 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 2.727      ;
; 197.201 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.077     ; 2.723      ;
; 197.204 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.717      ;
; 197.223 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.427     ; 2.351      ;
; 197.230 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.690      ;
; 197.240 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a7~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.337      ; 3.145      ;
; 197.250 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.670      ;
; 197.260 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.660      ;
; 197.280 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.640      ;
; 197.290 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.630      ;
; 197.296 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.624      ;
; 197.331 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[7]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.427     ; 2.243      ;
; 197.332 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.589      ;
; 197.350 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.571      ;
; 197.351 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.568      ;
; 197.362 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.559      ;
; 197.376 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[4]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.544      ;
; 197.380 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.541      ;
; 197.381 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.538      ;
; 197.381 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.538      ;
; 197.396 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.524      ;
; 197.396 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 2.522      ;
; 197.397 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[7]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.454     ; 2.150      ;
; 197.406 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.514      ;
; 197.407 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.077     ; 2.517      ;
; 197.414 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[1]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.453     ; 2.134      ;
; 197.426 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.494      ;
; 197.465 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[7]                                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 2.455      ;
; 197.474 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.447      ;
; 197.475 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.446      ;
; 197.478 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.443      ;
; 197.496 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.425      ;
; 197.497 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.422      ;
; 197.504 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.417      ;
; 197.505 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.416      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                   ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.481 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.215      ;
; 0.486 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.499 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; mixer:u_mixer|m5[0]                                                                                                              ; mixer:u_mixer|m6[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; mixer:u_mixer|m1[0]                                                                                                              ; mixer:u_mixer|m2[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[17]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[18]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[5]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.799      ;
; 0.508 ; mixer:u_mixer|m2[0]                                                                                                              ; mixer:u_mixer|m3[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; mixer:u_mixer|m3[0]                                                                                                              ; mixer:u_mixer|m4[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.526 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[4]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[7]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[7]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]~_Duplicate_1                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[3]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[3]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[1]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.624 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.625 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.626 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.627 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.627 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.631 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.639 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.641 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[7]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[3]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.680 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                   ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.681 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.974      ;
; 0.698 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.703 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.703 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.705 ; mixer:u_mixer|m6[0]                                                                                                              ; mixer:u_mixer|m7[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.705 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[2]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.705 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.708 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[2]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.002      ;
; 0.710 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[5]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.720 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.012      ;
; 0.723 ; mixer:u_mixer|m4[0]                                                                                                              ; mixer:u_mixer|m5[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[3]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[8]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[4]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.733 ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.026      ;
; 0.737 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[9]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.740 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[9]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.745 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.755 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.763 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[8]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.775 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.788 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.805 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.538      ;
; 0.831 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[2]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.124      ;
; 0.845 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.138      ;
; 0.891 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[1]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.183      ;
; 0.903 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[6]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.197      ;
; 0.907 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.200      ;
; 0.907 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.200      ;
; 0.911 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.204      ;
; 0.912 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.205      ;
; 0.922 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ;
; 99.531 ; 99.932       ; 0.401          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ;
; 99.649 ; 100.050      ; 0.401          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0]                     ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1]                     ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2]                     ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3]                     ;
; 99.722 ; 99.957       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a7~porta_address_reg0 ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                            ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                            ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                            ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                            ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                            ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                            ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                             ;
; 99.723 ; 99.943       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                             ;
; 99.723 ; 99.958       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.723 ; 99.958       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ;
; 99.723 ; 99.958       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a2~porta_address_reg0 ;
; 99.723 ; 99.958       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ;
; 99.723 ; 99.958       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 99.724 ; 99.959       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[0]                          ;
; 99.724 ; 99.959       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a2~porta_address_reg0 ;
; 99.724 ; 99.959       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a3~porta_address_reg0 ;
; 99.724 ; 99.959       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[2]                          ;
; 99.724 ; 99.959       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[3]                          ;
; 99.724 ; 99.959       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[8]                          ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m1[0]                                                                                                                                  ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m2[0]                                                                                                                                  ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m3[0]                                                                                                                                  ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m4[0]                                                                                                                                  ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m5[0]                                                                                                                                  ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m6[0]                                                                                                                                  ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m7[0]                                                                                                                                  ;
; 99.725 ; 99.960       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ;
; 99.725 ; 99.960       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]~_Duplicate_1                                                                           ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]~_Duplicate_1                                                                           ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]~_Duplicate_1                                                                           ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]~_Duplicate_1                                                                           ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]~_Duplicate_1                                                                           ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1                                                                           ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]~_Duplicate_1                                                                           ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[4]                                                                                            ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                            ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                                              ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[6]                                                                                              ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[8]                                                                                              ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[4]                                                                                            ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[6]                                                                                            ;
; 99.725 ; 99.945       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                            ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                                                ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                                                ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[17]                                            ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[18]                                            ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ;
; 99.726 ; 99.946       ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ;
; 99.726 ; 99.961       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a1~porta_address_reg0 ;
; 99.726 ; 99.961       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a5~porta_address_reg0 ;
; 99.726 ; 99.961       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 99.726 ; 99.961       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ;
; 99.726 ; 99.961       ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; 10.031 ; 10.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; 9.576  ; 9.798  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; 10.031 ; 10.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; 9.649  ; 9.884  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; 9.564  ; 9.796  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; 9.694  ; 9.925  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; 9.700  ; 9.923  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; 9.630  ; 9.856  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; 9.322  ; 9.573  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; 9.971  ; 10.171 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; 9.638  ; 9.858  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; -5.731 ; -5.972 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; -5.974 ; -6.187 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; -6.412 ; -6.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; -6.044 ; -6.271 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; -5.963 ; -6.186 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; -6.088 ; -6.310 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; -6.094 ; -6.309 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; -6.026 ; -6.243 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; -5.731 ; -5.972 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; -6.353 ; -6.546 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; -6.034 ; -6.245 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 9.473 ; 9.301 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 9.473 ; 9.301 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 4.648 ; 4.591 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 4.915 ; 4.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 4.583 ; 4.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 4.847 ; 4.727 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 4.842 ; 4.714 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 4.843 ; 4.694 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 4.592 ; 4.517 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 4.915 ; 4.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 4.617 ; 4.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 4.542 ; 4.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 4.850 ; 4.727 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 4.600 ; 4.521 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 4.397 ; 4.296 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 4.397 ; 4.296 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 4.082 ; 4.026 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 3.982 ; 3.896 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 4.020 ; 3.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 4.274 ; 4.157 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 4.269 ; 4.144 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 4.272 ; 4.126 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 4.030 ; 3.956 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 4.341 ; 4.218 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 4.054 ; 3.976 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 3.982 ; 3.896 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 4.278 ; 4.157 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 4.036 ; 3.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; din[0]     ; dout[0]     ; 13.494 ; 13.322 ; 13.716 ; 13.544 ;
; din[1]     ; dout[0]     ; 13.949 ; 13.777 ; 14.129 ; 13.957 ;
; din[2]     ; dout[0]     ; 13.567 ; 13.395 ; 13.802 ; 13.630 ;
; din[3]     ; dout[0]     ; 13.482 ; 13.310 ; 13.714 ; 13.542 ;
; din[4]     ; dout[0]     ; 13.612 ; 13.440 ; 13.843 ; 13.671 ;
; din[5]     ; dout[0]     ; 13.618 ; 13.446 ; 13.841 ; 13.669 ;
; din[6]     ; dout[0]     ; 13.548 ; 13.376 ; 13.774 ; 13.602 ;
; din[7]     ; dout[0]     ; 13.240 ; 13.068 ; 13.491 ; 13.319 ;
; din[8]     ; dout[0]     ; 13.889 ; 13.717 ; 14.089 ; 13.917 ;
; din[9]     ; dout[0]     ; 13.556 ; 13.384 ; 13.776 ; 13.604 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; din[0]     ; dout[0]     ; 10.343 ; 10.156 ; 10.556 ; 10.369 ;
; din[1]     ; dout[0]     ; 10.781 ; 10.594 ; 10.954 ; 10.767 ;
; din[2]     ; dout[0]     ; 10.413 ; 10.226 ; 10.640 ; 10.453 ;
; din[3]     ; dout[0]     ; 10.332 ; 10.145 ; 10.555 ; 10.368 ;
; din[4]     ; dout[0]     ; 10.457 ; 10.270 ; 10.679 ; 10.492 ;
; din[5]     ; dout[0]     ; 10.463 ; 10.276 ; 10.678 ; 10.491 ;
; din[6]     ; dout[0]     ; 10.395 ; 10.208 ; 10.612 ; 10.425 ;
; din[7]     ; dout[0]     ; 10.100 ; 9.913  ; 10.341 ; 10.154 ;
; din[8]     ; dout[0]     ; 10.722 ; 10.535 ; 10.915 ; 10.728 ;
; din[9]     ; dout[0]     ; 10.403 ; 10.216 ; 10.614 ; 10.427 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 210.75 MHz ; 200.0 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 195.255 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; sys_clk                                           ; 9.943  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 99.549 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.255 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.058      ; 4.805      ;
; 195.993 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 3.933      ;
; 196.386 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 3.540      ;
; 196.445 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 3.483      ;
; 196.581 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.391     ; 3.030      ;
; 196.618 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[1]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.390     ; 2.994      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a0~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a2~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a6~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a8~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a1~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a0~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a2~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a4~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a5~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a7~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a7~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a6~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a3~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.725 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.119      ;
; 196.832 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 3.094      ;
; 196.838 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 3.090      ;
; 196.892 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 3.036      ;
; 196.931 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.001      ;
; 196.934 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 2.992      ;
; 196.941 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[6]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.397     ; 2.664      ;
; 196.950 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.978      ;
; 196.970 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[5]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.399     ; 2.633      ;
; 197.008 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.924      ;
; 197.057 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.875      ;
; 197.063 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[6]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[6]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.398     ; 2.541      ;
; 197.134 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.798      ;
; 197.136 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[3]                                                                                           ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 2.790      ;
; 197.145 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.784      ;
; 197.159 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.769      ;
; 197.183 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.749      ;
; 197.218 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[4]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.393     ; 2.391      ;
; 197.225 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 2.701      ;
; 197.228 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.701      ;
; 197.247 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.297      ; 3.089      ;
; 197.260 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[4]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.672      ;
; 197.285 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.643      ;
; 197.305 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.625      ;
; 197.306 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a7~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.296      ; 3.029      ;
; 197.309 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[3]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.623      ;
; 197.315 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.614      ;
; 197.316 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 2.610      ;
; 197.318 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.609      ;
; 197.327 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 2.599      ;
; 197.331 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.596      ;
; 197.343 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.585      ;
; 197.377 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.550      ;
; 197.386 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.546      ;
; 197.397 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.530      ;
; 197.401 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.377     ; 2.224      ;
; 197.419 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.509      ;
; 197.478 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.451      ;
; 197.483 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[7]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.381     ; 2.138      ;
; 197.493 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.439      ;
; 197.500 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.429      ;
; 197.503 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.424      ;
; 197.506 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.431      ;
; 197.523 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.404      ;
; 197.538 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.391      ;
; 197.545 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.383      ;
; 197.549 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.383      ;
; 197.552 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.376      ;
; 197.559 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[7]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.400     ; 2.043      ;
; 197.584 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.344      ;
; 197.588 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 2.349      ;
; 197.590 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[1]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.401     ; 2.011      ;
; 197.598 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[7]                                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 2.328      ;
; 197.619 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.313      ;
; 197.626 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.304      ;
; 197.627 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.303      ;
; 197.629 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.298      ;
; 197.638 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.291      ;
; 197.649 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[4]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 2.278      ;
; 197.671 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.257      ;
; 197.675 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 2.254      ;
; 197.675 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.257      ;
; 197.676 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.279      ; 2.642      ;
; 197.678 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.281      ; 2.642      ;
; 197.680 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[2]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[2]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.381     ; 1.941      ;
; 197.681 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.296      ; 2.654      ;
; 197.682 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a5~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.296      ; 2.653      ;
; 197.694 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a8~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.280      ; 2.625      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                   ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.451 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.718      ;
; 0.453 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.106      ;
; 0.465 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.733      ;
; 0.469 ; mixer:u_mixer|m5[0]                                                                                                              ; mixer:u_mixer|m6[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; mixer:u_mixer|m1[0]                                                                                                              ; mixer:u_mixer|m2[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[17]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[18]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[5]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.477 ; mixer:u_mixer|m3[0]                                                                                                              ; mixer:u_mixer|m4[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; mixer:u_mixer|m2[0]                                                                                                              ; mixer:u_mixer|m3[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.492 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[7]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[7]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[4]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[3]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[3]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]~_Duplicate_1                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[1]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.578 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.579 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.580 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.581 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.581 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.584 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.852      ;
; 0.593 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.861      ;
; 0.595 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.599 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[3]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[7]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.612 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                   ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.880      ;
; 0.626 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.635 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.637 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.905      ;
; 0.638 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.906      ;
; 0.641 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.644 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.645 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.652 ; mixer:u_mixer|m6[0]                                                                                                              ; mixer:u_mixer|m7[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.652 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[2]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.655 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[9]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.924      ;
; 0.656 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[2]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.924      ;
; 0.657 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[5]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.925      ;
; 0.665 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[3]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.933      ;
; 0.666 ; mixer:u_mixer|m4[0]                                                                                                              ; mixer:u_mixer|m5[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[8]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[4]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.670 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.688 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[9]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.692 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.700 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.703 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.710 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[8]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.714 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.718 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.722 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.728 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.731 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.736 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.387      ;
; 0.741 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[2]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.785 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.052      ;
; 0.809 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[1]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.076      ;
; 0.817 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.084      ;
; 0.834 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.101      ;
; 0.836 ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]~_Duplicate_1                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.103      ;
; 0.836 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.104      ;
; 0.848 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[6]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.116      ;
; 0.848 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.116      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ;
; 99.549 ; 99.931       ; 0.382          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ;
; 99.676 ; 100.058      ; 0.382          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0]                     ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1]                     ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2]                     ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3]                     ;
; 99.720 ; 99.936       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m1[0]                                                                                                                                  ;
; 99.720 ; 99.936       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m2[0]                                                                                                                                  ;
; 99.720 ; 99.936       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m3[0]                                                                                                                                  ;
; 99.720 ; 99.936       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m4[0]                                                                                                                                  ;
; 99.720 ; 99.936       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m5[0]                                                                                                                                  ;
; 99.720 ; 99.936       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m6[0]                                                                                                                                  ;
; 99.720 ; 99.936       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m7[0]                                                                                                                                  ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                                                ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                                                ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[17]                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[18]                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                            ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                             ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                             ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                             ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                             ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                             ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                             ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ;
; 99.721 ; 99.951       ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                                                   ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                   ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                   ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                   ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                   ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                   ;
; 99.721 ; 99.937       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                            ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                             ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                             ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                             ;
; 99.722 ; 99.952       ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ;
; 99.722 ; 99.952       ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]~_Duplicate_1                                                                           ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]~_Duplicate_1                                                                           ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]~_Duplicate_1                                                                           ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1                                                                           ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][1]                                                                                   ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                   ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                   ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                   ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                   ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                   ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[9]                                                                                                ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                                            ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[4]                                                                                            ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                            ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                                              ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                                              ;
; 99.722 ; 99.938       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; 8.998 ; 9.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; 8.565 ; 8.662 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; 8.998 ; 9.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; 8.628 ; 8.746 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; 8.557 ; 8.660 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; 8.673 ; 8.781 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; 8.688 ; 8.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; 8.628 ; 8.712 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; 8.319 ; 8.464 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; 8.932 ; 9.004 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; 8.618 ; 8.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; -5.018 ; -5.157 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; -5.253 ; -5.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; -5.670 ; -5.709 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; -5.315 ; -5.429 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; -5.247 ; -5.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; -5.357 ; -5.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; -5.372 ; -5.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; -5.314 ; -5.396 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; -5.018 ; -5.157 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; -5.606 ; -5.676 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; -5.305 ; -5.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 8.710 ; 8.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 8.710 ; 8.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 4.335 ; 4.210 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 4.583 ; 4.401 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 4.265 ; 4.144 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 4.517 ; 4.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 4.518 ; 4.330 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 4.513 ; 4.313 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 4.270 ; 4.159 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 4.583 ; 4.401 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 4.293 ; 4.181 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 4.225 ; 4.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 4.526 ; 4.345 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 4.276 ; 4.160 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 4.081 ; 3.937 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 4.081 ; 3.937 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 3.815 ; 3.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 3.708 ; 3.584 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 3.746 ; 3.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 3.988 ; 3.821 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 3.989 ; 3.807 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 3.985 ; 3.791 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 3.751 ; 3.643 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 4.051 ; 3.875 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 3.774 ; 3.665 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 3.708 ; 3.584 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 3.997 ; 3.822 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 3.756 ; 3.644 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; din[0]     ; dout[0]     ; 12.248 ; 11.943 ; 12.345 ; 12.040 ;
; din[1]     ; dout[0]     ; 12.681 ; 12.376 ; 12.721 ; 12.416 ;
; din[2]     ; dout[0]     ; 12.311 ; 12.006 ; 12.429 ; 12.124 ;
; din[3]     ; dout[0]     ; 12.240 ; 11.935 ; 12.343 ; 12.038 ;
; din[4]     ; dout[0]     ; 12.356 ; 12.051 ; 12.464 ; 12.159 ;
; din[5]     ; dout[0]     ; 12.371 ; 12.066 ; 12.462 ; 12.157 ;
; din[6]     ; dout[0]     ; 12.311 ; 12.006 ; 12.395 ; 12.090 ;
; din[7]     ; dout[0]     ; 12.002 ; 11.697 ; 12.147 ; 11.842 ;
; din[8]     ; dout[0]     ; 12.615 ; 12.310 ; 12.687 ; 12.382 ;
; din[9]     ; dout[0]     ; 12.301 ; 11.996 ; 12.403 ; 12.098 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; din[0]     ; dout[0]     ; 9.374 ; 9.064 ; 9.468 ; 9.158 ;
; din[1]     ; dout[0]     ; 9.791 ; 9.481 ; 9.830 ; 9.520 ;
; din[2]     ; dout[0]     ; 9.436 ; 9.126 ; 9.550 ; 9.240 ;
; din[3]     ; dout[0]     ; 9.368 ; 9.058 ; 9.467 ; 9.157 ;
; din[4]     ; dout[0]     ; 9.478 ; 9.168 ; 9.584 ; 9.274 ;
; din[5]     ; dout[0]     ; 9.493 ; 9.183 ; 9.582 ; 9.272 ;
; din[6]     ; dout[0]     ; 9.435 ; 9.125 ; 9.517 ; 9.207 ;
; din[7]     ; dout[0]     ; 9.139 ; 8.829 ; 9.278 ; 8.968 ;
; din[8]     ; dout[0]     ; 9.727 ; 9.417 ; 9.797 ; 9.487 ;
; din[9]     ; dout[0]     ; 9.426 ; 9.116 ; 9.525 ; 9.215 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 197.728 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.175 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; sys_clk                                           ; 9.594  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 99.732 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 197.728 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ; mixer:u_mixer|m1[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.001      ; 2.260      ;
; 198.183 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.767      ;
; 198.349 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.206     ; 1.432      ;
; 198.355 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.596      ;
; 198.363 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[1]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.205     ; 1.419      ;
; 198.375 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.575      ;
; 198.456 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.495      ;
; 198.460 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.491      ;
; 198.496 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.454      ;
; 198.513 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.436      ;
; 198.524 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.427      ;
; 198.528 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.423      ;
; 198.530 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[6]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.208     ; 1.249      ;
; 198.540 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[5]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.215     ; 1.232      ;
; 198.547 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.404      ;
; 198.576 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[6]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[6]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.212     ; 1.199      ;
; 198.580 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.370      ;
; 198.592 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.359      ;
; 198.596 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.353      ;
; 198.596 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[4]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.355      ;
; 198.619 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.152      ; 1.542      ;
; 198.639 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[4]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.207     ; 1.141      ;
; 198.641 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a7~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.150      ; 1.518      ;
; 198.655 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[3]                                                                                           ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.295      ;
; 198.660 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[3]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.291      ;
; 198.662 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.288      ;
; 198.664 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.287      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a0~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a8~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a6~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a0~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a2~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a2~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a4~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a5~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a7~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a7~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a3~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a1~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a6~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.676 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.232      ;
; 198.678 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.271      ;
; 198.688 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.262      ;
; 198.691 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.260      ;
; 198.695 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.256      ;
; 198.698 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.255      ;
; 198.705 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.244      ;
; 198.706 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 1.248      ;
; 198.722 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.230      ;
; 198.741 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.031     ; 1.215      ;
; 198.755 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.194      ;
; 198.758 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.192      ;
; 198.759 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.192      ;
; 198.763 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.188      ;
; 198.765 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.200     ; 1.022      ;
; 198.772 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.180      ;
; 198.772 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.178      ;
; 198.778 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.173      ;
; 198.779 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[7]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.201     ; 1.007      ;
; 198.782 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.171      ;
; 198.782 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.169      ;
; 198.788 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.161      ;
; 198.788 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.164      ;
; 198.813 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[7]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.214     ; 0.960      ;
; 198.823 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.129      ;
; 198.825 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[1]                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.214     ; 0.948      ;
; 198.827 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.124      ;
; 198.827 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.125      ;
; 198.828 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.122      ;
; 198.831 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[4]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.120      ;
; 198.832 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.118      ;
; 198.840 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a5~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.153      ; 1.322      ;
; 198.840 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.152      ; 1.321      ;
; 198.846 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.105      ;
; 198.850 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.101      ;
; 198.852 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.100      ;
; 198.854 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.096      ;
; 198.863 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.142      ; 1.288      ;
; 198.867 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.085      ;
; 198.870 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.083      ;
; 198.870 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.079      ;
; 198.874 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.079      ;
; 198.889 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.063      ;
; 198.890 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; 0.145      ; 1.264      ;
; 198.891 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[7]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.061      ;
; 198.893 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[3]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.059      ;
; 198.895 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[3]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.056      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.175 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.186 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                   ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; mixer:u_mixer|m5[0]                                                                                                              ; mixer:u_mixer|m6[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; mixer:u_mixer|m1[0]                                                                                                              ; mixer:u_mixer|m2[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[17]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[5]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; mixer:u_mixer|m3[0]                                                                                                              ; mixer:u_mixer|m4[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; mixer:u_mixer|m2[0]                                                                                                              ; mixer:u_mixer|m3[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[18]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[6]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.203 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[7]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[7]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[4]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[4]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[5]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]~_Duplicate_1                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[3]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[3]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[1]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[1]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.252 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[7]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[7]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[3]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[3]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                   ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.267 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; mixer:u_mixer|m6[0]                                                                                                              ; mixer:u_mixer|m7[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[2]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                            ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                               ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[2]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[5]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[8]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; mixer:u_mixer|m4[0]                                                                                                              ; mixer:u_mixer|m5[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[3]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[3]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[8]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[4]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[4]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[9]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.402      ;
; 0.294 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[9]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[2]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[1]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[5]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[2]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[2]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                   ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                      ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0]                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[8]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                         ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.313 ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                            ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.640      ;
; 0.314 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.323 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.335 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_2c[1]                                                                       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.336 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[6]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[6]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[2]                                                                        ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[2]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
; 0.349 ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[1]                                                                          ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_d[1]                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.351 ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[3] ; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 99.732 ; 99.962       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.732 ; 99.962       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a7~porta_address_reg0 ;
; 99.732 ; 99.962       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a4~porta_address_reg0 ;
; 99.732 ; 99.962       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a5~porta_address_reg0 ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[0]                          ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[7]                          ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a6~porta_address_reg0 ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[4]                          ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[5]                          ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a1~porta_address_reg0 ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a3~porta_address_reg0 ;
; 99.733 ; 99.963       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[6]                          ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a1~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a2~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a3~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a4~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a5~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[1]                          ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[3]                          ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[8]                          ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a2~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a6~porta_address_reg0 ;
; 99.734 ; 99.964       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|ram_block1a7~porta_address_reg0 ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[1]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[2]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[3]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[4]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[5]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_9s81:auto_generated|q_a[8]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[0]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[2]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[6]                          ;
; 99.735 ; 99.965       ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_4s81:auto_generated|q_a[7]                          ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[0]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[3]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[4]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[5]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[6]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[7]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[8]                                                                                        ;
; 99.773 ; 99.952       ; 0.179          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]                                                                                        ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[13]                                       ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[14]                                       ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated|pipeline_dffe[15]                                       ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                                                ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                                                ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[17]                                            ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[18]                                            ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[19]                                            ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated|pipeline_dffe[20]                                            ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_gar:ux007|rom_add[0]                                                                                                ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[2]                                                                                          ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][0]                                                                                   ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                   ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                   ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                   ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                   ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                   ;
; 99.795 ; 99.979       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[7]                                                                                              ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m1[0]                                                                                                                                  ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m2[0]                                                                                                                                  ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m3[0]                                                                                                                                  ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m4[0]                                                                                                                                  ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m5[0]                                                                                                                                  ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m6[0]                                                                                                                                  ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mixer:u_mixer|m7[0]                                                                                                                                  ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[1]~_Duplicate_1                                                                           ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[2]~_Duplicate_1                                                                           ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_nco_mob_rw:ux122|data_out[9]~_Duplicate_1                                                                           ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[0]                                                                                          ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|seg_rot[1]                                                                                          ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[0][1]                                                                                   ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                   ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                   ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                   ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                   ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                   ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|segment_sel:rot|sin_o[0]                                                                                                ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_reg[0]                                                                                              ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|cos_rom_d[0]                                                                                            ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_reg[0]                                                                                              ;
; 99.796 ; 99.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                                           ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                             ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                            ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                            ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                            ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                            ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                            ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                            ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                             ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                             ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; 4.617 ; 5.199 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; 4.398 ; 4.963 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; 4.617 ; 5.199 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; 4.460 ; 5.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; 4.410 ; 4.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; 4.474 ; 5.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; 4.470 ; 5.042 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; 4.428 ; 4.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; 4.306 ; 4.852 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; 4.592 ; 5.171 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; 4.449 ; 5.008 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; -2.688 ; -3.228 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; -2.776 ; -3.333 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; -2.987 ; -3.561 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; -2.837 ; -3.395 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; -2.789 ; -3.342 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; -2.850 ; -3.413 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; -2.846 ; -3.410 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; -2.805 ; -3.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; -2.688 ; -3.228 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; -2.963 ; -3.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; -2.825 ; -3.377 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 4.142 ; 4.244 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 4.142 ; 4.244 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 2.102 ; 2.178 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 2.215 ; 2.273 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 2.067 ; 2.120 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 2.174 ; 2.232 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 2.167 ; 2.224 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 2.158 ; 2.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 2.086 ; 2.139 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 2.215 ; 2.273 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 2.107 ; 2.160 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 2.041 ; 2.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 2.177 ; 2.237 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 2.070 ; 2.124 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 1.955 ; 1.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 1.955 ; 1.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 1.841 ; 1.915 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 1.779 ; 1.826 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 1.804 ; 1.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 1.908 ; 1.964 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 1.901 ; 1.956 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 1.892 ; 1.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 1.823 ; 1.874 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 1.947 ; 2.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 1.844 ; 1.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 1.779 ; 1.826 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 1.910 ; 1.968 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 1.808 ; 1.860 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; din[0]     ; dout[0]     ; 6.119 ; 6.221 ; 6.684 ; 6.786 ;
; din[1]     ; dout[0]     ; 6.338 ; 6.440 ; 6.920 ; 7.022 ;
; din[2]     ; dout[0]     ; 6.181 ; 6.283 ; 6.748 ; 6.850 ;
; din[3]     ; dout[0]     ; 6.131 ; 6.233 ; 6.692 ; 6.794 ;
; din[4]     ; dout[0]     ; 6.195 ; 6.297 ; 6.766 ; 6.868 ;
; din[5]     ; dout[0]     ; 6.191 ; 6.293 ; 6.763 ; 6.865 ;
; din[6]     ; dout[0]     ; 6.149 ; 6.251 ; 6.715 ; 6.817 ;
; din[7]     ; dout[0]     ; 6.027 ; 6.129 ; 6.573 ; 6.675 ;
; din[8]     ; dout[0]     ; 6.313 ; 6.415 ; 6.892 ; 6.994 ;
; din[9]     ; dout[0]     ; 6.170 ; 6.272 ; 6.729 ; 6.831 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; din[0]     ; dout[0]     ; 4.733 ; 4.821 ; 5.290 ; 5.378 ;
; din[1]     ; dout[0]     ; 4.944 ; 5.032 ; 5.518 ; 5.606 ;
; din[2]     ; dout[0]     ; 4.794 ; 4.882 ; 5.352 ; 5.440 ;
; din[3]     ; dout[0]     ; 4.746 ; 4.834 ; 5.299 ; 5.387 ;
; din[4]     ; dout[0]     ; 4.807 ; 4.895 ; 5.370 ; 5.458 ;
; din[5]     ; dout[0]     ; 4.803 ; 4.891 ; 5.367 ; 5.455 ;
; din[6]     ; dout[0]     ; 4.762 ; 4.850 ; 5.320 ; 5.408 ;
; din[7]     ; dout[0]     ; 4.645 ; 4.733 ; 5.185 ; 5.273 ;
; din[8]     ; dout[0]     ; 4.920 ; 5.008 ; 5.490 ; 5.578 ;
; din[9]     ; dout[0]     ; 4.782 ; 4.870 ; 5.334 ; 5.422 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 194.770 ; 0.175 ; N/A      ; N/A     ; 9.594               ;
;  sys_clk                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 194.770 ; 0.175 ; N/A      ; N/A     ; 99.531              ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; 10.031 ; 10.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; 9.576  ; 9.798  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; 10.031 ; 10.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; 9.649  ; 9.884  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; 9.564  ; 9.796  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; 9.694  ; 9.925  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; 9.700  ; 9.923  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; 9.630  ; 9.856  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; 9.322  ; 9.573  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; 9.971  ; 10.171 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; 9.638  ; 9.858  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; din[*]    ; sys_clk    ; -2.688 ; -3.228 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[0]   ; sys_clk    ; -2.776 ; -3.333 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[1]   ; sys_clk    ; -2.987 ; -3.561 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[2]   ; sys_clk    ; -2.837 ; -3.395 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[3]   ; sys_clk    ; -2.789 ; -3.342 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[4]   ; sys_clk    ; -2.850 ; -3.413 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[5]   ; sys_clk    ; -2.846 ; -3.410 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[6]   ; sys_clk    ; -2.805 ; -3.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[7]   ; sys_clk    ; -2.688 ; -3.228 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[8]   ; sys_clk    ; -2.963 ; -3.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  din[9]   ; sys_clk    ; -2.825 ; -3.377 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 9.473 ; 9.301 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 9.473 ; 9.301 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 4.648 ; 4.591 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 4.915 ; 4.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 4.583 ; 4.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 4.847 ; 4.727 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 4.842 ; 4.714 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 4.843 ; 4.694 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 4.592 ; 4.517 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 4.915 ; 4.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 4.617 ; 4.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 4.542 ; 4.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 4.850 ; 4.727 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 4.600 ; 4.521 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; sys_clk    ; 1.955 ; 1.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; sys_clk    ; 1.955 ; 1.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; out_valid ; sys_clk    ; 1.841 ; 1.915 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; s_oc[*]   ; sys_clk    ; 1.779 ; 1.826 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[0]  ; sys_clk    ; 1.804 ; 1.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[1]  ; sys_clk    ; 1.908 ; 1.964 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[2]  ; sys_clk    ; 1.901 ; 1.956 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[3]  ; sys_clk    ; 1.892 ; 1.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[4]  ; sys_clk    ; 1.823 ; 1.874 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[5]  ; sys_clk    ; 1.947 ; 2.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[6]  ; sys_clk    ; 1.844 ; 1.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[7]  ; sys_clk    ; 1.779 ; 1.826 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[8]  ; sys_clk    ; 1.910 ; 1.968 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  s_oc[9]  ; sys_clk    ; 1.808 ; 1.860 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; din[0]     ; dout[0]     ; 13.494 ; 13.322 ; 13.716 ; 13.544 ;
; din[1]     ; dout[0]     ; 13.949 ; 13.777 ; 14.129 ; 13.957 ;
; din[2]     ; dout[0]     ; 13.567 ; 13.395 ; 13.802 ; 13.630 ;
; din[3]     ; dout[0]     ; 13.482 ; 13.310 ; 13.714 ; 13.542 ;
; din[4]     ; dout[0]     ; 13.612 ; 13.440 ; 13.843 ; 13.671 ;
; din[5]     ; dout[0]     ; 13.618 ; 13.446 ; 13.841 ; 13.669 ;
; din[6]     ; dout[0]     ; 13.548 ; 13.376 ; 13.774 ; 13.602 ;
; din[7]     ; dout[0]     ; 13.240 ; 13.068 ; 13.491 ; 13.319 ;
; din[8]     ; dout[0]     ; 13.889 ; 13.717 ; 14.089 ; 13.917 ;
; din[9]     ; dout[0]     ; 13.556 ; 13.384 ; 13.776 ; 13.604 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; din[0]     ; dout[0]     ; 4.733 ; 4.821 ; 5.290 ; 5.378 ;
; din[1]     ; dout[0]     ; 4.944 ; 5.032 ; 5.518 ; 5.606 ;
; din[2]     ; dout[0]     ; 4.794 ; 4.882 ; 5.352 ; 5.440 ;
; din[3]     ; dout[0]     ; 4.746 ; 4.834 ; 5.299 ; 5.387 ;
; din[4]     ; dout[0]     ; 4.807 ; 4.895 ; 5.370 ; 5.458 ;
; din[5]     ; dout[0]     ; 4.803 ; 4.891 ; 5.367 ; 5.455 ;
; din[6]     ; dout[0]     ; 4.762 ; 4.850 ; 5.320 ; 5.408 ;
; din[7]     ; dout[0]     ; 4.645 ; 4.733 ; 5.185 ; 5.273 ;
; din[8]     ; dout[0]     ; 4.920 ; 5.008 ; 5.490 ; 5.578 ;
; din[9]     ; dout[0]     ; 4.782 ; 4.870 ; 5.334 ; 5.422 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; s_oc[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_oc[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_valid     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s_oc[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_valid     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dout[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dout[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dout[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s_oc[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_valid     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dout[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dout[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dout[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s_oc[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_oc[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_valid     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dout[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dout[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dout[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 589      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 589      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 161   ; 161  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Oct 04 18:37:06 2020
Info: Command: quartus_sta nco -c nco
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'nco.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 194.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   194.770               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    99.531               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 195.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   195.255               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    99.549               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 197.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   197.728               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    99.732               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4684 megabytes
    Info: Processing ended: Sun Oct 04 18:37:09 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


