# do SimpleAnd.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:08:05 on Nov 06,2023
# vlog -work work SimpleAnd.vo 
# -- Compiling module SimpleAnd
# 
# Top level modules:
# 	SimpleAnd
# End time: 12:08:05 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:08:05 on Nov 06,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module SimpleAnd_vlg_vec_tst
# 
# Top level modules:
# 	SimpleAnd_vlg_vec_tst
# End time: 12:08:05 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.SimpleAnd_vlg_vec_tst 
# Start time: 12:08:05 on Nov 06,2023
# Loading work.SimpleAnd_vlg_vec_tst
# Loading work.SimpleAnd
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /SimpleAnd_vlg_vec_tst
# End time: 12:08:05 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
