# Design: Design Digital_Timer_Design already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work Digital_Timer_Design -2002  $dsn/src/digital_timer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/digital_timer.vhd
# Compile Entity "digital_timer"
# Compile Architecture "Behavioral" of Entity "digital_timer"
# Top-level unit(s) detected:
# Entity => digital_timer
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Digital_Timer_Design -2002  $dsn/src/digital_timer_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/digital_timer_tb.vhd
# Compile Entity "digital_timer_tb"
# Compile Architecture "Behavioral" of Entity "digital_timer_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+digital_timer digital_timer Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6591 kB (elbread=427 elab2=6025 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\wave.asdb
#  3:28 PM, Wednesday, April 30, 2025
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+digital_timer_tb digital_timer_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6594 kB (elbread=427 elab2=6028 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\wave.asdb
#  3:36 PM, Wednesday, April 30, 2025
#  Simulation has been initialized
# add wave -noreg {/digital_timer_tb/clk}
# add wave -noreg {/digital_timer_tb/reset}
# add wave -noreg {/digital_timer_tb/alarm_in}
# add wave -noreg {/digital_timer_tb/seconds}
# add wave -noreg {/digital_timer_tb/alarming}
# add wave -noreg {/digital_timer_tb/clk_period}
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/wave.asdb'.
run
# KERNEL: stopped at time: 370905129500 ns
run
# KERNEL: stopped at time: 391242651 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+digital_timer_tb digital_timer_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6594 kB (elbread=427 elab2=6028 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\wave.asdb
#  3:55 PM, Wednesday, April 30, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/wave.asdb'.
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
# KERNEL: stopped at time: 1000000700 ns
run 1 s
# KERNEL: stopped at time: 2000000700 ns
run 1 s
# KERNEL: stopped at time: 3000000700 ns
run 1 s
# KERNEL: stopped at time: 4000000700 ns
run 1 s
# KERNEL: stopped at time: 5000000700 ns
run 1 s
# KERNEL: stopped at time: 6000000700 ns
run 1 s
# KERNEL: stopped at time: 7000000700 ns
run 1 s
# KERNEL: stopped at time: 8000000700 ns
run 1 s
# KERNEL: stopped at time: 9000000700 ns
run 1 s
# KERNEL: stopped at time: 10000000700 ns
run 1 s
# KERNEL: stopped at time: 11000000700 ns
run 1 s
# KERNEL: stopped at time: 12000000700 ns
run 1 s
# KERNEL: stopped at time: 13000000700 ns
run 1 s
# KERNEL: stopped at time: 14000000700 ns
run 1 s
# KERNEL: stopped at time: 15000000700 ns
run 1 s
# KERNEL: stopped at time: 16000000700 ns
run 1 s
# KERNEL: stopped at time: 17000000700 ns
run 1 s
# KERNEL: stopped at time: 18000000700 ns
run 1 s
# KERNEL: stopped at time: 19000000700 ns
run 1 s
# KERNEL: stopped at time: 20000000700 ns
run 1 s
# KERNEL: stopped at time: 21000000700 ns
run 1 s
# KERNEL: stopped at time: 22000000700 ns
run 1 s
# KERNEL: stopped at time: 23000000700 ns
run 1 s
# KERNEL: stopped at time: 24000000700 ns
run 1 s
# KERNEL: stopped at time: 25000000700 ns
run 1 s
# KERNEL: stopped at time: 26000000700 ns
# add wave -noreg {/digital_timer_tb/clk}
# add wave -noreg {/digital_timer_tb/reset}
# add wave -noreg {/digital_timer_tb/alarm_in}
# add wave -noreg {/digital_timer_tb/seconds}
# add wave -noreg {/digital_timer_tb/alarming}
# add wave -noreg {/digital_timer_tb/clk_period}
# KERNEL: Warning: KERNEL_0291 Object "/digital_timer_tb/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/digital_timer_tb/reset" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/digital_timer_tb/alarm_in" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/digital_timer_tb/seconds" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/digital_timer_tb/alarming" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/digital_timer_tb/clk_period" has already been traced.
# VSIM: 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+digital_timer_tb digital_timer_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6594 kB (elbread=427 elab2=6028 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\wave.asdb
#  4:03 PM, Wednesday, April 30, 2025
#  Simulation has been initialized
run
# Error: Cannot trace signals while simulation is running.
endsim
# KERNEL: stopped at time: 192649708 us
# VSIM: Simulation has finished.
asim -O5 +access +r +m+digital_timer_tb digital_timer_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6594 kB (elbread=427 elab2=6028 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\wave.asdb
#  4:04 PM, Wednesday, April 30, 2025
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 34298489500 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+digital_timer_tb digital_timer_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6594 kB (elbread=427 elab2=6028 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\wave.asdb
#  4:05 PM, Wednesday, April 30, 2025
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 106686234 us
# VSIM: Simulation has finished.
asim -O5 +access +r +m+digital_timer_tb digital_timer_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6594 kB (elbread=427 elab2=6028 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\wave.asdb
#  4:05 PM, Wednesday, April 30, 2025
#  Simulation has been initialized
# add wave -noreg {/digital_timer_tb/clk}
# add wave -noreg {/digital_timer_tb/reset}
# add wave -noreg {/digital_timer_tb/alarm_in}
# add wave -noreg {/digital_timer_tb/seconds}
# add wave -noreg {/digital_timer_tb/alarming}
# add wave -noreg {/digital_timer_tb/clk_period}
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/wave.asdb'.
run 1 s
# KERNEL: stopped at time: 1 sec
run 1 s
# KERNEL: stopped at time: 2 sec
run 1 s
# KERNEL: stopped at time: 3 sec
run 1 s
# KERNEL: stopped at time: 4 sec
run 1 s
# KERNEL: stopped at time: 5 sec
run 1 s
# KERNEL: stopped at time: 6 sec
run 1 s
# KERNEL: stopped at time: 7 sec
run 1 s
# KERNEL: stopped at time: 8 sec
run 1 s
# KERNEL: stopped at time: 9 sec
run 1 s
# KERNEL: stopped at time: 10 sec
run 1 s
# KERNEL: stopped at time: 11 sec
run 1 s
# KERNEL: stopped at time: 12 sec
run 1 s
# KERNEL: stopped at time: 13 sec
run 1 s
# KERNEL: stopped at time: 14 sec
run 1 s
# KERNEL: stopped at time: 15 sec
run 1 s
# KERNEL: stopped at time: 16 sec
run 1 s
# KERNEL: stopped at time: 17 sec
run 1 s
# KERNEL: stopped at time: 18 sec
run 1 s
# KERNEL: stopped at time: 19 sec
run 1 s
# KERNEL: stopped at time: 20 sec
# Waveform file 'untitled.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/testb1.asdb'.
# Adding file D:\IUSTLegacy\IUST-Legacy\Term8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\testb1.asdb ... Done
# Adding file D:\IUSTLegacy\IUST-Legacy\Term8\CAD\Homeworks\HW2\Q1\Digital_Timer\Digital_Timer_Design\src\testb1.awc ... Done
# Waveform file 'untitled.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/testb1.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/testb1.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/testb1.asdb'.
# Waveform file 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/testb1.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/testb1.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q1/Digital_Timer/Digital_Timer_Design/src/testb1.asdb'.
endsim
# VSIM: Simulation has finished.
