Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 14:46:14 2024
| Host         : kittipat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_system_timing_summary_routed.rpt -pb uart_system_timing_summary_routed.pb -rpx uart_system_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.104        0.000                      0                   34        0.275        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.104        0.000                      0                   34        0.275        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.007ns (50.993%)  route 1.929ns (49.007%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.539 r  clk_div_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.539    clk_div_inst/counter_reg[12]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.758 r  clk_div_inst/counter_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.940     8.698    clk_div_inst/data0[13]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.323     9.021 r  clk_div_inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.021    clk_div_inst/counter_0[13]
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[13]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.075    15.125    clk_div_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 2.000ns (51.979%)  route 1.848ns (48.021%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.737 r  clk_div_inst/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.596    clk_div_inst/data0[12]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.337     8.933 r  clk_div_inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.933    clk_div_inst/counter_0[12]
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[12]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.075    15.125    clk_div_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.888ns (50.677%)  route 1.838ns (49.323%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.661 r  clk_div_inst/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.848     8.510    clk_div_inst/data0[11]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.301     8.811 r  clk_div_inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.811    clk_div_inst/counter_0[11]
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[11]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031    15.081    clk_div_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.860ns (50.297%)  route 1.838ns (49.703%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.628 r  clk_div_inst/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.849     8.477    clk_div_inst/data0[6]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.783 r  clk_div_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.783    clk_div_inst/counter_0[6]
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.029    15.054    clk_div_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.888ns (52.364%)  route 1.718ns (47.636%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.641 r  clk_div_inst/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.728     8.370    clk_div_inst/data0[9]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.321     8.691 r  clk_div_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.691    clk_div_inst/counter_0[9]
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.075    15.100    clk_div_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.977ns (55.736%)  route 1.570ns (44.264%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.745 r  clk_div_inst/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.581     8.326    clk_div_inst/data0[10]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.632 r  clk_div_inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.632    clk_div_inst/counter_0[10]
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[10]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031    15.081    clk_div_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.881ns (53.308%)  route 1.648ns (46.692%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.620 r  clk_div_inst/counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.279    clk_div_inst/data0[8]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.335     8.614 r  clk_div_inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.614    clk_div_inst/counter_0[8]
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.075    15.100    clk_div_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.735ns (50.316%)  route 1.713ns (49.684%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  divClock_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.855     6.383    divClock_inst/counter_reg_n_0_[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.040 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.040    divClock_inst/counter0_carry__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.355 r  divClock_inst/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.859     8.213    divClock_inst/counter0_carry__1_n_4
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.307     8.520 r  divClock_inst/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.520    divClock_inst/counter[12]
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.432    14.773    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X35Y21         FDCE (Setup_fdce_C_D)        0.031    15.044    divClock_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.771ns (50.952%)  route 1.705ns (49.048%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.989     6.493    clk_div_inst/counter[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.305 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.524 r  clk_div_inst/counter_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.716     8.240    clk_div_inst/data0[5]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.321     8.561 r  clk_div_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.561    clk_div_inst/counter_0[5]
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_div_inst/CLK
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.075    15.100    clk_div_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.861ns (55.144%)  route 1.514ns (44.856%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  divClock_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.855     6.383    divClock_inst/counter_reg_n_0_[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.040 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.040    divClock_inst/counter0_carry__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  divClock_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.157    divClock_inst/counter0_carry__1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  divClock_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.274    divClock_inst/counter0_carry__2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.493 r  divClock_inst/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.659     8.152    divClock_inst/counter0_carry__3_n_7
    SLICE_X35Y23         LUT5 (Prop_lut5_I4_O)        0.295     8.447 r  divClock_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.447    divClock_inst/counter[17]
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.429    14.770    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[17]/C
                         clock pessimism              0.275    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y23         FDCE (Setup_fdce_C_D)        0.031    15.041    divClock_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.550     1.433    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  divClock_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.755    divClock_inst/counter_reg_n_0_[0]
    SLICE_X35Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  divClock_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    divClock_inst/counter[0]
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.816     1.943    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[0]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.091     1.524    divClock_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divClock_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.931%)  route 0.219ns (54.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.551     1.434    divClock_inst/clk_out_reg_0
    SLICE_X33Y23         FDCE                                         r  divClock_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  divClock_inst/clk_out_reg/Q
                         net (fo=3, routed)           0.219     1.794    divClock_inst/CLK
    SLICE_X33Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  divClock_inst/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    divClock_inst/clk_out_i_1__0_n_0
    SLICE_X33Y23         FDCE                                         r  divClock_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    divClock_inst/clk_out_reg_0
    SLICE_X33Y23         FDCE                                         r  divClock_inst/clk_out_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y23         FDCE (Hold_fdce_C_D)         0.091     1.525    divClock_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_div_inst/CLK
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.243     1.829    clk_div_inst/counter[0]
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    clk_div_inst/counter_0[0]
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_div_inst/CLK
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092     1.537    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (50.964%)  route 0.222ns (49.036%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.726    divClock_inst/counter_reg_n_0_[7]
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.074     1.845    divClock_inst/counter[17]_i_5_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.890 r  divClock_inst/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.890    divClock_inst/counter[8]
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[8]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.092     1.529    divClock_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.231ns (50.852%)  route 0.223ns (49.148%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.726    divClock_inst/counter_reg_n_0_[7]
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.075     1.846    divClock_inst/counter[17]_i_5_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.891 r  divClock_inst/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    divClock_inst/counter[7]
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.091     1.528    divClock_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.899%)  route 0.251ns (52.101%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.123     1.702    divClock_inst/counter_reg_n_0_[4]
    SLICE_X35Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.747 r  divClock_inst/counter[17]_i_2/O
                         net (fo=18, routed)          0.128     1.874    divClock_inst/counter[17]_i_2_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.919 r  divClock_inst/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    divClock_inst/counter[4]
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y19         FDCE (Hold_fdce_C_D)         0.092     1.529    divClock_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.590%)  route 0.276ns (54.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.552     1.435    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     1.576 f  divClock_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.124     1.700    divClock_inst/counter_reg_n_0_[10]
    SLICE_X35Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.745 r  divClock_inst/counter[17]_i_4/O
                         net (fo=18, routed)          0.152     1.897    divClock_inst/counter[17]_i_4_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.942 r  divClock_inst/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    divClock_inst/counter[12]
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[12]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X35Y21         FDCE (Hold_fdce_C_D)         0.092     1.527    divClock_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.231ns (44.243%)  route 0.291ns (55.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.550     1.433    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  divClock_inst/counter_reg[16]/Q
                         net (fo=2, routed)           0.151     1.725    divClock_inst/counter_reg_n_0_[16]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.770 r  divClock_inst/counter[17]_i_3/O
                         net (fo=18, routed)          0.140     1.910    divClock_inst/counter[17]_i_3_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.955 r  divClock_inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.955    divClock_inst/counter[15]
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.818     1.945    divClock_inst/clk_out_reg_0
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[15]/C
                         clock pessimism             -0.497     1.448    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.092     1.540    divClock_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.231ns (39.036%)  route 0.361ns (60.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.726    divClock_inst/counter_reg_n_0_[7]
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.212     1.984    divClock_inst/counter[17]_i_5_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  divClock_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.029    divClock_inst/counter[5]
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[5]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.092     1.561    divClock_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.274ns (47.508%)  route 0.303ns (52.492%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_div_inst/CLK
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  clk_div_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.132     1.705    clk_div_inst/counter[5]
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.098     1.803 r  clk_div_inst/counter[13]_i_2/O
                         net (fo=14, routed)          0.171     1.974    clk_div_inst/counter[13]_i_2_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.048     2.022 r  clk_div_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.022    clk_div_inst/counter_0[3]
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_div_inst/CLK
    SLICE_X35Y44         FDCE                                         r  clk_div_inst/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.107     1.552    clk_div_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.470    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   clk_div_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   clk_div_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   clk_div_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clk_div_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clk_div_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.961ns  (logic 4.684ns (47.029%)  route 5.276ns (52.971%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_data_reg[2]/Q
                         net (fo=22, routed)          2.041     2.559    siekoo_rom_inst/Q[2]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.683 f  siekoo_rom_inst/g0_b6/O
                         net (fo=1, routed)           0.000     2.683    siekoo_rom_inst/g0_b6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     2.895 f  siekoo_rom_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.436     3.332    display/seg[6]
    SLICE_X31Y21         LUT5 (Prop_lut5_I3_O)        0.299     3.631 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.798     6.429    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.961 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.961    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.766ns  (logic 4.662ns (47.740%)  route 5.104ns (52.260%))
  Logic Levels:           5  (FDRE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_data_reg[2]/Q
                         net (fo=22, routed)          1.897     2.415    siekoo_rom_inst/Q[2]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     2.539 f  siekoo_rom_inst/g1_b5/O
                         net (fo=1, routed)           0.000     2.539    siekoo_rom_inst/g1_b5_n_0
    SLICE_X33Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     2.756 f  siekoo_rom_inst/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.661     3.418    display/seg[5]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.299     3.717 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.545     6.262    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.766 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.766    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.536ns  (logic 4.669ns (48.960%)  route 4.867ns (51.040%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_data_reg[2]/Q
                         net (fo=22, routed)          1.561     2.079    siekoo_rom_inst/Q[2]
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.203 f  siekoo_rom_inst/g1_b0/O
                         net (fo=1, routed)           0.000     2.203    siekoo_rom_inst/g1_b0_n_0
    SLICE_X32Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     2.420 f  siekoo_rom_inst/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.441     2.861    display/seg[0]
    SLICE_X32Y23         LUT5 (Prop_lut5_I3_O)        0.299     3.160 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.865     6.025    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.536 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.536    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 4.678ns (49.480%)  route 4.776ns (50.520%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_data_reg[2]/Q
                         net (fo=22, routed)          1.448     1.966    siekoo_rom_inst/Q[2]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.090 f  siekoo_rom_inst/g1_b4/O
                         net (fo=1, routed)           0.000     2.090    siekoo_rom_inst/g1_b4_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     2.307 f  siekoo_rom_inst/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.433     2.741    display/seg[4]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.299     3.040 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.894     5.934    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.454 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.454    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.625ns (49.604%)  route 4.699ns (50.396%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE                         0.000     0.000 r  tx_data_reg[0]/C
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_data_reg[0]/Q
                         net (fo=22, routed)          1.660     2.116    siekoo_rom_inst/Q[0]
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.240 f  siekoo_rom_inst/g1_b1/O
                         net (fo=1, routed)           0.000     2.240    siekoo_rom_inst/g1_b1_n_0
    SLICE_X32Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     2.457 f  siekoo_rom_inst/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.578     3.035    display/seg[1]
    SLICE_X32Y23         LUT5 (Prop_lut5_I3_O)        0.299     3.334 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.462     5.795    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.324 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.324    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 4.364ns (47.373%)  route 4.848ns (52.627%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=18, routed)          1.026     1.482    display/ps[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.606 r  display/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433     2.039    display/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.163 r  display/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.799     2.962    display/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.086 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.590     5.676    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.211 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.211    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.683ns (52.216%)  route 4.286ns (47.784%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_data_reg[2]/Q
                         net (fo=22, routed)          1.194     1.712    siekoo_rom_inst/Q[2]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.836 f  siekoo_rom_inst/g0_b2/O
                         net (fo=1, routed)           0.000     1.836    siekoo_rom_inst/g0_b2_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.209     2.045 f  siekoo_rom_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.631     2.675    display/seg[2]
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.297     2.972 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.462     5.434    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.969 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.969    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.316ns (48.912%)  route 4.508ns (51.088%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=18, routed)          1.555     2.011    display/ps[0]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.149     2.160 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.952     5.113    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     8.824 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.824    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 4.323ns (49.864%)  route 4.347ns (50.136%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=18, routed)          1.554     2.010    display/ps[0]
    SLICE_X32Y24         LUT2 (Prop_lut2_I0_O)        0.154     2.164 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.793     4.957    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     8.670 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.670    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 4.333ns (50.241%)  route 4.291ns (49.759%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=18, routed)          1.328     1.784    display/ps[0]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.152     1.936 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.963     4.899    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.624 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.624    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[0]/C
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.115     0.256    rx_inst/rx_shift_reg[0]
    SLICE_X29Y21         FDRE                                         r  rx_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.468%)  route 0.118ns (45.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[1]/C
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.118     0.259    rx_inst/rx_shift_reg[1]
    SLICE_X29Y21         FDRE                                         r  rx_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/tx_shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[5]/C
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_inst/tx_shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.050     0.214    tx_inst/tx_shift_reg_reg_n_0_[5]
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.259 r  tx_inst/tx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    tx_inst/tx_shift_reg[4]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  tx_inst/tx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[7]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.121     0.262    rx_inst/rx_shift_reg[7]
    SLICE_X29Y21         FDRE                                         r  rx_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/tx_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[0]/C
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_inst/tx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    tx_inst/tx_shift_reg_reg_n_0_[0]
    SLICE_X32Y26         FDRE                                         r  tx_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[5]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.122     0.263    rx_inst/rx_shift_reg[5]
    SLICE_X29Y21         FDRE                                         r  rx_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[6]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     0.263    rx_inst/rx_shift_reg[6]
    SLICE_X29Y21         FDRE                                         r  rx_inst/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.979%)  route 0.125ns (47.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[4]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.125     0.266    rx_inst/rx_shift_reg[4]
    SLICE_X28Y22         FDRE                                         r  rx_inst/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/sampling_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.315%)  route 0.086ns (31.685%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE                         0.000     0.000 r  rx_inst/bit_counter_reg[3]/C
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/bit_counter_reg[3]/Q
                         net (fo=5, routed)           0.086     0.227    rx_inst/bit_counter_reg[3]
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.272 r  rx_inst/sampling_i_1/O
                         net (fo=1, routed)           0.000     0.272    rx_inst/sampling_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  rx_inst/sampling_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            single_pulse_inst/trigger_in_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.902%)  route 0.136ns (49.098%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE                         0.000     0.000 r  rx_inst/rx_ready_reg/C
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_ready_reg/Q
                         net (fo=3, routed)           0.136     0.277    single_pulse_inst/rx_ready
    SLICE_X28Y23         FDRE                                         r  single_pulse_inst/trigger_in_d_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.441ns (27.782%)  route 3.747ns (72.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.747     5.188    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/clk_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.441ns (27.782%)  route 3.747ns (72.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.747     5.188    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.441ns (27.782%)  route 3.747ns (72.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.747     5.188    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.441ns (27.782%)  route 3.747ns (72.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.747     5.188    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.441ns (27.782%)  route 3.747ns (72.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.747     5.188    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.441ns (27.782%)  route 3.747ns (72.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.747     5.188    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.441ns (29.429%)  route 3.456ns (70.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.456     4.897    clk_div_inst/AR[0]
    SLICE_X35Y45         FDCE                                         f  clk_div_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.441ns (29.429%)  route 3.456ns (70.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.456     4.897    clk_div_inst/AR[0]
    SLICE_X35Y45         FDCE                                         f  clk_div_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.441ns (29.429%)  route 3.456ns (70.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.456     4.897    clk_div_inst/AR[0]
    SLICE_X35Y45         FDCE                                         f  clk_div_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.441ns (29.429%)  route 3.456ns (70.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.456     4.897    clk_div_inst/AR[0]
    SLICE_X35Y45         FDCE                                         f  clk_div_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y45         FDCE                                         r  clk_div_inst/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.210ns (17.960%)  route 0.957ns (82.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.957     1.167    divClock_inst/AR[0]
    SLICE_X35Y21         FDCE                                         f  divClock_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.210ns (17.960%)  route 0.957ns (82.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.957     1.167    divClock_inst/AR[0]
    SLICE_X35Y21         FDCE                                         f  divClock_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.210ns (17.960%)  route 0.957ns (82.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.957     1.167    divClock_inst/AR[0]
    SLICE_X35Y21         FDCE                                         f  divClock_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.095%)  route 1.016ns (82.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.016     1.226    divClock_inst/AR[0]
    SLICE_X35Y23         FDCE                                         f  divClock_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.816     1.943    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.095%)  route 1.016ns (82.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.016     1.226    divClock_inst/AR[0]
    SLICE_X35Y23         FDCE                                         f  divClock_inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.816     1.943    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.095%)  route 1.016ns (82.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.016     1.226    divClock_inst/AR[0]
    SLICE_X35Y23         FDCE                                         f  divClock_inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.816     1.943    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.055%)  route 1.019ns (82.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.019     1.229    divClock_inst/AR[0]
    SLICE_X35Y20         FDCE                                         f  divClock_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.055%)  route 1.019ns (82.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.019     1.229    divClock_inst/AR[0]
    SLICE_X35Y20         FDCE                                         f  divClock_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.055%)  route 1.019ns (82.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.019     1.229    divClock_inst/AR[0]
    SLICE_X35Y20         FDCE                                         f  divClock_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.055%)  route 1.019ns (82.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.019     1.229    divClock_inst/AR[0]
    SLICE_X35Y20         FDCE                                         f  divClock_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[9]/C





