# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831215

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 5744  
				add                 sp, sp, t1
i0000000000:	li                  x22, 10   
i0000000001:	srlw                t1, s9, tp
i0000000002:	fence                         
i0000000003:	divu                s10, a6, t4
i0000000004:	sw                  a3, 64(sp)          
i0000000005:	sb                  s10, -792(sp)       
i0000000006:	or                  t4, a2, a2
i0000000007:	ld                  a2, 104(sp)         
i0000000008:	addi                sp, sp, 112
i0000000009:	remw                a2, a7, t3
				la                  sp, begin_signature
				li                  t1, 10816 
				add                 sp, sp, t1
i000000000a:	lwu                 a0, -472(sp)        
i000000000b:	mul                 t4, s8, s9
i000000000c:	fence.i                       
i000000000d:	mulhsu              a6, a2, t4
i000000000e:	srliw               s9, a2, 22
i000000000f:	srliw               s3, s1, 29
i0000000010:	sra                 a3, a0, a0
i0000000011:	lwu                 s9, 1980(sp)        
i0000000012:	slliw               a4, s9, 11
i0000000013:	sb                  t4, -1249(sp)       
i0000000014:	slli                a1, a1, 25
i0000000015:	lhu                 a1, 1076(sp)        
i0000000016:	addi                sp, sp, -80
i0000000017:	remu                t4, zero, s11
i0000000018:	srai                s1, s1, 20
i0000000019:	slli                a2, a2, 19
i000000001a:	sd                  s0, 112(sp)         
i000000001b:	fence.i                       
i000000001c:	srli                a2, a2, 4 
i000000001d:	or                  a1, a1, s1
i000000001e:	sw                  a1, 36(sp)          
i000000001f:	srli                a1, a1, 9 
i0000000020:	addi                a4, sp, 364
i0000000021:	fsrmi               x0, 3     
i0000000022:	ld                  a0, 88(sp)          
i0000000023:	mulh                t2, t4, a2
i0000000024:	fence.i                       
i0000000025:	lh                  a6, 1120(sp)        
i0000000026:	sllw                s3, a1, a2
i0000000027:	rem                 t4, t2, a7
i0000000028:	sraiw               t1, t0, 29
i0000000029:	lui                 a2, 126473
				fence                         
				srli                a5, a5, 26
				sw                  a4, 40(sp)          
				ld                  a5, 128(sp)         
				sw                  s1, 24(sp)          
				srai                s1, s1, 13
				ori                 s3, t4, 998
	
b000000002a:
				jal                 x1, i0000000040     
	
				rem                 a7, a5, a5
				fence.i                       
				fence                         
				addi                s0, sp, 456
				addi                sp, sp, -416
				andi                gp, gp, 886
				lw                  s1, 0(sp)           
i000000002a:	mul                 a1, s1, tp
i000000002b:	sub                 a4, a4, a1
i000000002c:	srai                a2, a2, 6 
i000000002d:	slliw               t2, tp, 23
i000000002e:	slli                a5, a5, 23
i000000002f:	srlw                t4, a7, s3
i0000000030:	rem                 t4, t4, a2
i0000000031:	sd                  t4, 56(sp)          
i0000000032:	addw                t4, a1, t4
i0000000033:	mulw                a7, s3, t0
i0000000034:	lwu                 t4, -2040(sp)       
i0000000035:	mul                 t4, t4, a1
i0000000036:	lui                 a3, 12    
i0000000037:	addi                s9, zero, 0
				la                  sp, begin_signature
				li                  t1, 10232 
				add                 sp, sp, t1
i0000000038:	lhu                 t3, -1684(sp)       
i0000000039:	mulhsu              s9, s0, gp
i000000003a:	srai                a2, a2, 13
i000000003b:	srai                a1, a1, 7 
i000000003c:	remw                s11, a2, a2
i000000003d:	srli                a3, a3, 4 
i000000003e:	addi                sp, sp, 128
i000000003f:	srai                a1, a1, 6 
i0000000040:	divuw               t4, a2, t4
i0000000041:	divu                a0, t4, a2
i0000000042:	lw                  a1, 24(sp)          
i0000000043:	lw                  t4, -1460(sp)       
i0000000044:	divuw               a2, a1, a2
i0000000045:	divw                t4, t5, s10
i0000000046:	lw                  a6, 100(sp)         
				la                  sp, begin_signature
				li                  t1, 7384  
				add                 sp, sp, t1
i0000000047:	sw                  a1, 48(sp)          
i0000000048:	srai                a2, a2, 10
i0000000049:	lw                  a1, 0(sp)           
i000000004a:	slti                a2, t0, 472
i000000004b:	remw                zero, t6, gp
i000000004c:	andi                s0, s0, 16
i000000004d:	lw                  a0, 16(sp)          
i000000004e:	rem                 a1, a1, a1
i000000004f:	remu                s10, t4, t4
i0000000050:	addi                s1, sp, 256
i0000000051:	ld                  a3, 56(sp)          
				li                  x26, 0    
				la                  sp, begin_signature
				li                  t1, 12024 
				add                 sp, sp, t1
				sub                 a4, a4, a4
				and                 a4, a4, a4
				lwu                 s8, 1320(sp)        
				and                 a5, a5, s0
				mulw                t4, a4, a4
				or                  s1, s1, a4
				fence.i                       
	
b0000000052:
				pre_branch_macro                        
				beq                 x22, x26, i000000005e
				post_branch_macro                       
	
				mul                 t4, a4, t4
				subw                s1, s1, a5
				srai                s0, s0, 20
				sltu                t2, t4, t4
				sd                  s0, 104(sp)         
				divuw               a7, s5, t6
				divw                gp, tp, s5
				li                  x22, 10   
i0000000052:	ld                  a3, 64(sp)          
i0000000053:	ld                  a2, 680(sp)         
i0000000054:	fence.i                       
i0000000055:	sltu                t4, a2, t4
i0000000056:	fence.i                       
i0000000057:	addiw               a1, t4, 949
i0000000058:	sllw                a2, t5, t2
i0000000059:	addiw               a2, a2, 14
i000000005a:	sltiu               a4, s11, -269
i000000005b:	sd                  a1, 64(sp)          
i000000005c:	subw                a4, a4, a1
i000000005d:	srai                a2, a2, 16
i000000005e:	srli                a2, a2, 10
				la                  sp, begin_signature
				li                  t1, 6000  
				add                 sp, sp, t1
i000000005f:	ld                  a2, 240(sp)         
i0000000060:	lw                  a0, 28(sp)          
i0000000061:	lw                  s5, 104(sp)         
i0000000062:	srli                a1, a1, 6 
i0000000063:	srli                a4, a4, 12
i0000000064:	addiw               t6, a1, 1020
i0000000065:	fence.i                       
i0000000066:	ld                  a1, 56(sp)          
i0000000067:	or                  a2, a1, a1
i0000000068:	sll                 t2, s11, a6
i0000000069:	remuw               tp, a1, a1
i000000006a:	sw                  gp, 0(sp)           
i000000006b:	srli                a1, a1, 1 
i000000006c:	ld                  a1, 1800(sp)        
i000000006d:	srai                a1, a1, 7 
i000000006e:	sh                  s1, 1910(sp)        
i000000006f:	sraw                a0, s0, a0
i0000000070:	ld                  zero, 88(sp)        
i0000000071:	ld                  t6, 72(sp)          
i0000000072:	mulh                tp, a2, a2
i0000000073:	sh                  s5, 488(sp)         
				la                  sp, begin_signature
				li                  t1, 6096  
				add                 sp, sp, t1
i0000000074:	lb                  t4, 952(sp)         
i0000000075:	sraiw               a2, a0, 24
i0000000076:	sd                  a0, -1336(sp)       
				la                  sp, begin_signature
				li                  t1, 6600  
				add                 sp, sp, t1
i0000000077:	sd                  zero, 128(sp)       
i0000000078:	fence.i                       
i0000000079:	srli                a2, a2, 19
				li                  x23, 10   
				sw                  s9, 92(sp)          
				subw                a4, a4, a4
				srlw                s4, tp, a5
				ld                  zero, -920(sp)      
				rem                 s1, t4, t4
				fence                         
				addi                s1, sp, 68
	
b000000007a:
				beq                 x22, x23, 1f        
				jal                 x1, i0000000072     
				1: li x22, 10                           
	
				fence                         
				mulhu               s1, t4, t4
				ld                  a4, 64(sp)          
				srli                a5, a5, 4 
				lwu                 a4, 884(sp)         
				sll                 a4, t4, s1
				fence                         
i000000007a:	addi                sp, sp, 144
i000000007b:	sd                  a1, 1464(sp)        
i000000007c:	lui                 a4, 111613
i000000007d:	lwu                 a1, 1040(sp)        
i000000007e:	srli                a3, a3, 5 
i000000007f:	srli                a1, a1, 16
i0000000080:	xori                s1, t4, -1654
i0000000081:	addw                a2, a2, a2
i0000000082:	fsrmi               x0, 4     
				la                  sp, begin_signature
				li                  t1, 4640  
				add                 sp, sp, t1
i0000000083:	sd                  a2, 112(sp)         
i0000000084:	sraiw               s10, s10, 3
i0000000085:	fence                         
i0000000086:	srlw                t4, t4, a1
i0000000087:	rem                 a2, s2, s4
i0000000088:	xor                 s1, s7, s11
i0000000089:	lui                 t5, 324053
i000000008a:	sub                 a2, a2, s1
i000000008b:	fence.i                       
i000000008c:	sw                  s9, 100(sp)         
i000000008d:	addi                sp, sp, -368
i000000008e:	srli                a4, a4, 11
				la                  sp, begin_signature
				li                  t1, 8680  
				add                 sp, sp, t1
i000000008f:	sb                  t2, -1397(sp)       
i0000000090:	lw                  a2, 64(sp)          
i0000000091:	rem                 t2, s11, s7
i0000000092:	sd                  a2, 88(sp)          
i0000000093:	addi                t0, zero, -32
i0000000094:	lwu                 a2, -412(sp)        
i0000000095:	srli                a3, a3, 1 
				la                  sp, begin_signature
				li                  t1, 3464  
				add                 sp, sp, t1
i0000000096:	lhu                 a2, -550(sp)        
i0000000097:	lbu                 a2, 299(sp)         
i0000000098:	ld                  t5, 1728(sp)        
i0000000099:	mulhu               a2, t5, s1
i000000009a:	lw                  a1, 36(sp)          
i000000009b:	div                 t4, a1, a2
i000000009c:	divw                s8, s10, a6
i000000009d:	lb                  t4, 242(sp)         
i000000009e:	addi                s5, zero, -30
i000000009f:	divw                a1, a1, a1
i00000000a0:	remuw               t6, t4, a1
i00000000a1:	andi                a1, a1, 12
i00000000a2:	remuw               t4, t4, a2
				la                  sp, begin_signature
				li                  t1, 6976  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 8776  
				add                 sp, sp, t1
				srli                s1, s1, 12
				srai                a5, a5, 4 
				fence.i                       
				sllw                tp, s2, s8
				addi                sp, sp, -96
				lbu                 s11, 177(sp)        
				sw                  t2, 124(sp)         
	
b00000000a3:
				la                  x29, i00000000c2    
				jalr                x0, x29, 0          
	
				lw                  a5, 12(sp)          
				lwu                 s1, -332(sp)        
				lw                  a5, 188(sp)         
				fence                         
				sd                  s9, -1904(sp)       
				lbu                 s1, -1274(sp)       
				lbu                 s9, 1574(sp)        
i00000000a3:	srlw                a1, t1, a7
i00000000a4:	sh                  a2, -828(sp)        
i00000000a5:	divu                a4, t4, a1
i00000000a6:	divw                a1, a2, a1
i00000000a7:	fence.i                       
i00000000a8:	divu                t4, a2, a2
i00000000a9:	sub                 s0, s0, a1
				la                  sp, begin_signature
				li                  t1, 10664 
				add                 sp, sp, t1
i00000000aa:	sw                  a3, 60(sp)          
				la                  sp, begin_signature
				li                  t1, 5824  
				add                 sp, sp, t1
i00000000ab:	ld                  t4, -696(sp)        
i00000000ac:	fence                         
i00000000ad:	ld                  gp, 960(sp)         
i00000000ae:	fence                         
				la                  sp, begin_signature
				li                  t1, 4440  
				add                 sp, sp, t1
i00000000af:	sw                  t4, -1444(sp)       
i00000000b0:	lb                  s7, -358(sp)        
i00000000b1:	mulh                a2, t0, t6
i00000000b2:	addw                a4, a4, a3
i00000000b3:	ld                  a4, 1360(sp)        
i00000000b4:	sb                  a1, 1282(sp)        
i00000000b5:	fence.i                       
i00000000b6:	lw                  t5, -856(sp)        
i00000000b7:	mul                 a4, a1, t4
i00000000b8:	slliw               a0, gp, 9 
i00000000b9:	sd                  a1, 24(sp)          
				la                  sp, begin_signature
				li                  t1, 8528  
				add                 sp, sp, t1
i00000000ba:	sd                  s1, 80(sp)          
i00000000bb:	srai                a5, a5, 7 
i00000000bc:	srli                s1, s1, 11
i00000000bd:	srli                a2, a2, 17
i00000000be:	slli                s0, s0, 25
i00000000bf:	srai                a1, a1, 16
				la                  sp, begin_signature
				li                  t1, 9856  
				add                 sp, sp, t1
i00000000c0:	lw                  t4, 228(sp)         
i00000000c1:	fence                         
i00000000c2:	addw                a1, a1, s0
i00000000c3:	remw                a2, t4, t4
i00000000c4:	divuw               a2, s1, s10
i00000000c5:	sd                  t4, 1328(sp)        
				la                  sp, begin_signature
				li                  t1, 8984  
				add                 sp, sp, t1
i00000000c6:	sd                  a0, 128(sp)         
i00000000c7:	addi                s1, sp, 284
i00000000c8:	addi                a1, sp, 300
i00000000c9:	lui                 a5, 17    
i00000000ca:	fence                         
				li                  x31, 12   
				li                  x22, 10   
				la                  sp, begin_signature
				li                  t1, 4136  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 4920  
				add                 sp, sp, t1
				ld                  s1, 112(sp)         
				fence.i                       
				fence.i                       
				srliw               t4, t4, 1 
				div                 s1, a7, s2
				ld                  a4, 1624(sp)        
				fence.i                       
	
b00000000cb:
				pre_branch_macro                        
				blt                 x22, x31, i00000000e1
				post_branch_macro                       
	
				addiw               s0, s2, -1637
				lb                  s9, 1915(sp)        
				sd                  a5, 32(sp)          
				mulhu               s2, s1, t4
				lw                  s1, 0(sp)           
				addi                sp, sp, -240
				sw                  s0, 56(sp)          
				li                  x22, 10   
i00000000cb:	lui                 a2, 2     
i00000000cc:	fence                         
i00000000cd:	slli                a0, a0, 9 
i00000000ce:	sw                  a1, 116(sp)         
i00000000cf:	fence                         
i00000000d0:	subw                a1, zero, s1
i00000000d1:	srli                a1, a1, 28
i00000000d2:	lwu                 gp, -1076(sp)       
i00000000d3:	divu                s4, t4, a1
i00000000d4:	sraiw               t4, a1, 24
i00000000d5:	srli                a6, a1, 27
i00000000d6:	mulh                t4, s3, s1
i00000000d7:	fence.i                       
i00000000d8:	ld                  a1, 968(sp)         
i00000000d9:	addi                sp, sp, -224
i00000000da:	srai                a2, a2, 15
i00000000db:	mul                 t4, a1, a2
i00000000dc:	ld                  s11, 112(sp)        
i00000000dd:	mul                 s9, t4, t4
i00000000de:	ld                  a1, 64(sp)          
i00000000df:	sllw                gp, zero, tp
i00000000e0:	fence                         
i00000000e1:	ld                  s9, -760(sp)        
i00000000e2:	slti                t4, tp, -531
i00000000e3:	addw                a2, a2, a5
				la                  sp, begin_signature
				li                  t1, 13896 
				add                 sp, sp, t1
i00000000e4:	lwu                 t4, 1400(sp)        
i00000000e5:	slliw               a2, s1, 18
i00000000e6:	sd                  a2, -696(sp)        
i00000000e7:	divu                t4, tp, s8
i00000000e8:	mulw                t4, a2, a1
i00000000e9:	remw                a6, t4, a2
i00000000ea:	srai                a2, a2, 11
i00000000eb:	fence                         
i00000000ec:	remuw               a1, a0, s9
i00000000ed:	sraw                s9, t4, t4
i00000000ee:	add                 s1, s1, zero
i00000000ef:	addi                s1, sp, 180
i00000000f0:	sb                  t4, 1704(sp)        
i00000000f1:	slti                s1, t6, 241
i00000000f2:	mulhu               a2, a2, a1
				li                  x28, 0    
				la                  sp, begin_signature
				li                  t1, 5304  
				add                 sp, sp, t1
				sraiw               s10, a4, 27
				ld                  a6, 120(sp)         
				lhu                 tp, -592(sp)        
				sd                  s0, 0(sp)           
				ld                  s5, 160(sp)         
				or                  a4, a4, s0
				srli                s1, s1, 30
	
b00000000f3:
				pre_branch_macro                        
				beq                 x22, x28, i0000000102
				post_branch_macro                       
	
				addiw               a4, a4, -22
				sd                  a4, 168(sp)         
				srai                a5, a5, 7 
				remw                s7, s10, a5
				addw                a5, a5, s0
				sw                  s1, 4(sp)           
				sltiu               s0, s1, -767
				li                  x22, 10   
i00000000f3:	fence                         
i00000000f4:	mulhu               s5, s0, t1
i00000000f5:	sd                  a1, 72(sp)          
i00000000f6:	addi                sp, sp, -160
i00000000f7:	sd                  a1, 808(sp)         
i00000000f8:	sd                  s0, 72(sp)          
i00000000f9:	divw                s4, t1, s1
i00000000fa:	slt                 s5, a2, t4
i00000000fb:	addiw               a2, a2, -17
i00000000fc:	divuw               a2, a2, a2
i00000000fd:	fence.i                       
i00000000fe:	sllw                a1, gp, t5
i00000000ff:	addi                s0, sp, 472
i0000000100:	slli                t4, t4, 32
i0000000101:	fence.i                       
i0000000102:	addi                a2, sp, 272
i0000000103:	fence                         
i0000000104:	addi                sp, sp, -112
i0000000105:	remu                a1, a2, a1
i0000000106:	srliw               a2, t0, 21
i0000000107:	slti                s1, a1, -1233
i0000000108:	srai                zero, a2, 11
i0000000109:	subw                a5, a5, s1
				la                  sp, begin_signature
				li                  t1, 8288  
				add                 sp, sp, t1
i000000010a:	lw                  a2, 32(sp)          
i000000010b:	ld                  a2, 104(sp)         
				la                  sp, begin_signature
				li                  t1, 3344  
				add                 sp, sp, t1
i000000010c:	sd                  a2, 512(sp)         
i000000010d:	remuw               a1, a7, s7
i000000010e:	lw                  a1, -836(sp)        
i000000010f:	sd                  a4, 64(sp)          
i0000000110:	lwu                 a1, -544(sp)        
i0000000111:	lui                 a1, 147995
i0000000112:	ld                  tp, 1424(sp)        
i0000000113:	srli                a1, a1, 29
				la                  sp, begin_signature
				li                  t1, 5472  
				add                 sp, sp, t1
i0000000114:	lw                  a5, 24(sp)          
i0000000115:	lbu                 a2, -160(sp)        
i0000000116:	fence                         
i0000000117:	srli                a2, a2, 9 
i0000000118:	sltu                zero, a1, a1
i0000000119:	slliw               a2, zero, 2
i000000011a:	mulw                a2, t5, s4
				li                  x17, 12   
				addi                x22, x22, 1
				addi                a4, zero, 3
				sltu                t4, a4, a4
				lwu                 s1, -1872(sp)       
				lhu                 s10, 1738(sp)       
				ld                  s1, -1416(sp)       
				divw                s1, s2, t6
				srli                s1, s1, 7 
	
b000000011b:
				beq                 x22, x17, 1f        
				jal                 x0, i000000010e     
				1: li x22, 10                           
	
				and                 s1, s1, s1
				srli                a5, a5, 9 
				rem                 tp, a4, a4
				srli                a4, a4, 7 
				mul                 s4, s4, s10
				addiw               s8, s9, 552
				divuw               s1, a6, tp
i000000011b:	sh                  t4, 1914(sp)        
i000000011c:	and                 s0, s0, s1
i000000011d:	addiw               t1, t4, -175
i000000011e:	lw                  a1, 72(sp)          
i000000011f:	fence                         
i0000000120:	and                 a2, a2, a4
i0000000121:	sraiw               t4, a1, 29
i0000000122:	fence.i                       
i0000000123:	fence                         
i0000000124:	ld                  a4, 16(sp)          
i0000000125:	lh                  zero, -1382(sp)     
i0000000126:	divw                t4, a2, a1
i0000000127:	lui                 s7, 3     
i0000000128:	sd                  s2, -1384(sp)       
i0000000129:	sltiu               a1, a2, 1159
i000000012a:	addw                tp, a1, a1
i000000012b:	srli                a4, a4, 13
i000000012c:	addiw               a2, a2, 2 
i000000012d:	addi                a5, sp, 60
i000000012e:	addi                sp, sp, 0 
i000000012f:	sd                  a2, -1112(sp)       
i0000000130:	addi                a1, a1, -1
i0000000131:	sw                  s3, 128(sp)         
i0000000132:	andi                a2, a2, 9 
i0000000133:	slli                s2, a4, 11
i0000000134:	divuw               a1, s0, a6
i0000000135:	sw                  a2, 32(sp)          
i0000000136:	addw                a3, a3, a5
i0000000137:	lw                  s7, 28(sp)          
i0000000138:	srai                a3, a3, 14
i0000000139:	sb                  a2, 1609(sp)        
i000000013a:	divw                t6, t1, gp
i000000013b:	lwu                 a5, 140(sp)         
i000000013c:	rem                 t0, t5, s3
				la                  sp, begin_signature
				li                  t1, 6296  
				add                 sp, sp, t1
i000000013d:	lwu                 t6, 1792(sp)        
i000000013e:	srai                a2, a2, 1 
i000000013f:	addi                sp, sp, -112
i0000000140:	srli                a1, a1, 22
i0000000141:	srai                a1, a1, 3 
i0000000142:	srai                a1, a1, 12
				li                  x23, 9    
				li                  x22, 10   
				sd                  a4, 2040(sp)        
				srlw                s1, s1, a4
				fence                         
				addw                a5, a5, s0
				divuw               s0, a5, t2
				subw                s1, a4, t4
				sd                  tp, 128(sp)         
	
b0000000143:
				pre_branch_macro                        
				blt                 x22, x23, i0000000152
				post_branch_macro                       
	
				slli                s1, a5, 47
