## FP and PP Lab
1. In this lab `run_floorplan` :all the things(switches like ultilization area ,etc) that need to be taken care when we are fp+pp stage
   <img width="1189" alt="image" src="https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/134842758/03621c86-e0b3-42f1-a04a-de2f087e8a4f">

