$date
	Sat Oct 18 20:53:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DEC2to4_low_tb $end
$var wire 4 ! y [0:3] $end
$var reg 1 " en $end
$var reg 2 # w [1:0] $end
$scope module DEC2to4_low_ins $end
$var wire 1 " en $end
$var wire 2 $ w [1:0] $end
$var reg 4 % y [0:3] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
b1111 %
b0 $
b0 #
0"
b1111 !
$end
#10
b1 #
b1 $
b1 &
#20
b10 #
b10 $
b10 &
#30
b11 #
b11 $
b11 &
#40
b111 !
b111 %
b0 #
b0 $
1"
b0 '
b100 &
#50
b1011 !
b1011 %
b1 #
b1 $
b1 '
#60
b1101 !
b1101 %
b10 #
b10 $
b10 '
#70
b1110 !
b1110 %
b11 #
b11 $
b11 '
#80
b100 '
