// Seed: 1974759721
module module_0;
  always_latch
  fork
    id_1 <= id_1;
  join
  reg id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  assign id_4 = id_5;
  reg id_10 = id_4;
  assign id_10 = id_2;
  id_11 :
  assert property (@(id_5) 1)
  else id_4 <= "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  module_0();
endmodule
