// Seed: 2023795614
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5
);
  id_7(
      .id_0(-1 !== 1), .id_1(1 + 1'b0)
  );
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input logic id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    output wire id_14,
    id_16
);
  reg id_17 = -1 ^ "" - 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_2,
      id_5,
      id_16,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_18;
  id_19 :
  assert property (@((-1'b0)) id_0) id_17 <= id_3;
  always $display(-1'b0, id_19, id_5, {-1'h0, id_16, id_11}, -1, 1'b0, 1, id_8);
endmodule
