// Seed: 4174634132
module module_0 #(
    parameter id_4 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  logic [id_4 : -1] id_5;
  ;
  assign id_3 = 1;
  assign id_5 = id_2[1];
  logic [(  -1  ) : -1] id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd73
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_1 = id_1;
  assign id_2 = id_1[-1];
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
endmodule
