<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: RTLIL::Module Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/d6c/structRTLIL_1_1Module.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">RTLIL::Module Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Inheritance diagram for RTLIL::Module:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../de/d0a/structRTLIL_1_1Module__inherit__graph.png" border="0" usemap="#RTLIL_1_1Module_inherit__map" alt="Inheritance graph"/></div>
<map name="RTLIL_1_1Module_inherit__map" id="RTLIL_1_1Module_inherit__map">
<area shape="rect" id="node2" href="../../db/d8e/structAST_1_1AstModule.html" title="AST::AstModule" alt="" coords="5,80,120,107"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for RTLIL::Module:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d6/dfe/structRTLIL_1_1Module__coll__graph.png" border="0" usemap="#RTLIL_1_1Module_coll__map" alt="Collaboration graph"/></div>
<map name="RTLIL_1_1Module_coll__map" id="RTLIL_1_1Module_coll__map">
<area shape="rect" id="node2" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="31,112,141,139"/><area shape="rect" id="node3" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="5,6,168,47"/><area shape="rect" id="node4" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="166,112,271,139"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a0a4ee83cbf4d736f3dbd72e3569a8e47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d80/rtlil_8h.html#a375561a3850072dadfd4e4e9dd57b3cb">RTLIL_ATTRIBUTE_MEMBERS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0a4ee83cbf4d736f3dbd72e3569a8e47">Module</a> ()</td></tr>
<tr class="separator:a0a4ee83cbf4d736f3dbd72e3569a8e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec73f7e11e48e421629bafa238efa17"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ec73f7e11e48e421629bafa238efa17">~Module</a> ()</td></tr>
<tr class="separator:a8ec73f7e11e48e421629bafa238efa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2b73cc756a65b5af1174ca0c54ffa2"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#abd2b73cc756a65b5af1174ca0c54ffa2">derive</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>, std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &gt; parameters)</td></tr>
<tr class="separator:abd2b73cc756a65b5af1174ca0c54ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0fab7c19a7c1c3b9f0a7566fde8a46"><td class="memItemLeft" align="right" valign="top">virtual size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d9/daf/test__autotb_8cc.html#a772927c4b8a7a0dc61bda792453be950">id</a>)</td></tr>
<tr class="separator:a2f0fab7c19a7c1c3b9f0a7566fde8a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3e7c1368759c8312b2e729f8ea26ab"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab">check</a> ()</td></tr>
<tr class="separator:add3e7c1368759c8312b2e729f8ea26ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bbe3519088ce134b7c70c546ee9361"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af1bbe3519088ce134b7c70c546ee9361">optimize</a> ()</td></tr>
<tr class="separator:af1bbe3519088ce134b7c70c546ee9361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79bcacb14f3fe41c2350cfa6882956c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a> (const <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &amp;conn)</td></tr>
<tr class="separator:ab79bcacb14f3fe41c2350cfa6882956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab65ee47ac217ba95cf4b29889765221"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aab65ee47ac217ba95cf4b29889765221">connect</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;lhs, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;rhs)</td></tr>
<tr class="separator:aab65ee47ac217ba95cf4b29889765221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f040a85a75a75b9a21e2351e82d161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a48f040a85a75a75b9a21e2351e82d161">new_connections</a> (const std::vector&lt; <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &gt; &amp;new_conn)</td></tr>
<tr class="separator:a48f040a85a75a75b9a21e2351e82d161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa093cc84407f5e461655a356b1b0f6e9"><td class="memItemLeft" align="right" valign="top">const std::vector<br class="typebreak"/>
&lt; <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a> () const </td></tr>
<tr class="separator:aa093cc84407f5e461655a356b1b0f6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd789aaa08fa4fabb04d7df14ba52b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56">fixup_ports</a> ()</td></tr>
<tr class="separator:abd789aaa08fa4fabb04d7df14ba52b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8051c856eed9684904ab1e9607f4f03e"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a8051c856eed9684904ab1e9607f4f03e"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e">rewrite_sigspecs</a> (T functor)</td></tr>
<tr class="separator:a8051c856eed9684904ab1e9607f4f03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436b5151a735bcdb34aa1ebc34f5a3b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4">cloneInto</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *new_mod) const </td></tr>
<tr class="separator:a436b5151a735bcdb34aa1ebc34f5a3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba62d5ec811b363a73b0de83da208b18"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aba62d5ec811b363a73b0de83da208b18">clone</a> () const </td></tr>
<tr class="separator:aba62d5ec811b363a73b0de83da208b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bcc068da3ea1a1258b751076c527df1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a5bcc068da3ea1a1258b751076c527df1">has_memories</a> () const </td></tr>
<tr class="separator:a5bcc068da3ea1a1258b751076c527df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c4e7593776a55ca5f07e2cb3479574"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ac5c4e7593776a55ca5f07e2cb3479574">has_processes</a> () const </td></tr>
<tr class="separator:ac5c4e7593776a55ca5f07e2cb3479574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ad74c6e747a9709c06afd5eaf1134b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af2ad74c6e747a9709c06afd5eaf1134b">has_memories_warn</a> () const </td></tr>
<tr class="separator:af2ad74c6e747a9709c06afd5eaf1134b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52cec7cc50576b283fbdef0cfdddabe"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af52cec7cc50576b283fbdef0cfdddabe">has_processes_warn</a> () const </td></tr>
<tr class="separator:af52cec7cc50576b283fbdef0cfdddabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810971ea2d91e19421112fe121014a8c"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a810971ea2d91e19421112fe121014a8c">selected_wires</a> () const </td></tr>
<tr class="separator:a810971ea2d91e19421112fe121014a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d20a1ce90d981def4395359a06e420c"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">selected_cells</a> () const </td></tr>
<tr class="separator:a7d20a1ce90d981def4395359a06e420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8461fde1c587f512ab06737df38f7cdc"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a8461fde1c587f512ab06737df38f7cdc"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a8461fde1c587f512ab06737df38f7cdc">selected</a> (T *member) const </td></tr>
<tr class="separator:a8461fde1c587f512ab06737df38f7cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0645dfddb688b47d2572df2531aed7ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d9/daf/test__autotb_8cc.html#a772927c4b8a7a0dc61bda792453be950">id</a>)</td></tr>
<tr class="separator:a0645dfddb688b47d2572df2531aed7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ea4621b053d5aa9c4fb3f8e4314343"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d9/daf/test__autotb_8cc.html#a772927c4b8a7a0dc61bda792453be950">id</a>)</td></tr>
<tr class="separator:a85ea4621b053d5aa9c4fb3f8e4314343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ce9c31ae8826c5d72f0aeec6cee8af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange</a>&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">wires</a> ()</td></tr>
<tr class="separator:ad6ce9c31ae8826c5d72f0aeec6cee8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b60c312397a5fb92741b2dd63e9a5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange</a>&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a> ()</td></tr>
<tr class="separator:a57b60c312397a5fb92741b2dd63e9a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa6e393124a0d917c4f1d1a432e4438"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a> (const std::set&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt; &amp;<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">wires</a>)</td></tr>
<tr class="separator:a6aa6e393124a0d917c4f1d1a432e4438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c03a2d0bce840c15aff005f90ed484f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a5c03a2d0bce840c15aff005f90ed484f">remove</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>)</td></tr>
<tr class="separator:a5c03a2d0bce840c15aff005f90ed484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496d8aa3a3bf1624b360de5b06083dec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">rename</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>, <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> new_name)</td></tr>
<tr class="separator:a496d8aa3a3bf1624b360de5b06083dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3651317297d991367e31c12b4d823d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ab3651317297d991367e31c12b4d823d5">rename</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>, <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> new_name)</td></tr>
<tr class="separator:ab3651317297d991367e31c12b4d823d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab781198374115098685e3f91d74a4fed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ab781198374115098685e3f91d74a4fed">rename</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> old_name, <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> new_name)</td></tr>
<tr class="separator:ab781198374115098685e3f91d74a4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7d7367ce2a36a7d96a3b3180282796"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a9b7d7367ce2a36a7d96a3b3180282796">swap_names</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w1, <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w2)</td></tr>
<tr class="separator:a9b7d7367ce2a36a7d96a3b3180282796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ca3c4fc614a094220aabfeaa0a7c44"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ae0ca3c4fc614a094220aabfeaa0a7c44">swap_names</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c1, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c2)</td></tr>
<tr class="separator:ae0ca3c4fc614a094220aabfeaa0a7c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859da90a98b363acf151029265ab8aa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a859da90a98b363acf151029265ab8aa0">uniquify</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>)</td></tr>
<tr class="separator:a859da90a98b363acf151029265ab8aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9622e7316117af2edebe0b4d18163eff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a9622e7316117af2edebe0b4d18163eff">uniquify</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, int &amp;index)</td></tr>
<tr class="separator:a9622e7316117af2edebe0b4d18163eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541a18ce30bd8847261b01e9c6cf884e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, int width=1)</td></tr>
<tr class="separator:a541a18ce30bd8847261b01e9c6cf884e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267648c93d4c41de0781c0e4f6d5bad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a267648c93d4c41de0781c0e4f6d5bad1">addWire</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *other)</td></tr>
<tr class="separator:a267648c93d4c41de0781c0e4f6d5bad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7e895aac049d13e973eada539ee676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> type)</td></tr>
<tr class="separator:a1a7e895aac049d13e973eada539ee676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc0059cd12d2365c7db1a4c914d0682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a7bc0059cd12d2365c7db1a4c914d0682">addCell</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, const <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *other)</td></tr>
<tr class="separator:a7bc0059cd12d2365c7db1a4c914d0682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab387ea9d2b575e2aa3cd062fd46e703a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ab387ea9d2b575e2aa3cd062fd46e703a">addNot</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:ab387ea9d2b575e2aa3cd062fd46e703a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b1f2150525d2e3db9aa6a61063a7b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a25b1f2150525d2e3db9aa6a61063a7b3">addPos</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a25b1f2150525d2e3db9aa6a61063a7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a8a956fdd70277b0c5e4c81175663d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a62a8a956fdd70277b0c5e4c81175663d">addNeg</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a62a8a956fdd70277b0c5e4c81175663d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a527251bf626534f2dee314a4e0cd1093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a527251bf626534f2dee314a4e0cd1093">addAnd</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a527251bf626534f2dee314a4e0cd1093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf93ce1401f61510b25a2de61b07e59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a9cf93ce1401f61510b25a2de61b07e59">addOr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a9cf93ce1401f61510b25a2de61b07e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a92f924594df3acbb57c1eb10413627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a7a92f924594df3acbb57c1eb10413627">addXor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a7a92f924594df3acbb57c1eb10413627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89b388f36f8ee2f8798ccbc15b6f873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af89b388f36f8ee2f8798ccbc15b6f873">addXnor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:af89b388f36f8ee2f8798ccbc15b6f873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82410a71d2d80180b7c9ed5fbd754790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a82410a71d2d80180b7c9ed5fbd754790">addReduceAnd</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a82410a71d2d80180b7c9ed5fbd754790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad584aae652f3a0c8f0c99e22b57fbd17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ad584aae652f3a0c8f0c99e22b57fbd17">addReduceOr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:ad584aae652f3a0c8f0c99e22b57fbd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0728661bbb785aefa21fd35c048724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a9a0728661bbb785aefa21fd35c048724">addReduceXor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a9a0728661bbb785aefa21fd35c048724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939c4cbf1bd4bc8a5c940631be76ba04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a939c4cbf1bd4bc8a5c940631be76ba04">addReduceXnor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a939c4cbf1bd4bc8a5c940631be76ba04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67975ef378bda19b9803f84376639e66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a67975ef378bda19b9803f84376639e66">addReduceBool</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a67975ef378bda19b9803f84376639e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f06a483ea566005b0a2c0ebed0d985"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a84f06a483ea566005b0a2c0ebed0d985">addShl</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a84f06a483ea566005b0a2c0ebed0d985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3963c124114b94333847145319c1b346"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a3963c124114b94333847145319c1b346">addShr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a3963c124114b94333847145319c1b346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2f155fb39793805557ecafc02d8be4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a8f2f155fb39793805557ecafc02d8be4">addSshl</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a8f2f155fb39793805557ecafc02d8be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4735fe36acb18a14660c11c218327a8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a4735fe36acb18a14660c11c218327a8c">addSshr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a4735fe36acb18a14660c11c218327a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e28121485cefdcf8d111233c5ff2e84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a2e28121485cefdcf8d111233c5ff2e84">addShift</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a2e28121485cefdcf8d111233c5ff2e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac880c1a26d12e12901d55d43fd749133"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ac880c1a26d12e12901d55d43fd749133">addShiftx</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:ac880c1a26d12e12901d55d43fd749133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65701321dc85bca830a1d89ea5cd85bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a65701321dc85bca830a1d89ea5cd85bd">addLt</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a65701321dc85bca830a1d89ea5cd85bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b3c297820fa66ff051bf50191be071"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a43b3c297820fa66ff051bf50191be071">addLe</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a43b3c297820fa66ff051bf50191be071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e43e2c0e77229404b370de84f26871"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aa0e43e2c0e77229404b370de84f26871">addEq</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:aa0e43e2c0e77229404b370de84f26871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3a3be09cc6ed10d78ccf9d510d9af3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#adb3a3be09cc6ed10d78ccf9d510d9af3">addNe</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:adb3a3be09cc6ed10d78ccf9d510d9af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2f451307ea34dde58313da723b6824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aee2f451307ea34dde58313da723b6824">addEqx</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:aee2f451307ea34dde58313da723b6824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284595999f588194fe739d4af7fa3593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a284595999f588194fe739d4af7fa3593">addNex</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a284595999f588194fe739d4af7fa3593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ecd7b0ba4f49a3c722e33c073eabee8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6ecd7b0ba4f49a3c722e33c073eabee8">addGe</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a6ecd7b0ba4f49a3c722e33c073eabee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d422e4e2952223d89f3769f5a3d5e78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1d422e4e2952223d89f3769f5a3d5e78">addGt</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a1d422e4e2952223d89f3769f5a3d5e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1aa11bf41f2dff1c6136d2fa26a420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f1aa11bf41f2dff1c6136d2fa26a420">addAdd</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a2f1aa11bf41f2dff1c6136d2fa26a420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e8ea7fa45ee80893f30ed674f17f54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ad3e8ea7fa45ee80893f30ed674f17f54">addSub</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:ad3e8ea7fa45ee80893f30ed674f17f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28439b19cf94e208a6a13585799eef11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a28439b19cf94e208a6a13585799eef11">addMul</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a28439b19cf94e208a6a13585799eef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4a31df04dc6cbf95109e55e90777c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b4a31df04dc6cbf95109e55e90777c5">addDiv</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a1b4a31df04dc6cbf95109e55e90777c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac5d59ef86979b10d0298d52092644f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1ac5d59ef86979b10d0298d52092644f">addMod</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a1ac5d59ef86979b10d0298d52092644f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6d92b837534db8c3f192b8262a4d7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec6d92b837534db8c3f192b8262a4d7c">addPow</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool a_signed=false, bool b_signed=false)</td></tr>
<tr class="separator:aec6d92b837534db8c3f192b8262a4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2e22667d80f44ed3462b96fddd3616"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a2e22667d80f44ed3462b96fddd3616">addLogicNot</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a1a2e22667d80f44ed3462b96fddd3616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c339fdcb92bc88fac9ea3692755bca5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6c339fdcb92bc88fac9ea3692755bca5">addLogicAnd</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:a6c339fdcb92bc88fac9ea3692755bca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ecee7c5a47ce9b8728864cb35f696f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aa8ecee7c5a47ce9b8728864cb35f696f">addLogicOr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, bool is_signed=false)</td></tr>
<tr class="separator:aa8ecee7c5a47ce9b8728864cb35f696f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1467903a6afe6a7edf391464467b72a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1467903a6afe6a7edf391464467b72a7">addMux</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y)</td></tr>
<tr class="separator:a1467903a6afe6a7edf391464467b72a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902126c52c7df6738f4520a6699f9826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a902126c52c7df6738f4520a6699f9826">addPmux</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y)</td></tr>
<tr class="separator:a902126c52c7df6738f4520a6699f9826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6662a50b3f3ac712f7f0e2dad7fcf3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af6662a50b3f3ac712f7f0e2dad7fcf3c">addSlice</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> offset)</td></tr>
<tr class="separator:af6662a50b3f3ac712f7f0e2dad7fcf3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e09765c018ca2515a7342370e1a415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a86e09765c018ca2515a7342370e1a415">addConcat</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y)</td></tr>
<tr class="separator:a86e09765c018ca2515a7342370e1a415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c420dbb8c7ef064a6a47384f2a0d37e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a3c420dbb8c7ef064a6a47384f2a0d37e">addLut</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_i, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_o, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> lut)</td></tr>
<tr class="separator:a3c420dbb8c7ef064a6a47384f2a0d37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9633f72ad9de6dc190d1f17f8354376b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a9633f72ad9de6dc190d1f17f8354376b">addAssert</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en)</td></tr>
<tr class="separator:a9633f72ad9de6dc190d1f17f8354376b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174121897e5a29b7b891541df26c4313"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a174121897e5a29b7b891541df26c4313">addSr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_set, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clr, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool set_polarity=true, bool clr_polarity=true)</td></tr>
<tr class="separator:a174121897e5a29b7b891541df26c4313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7fa93174fcb0d89c7e67c364c3b369"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#afb7fa93174fcb0d89c7e67c364c3b369">addDff</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true)</td></tr>
<tr class="separator:afb7fa93174fcb0d89c7e67c364c3b369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af032512292a57a6d003fe024adce3b95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af032512292a57a6d003fe024adce3b95">addDffe</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true, bool en_polarity=true)</td></tr>
<tr class="separator:af032512292a57a6d003fe024adce3b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ab3f73aa8e344bfa92c622136cbe33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ae6ab3f73aa8e344bfa92c622136cbe33">addDffsr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_set, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clr, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true, bool set_polarity=true, bool clr_polarity=true)</td></tr>
<tr class="separator:ae6ab3f73aa8e344bfa92c622136cbe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09da047080f68136cab3368533f23300"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a09da047080f68136cab3368533f23300">addAdff</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_arst, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> arst_value, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true, bool arst_polarity=true)</td></tr>
<tr class="separator:a09da047080f68136cab3368533f23300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d9fb5967d4b2d192fbb586251fc775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a27d9fb5967d4b2d192fbb586251fc775">addDlatch</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool en_polarity=true)</td></tr>
<tr class="separator:a27d9fb5967d4b2d192fbb586251fc775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affef46f5c305fca9f12d040ff15f8588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#affef46f5c305fca9f12d040ff15f8588">addDlatchsr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_set, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clr, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool en_polarity=true, bool set_polarity=true, bool clr_polarity=true)</td></tr>
<tr class="separator:affef46f5c305fca9f12d040ff15f8588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7bb7868fbb480618f40019cde5cc1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b7bb7868fbb480618f40019cde5cc1f">addNotGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:a1b7bb7868fbb480618f40019cde5cc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea258dcd962312e9ef8cc9a342c540c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aea258dcd962312e9ef8cc9a342c540c0">addAndGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:aea258dcd962312e9ef8cc9a342c540c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa267260e578f723fbbdd8479e160b1b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aa267260e578f723fbbdd8479e160b1b2">addNandGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:aa267260e578f723fbbdd8479e160b1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb09f337f7abc77c10e0a7d83f3e015d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aeb09f337f7abc77c10e0a7d83f3e015d">addOrGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:aeb09f337f7abc77c10e0a7d83f3e015d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24e4530a66c49406e90bc7489036a1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af24e4530a66c49406e90bc7489036a1f">addNorGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:af24e4530a66c49406e90bc7489036a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581f4af2df0cf5e0bedfdb39e4dfe3a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a581f4af2df0cf5e0bedfdb39e4dfe3a0">addXorGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:a581f4af2df0cf5e0bedfdb39e4dfe3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c3171bcb69ea1c88eb88c9af6470c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af7c3171bcb69ea1c88eb88c9af6470c8">addXnorGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:af7c3171bcb69ea1c88eb88c9af6470c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eff53b8a0dbb44ba973b517a5c1e68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af7eff53b8a0dbb44ba973b517a5c1e68">addMuxGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_s, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:af7eff53b8a0dbb44ba973b517a5c1e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f6f0596c3d42f7b647eee4a7fff0e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f6f0596c3d42f7b647eee4a7fff0e24">addAoi3Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:a2f6f0596c3d42f7b647eee4a7fff0e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5973a0c4e68b9dcebc6db1add7248712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a5973a0c4e68b9dcebc6db1add7248712">addOai3Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:a5973a0c4e68b9dcebc6db1add7248712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741069338283876237d0945367610fb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a741069338283876237d0945367610fb2">addAoi4Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_d, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:a741069338283876237d0945367610fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33645d48d8cece7819d8a6a9acf4725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af33645d48d8cece7819d8a6a9acf4725">addOai4Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_d, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_y)</td></tr>
<tr class="separator:af33645d48d8cece7819d8a6a9acf4725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58254fe82da8ae70c44d00700a30f499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a58254fe82da8ae70c44d00700a30f499">addDffGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true)</td></tr>
<tr class="separator:a58254fe82da8ae70c44d00700a30f499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b65b5cef1ab27e6e74d4859f02a45ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a3b65b5cef1ab27e6e74d4859f02a45ea">addDffeGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true, bool en_polarity=true)</td></tr>
<tr class="separator:a3b65b5cef1ab27e6e74d4859f02a45ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda3a0384294ac5bf362598d7334e858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aeda3a0384294ac5bf362598d7334e858">addDffsrGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_set, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clr, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true, bool set_polarity=true, bool clr_polarity=true)</td></tr>
<tr class="separator:aeda3a0384294ac5bf362598d7334e858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2c71a7f0565f0872a4a8a79c7c0646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0b2c71a7f0565f0872a4a8a79c7c0646">addAdffGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_arst, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool arst_value=false, bool <a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>=true, bool arst_polarity=true)</td></tr>
<tr class="separator:a0b2c71a7f0565f0872a4a8a79c7c0646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a14dbd9b59d6cfa4caf123302fbc33f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a4a14dbd9b59d6cfa4caf123302fbc33f">addDlatchGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool en_polarity=true)</td></tr>
<tr class="separator:a4a14dbd9b59d6cfa4caf123302fbc33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3c277849355ee755299868fb2c6647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0b3c277849355ee755299868fb2c6647">addDlatchsrGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_set, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clr, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, bool en_polarity=true, bool set_polarity=true, bool clr_polarity=true)</td></tr>
<tr class="separator:a0b3c277849355ee755299868fb2c6647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41afe572b76b9582c4c5ace2c08c3f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">Not</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:af41afe572b76b9582c4c5ace2c08c3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80625abab9e37bc7f66e4c07ed40e95d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a80625abab9e37bc7f66e4c07ed40e95d">Pos</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:a80625abab9e37bc7f66e4c07ed40e95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4430c79a083914624a7a6335f4c8fc41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a4430c79a083914624a7a6335f4c8fc41">Bu0</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:a4430c79a083914624a7a6335f4c8fc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4ecbe19015329e8af9dc7909d69bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a3d4ecbe19015329e8af9dc7909d69bd5">Neg</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:a3d4ecbe19015329e8af9dc7909d69bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e90177ea93fece3d2df9c050757e907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a6e90177ea93fece3d2df9c050757e907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fe8e13a356bfafba7b9d9a4ad0f21b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ab6fe8e13a356bfafba7b9d9a4ad0f21b">Or</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:ab6fe8e13a356bfafba7b9d9a4ad0f21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6578d1232377f91174bc6b8e3f656f69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6578d1232377f91174bc6b8e3f656f69">Xor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a6578d1232377f91174bc6b8e3f656f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0062c23cd8164e8a5b3739c85ea6c61e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0062c23cd8164e8a5b3739c85ea6c61e">Xnor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a0062c23cd8164e8a5b3739c85ea6c61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a36d82fa80e2ea2e44dcd60f1d344c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6a36d82fa80e2ea2e44dcd60f1d344c1">ReduceAnd</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:a6a36d82fa80e2ea2e44dcd60f1d344c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd048ab2123039f2005d31fdd0bb3ac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#abd048ab2123039f2005d31fdd0bb3ac5">ReduceOr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:abd048ab2123039f2005d31fdd0bb3ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152497162931fea39f36e7cbb577cdf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a152497162931fea39f36e7cbb577cdf0">ReduceXor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:a152497162931fea39f36e7cbb577cdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19156e723a6e84b864a2ac9964b8b338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a19156e723a6e84b864a2ac9964b8b338">ReduceXnor</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:a19156e723a6e84b864a2ac9964b8b338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabece076b536059e1708dc404cfaa40e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aabece076b536059e1708dc404cfaa40e">ReduceBool</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:aabece076b536059e1708dc404cfaa40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6482f2bd2b574bdc2fe99e4628f795f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6482f2bd2b574bdc2fe99e4628f795f5">Shl</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a6482f2bd2b574bdc2fe99e4628f795f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126a20e798233e9f17cdaeb0f6d61714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a126a20e798233e9f17cdaeb0f6d61714">Shr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a126a20e798233e9f17cdaeb0f6d61714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487df8aaf863f9c9c47cd8fca260010b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a487df8aaf863f9c9c47cd8fca260010b">Sshl</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a487df8aaf863f9c9c47cd8fca260010b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab592cef90f978330df6c589aea385daf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ab592cef90f978330df6c589aea385daf">Sshr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:ab592cef90f978330df6c589aea385daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4803bb49dcf1bb417d4f055f05eb225e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a4803bb49dcf1bb417d4f055f05eb225e">Shift</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a4803bb49dcf1bb417d4f055f05eb225e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a61b7ba8cfc638f93e232a9ee04f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ab2a61b7ba8cfc638f93e232a9ee04f38">Shiftx</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:ab2a61b7ba8cfc638f93e232a9ee04f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795476bcfb62b9efecbfa7c6c1818946"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a795476bcfb62b9efecbfa7c6c1818946">Lt</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a795476bcfb62b9efecbfa7c6c1818946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4f7822a8d57633dd91dab9080a6c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a3e4f7822a8d57633dd91dab9080a6c5a">Le</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a3e4f7822a8d57633dd91dab9080a6c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d18141bfbaa8c562bc85220cb9e96ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6d18141bfbaa8c562bc85220cb9e96ce">Eq</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a6d18141bfbaa8c562bc85220cb9e96ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f78e5cdb52760fe8bf1267b8478136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ac1f78e5cdb52760fe8bf1267b8478136">Ne</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:ac1f78e5cdb52760fe8bf1267b8478136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f57dc4b288ad3c26ad31d9f21c36217"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f57dc4b288ad3c26ad31d9f21c36217">Eqx</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a2f57dc4b288ad3c26ad31d9f21c36217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7634572c8137ee28f5cdcbc080c4bf7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a7634572c8137ee28f5cdcbc080c4bf7e">Nex</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a7634572c8137ee28f5cdcbc080c4bf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619497df7ebe4e95836131f1252075ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a619497df7ebe4e95836131f1252075ee">Ge</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a619497df7ebe4e95836131f1252075ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec08d3c4e8e6ff072675a2b16beced19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec08d3c4e8e6ff072675a2b16beced19">Gt</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:aec08d3c4e8e6ff072675a2b16beced19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f062f513097fd50abe9235b96e7359a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a5f062f513097fd50abe9235b96e7359a">Add</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a5f062f513097fd50abe9235b96e7359a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcbbc45085e44d581ac65012f6d54685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#afcbbc45085e44d581ac65012f6d54685">Sub</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:afcbbc45085e44d581ac65012f6d54685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f086387b8e0be07c3ba8adcab0e743c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a8f086387b8e0be07c3ba8adcab0e743c">Mul</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a8f086387b8e0be07c3ba8adcab0e743c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12cb324dc8f29a77198db1413282941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ae12cb324dc8f29a77198db1413282941">Div</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:ae12cb324dc8f29a77198db1413282941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d5a69e5f01f392fa69ceb95d2c1e1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a01d5a69e5f01f392fa69ceb95d2c1e1d">Mod</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a01d5a69e5f01f392fa69ceb95d2c1e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537bb30b311615e57f3e4850e6dc41cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a537bb30b311615e57f3e4850e6dc41cb">Pow</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool a_signed=false, bool b_signed=false)</td></tr>
<tr class="separator:a537bb30b311615e57f3e4850e6dc41cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac308ff40ed052a35f73f20f2181b76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#acac308ff40ed052a35f73f20f2181b76">LogicNot</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, bool is_signed=false)</td></tr>
<tr class="separator:acac308ff40ed052a35f73f20f2181b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a1664ab6e4dd82e4b509fa8e8f76fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a28a1664ab6e4dd82e4b509fa8e8f76fb">LogicAnd</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:a28a1664ab6e4dd82e4b509fa8e8f76fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa238b2d726fa72e28463826c674c61c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aa238b2d726fa72e28463826c674c61c5">LogicOr</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, bool is_signed=false)</td></tr>
<tr class="separator:aa238b2d726fa72e28463826c674c61c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536f780bbe4d3658e1840b17756b121f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f">Mux</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s)</td></tr>
<tr class="separator:a536f780bbe4d3658e1840b17756b121f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ccefcd48388e7efae92bb307c0eaf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a93ccefcd48388e7efae92bb307c0eaf5">Pmux</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s)</td></tr>
<tr class="separator:a93ccefcd48388e7efae92bb307c0eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bba9503a2064d442cf2ae0b85daacd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a5bba9503a2064d442cf2ae0b85daacd2">NotGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a)</td></tr>
<tr class="separator:a5bba9503a2064d442cf2ae0b85daacd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecffd7033458272af57778f954b3cd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#acecffd7033458272af57778f954b3cd8">AndGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b)</td></tr>
<tr class="separator:acecffd7033458272af57778f954b3cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88eaa0dac51932a777290f28032f9f17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a88eaa0dac51932a777290f28032f9f17">NandGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b)</td></tr>
<tr class="separator:a88eaa0dac51932a777290f28032f9f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b96838705d402a31b620f82c9fc266"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a37b96838705d402a31b620f82c9fc266">OrGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b)</td></tr>
<tr class="separator:a37b96838705d402a31b620f82c9fc266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60884601e79b5e0850dcb9abbec399bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a60884601e79b5e0850dcb9abbec399bd">NorGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b)</td></tr>
<tr class="separator:a60884601e79b5e0850dcb9abbec399bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095b600ce6924fea438a64b19e131548"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a095b600ce6924fea438a64b19e131548">XorGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b)</td></tr>
<tr class="separator:a095b600ce6924fea438a64b19e131548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0408e1aedb1851ae7f9adbab3bc6448e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0408e1aedb1851ae7f9adbab3bc6448e">XnorGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b)</td></tr>
<tr class="separator:a0408e1aedb1851ae7f9adbab3bc6448e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99498c5a3681b8f8899db27354220449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a99498c5a3681b8f8899db27354220449">MuxGate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_s)</td></tr>
<tr class="separator:a99498c5a3681b8f8899db27354220449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e1736cd5af68af086d8c4e451c59d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a19e1736cd5af68af086d8c4e451c59d6">Aoi3Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c)</td></tr>
<tr class="separator:a19e1736cd5af68af086d8c4e451c59d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679869e64252e4b0fc621bf88405fef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a679869e64252e4b0fc621bf88405fef7">Oai3Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c)</td></tr>
<tr class="separator:a679869e64252e4b0fc621bf88405fef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9a65ca6255ead54dddc929ea36be7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a9a65ca6255ead54dddc929ea36be7e">Aoi4Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_d)</td></tr>
<tr class="separator:a1a9a65ca6255ead54dddc929ea36be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ec13ea55ac407077e6ee67bcd29a21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a51ec13ea55ac407077e6ee67bcd29a21">Oai4Gate</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_a, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_b, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_c, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig_d)</td></tr>
<tr class="separator:a51ec13ea55ac407077e6ee67bcd29a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a47011b4cf5005e505ef21d1a43115bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a></td></tr>
<tr class="separator:a47011b4cf5005e505ef21d1a43115bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af459ec6df1540c63dd5736913646274d"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d7/d93/structRTLIL_1_1Monitor.html">RTLIL::Monitor</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af459ec6df1540c63dd5736913646274d">monitors</a></td></tr>
<tr class="separator:af459ec6df1540c63dd5736913646274d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c03be164b6ab2877e5d657a2fe4fb5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a></td></tr>
<tr class="separator:ad7c03be164b6ab2877e5d657a2fe4fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022643d6fe64317a93c7806ecc4f4f93"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">refcount_cells_</a></td></tr>
<tr class="separator:a022643d6fe64317a93c7806ecc4f4f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf860158070cebc13ae256738711751"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <br class="typebreak"/>
<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a></td></tr>
<tr class="separator:a1cf860158070cebc13ae256738711751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3a28907248e2a82f097b4e275b9583"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <br class="typebreak"/>
<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a></td></tr>
<tr class="separator:a1b3a28907248e2a82f097b4e275b9583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150594226ea11f187238223017c2abde"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a></td></tr>
<tr class="separator:a150594226ea11f187238223017c2abde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8d4a1a8c3f3573492e90b6e2f5fb64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a></td></tr>
<tr class="separator:aec8d4a1a8c3f3573492e90b6e2f5fb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a35ad12eeb4ab079961ce324e1b717"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a></td></tr>
<tr class="separator:a83a35ad12eeb4ab079961ce324e1b717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab3d0765815d534439e924a38f14432"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <br class="typebreak"/>
<a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a></td></tr>
<tr class="separator:a8ab3d0765815d534439e924a38f14432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55a9fd32752e514ca1adfe8d3b5e271"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <br class="typebreak"/>
<a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a></td></tr>
<tr class="separator:af55a9fd32752e514ca1adfe8d3b5e271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f1c604195c758f0c79cb370a092a1d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">ports</a></td></tr>
<tr class="separator:a64f1c604195c758f0c79cb370a092a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a6bad95b8939767ad0eb56f84c6a999e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">add</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>)</td></tr>
<tr class="separator:a6bad95b8939767ad0eb56f84c6a999e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14227b97f9f54d6d410b0043ded34c57"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a14227b97f9f54d6d410b0043ded34c57">add</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>)</td></tr>
<tr class="separator:a14227b97f9f54d6d410b0043ded34c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00582">582</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a0a4ee83cbf4d736f3dbd72e3569a8e47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::Module::Module </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l00448">448</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a> = 0;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">refcount_cells_</a> = 0;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a022643d6fe64317a93c7806ecc4f4f93"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">RTLIL::Module::refcount_cells_</a></div><div class="ttdeci">int refcount_cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00593">rtlil.h:593</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8ec73f7e11e48e421629bafa238efa17"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::Module::~Module </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l00455">455</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;{</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.begin(); it != <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.end(); it++)</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="keyword">delete</span> it-&gt;second;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    for (<span class="keyword">auto</span> it = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.begin(); it != <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.end(); it++)</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <span class="keyword">delete</span> it-&gt;second;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    for (<span class="keyword">auto</span> it = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.begin(); it != <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.end(); it++)</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <span class="keyword">delete</span> it-&gt;second;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    for (<span class="keyword">auto</span> it = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.begin(); it != <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.end(); it++)</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="keyword">delete</span> it-&gt;second;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a6bad95b8939767ad0eb56f84c6a999e6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::add </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01113">1113</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;{</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a1c4887f129fd88df3985f2b0d12e52dc">empty</a>());</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>) == 0);</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a> == 0);</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a31b2bc2b2f008e02659f3533e67de314">module</a> = <span class="keyword">this</span>;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a0645dfddb688b47d2572df2531aed7ae"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">RTLIL::Module::wire</a></div><div class="ttdeci">RTLIL::Wire * wire(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00637">rtlil.h:637</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a1c4887f129fd88df3985f2b0d12e52dc"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a1c4887f129fd88df3985f2b0d12e52dc">RTLIL::IdString::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00219">rtlil.h:219</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a2f0fab7c19a7c1c3b9f0a7566fde8a46"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">RTLIL::Module::count_id</a></div><div class="ttdeci">virtual size_t count_id(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00472">rtlil.cc:472</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a31b2bc2b2f008e02659f3533e67de314"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a31b2bc2b2f008e02659f3533e67de314">RTLIL::Wire::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00824">rtlil.h:824</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a6bad95b8939767ad0eb56f84c6a999e6_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a6bad95b8939767ad0eb56f84c6a999e6_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a6bad95b8939767ad0eb56f84c6a999e6_cgraph" id="d7/d6c/structRTLIL_1_1Module_a6bad95b8939767ad0eb56f84c6a999e6_cgraph">
<area shape="rect" id="node2" href="../../d8/df7/structRTLIL_1_1IdString.html#a1c4887f129fd88df3985f2b0d12e52dc" title="RTLIL::IdString::empty" alt="" coords="190,5,341,32"/><area shape="rect" id="node3" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="390,5,535,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a14227b97f9f54d6d410b0043ded34c57"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::add </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01122">1122</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;{</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a1c4887f129fd88df3985f2b0d12e52dc">empty</a>());</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>) == 0);</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">refcount_cells_</a> == 0);</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>[cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>] = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a050593bda40c4dff31642da15626f893">module</a> = <span class="keyword">this</span>;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a1c4887f129fd88df3985f2b0d12e52dc"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a1c4887f129fd88df3985f2b0d12e52dc">RTLIL::IdString::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00219">rtlil.h:219</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a2f0fab7c19a7c1c3b9f0a7566fde8a46"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">RTLIL::Module::count_id</a></div><div class="ttdeci">virtual size_t count_id(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00472">rtlil.cc:472</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a050593bda40c4dff31642da15626f893"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a050593bda40c4dff31642da15626f893">RTLIL::Cell::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00852">rtlil.h:852</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a022643d6fe64317a93c7806ecc4f4f93"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">RTLIL::Module::refcount_cells_</a></div><div class="ttdeci">int refcount_cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00593">rtlil.h:593</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a14227b97f9f54d6d410b0043ded34c57_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a14227b97f9f54d6d410b0043ded34c57_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a14227b97f9f54d6d410b0043ded34c57_cgraph" id="d7/d6c/structRTLIL_1_1Module_a14227b97f9f54d6d410b0043ded34c57_cgraph">
<area shape="rect" id="node2" href="../../d8/df7/structRTLIL_1_1IdString.html#a1c4887f129fd88df3985f2b0d12e52dc" title="RTLIL::IdString::empty" alt="" coords="190,5,341,32"/><area shape="rect" id="node3" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="390,5,535,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5f062f513097fd50abe9235b96e7359a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Add </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f1aa11bf41f2dff1c6136d2fa26a420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a2f1aa11bf41f2dff1c6136d2fa26a420_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a2f1aa11bf41f2dff1c6136d2fa26a420_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a2f1aa11bf41f2dff1c6136d2fa26a420_icgraph" id="d7/d6c/structRTLIL_1_1Module_a2f1aa11bf41f2dff1c6136d2fa26a420_icgraph">
<area shape="rect" id="node2" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="211,35,290,61"/><area shape="rect" id="node3" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="345,5,505,32"/><area shape="rect" id="node4" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="339,57,512,98"/><area shape="rect" id="node5" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="560,39,717,65"/><area shape="rect" id="node6" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="567,89,710,116"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a09da047080f68136cab3368533f23300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addAdff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_arst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>&#160;</td>
          <td class="paramname"><em>arst_value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>arst_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01639">1639</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;{</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$adff&quot;</span>);</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>;</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_POLARITY&quot;</span>] = arst_polarity;</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_VALUE&quot;</span>] = arst_value;</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ARST&quot;</span>, sig_arst);</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a09da047080f68136cab3368533f23300_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a09da047080f68136cab3368533f23300_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a09da047080f68136cab3368533f23300_cgraph" id="d7/d6c/structRTLIL_1_1Module_a09da047080f68136cab3368533f23300_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="211,5,354,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="215,56,350,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a0b2c71a7f0565f0872a4a8a79c7c0646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addAdffGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_arst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>arst_value</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>arst_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01712">1712</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;{</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$_DFF_%c%c%c_&quot;</span>, <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>, arst_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>, arst_value ? <span class="charliteral">&#39;1&#39;</span> : <span class="charliteral">&#39;0&#39;</span>));</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\C&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\R&quot;</span>, sig_arst);</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a0b2c71a7f0565f0872a4a8a79c7c0646_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a0b2c71a7f0565f0872a4a8a79c7c0646_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a0b2c71a7f0565f0872a4a8a79c7c0646_cgraph" id="d7/d6c/structRTLIL_1_1Module_a0b2c71a7f0565f0872a4a8a79c7c0646_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="279,5,337,32"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="241,56,375,83"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="425,5,490,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="539,5,583,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a527251bf626534f2dee314a4e0cd1093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea258dcd962312e9ef8cc9a342c540c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addAndGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_aea258dcd962312e9ef8cc9a342c540c0_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_aea258dcd962312e9ef8cc9a342c540c0_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_aea258dcd962312e9ef8cc9a342c540c0_icgraph" id="d7/d6c/structRTLIL_1_1Module_aea258dcd962312e9ef8cc9a342c540c0_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="240,5,336,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="384,5,560,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2f6f0596c3d42f7b647eee4a7fff0e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addAoi3Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a2f6f0596c3d42f7b647eee4a7fff0e24_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a2f6f0596c3d42f7b647eee4a7fff0e24_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a2f6f0596c3d42f7b647eee4a7fff0e24_icgraph" id="d7/d6c/structRTLIL_1_1Module_a2f6f0596c3d42f7b647eee4a7fff0e24_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="243,5,339,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="387,5,563,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a741069338283876237d0945367610fb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addAoi4Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a741069338283876237d0945367610fb2_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a741069338283876237d0945367610fb2_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a741069338283876237d0945367610fb2_icgraph" id="d7/d6c/structRTLIL_1_1Module_a741069338283876237d0945367610fb2_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="243,5,339,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="387,5,563,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9633f72ad9de6dc190d1f17f8354376b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addAssert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01579">1579</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;{</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$assert&quot;</span>);</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_a);</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, sig_en);</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a9633f72ad9de6dc190d1f17f8354376b_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a9633f72ad9de6dc190d1f17f8354376b_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a9633f72ad9de6dc190d1f17f8354376b_cgraph" id="d7/d6c/structRTLIL_1_1Module_a9633f72ad9de6dc190d1f17f8354376b_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="227,5,362,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a1a7e895aac049d13e973eada539ee676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addCell </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01353">1353</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;{</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <span class="keyword">new</span> <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>;</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> = type;</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">add</a>(cell);</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7bc0059cd12d2365c7db1a4c914d0682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addCell </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01362">1362</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;{</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, other-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>);</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a> = other-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>;</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a> = other-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>;</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    cell-&gt;attributes = other-&gt;attributes;</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a86e09765c018ca2515a7342370e1a415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addConcat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01558">1558</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;{</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$concat&quot;</span>);</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_WIDTH&quot;</span>] = sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_a);</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, sig_b);</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_y);</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a86e09765c018ca2515a7342370e1a415_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a86e09765c018ca2515a7342370e1a415_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a86e09765c018ca2515a7342370e1a415_cgraph" id="d7/d6c/structRTLIL_1_1Module_a86e09765c018ca2515a7342370e1a415_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="230,5,373,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="234,56,369,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="afb7fa93174fcb0d89c7e67c364c3b369"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01599">1599</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;{</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$dff&quot;</span>);</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>;</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_afb7fa93174fcb0d89c7e67c364c3b369_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_afb7fa93174fcb0d89c7e67c364c3b369_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_afb7fa93174fcb0d89c7e67c364c3b369_cgraph" id="d7/d6c/structRTLIL_1_1Module_afb7fa93174fcb0d89c7e67c364c3b369_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="206,5,349,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="210,56,345,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af032512292a57a6d003fe024adce3b95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDffe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>en_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01610">1610</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;{</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$dffe&quot;</span>);</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>;</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\EN_POLARITY&quot;</span>] = en_polarity;</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, sig_en);</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-13" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-13-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-13-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-13-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_cgraph" id="d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="211,5,354,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="215,56,350,83"/></map>
</div>
</p>

<p><div id="dynsection-14" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-14-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-14-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-14-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_icgraph" id="d7/d6c/structRTLIL_1_1Module_af032512292a57a6d003fe024adce3b95_icgraph">
<area shape="rect" id="node2" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="211,5,362,46"/><area shape="rect" id="node3" href="../../d7/dd7/structDff2dffeWorker.html#a12c34f6f12de518a1e463d36922bcbef" title="Dff2dffeWorker::run" alt="" coords="411,12,541,39"/><area shape="rect" id="node4" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="589,12,736,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a3b65b5cef1ab27e6e74d4859f02a45ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDffeGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>en_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01690">1690</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;{</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$_DFFE_%c%c_&quot;</span>, <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>, en_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>));</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\C&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\E&quot;</span>, sig_en);</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-15" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-15-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-15-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-15-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a3b65b5cef1ab27e6e74d4859f02a45ea_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a3b65b5cef1ab27e6e74d4859f02a45ea_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a3b65b5cef1ab27e6e74d4859f02a45ea_cgraph" id="d7/d6c/structRTLIL_1_1Module_a3b65b5cef1ab27e6e74d4859f02a45ea_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="279,5,337,32"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="241,56,375,83"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="425,5,490,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="539,5,583,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a58254fe82da8ae70c44d00700a30f499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDffGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01681">1681</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;{</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$_DFF_%c_&quot;</span>, <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>));</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\C&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-16" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-16-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-16-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-16-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a58254fe82da8ae70c44d00700a30f499_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a58254fe82da8ae70c44d00700a30f499_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a58254fe82da8ae70c44d00700a30f499_cgraph" id="d7/d6c/structRTLIL_1_1Module_a58254fe82da8ae70c44d00700a30f499_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="271,5,329,32"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="233,56,367,83"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="417,5,482,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="531,5,575,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae6ab3f73aa8e344bfa92c622136cbe33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDffsr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clr_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01623">1623</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;{</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$dffsr&quot;</span>);</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>;</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\SET_POLARITY&quot;</span>] = set_polarity;</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLR_POLARITY&quot;</span>] = clr_polarity;</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\SET&quot;</span>, sig_set);</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLR&quot;</span>, sig_clr);</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-17" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-17-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-17-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-17-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_ae6ab3f73aa8e344bfa92c622136cbe33_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_ae6ab3f73aa8e344bfa92c622136cbe33_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_ae6ab3f73aa8e344bfa92c622136cbe33_cgraph" id="d7/d6c/structRTLIL_1_1Module_ae6ab3f73aa8e344bfa92c622136cbe33_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="217,5,359,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="221,56,355,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aeda3a0384294ac5bf362598d7334e858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDffsrGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clk_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clr_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01700">1700</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;{</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$_DFFSR_%c%c%c_&quot;</span>, <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>, set_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>, clr_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>));</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\C&quot;</span>, sig_clk);</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, sig_set);</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\R&quot;</span>, sig_clr);</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-18" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-18-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-18-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-18-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_aeda3a0384294ac5bf362598d7334e858_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_aeda3a0384294ac5bf362598d7334e858_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_aeda3a0384294ac5bf362598d7334e858_cgraph" id="d7/d6c/structRTLIL_1_1Module_aeda3a0384294ac5bf362598d7334e858_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="281,5,340,32"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="243,56,378,83"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="427,5,493,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="542,5,586,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a1b4a31df04dc6cbf95109e55e90777c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27d9fb5967d4b2d192fbb586251fc775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDlatch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>en_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01654">1654</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;{</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$dlatch&quot;</span>);</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\EN_POLARITY&quot;</span>] = en_polarity;</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, sig_en);</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-19" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-19-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-19-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-19-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a27d9fb5967d4b2d192fbb586251fc775_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a27d9fb5967d4b2d192fbb586251fc775_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a27d9fb5967d4b2d192fbb586251fc775_cgraph" id="d7/d6c/structRTLIL_1_1Module_a27d9fb5967d4b2d192fbb586251fc775_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="225,5,367,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="229,56,363,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4a14dbd9b59d6cfa4caf123302fbc33f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDlatchGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>en_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01723">1723</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;{</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$_DLATCH_%c_&quot;</span>, en_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>));</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\E&quot;</span>, sig_en);</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-20" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-20-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-20-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-20-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a4a14dbd9b59d6cfa4caf123302fbc33f_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a4a14dbd9b59d6cfa4caf123302fbc33f_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a4a14dbd9b59d6cfa4caf123302fbc33f_cgraph" id="d7/d6c/structRTLIL_1_1Module_a4a14dbd9b59d6cfa4caf123302fbc33f_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="292,5,351,32"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="254,56,389,83"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="438,5,503,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="553,5,597,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="affef46f5c305fca9f12d040ff15f8588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDlatchsr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>en_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clr_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01665">1665</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;{</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$dlatchsr&quot;</span>);</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\EN_POLARITY&quot;</span>] = en_polarity;</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\SET_POLARITY&quot;</span>] = set_polarity;</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLR_POLARITY&quot;</span>] = clr_polarity;</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, sig_en);</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\SET&quot;</span>, sig_set);</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLR&quot;</span>, sig_clr);</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-21" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-21-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-21-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-21-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_affef46f5c305fca9f12d040ff15f8588_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_affef46f5c305fca9f12d040ff15f8588_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_affef46f5c305fca9f12d040ff15f8588_cgraph" id="d7/d6c/structRTLIL_1_1Module_affef46f5c305fca9f12d040ff15f8588_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="238,5,381,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="242,56,377,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a0b3c277849355ee755299868fb2c6647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addDlatchsrGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>en_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clr_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01732">1732</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;{</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$_DLATCHSR_%c%c%c_&quot;</span>, en_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>, set_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>, clr_polarity ? <span class="charliteral">&#39;P&#39;</span> : <span class="charliteral">&#39;N&#39;</span>));</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\E&quot;</span>, sig_en);</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, sig_set);</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\R&quot;</span>, sig_clr);</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-22" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-22-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-22-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-22-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a0b3c277849355ee755299868fb2c6647_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a0b3c277849355ee755299868fb2c6647_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a0b3c277849355ee755299868fb2c6647_cgraph" id="d7/d6c/structRTLIL_1_1Module_a0b3c277849355ee755299868fb2c6647_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="303,5,361,32"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="265,56,399,83"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="449,5,514,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="563,5,607,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa0e43e2c0e77229404b370de84f26871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-23" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-23-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-23-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-23-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_aa0e43e2c0e77229404b370de84f26871_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_aa0e43e2c0e77229404b370de84f26871_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_aa0e43e2c0e77229404b370de84f26871_icgraph" id="d7/d6c/structRTLIL_1_1Module_aa0e43e2c0e77229404b370de84f26871_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="203,5,365,46"/><area shape="rect" id="node4" href="../../da/d05/structShareWorker.html#a37a2e44f9b75fc9d2a0d6663900350e5" title="ShareWorker::make_cell\l_activation_logic" alt="" coords="203,70,365,111"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="428,5,577,46"/><area shape="rect" id="node5" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="413,77,592,104"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aee2f451307ea34dde58313da723b6824"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addEqx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ecd7b0ba4f49a3c722e33c073eabee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addGe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d422e4e2952223d89f3769f5a3d5e78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addGt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43b3c297820fa66ff051bf50191be071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addLe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c339fdcb92bc88fac9ea3692755bca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addLogicAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a2e22667d80f44ed3462b96fddd3616"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addLogicNot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8ecee7c5a47ce9b8728864cb35f696f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addLogicOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65701321dc85bca830a1d89ea5cd85bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addLt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c420dbb8c7ef064a6a47384f2a0d37e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addLut </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_i</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_o</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>&#160;</td>
          <td class="paramname"><em>lut</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01569">1569</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;{</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$lut&quot;</span>);</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\LUT&quot;</span>] = lut;</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_i.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_i);</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_o);</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-24" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-24-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-24-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-24-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a3c420dbb8c7ef064a6a47384f2a0d37e_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a3c420dbb8c7ef064a6a47384f2a0d37e_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a3c420dbb8c7ef064a6a47384f2a0d37e_cgraph" id="d7/d6c/structRTLIL_1_1Module_a3c420dbb8c7ef064a6a47384f2a0d37e_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="209,5,351,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="213,56,347,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a1ac5d59ef86979b10d0298d52092644f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addMod </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a28439b19cf94e208a6a13585799eef11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-25" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-25-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-25-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-25-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a28439b19cf94e208a6a13585799eef11_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a28439b19cf94e208a6a13585799eef11_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a28439b19cf94e208a6a13585799eef11_icgraph" id="d7/d6c/structRTLIL_1_1Module_a28439b19cf94e208a6a13585799eef11_icgraph">
<area shape="rect" id="node2" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="209,35,287,61"/><area shape="rect" id="node3" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="343,5,503,32"/><area shape="rect" id="node4" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="336,57,509,98"/><area shape="rect" id="node5" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="557,39,715,65"/><area shape="rect" id="node6" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="565,89,707,116"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a1467903a6afe6a7edf391464467b72a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addMux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-26" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-26-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-26-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-26-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a1467903a6afe6a7edf391464467b72a7_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a1467903a6afe6a7edf391464467b72a7_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a1467903a6afe6a7edf391464467b72a7_icgraph" id="d7/d6c/structRTLIL_1_1Module_a1467903a6afe6a7edf391464467b72a7_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="214,5,386,46"/><area shape="rect" id="node4" href="../../dc/d5b/structTest1Pass.html#a3881393fd25cd51a05f935a4dff4f149" title="Test1Pass::execute" alt="" coords="232,71,368,97"/><area shape="rect" id="node5" href="../../da/d05/structShareWorker.html#af4ebb2a0383fbca8dc37568bc8ce3a35" title="ShareWorker::share\l_macc_ports" alt="" coords="233,122,367,163"/><area shape="rect" id="node6" href="../../da/d05/structShareWorker.html#a3c72a8658dad17ab01457b6faafcbf88" title="ShareWorker::share_macc" alt="" coords="435,184,610,211"/><area shape="rect" id="node10" href="../../da/d05/structShareWorker.html#a67bc406f9804dfc4376049c228adf42a" title="ShareWorker::make_supercell" alt="" coords="664,239,859,265"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="448,5,597,46"/><area shape="rect" id="node7" href="../../da/d05/structShareWorker.html#a331a31a0ac88af6467202536e79471ce" title="ShareWorker::is_shareable_pair" alt="" coords="659,184,863,211"/><area shape="rect" id="node8" href="../../da/d05/structShareWorker.html#a8391086550fecf22f37dccf9d474c6d5" title="ShareWorker::find_shareable\l_partners" alt="" coords="912,174,1099,215"/><area shape="rect" id="node9" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="1147,211,1325,237"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af7eff53b8a0dbb44ba973b517a5c1e68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addMuxGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-27" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-27-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-27-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-27-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af7eff53b8a0dbb44ba973b517a5c1e68_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af7eff53b8a0dbb44ba973b517a5c1e68_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af7eff53b8a0dbb44ba973b517a5c1e68_icgraph" id="d7/d6c/structRTLIL_1_1Module_af7eff53b8a0dbb44ba973b517a5c1e68_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="240,5,336,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="384,5,560,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa267260e578f723fbbdd8479e160b1b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addNandGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-28" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-28-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-28-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-28-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_aa267260e578f723fbbdd8479e160b1b2_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_aa267260e578f723fbbdd8479e160b1b2_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_aa267260e578f723fbbdd8479e160b1b2_icgraph" id="d7/d6c/structRTLIL_1_1Module_aa267260e578f723fbbdd8479e160b1b2_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="248,5,344,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="392,5,568,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="adb3a3be09cc6ed10d78ccf9d510d9af3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addNe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a62a8a956fdd70277b0c5e4c81175663d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addNeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-29" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-29-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-29-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-29-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a62a8a956fdd70277b0c5e4c81175663d_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a62a8a956fdd70277b0c5e4c81175663d_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a62a8a956fdd70277b0c5e4c81175663d_icgraph" id="d7/d6c/structRTLIL_1_1Module_a62a8a956fdd70277b0c5e4c81175663d_icgraph">
<area shape="rect" id="node2" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="242,35,321,61"/><area shape="rect" id="node7" href="../../dc/d5b/structTest1Pass.html#a3881393fd25cd51a05f935a4dff4f149" title="Test1Pass::execute" alt="" coords="213,85,349,112"/><area shape="rect" id="node3" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="404,5,564,32"/><area shape="rect" id="node4" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="397,57,571,98"/><area shape="rect" id="node5" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="619,39,776,65"/><area shape="rect" id="node6" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="626,89,769,116"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a284595999f588194fe739d4af7fa3593"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addNex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af24e4530a66c49406e90bc7489036a1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addNorGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-30" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-30-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-30-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-30-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af24e4530a66c49406e90bc7489036a1f_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af24e4530a66c49406e90bc7489036a1f_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af24e4530a66c49406e90bc7489036a1f_icgraph" id="d7/d6c/structRTLIL_1_1Module_af24e4530a66c49406e90bc7489036a1f_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="237,5,333,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="381,5,557,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab387ea9d2b575e2aa3cd062fd46e703a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addNot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b7bb7868fbb480618f40019cde5cc1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addNotGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-31" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-31-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-31-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-31-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a1b7bb7868fbb480618f40019cde5cc1f_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a1b7bb7868fbb480618f40019cde5cc1f_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a1b7bb7868fbb480618f40019cde5cc1f_icgraph" id="d7/d6c/structRTLIL_1_1Module_a1b7bb7868fbb480618f40019cde5cc1f_icgraph">
<area shape="rect" id="node2" href="../../d1/d54/dfflibmap_8cc.html#a67f818ede9b8a6f79233109cf15be4a0" title="dfflibmap" alt="" coords="249,5,322,32"/><area shape="rect" id="node4" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="237,56,333,83"/><area shape="rect" id="node3" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="391,5,547,32"/><area shape="rect" id="node5" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="381,56,557,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5973a0c4e68b9dcebc6db1add7248712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addOai3Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-32" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-32-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-32-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-32-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a5973a0c4e68b9dcebc6db1add7248712_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a5973a0c4e68b9dcebc6db1add7248712_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a5973a0c4e68b9dcebc6db1add7248712_icgraph" id="d7/d6c/structRTLIL_1_1Module_a5973a0c4e68b9dcebc6db1add7248712_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="243,5,339,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="387,5,563,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af33645d48d8cece7819d8a6a9acf4725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addOai4Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-33" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-33-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-33-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-33-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af33645d48d8cece7819d8a6a9acf4725_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af33645d48d8cece7819d8a6a9acf4725_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af33645d48d8cece7819d8a6a9acf4725_icgraph" id="d7/d6c/structRTLIL_1_1Module_af33645d48d8cece7819d8a6a9acf4725_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="243,5,339,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="387,5,563,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9cf93ce1401f61510b25a2de61b07e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb09f337f7abc77c10e0a7d83f3e015d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addOrGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-34" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-34-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-34-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-34-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_aeb09f337f7abc77c10e0a7d83f3e015d_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_aeb09f337f7abc77c10e0a7d83f3e015d_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_aeb09f337f7abc77c10e0a7d83f3e015d_icgraph" id="d7/d6c/structRTLIL_1_1Module_aeb09f337f7abc77c10e0a7d83f3e015d_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="229,5,325,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="373,5,549,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a902126c52c7df6738f4520a6699f9826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addPmux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25b1f2150525d2e3db9aa6a61063a7b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addPos </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-35" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-35-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-35-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-35-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a25b1f2150525d2e3db9aa6a61063a7b3_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a25b1f2150525d2e3db9aa6a61063a7b3_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a25b1f2150525d2e3db9aa6a61063a7b3_icgraph" id="d7/d6c/structRTLIL_1_1Module_a25b1f2150525d2e3db9aa6a61063a7b3_icgraph">
<area shape="rect" id="node2" href="../../dc/db8/structAlumaccWorker.html#ab123e81080460ec9e6a452f2b469cf6c" title="AlumaccWorker::replace_alu" alt="" coords="211,35,397,61"/><area shape="rect" id="node5" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="265,115,343,141"/><area shape="rect" id="node10" href="../../da/d05/structShareWorker.html#a3c72a8658dad17ab01457b6faafcbf88" title="ShareWorker::share_macc" alt="" coords="217,173,391,200"/><area shape="rect" id="node14" href="../../da/d05/structShareWorker.html#a67bc406f9804dfc4376049c228adf42a" title="ShareWorker::make_supercell" alt="" coords="451,224,645,251"/><area shape="rect" id="node3" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="479,5,617,32"/><area shape="rect" id="node4" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="715,5,869,32"/><area shape="rect" id="node6" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="468,56,628,83"/><area shape="rect" id="node7" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="461,107,635,149"/><area shape="rect" id="node8" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="713,64,871,91"/><area shape="rect" id="node9" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="721,115,863,141"/><area shape="rect" id="node11" href="../../da/d05/structShareWorker.html#a331a31a0ac88af6467202536e79471ce" title="ShareWorker::is_shareable_pair" alt="" coords="446,173,650,200"/><area shape="rect" id="node12" href="../../da/d05/structShareWorker.html#a8391086550fecf22f37dccf9d474c6d5" title="ShareWorker::find_shareable\l_partners" alt="" coords="699,166,885,207"/><area shape="rect" id="node13" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="933,203,1112,229"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aec6d92b837534db8c3f192b8262a4d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addPow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>a_signed</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>b_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82410a71d2d80180b7c9ed5fbd754790"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addReduceAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67975ef378bda19b9803f84376639e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addReduceBool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad584aae652f3a0c8f0c99e22b57fbd17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addReduceOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-36" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-36-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-36-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-36-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_ad584aae652f3a0c8f0c99e22b57fbd17_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_ad584aae652f3a0c8f0c99e22b57fbd17_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_ad584aae652f3a0c8f0c99e22b57fbd17_icgraph" id="d7/d6c/structRTLIL_1_1Module_ad584aae652f3a0c8f0c99e22b57fbd17_icgraph">
<area shape="rect" id="node2" href="../../da/d05/structShareWorker.html#a37a2e44f9b75fc9d2a0d6663900350e5" title="ShareWorker::make_cell\l_activation_logic" alt="" coords="245,5,408,46"/><area shape="rect" id="node3" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="456,12,635,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a939c4cbf1bd4bc8a5c940631be76ba04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addReduceXnor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a0728661bbb785aefa21fd35c048724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addReduceXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e28121485cefdcf8d111233c5ff2e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac880c1a26d12e12901d55d43fd749133"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addShiftx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84f06a483ea566005b0a2c0ebed0d985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addShl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3963c124114b94333847145319c1b346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addShr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6662a50b3f3ac712f7f0e2dad7fcf3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addSlice </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01547">1547</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;{</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$slice&quot;</span>);</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = sig_y.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\OFFSET&quot;</span>] = offset;</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_a);</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_y);</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-37" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-37-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-37-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-37-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af6662a50b3f3ac712f7f0e2dad7fcf3c_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af6662a50b3f3ac712f7f0e2dad7fcf3c_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af6662a50b3f3ac712f7f0e2dad7fcf3c_cgraph" id="d7/d6c/structRTLIL_1_1Module_af6662a50b3f3ac712f7f0e2dad7fcf3c_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="217,5,359,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="221,56,355,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a174121897e5a29b7b891541df26c4313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * RTLIL::Module::addSr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_clr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_polarity</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>clr_polarity</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01587">1587</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;{</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$sr&quot;</span>);</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\SET_POLARITY&quot;</span>] = set_polarity;</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLR_POLARITY&quot;</span>] = clr_polarity;</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\SET&quot;</span>, sig_set);</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLR&quot;</span>, sig_clr);</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-38" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-38-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-38-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-38-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a174121897e5a29b7b891541df26c4313_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a174121897e5a29b7b891541df26c4313_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a174121897e5a29b7b891541df26c4313_cgraph" id="d7/d6c/structRTLIL_1_1Module_a174121897e5a29b7b891541df26c4313_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="201,5,343,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="205,56,339,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a8f2f155fb39793805557ecafc02d8be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addSshl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4735fe36acb18a14660c11c218327a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addSshr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3e8ea7fa45ee80893f30ed674f17f54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-39" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-39-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-39-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-39-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_ad3e8ea7fa45ee80893f30ed674f17f54_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_ad3e8ea7fa45ee80893f30ed674f17f54_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_ad3e8ea7fa45ee80893f30ed674f17f54_icgraph" id="d7/d6c/structRTLIL_1_1Module_ad3e8ea7fa45ee80893f30ed674f17f54_icgraph">
<area shape="rect" id="node2" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="211,35,290,61"/><area shape="rect" id="node3" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="345,5,505,32"/><area shape="rect" id="node4" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="339,57,512,98"/><area shape="rect" id="node5" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="560,39,717,65"/><area shape="rect" id="node6" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="567,89,710,116"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a541a18ce30bd8847261b01e9c6cf884e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * RTLIL::Module::addWire </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01331">1331</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;{</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a> = <span class="keyword">new</span> <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a>;</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>;</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> = width;</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">add</a>(wire);</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a0645dfddb688b47d2572df2531aed7ae"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">RTLIL::Module::wire</a></div><div class="ttdeci">RTLIL::Wire * wire(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00637">rtlil.h:637</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a267648c93d4c41de0781c0e4f6d5bad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * RTLIL::Module::addWire </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01340">1340</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;{</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(name);</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> = other-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> = other-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>;</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> = other-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>;</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> = other-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a> = other-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>;</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">upto</a> = other-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">upto</a>;</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    wire-&gt;attributes = other-&gt;attributes;</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>;</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a0645dfddb688b47d2572df2531aed7ae"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">RTLIL::Module::wire</a></div><div class="ttdeci">RTLIL::Wire * wire(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00637">rtlil.h:637</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a3a54c1d2873eed2682da304234ad3bee"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">RTLIL::Wire::upto</a></div><div class="ttdeci">bool upto</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af89b388f36f8ee2f8798ccbc15b6f873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addXnor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7c3171bcb69ea1c88eb88c9af6470c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addXnorGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-40" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-40-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-40-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-40-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af7c3171bcb69ea1c88eb88c9af6470c8_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af7c3171bcb69ea1c88eb88c9af6470c8_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af7c3171bcb69ea1c88eb88c9af6470c8_icgraph" id="d7/d6c/structRTLIL_1_1Module_af7c3171bcb69ea1c88eb88c9af6470c8_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="243,5,339,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="387,5,563,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7a92f924594df3acbb57c1eb10413627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a581f4af2df0cf5e0bedfdb39e4dfe3a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::addXorGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-41" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-41-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-41-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-41-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a581f4af2df0cf5e0bedfdb39e4dfe3a0_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a581f4af2df0cf5e0bedfdb39e4dfe3a0_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a581f4af2df0cf5e0bedfdb39e4dfe3a0_icgraph" id="d7/d6c/structRTLIL_1_1Module_a581f4af2df0cf5e0bedfdb39e4dfe3a0_icgraph">
<area shape="rect" id="node2" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="237,5,333,32"/><area shape="rect" id="node3" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="381,5,557,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a6e90177ea93fece3d2df9c050757e907"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::And </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-42" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-42-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-42-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-42-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a6e90177ea93fece3d2df9c050757e907_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a6e90177ea93fece3d2df9c050757e907_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a6e90177ea93fece3d2df9c050757e907_icgraph" id="d7/d6c/structRTLIL_1_1Module_a6e90177ea93fece3d2df9c050757e907_icgraph">
<area shape="rect" id="node2" href="../../db/ddd/structMaccmapWorker.html#a54745d963c858e6860156c82fa1f71d5" title="MaccmapWorker::add" alt="" coords="199,5,345,32"/><area shape="rect" id="node3" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24" title="MemoryMapWorker::addr\l_decode" alt="" coords="189,57,355,98"/><area shape="rect" id="node6" href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4" title="MemoryShareWorker::\lmask_en_naive" alt="" coords="197,122,347,163"/><area shape="rect" id="node10" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631" title="MemoryShareWorker::\lmerge_en_data" alt="" coords="431,185,580,226"/><area shape="rect" id="node4" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="403,64,608,91"/><area shape="rect" id="node5" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="656,57,867,98"/><area shape="rect" id="node7" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9" title="MemoryShareWorker::\lmask_en_grouped" alt="" coords="431,119,580,161"/><area shape="rect" id="node8" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="681,153,842,194"/><area shape="rect" id="node9" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="915,153,1064,194"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acecffd7033458272af57778f954b3cd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::AndGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19e1736cd5af68af086d8c4e451c59d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::Aoi3Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a9a65ca6255ead54dddc929ea36be7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::Aoi4Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4430c79a083914624a7a6335f4c8fc41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Bu0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85ea4621b053d5aa9c4fb3f8e4314343"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* RTLIL::Module::cell </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00638">638</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.count(<span class="keywordtype">id</span>) ? <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(<span class="keywordtype">id</span>) : <span class="keyword">nullptr</span>; }</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-43" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-43-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-43-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-43-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a85ea4621b053d5aa9c4fb3f8e4314343_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a85ea4621b053d5aa9c4fb3f8e4314343_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a85ea4621b053d5aa9c4fb3f8e4314343_icgraph" id="d7/d6c/structRTLIL_1_1Module_a85ea4621b053d5aa9c4fb3f8e4314343_icgraph">
<area shape="rect" id="node2" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="187,23,360,65"/><area shape="rect" id="node3" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="408,5,565,32"/><area shape="rect" id="node4" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="415,56,558,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a57b60c312397a5fb92741b2dd63e9a5d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange</a>&lt;<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>*&gt; RTLIL::Module::cells </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00641">641</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange&lt;RTLIL::Cell*&gt;</a>(&amp;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>, &amp;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">refcount_cells_</a>); }</div>
<div class="ttc" id="structRTLIL_1_1ObjRange_html"><div class="ttname"><a href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00402">rtlil.h:402</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a022643d6fe64317a93c7806ecc4f4f93"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">RTLIL::Module::refcount_cells_</a></div><div class="ttdeci">int refcount_cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00593">rtlil.h:593</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-44" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-44-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-44-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-44-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a57b60c312397a5fb92741b2dd63e9a5d_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a57b60c312397a5fb92741b2dd63e9a5d_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a57b60c312397a5fb92741b2dd63e9a5d_icgraph" id="d7/d6c/structRTLIL_1_1Module_a57b60c312397a5fb92741b2dd63e9a5d_icgraph">
<area shape="rect" id="node2" href="../../dc/db8/structAlumaccWorker.html#a8a23454e48374bd1706804709d40d99c" title="AlumaccWorker::count\l_bit_users" alt="" coords="220,5,372,46"/><area shape="rect" id="node5" href="../../d3/d8d/cost_8h.html#ac7720b71bf5e0d84c3af1c82962ea941" title="get_cell_cost" alt="" coords="247,71,345,97"/><area shape="rect" id="node6" href="../../d7/dd7/structDff2dffeWorker.html#a0f37cb219b4266c3ea11933486370324" title="Dff2dffeWorker::Dff2dffe\lWorker" alt="" coords="217,122,375,163"/><area shape="rect" id="node7" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="211,188,381,215"/><area shape="rect" id="node8" href="../../d2/d2a/hierarchy_8cc.html#aae0ad2b769458e8462beec55695d8cb5" title="hierarchy_worker" alt="" coords="236,239,356,265"/><area shape="rect" id="node11" href="../../d2/d2a/hierarchy_8cc.html#a617d6853c6397968715fff21fd192fd4" title="set_keep_assert" alt="" coords="474,239,593,265"/><area shape="rect" id="node12" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="211,341,381,382"/><area shape="rect" id="node16" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f" title="disconnect_dff" alt="" coords="243,407,349,433"/><area shape="rect" id="node18" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="695,356,804,383"/><area shape="rect" id="node20" href="../../d9/d74/structModIndex.html#a76b6fcafcba24d6eddda41618166a70f" title="ModIndex::reload_module" alt="" coords="212,508,380,535"/><area shape="rect" id="node27" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="1112,733,1291,760"/><area shape="rect" id="node28" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="232,609,360,636"/><area shape="rect" id="node31" href="../../d5/d72/opt__const_8cc.html#aa46510e9c449ee6203cf720bcb711d7b" title="replace_undriven" alt="" coords="236,660,356,687"/><area shape="rect" id="node33" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="227,711,365,737"/><area shape="rect" id="node34" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="195,762,397,803"/><area shape="rect" id="node35" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455" title="check_signal" alt="" coords="247,828,345,855"/><area shape="rect" id="node40" href="../../da/d05/structShareWorker.html#a37bf0d1518d77601d2fa21d2e2757fc2" title="ShareWorker::find_shareable\l_cells" alt="" coords="877,870,1064,911"/><area shape="rect" id="node41" href="../../da/d05/structShareWorker.html#a5fa2c220d434f61ba58b7f0e5be73d8e" title="ShareWorker::module\l_has_scc" alt="" coords="898,949,1043,990"/><area shape="rect" id="node42" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="209,1015,383,1057"/><area shape="rect" id="node45" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="248,1089,344,1116"/><area shape="rect" id="node47" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="246,1157,346,1184"/><area shape="rect" id="node3" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="464,12,603,39"/><area shape="rect" id="node4" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="672,12,827,39"/><area shape="rect" id="node9" href="../../d2/d2a/hierarchy_8cc.html#ac6a47011274c4150099ed28c923bb27a" title="hierarchy" alt="" coords="496,188,571,215"/><area shape="rect" id="node10" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="670,192,829,219"/><area shape="rect" id="node13" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="448,290,619,331"/><area shape="rect" id="node14" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="673,251,825,277"/><area shape="rect" id="node15" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="681,301,818,328"/><area shape="rect" id="node17" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="481,356,586,383"/><area shape="rect" id="node19" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="888,356,1053,383"/><area shape="rect" id="node21" href="../../d9/d74/structModIndex.html#a74374f6f5d55fc5ca588b11c91855543" title="ModIndex::notify_connect" alt="" coords="449,457,617,484"/><area shape="rect" id="node22" href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc" title="ModIndex::query" alt="" coords="476,508,591,535"/><area shape="rect" id="node23" href="../../d9/d74/structModIndex.html#af66a481c56855f78065abb2a4262596d" title="ModIndex::query_is\l_input" alt="" coords="683,407,815,449"/><area shape="rect" id="node24" href="../../d9/d74/structModIndex.html#afd42d90d9f5183fa5c553ec337bf05b0" title="ModIndex::query_is\l_output" alt="" coords="683,473,815,514"/><area shape="rect" id="node25" href="../../d9/d74/structModIndex.html#a9cf481cd7edf4324f2dc79db8aa83606" title="ModIndex::query_ports" alt="" coords="674,539,825,565"/><area shape="rect" id="node26" href="../../da/d05/structShareWorker.html#a0ce548521b78c3f724cffdf0a0e898ff" title="ShareWorker::is_part\l_of_scc" alt="" coords="899,523,1042,565"/><area shape="rect" id="node29" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="455,609,612,636"/><area shape="rect" id="node30" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="465,660,601,687"/><area shape="rect" id="node32" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="454,711,613,737"/><area shape="rect" id="node36" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2" title="apply_const" alt="" coords="488,761,579,788"/><area shape="rect" id="node37" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="711,812,787,839"/><area shape="rect" id="node39" href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d" title="eliminate_const" alt="" coords="477,863,590,889"/><area shape="rect" id="node38" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="893,812,1048,839"/><area shape="rect" id="node43" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="455,1015,612,1041"/><area shape="rect" id="node44" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="462,1065,605,1092"/><area shape="rect" id="node46" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="445,1116,621,1143"/><area shape="rect" id="node48" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="458,1167,609,1193"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="add3e7c1368759c8312b2e729f8ea26ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::check </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l00948">948</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;{</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span>    std::vector&lt;bool&gt; ports_declared;</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<span class="keyword">this</span> == it.second-&gt;module);</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.first == it.second-&gt;name);</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it.first.empty());</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.second-&gt;width &gt;= 0);</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.second-&gt;port_id &gt;= 0);</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it.second-&gt;attributes)</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it2.first.empty());</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        <span class="keywordflow">if</span> (it.second-&gt;port_id) {</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">ports</a>) &gt;= it.second-&gt;port_id);</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">ports</a>.at(it.second-&gt;port_id-1) == it.first);</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.second-&gt;port_input || it.second-&gt;port_output);</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(ports_declared) &lt; it.second-&gt;port_id)</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                ports_declared.resize(it.second-&gt;port_id);</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(ports_declared[it.second-&gt;port_id-1] == <span class="keyword">false</span>);</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;            ports_declared[it.second-&gt;port_id-1] = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it.second-&gt;port_input &amp;&amp; !it.second-&gt;port_output);</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    }</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> port_declared : ports_declared)</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(port_declared == <span class="keyword">true</span>);</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">ports</a>) == <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(ports_declared));</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>) {</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.first == it.second-&gt;name);</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it.first.empty());</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.second-&gt;width &gt;= 0);</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.second-&gt;size &gt;= 0);</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it.second-&gt;attributes)</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it2.first.empty());</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    }</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<span class="keyword">this</span> == it.second-&gt;module);</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.first == it.second-&gt;name);</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it.first.empty());</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it.second-&gt;type.empty());</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it.second-&gt;connections()) {</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it2.first.empty());</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;            it2.second.check();</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        }</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it.second-&gt;attributes)</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it2.first.empty());</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it.second-&gt;parameters)</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it2.first.empty());</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        InternalCellChecker checker(<span class="keyword">this</span>, it.second);</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        checker.check();</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    }</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>) {</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.first == it.second-&gt;name);</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it.first.empty());</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        <span class="comment">// FIXME: More checks here..</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    }</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a>) {</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(it.first.size() == it.second.size());</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        it.first.check();</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        it.second.check();</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    }</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : attributes)</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!it.first.empty());</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a64f1c604195c758f0c79cb370a092a1d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">RTLIL::Module::ports</a></div><div class="ttdeci">std::vector&lt; RTLIL::IdString &gt; ports</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00617">rtlil.h:617</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-45" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-45-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-45-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-45-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_cgraph" id="d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="203,5,271,32"/></map>
</div>
</p>

<p><div id="dynsection-46" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-46-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-46-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-46-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_icgraph" id="d7/d6c/structRTLIL_1_1Module_add3e7c1368759c8312b2e729f8ea26ab_icgraph">
<area shape="rect" id="node2" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="211,5,368,32"/><area shape="rect" id="node3" href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823" title="OptReduceWorker::opt\l_mux_bits" alt="" coords="213,57,365,98"/><area shape="rect" id="node5" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="203,174,376,215"/><area shape="rect" id="node6" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="445,127,603,153"/><area shape="rect" id="node4" href="../../da/d54/structOptReduceWorker.html#a0fd2443f2a32f6c0b71fc5ac115d8afd" title="OptReduceWorker::OptReduce\lWorker" alt="" coords="425,57,623,98"/><area shape="rect" id="node7" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="453,181,595,208"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aba62d5ec811b363a73b0de83da208b18"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> * RTLIL::Module::clone </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="../../db/d8e/structAST_1_1AstModule.html#ae09a90954efe78c532917ba72e933920">AST::AstModule</a>.</p>

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01061">1061</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;{</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *new_mod = <span class="keyword">new</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>;</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4">cloneInto</a>(new_mod);</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="keywordflow">return</span> new_mod;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a436b5151a735bcdb34aa1ebc34f5a3b4"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4">RTLIL::Module::cloneInto</a></div><div class="ttdeci">void cloneInto(RTLIL::Module *new_mod) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01022">rtlil.cc:1022</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-47" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-47-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-47-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-47-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_aba62d5ec811b363a73b0de83da208b18_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_aba62d5ec811b363a73b0de83da208b18_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_aba62d5ec811b363a73b0de83da208b18_icgraph" id="d7/d6c/structRTLIL_1_1Module_aba62d5ec811b363a73b0de83da208b18_icgraph">
<area shape="rect" id="node2" href="../../d6/dc4/structCopyPass.html#a4c44f8565c78a0164703ebebb0cf68a4" title="CopyPass::execute" alt="" coords="198,5,330,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a436b5151a735bcdb34aa1ebc34f5a3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::cloneInto </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>new_mod</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01022">1022</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a> == 0);</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">refcount_cells_</a> == 0);</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a> = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a>;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    new_mod-&gt;attributes = attributes;</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;        new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(it.first, it.second);</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>)</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>[it.first] = <span class="keyword">new</span> <a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a>(*it.second);</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(it.first, it.second);</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>)</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>[it.first] = it.second-&gt;clone();</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keyword">struct </span>RewriteSigSpecWorker</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    {</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod;</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        <span class="keywordtype">void</span> operator()(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig)</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;        {</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;            std::vector&lt;RTLIL::SigChunk&gt; chunks = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>();</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : chunks)</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                <span class="keywordflow">if</span> (c.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                    c.wire = mod-&gt;wires_.at(c.wire-&gt;name);</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;            sig = chunks;</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        }</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    };</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    RewriteSigSpecWorker rewriteSigSpecWorker;</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    rewriteSigSpecWorker.mod = new_mod;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e">rewrite_sigspecs</a>(rewriteSigSpecWorker);</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56">fixup_ports</a>();</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8051c856eed9684904ab1e9607f4f03e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e">RTLIL::Module::rewrite_sigspecs</a></div><div class="ttdeci">void rewrite_sigspecs(T functor)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01166">rtlil.h:1166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_abd789aaa08fa4fabb04d7df14ba52b56"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56">RTLIL::Module::fixup_ports</a></div><div class="ttdeci">void fixup_ports()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01312">rtlil.cc:1312</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00831">rtlil.h:831</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a022643d6fe64317a93c7806ecc4f4f93"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">RTLIL::Module::refcount_cells_</a></div><div class="ttdeci">int refcount_cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00593">rtlil.h:593</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-48" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-48-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-48-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-48-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_cgraph" id="d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_cgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="223,5,383,32"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="225,56,381,83"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="221,107,384,133"/><area shape="rect" id="node10" href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e" title="RTLIL::Module::rewrite\l_sigspecs" alt="" coords="227,158,379,199"/><area shape="rect" id="node11" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56" title="RTLIL::Module::fixup\l_ports" alt="" coords="233,223,372,265"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="433,107,581,133"/><area shape="rect" id="node6" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="674,107,731,133"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="829,56,1011,83"/><area shape="rect" id="node8" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="843,107,997,133"/><area shape="rect" id="node9" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="824,157,1016,184"/><area shape="rect" id="node12" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="461,205,553,232"/><area shape="rect" id="node14" href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79" title="fixup_ports_compare" alt="" coords="436,256,577,283"/><area shape="rect" id="node13" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="629,205,776,232"/></map>
</div>
</p>

<p><div id="dynsection-49" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-49-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-49-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-49-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_icgraph" id="d7/d6c/structRTLIL_1_1Module_a436b5151a735bcdb34aa1ebc34f5a3b4_icgraph">
<area shape="rect" id="node2" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="221,23,395,65"/><area shape="rect" id="node3" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="443,5,600,32"/><area shape="rect" id="node4" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="450,56,593,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab79bcacb14f3fe41c2350cfa6882956c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::connect </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &amp;&#160;</td>
          <td class="paramname"><em>conn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01278">1278</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;{</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> mon : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af459ec6df1540c63dd5736913646274d">monitors</a>)</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;        mon-&gt;notify_connect(<span class="keyword">this</span>, conn);</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>)</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> mon : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a7bdc2c31d01d63efab02955c9b736be5">monitors</a>)</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;            mon-&gt;notify_connect(<span class="keyword">this</span>, conn);</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a>.push_back(conn);</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_af459ec6df1540c63dd5736913646274d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af459ec6df1540c63dd5736913646274d">RTLIL::Module::monitors</a></div><div class="ttdeci">std::set&lt; RTLIL::Monitor * &gt; monitors</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00590">rtlil.h:590</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a7bdc2c31d01d63efab02955c9b736be5"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a7bdc2c31d01d63efab02955c9b736be5">RTLIL::Design::monitors</a></div><div class="ttdeci">std::set&lt; RTLIL::Monitor * &gt; monitors</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00503">rtlil.h:503</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-50" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-50-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-50-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-50-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_ab79bcacb14f3fe41c2350cfa6882956c_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_ab79bcacb14f3fe41c2350cfa6882956c_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_ab79bcacb14f3fe41c2350cfa6882956c_icgraph" id="d7/d6c/structRTLIL_1_1Module_ab79bcacb14f3fe41c2350cfa6882956c_icgraph">
<area shape="rect" id="node2" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="267,59,365,85"/><area shape="rect" id="node3" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="526,59,618,85"/><area shape="rect" id="node5" href="../../dc/db8/structAlumaccWorker.html#ab123e81080460ec9e6a452f2b469cf6c" title="AlumaccWorker::replace_alu" alt="" coords="223,160,409,187"/><area shape="rect" id="node7" href="../../de/d7d/blifparse_8h.html#a7c4c1e3664a2c3dc8eeaae9d318d9ce2" title="abc_parse_blif" alt="" coords="263,109,369,136"/><area shape="rect" id="node8" href="../../d1/d1c/structConnectPass.html#a331bc1f75364895841e5e309a0dbf90b" title="ConnectPass::execute" alt="" coords="241,211,391,237"/><area shape="rect" id="node9" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="249,261,383,288"/><area shape="rect" id="node11" href="../../da/d09/fsm__map_8cc.html#ae9bc9aff331e245969670e7c1d1375c9" title="implement_pattern_cache" alt="" coords="231,363,401,389"/><area shape="rect" id="node12" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="534,337,610,364"/><area shape="rect" id="node14" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="231,413,401,440"/><area shape="rect" id="node16" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="283,464,349,491"/><area shape="rect" id="node17" href="../../d5/d07/structLibertyFrontend.html#a9dd2bd59359b4d0795d4901ad4d9ef3c" title="LibertyFrontend::execute" alt="" coords="235,515,397,541"/><area shape="rect" id="node18" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="277,565,355,592"/><area shape="rect" id="node21" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="213,683,419,709"/><area shape="rect" id="node23" href="../../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7" title="create_miter_equiv" alt="" coords="250,733,382,760"/><area shape="rect" id="node24" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841" title="rmunused_module_signals" alt="" coords="228,835,404,861"/><area shape="rect" id="node25" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="508,809,636,836"/><area shape="rect" id="node26" href="../../d5/d72/opt__const_8cc.html#aa46510e9c449ee6203cf720bcb711d7b" title="replace_undriven" alt="" coords="256,885,376,912"/><area shape="rect" id="node27" href="../../d5/d72/opt__const_8cc.html#a1bc94b2bca723e7b79be3dbde567e8e2" title="replace_cell" alt="" coords="271,987,361,1013"/><area shape="rect" id="node28" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="503,987,641,1013"/><area shape="rect" id="node29" href="../../d5/d72/opt__const_8cc.html#a83e62052fedc4a9afb5bd71dabd91436" title="group_cell_inputs" alt="" coords="255,1037,377,1064"/><area shape="rect" id="node30" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="215,1089,417,1130"/><area shape="rect" id="node31" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6" title="OptReduceWorker::opt_mux" alt="" coords="225,1155,407,1181"/><area shape="rect" id="node32" href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823" title="OptReduceWorker::opt\l_mux_bits" alt="" coords="240,1206,392,1247"/><area shape="rect" id="node33" href="../../d3/d02/opt__rmdff_8cc.html#a5a54138e791d48f49db114a07d510f98" title="handle_dff" alt="" coords="275,1272,357,1299"/><area shape="rect" id="node34" href="../../de/d01/structOptShareWorker.html#abe6f5896aa240ccb4ca3ea19f38050c2" title="OptShareWorker::OptShare\lWorker" alt="" coords="227,1323,405,1365"/><area shape="rect" id="node35" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="282,1389,350,1416"/><area shape="rect" id="node36" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3" title="gen_cmp" alt="" coords="279,1440,353,1467"/><area shape="rect" id="node37" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="277,1491,355,1517"/><area shape="rect" id="node38" href="../../d4/d7e/structSetundefPass.html#a1b23a83c2d264af484f04b888109c2a2" title="SetundefPass::execute" alt="" coords="239,1541,393,1568"/><area shape="rect" id="node39" href="../../da/d05/structShareWorker.html#afeae6f301b6ae892dc3321dc7ff03a5d" title="ShareWorker::find_cell\l_activation_patterns" alt="" coords="241,1593,391,1634"/><area shape="rect" id="node40" href="../../dc/d0f/simplemap_8cc.html#a391b2c7851b0069ef1e3b32bf72f5515" title="simplemap_pos" alt="" coords="259,1659,373,1685"/><area shape="rect" id="node41" href="../../dc/d0f/simplemap_8cc.html#abfc1b94e0ce62445377bf14c85581ca7" title="simplemap_reduce" alt="" coords="251,1709,381,1736"/><area shape="rect" id="node42" href="../../dc/d0f/simplemap_8cc.html#adff9adca0d368e8a8aa3f2c72ce954f4" title="simplemap_lognot" alt="" coords="253,1760,379,1787"/><area shape="rect" id="node43" href="../../dc/d0f/simplemap_8cc.html#a0656082a683ef61834ed8e03a679334a" title="simplemap_logbin" alt="" coords="253,1811,379,1837"/><area shape="rect" id="node44" href="../../dc/d0f/simplemap_8cc.html#aff9b7d109eb87f390028c398f5cc7ff2" title="simplemap_slice" alt="" coords="257,1861,375,1888"/><area shape="rect" id="node45" href="../../dc/d0f/simplemap_8cc.html#af2f429627435190772e441ea1edee91b" title="simplemap_concat" alt="" coords="251,1912,381,1939"/><area shape="rect" id="node46" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941" title="SpliceWorker::run" alt="" coords="255,1963,377,1989"/><area shape="rect" id="node47" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b" title="TechmapWorker::techmap\l_module_worker" alt="" coords="229,617,403,658"/><area shape="rect" id="node48" href="../../df/d0e/structWreduceWorker.html#aceb4891ac16107159ac8b2dfb0e99feb" title="WreduceWorker::run\l_cell_mux" alt="" coords="247,2014,385,2055"/><area shape="rect" id="node49" href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3" title="WreduceWorker::run_cell" alt="" coords="233,2080,399,2107"/><area shape="rect" id="node50" href="../../df/d0e/structWreduceWorker.html#ae39422d483c0e6b57a4c8e39dc87263c" title="WreduceWorker::run" alt="" coords="247,2131,385,2157"/><area shape="rect" id="node4" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="739,59,866,85"/><area shape="rect" id="node6" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="503,160,641,187"/><area shape="rect" id="node10" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="497,261,647,288"/><area shape="rect" id="node13" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="725,337,880,364"/><area shape="rect" id="node15" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="513,413,631,440"/><area shape="rect" id="node19" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="492,563,652,589"/><area shape="rect" id="node20" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="485,614,659,655"/><area shape="rect" id="node22" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="467,679,677,721"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aab65ee47ac217ba95cf4b29889765221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::connect </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01290">1290</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;{</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(lhs, rhs));</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa093cc84407f5e461655a356b1b0f6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::vector&lt; <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &gt; &amp; RTLIL::Module::connections </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01307">1307</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;{</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a>;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-51" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-51-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-51-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-51-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_aa093cc84407f5e461655a356b1b0f6e9_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_aa093cc84407f5e461655a356b1b0f6e9_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_aa093cc84407f5e461655a356b1b0f6e9_icgraph" id="d7/d6c/structRTLIL_1_1Module_aa093cc84407f5e461655a356b1b0f6e9_icgraph">
<area shape="rect" id="node2" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="945,283,1037,309"/><area shape="rect" id="node4" href="../../d1/d01/structBlifDumper.html#a7bf746bb34e285348dfc6dfbbd8566d2" title="BlifDumper::dump" alt="" coords="262,780,386,807"/><area shape="rect" id="node7" href="../../d1/d1c/structConnectPass.html#a331bc1f75364895841e5e309a0dbf90b" title="ConnectPass::execute" alt="" coords="249,831,399,857"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="239,882,409,923"/><area shape="rect" id="node12" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33" title="normalize_sig" alt="" coords="273,948,375,975"/><area shape="rect" id="node18" href="../../dd/d59/select_8cc.html#a7013999be2a9950a1ab14da63bacc823" title="select_op_expand" alt="" coords="261,663,387,689"/><area shape="rect" id="node31" href="../../d3/d4b/structShowWorker.html#a6313c2b23613f554f27f30799b823d61" title="ShowWorker::handle\l_module" alt="" coords="254,1050,394,1091"/><area shape="rect" id="node32" href="../../d3/d4b/structShowWorker.html#aa06247afd511eda7d7676b77fb5900a7" title="ShowWorker::ShowWorker" alt="" coords="459,1053,635,1080"/><area shape="rect" id="node33" href="../../d0/dbf/structSigMap.html#a15d5d710a95c544c953d17e13d8918b8" title="SigMap::set" alt="" coords="723,341,813,368"/><area shape="rect" id="node45" href="../../db/d81/spice_8cc.html#a4140d14d034d2e46e0db7adeab7f03ba" title="print_spice_module" alt="" coords="257,1116,391,1143"/><area shape="rect" id="node47" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b" title="TechmapWorker::techmap\l_module_worker" alt="" coords="237,714,411,755"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="273,1167,375,1193"/><area shape="rect" id="node3" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="1154,341,1281,368"/><area shape="rect" id="node5" href="../../d1/d01/structBlifDumper.html#a5a291ff18d414764e91ad8550e03be7a" title="BlifDumper::dump" alt="" coords="485,831,609,857"/><area shape="rect" id="node6" href="../../d3/db5/structBlifBackend.html#a12a477ae2b8f4ddb5cf78b716244f580" title="BlifBackend::execute" alt="" coords="475,780,618,807"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="461,882,632,923"/><area shape="rect" id="node10" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="692,893,844,920"/><area shape="rect" id="node11" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="699,843,837,869"/><area shape="rect" id="node13" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="481,948,612,975"/><area shape="rect" id="node17" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f" title="disconnect_dff" alt="" coords="493,999,600,1025"/><area shape="rect" id="node14" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc" title="handle_wr_cell" alt="" coords="714,948,822,975"/><area shape="rect" id="node16" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="715,999,821,1025"/><area shape="rect" id="node15" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="936,973,1045,1000"/><area shape="rect" id="node19" href="../../dd/d59/select_8cc.html#a2d40b51cca0ec4e49ae72b8edd428fd6" title="select_op_expand" alt="" coords="483,620,610,647"/><area shape="rect" id="node20" href="../../dd/d59/select_8cc.html#afc9731b2fa84873ffc6111cb08c9c999" title="select_stmt" alt="" coords="501,671,592,697"/><area shape="rect" id="node21" href="../../dd/d59/select_8cc.html#ad8ef060ac92ac3c6c33abf7c3b86b521" title="handle_extra_select_args" alt="" coords="683,628,853,655"/><area shape="rect" id="node30" href="../../d6/d5f/structSelectPass.html#a67bcfa71a927628f651c60402b96ea57" title="SelectPass::execute" alt="" coords="698,679,838,705"/><area shape="rect" id="node22" href="../../d1/d96/structDesignPass.html#a9ac07b519d14764df9bfa70b4c9b049b" title="DesignPass::execute" alt="" coords="1146,607,1289,633"/><area shape="rect" id="node23" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd" title="Pass::extra_args" alt="" coords="931,603,1050,629"/><area shape="rect" id="node27" href="../../d3/d50/structShowPass.html#af2272ecfffd9827dae43df912c2a0b7a" title="ShowPass::execute" alt="" coords="1149,657,1285,684"/><area shape="rect" id="node24" href="../../d0/de1/structFsmDetectPass.html#a208f14081dbaf34e23ca30fab80b69d3" title="FsmDetectPass::execute" alt="" coords="1134,455,1301,481"/><area shape="rect" id="node25" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="1133,505,1302,532"/><area shape="rect" id="node26" href="../../d9/d1d/structOptRmdffPass.html#a01e1e54699bd141b12a289eadd565d43" title="OptRmdffPass::execute" alt="" coords="1138,556,1297,583"/><area shape="rect" id="node28" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="1139,761,1296,788"/><area shape="rect" id="node29" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="1146,709,1289,736"/><area shape="rect" id="node34" href="../../d5/d3f/structFsmExpand.html#a836e89c212b06447862d1e8ca338195c" title="FsmExpand::FsmExpand" alt="" coords="909,115,1073,141"/><area shape="rect" id="node35" href="../../d9/d74/structModIndex.html#a76b6fcafcba24d6eddda41618166a70f" title="ModIndex::reload_module" alt="" coords="907,56,1075,83"/><area shape="rect" id="node38" href="../../d7/d1e/structModWalker.html#a509c2a8a46a39def8642d35d6a7167a0" title="ModWalker::setup" alt="" coords="928,165,1053,192"/><area shape="rect" id="node42" href="../../de/d01/structOptShareWorker.html#abe6f5896aa240ccb4ca3ea19f38050c2" title="OptShareWorker::OptShare\lWorker" alt="" coords="901,334,1080,375"/><area shape="rect" id="node43" href="../../da/d05/structShareWorker.html#a5fa2c220d434f61ba58b7f0e5be73d8e" title="ShareWorker::module\l_has_scc" alt="" coords="918,217,1063,258"/><area shape="rect" id="node44" href="../../d0/dbf/structSigMap.html#ae2fc9979a856e4a58484edf7af6e3655" title="SigMap::SigMap" alt="" coords="933,400,1049,427"/><area shape="rect" id="node36" href="../../d9/d74/structModIndex.html#a74374f6f5d55fc5ca588b11c91855543" title="ModIndex::notify_connect" alt="" coords="1133,56,1301,83"/><area shape="rect" id="node37" href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc" title="ModIndex::query" alt="" coords="1160,5,1275,32"/><area shape="rect" id="node39" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="1143,158,1292,199"/><area shape="rect" id="node40" href="../../d7/d1e/structModWalker.html#a431408838b3a4e21c8b4dd1edbbd3ba5" title="ModWalker::ModWalker" alt="" coords="1138,107,1297,133"/><area shape="rect" id="node41" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="1128,224,1307,251"/><area shape="rect" id="node46" href="../../de/dce/structSpiceBackend.html#af39a1c3f457ccdde49cf8b7514d95043" title="SpiceBackend::execute" alt="" coords="468,1116,625,1143"/><area shape="rect" id="node48" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="904,755,1077,797"/><area shape="rect" id="node50" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="465,1167,629,1193"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2f0fab7c19a7c1c3b9f0a7566fde8a46"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">size_t RTLIL::Module::count_id </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l00472">472</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;{</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(<span class="keywordtype">id</span>) + <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.count(<span class="keywordtype">id</span>) + <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.count(<span class="keywordtype">id</span>) + <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.count(<span class="keywordtype">id</span>);</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-52" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-52-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-52-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-52-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a2f0fab7c19a7c1c3b9f0a7566fde8a46_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a2f0fab7c19a7c1c3b9f0a7566fde8a46_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a2f0fab7c19a7c1c3b9f0a7566fde8a46_icgraph" id="d7/d6c/structRTLIL_1_1Module_a2f0fab7c19a7c1c3b9f0a7566fde8a46_icgraph">
<area shape="rect" id="node2" href="../../d3/df1/add_8cc.html#ab5991fdc8ade41892385f792dcebc4cd" title="add_wire" alt="" coords="283,5,357,32"/><area shape="rect" id="node4" href="../../d4/d9f/expose_8cc.html#af052e1b65e7674bd9c4b279d23d8e8f0" title="add_new_wire" alt="" coords="267,56,373,83"/><area shape="rect" id="node6" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="235,107,405,133"/><area shape="rect" id="node11" href="../../da/d50/rename_8cc.html#ae0f55b1008e73948969131aec1b2e31a" title="rename_in_module" alt="" coords="255,157,385,184"/><area shape="rect" id="node12" href="../../dc/d77/structRenamePass.html#ad95b9f9cc724011f987e9d8d7fb4341c" title="RenamePass::execute" alt="" coords="473,183,623,209"/><area shape="rect" id="node13" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="217,259,423,285"/><area shape="rect" id="node14" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="283,309,357,336"/><area shape="rect" id="node3" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="485,5,611,32"/><area shape="rect" id="node5" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="475,56,621,83"/><area shape="rect" id="node7" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="489,107,607,133"/><area shape="rect" id="node8" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4" title="AST::process" alt="" coords="701,81,801,108"/><area shape="rect" id="node10" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="672,132,829,159"/><area shape="rect" id="node9" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0" title="VerilogFrontend::execute" alt="" coords="878,81,1042,108"/><area shape="rect" id="node15" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="492,284,604,311"/><area shape="rect" id="node16" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="710,309,791,336"/><area shape="rect" id="node17" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="909,309,1011,336"/><area shape="rect" id="node18" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="1091,309,1255,336"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="abd2b73cc756a65b5af1174ca0c54ffa2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> RTLIL::Module::derive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &gt;&#160;</td>
          <td class="paramname"><em>parameters</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l00467">467</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;{</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Module `%s&#39; is used with parameters but is not parametric!\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">id2cstr</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>));</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a920874fc9edac59ebe44ac0775a517cd"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a></div><div class="ttdeci">static const char * id2cstr(const RTLIL::IdString &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00267">rtlil.h:267</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-53" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-53-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-53-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-53-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_cgraph" id="d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="219,120,291,146"/><area shape="rect" id="node12" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd" title="RTLIL::id2cstr" alt="" coords="203,177,307,204"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="355,108,434,134"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="537,53,575,80"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="678,53,725,80"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="519,154,593,181"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="926,53,991,80"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="791,28,859,54"/><area shape="rect" id="node9" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="774,78,877,105"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="796,129,855,156"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1041,53,1085,80"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="367,180,423,206"/><area shape="rect" id="node14" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="483,205,629,232"/></map>
</div>
</p>

<p><div id="dynsection-54" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-54-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-54-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-54-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_icgraph" id="d7/d6c/structRTLIL_1_1Module_abd2b73cc756a65b5af1174ca0c54ffa2_icgraph">
<area shape="rect" id="node2" href="../../d2/d2a/hierarchy_8cc.html#a1e1ec6f667e9307c37504211d6c44a66" title="expand_module" alt="" coords="233,5,345,32"/><area shape="rect" id="node4" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="203,57,376,98"/><area shape="rect" id="node3" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="425,5,583,32"/><area shape="rect" id="node5" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="425,60,583,87"/><area shape="rect" id="node6" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="433,111,575,137"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae12cb324dc8f29a77198db1413282941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Div </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d18141bfbaa8c562bc85220cb9e96ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-55" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-55-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-55-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-55-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a6d18141bfbaa8c562bc85220cb9e96ce_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a6d18141bfbaa8c562bc85220cb9e96ce_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a6d18141bfbaa8c562bc85220cb9e96ce_icgraph" id="d7/d6c/structRTLIL_1_1Module_a6d18141bfbaa8c562bc85220cb9e96ce_icgraph">
<area shape="rect" id="node2" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24" title="MemoryMapWorker::addr\l_decode" alt="" coords="181,5,347,46"/><area shape="rect" id="node3" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="395,12,600,39"/><area shape="rect" id="node4" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="648,5,859,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2f57dc4b288ad3c26ad31d9f21c36217"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Eqx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd789aaa08fa4fabb04d7df14ba52b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::fixup_ports </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01312">1312</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;{</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    std::vector&lt;RTLIL::Wire*&gt; all_ports;</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;w : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;        <span class="keywordflow">if</span> (w.second-&gt;port_input || w.second-&gt;port_output)</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;            all_ports.push_back(w.second);</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;            w.second-&gt;port_id = 0;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(all_ports.begin(), all_ports.end(), <a class="code" href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79">fixup_ports_compare</a>);</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">ports</a>.clear();</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; all_ports.size(); i++) {</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;        <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">ports</a>.push_back(all_ports[i]-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;        all_ports[i]-&gt;port_id = i+1;</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    }</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;}</div>
<div class="ttc" id="namespaceMinisat_html_a1810c0444f62172970ee3ca403ec5882"><div class="ttname"><a href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">Minisat::sort</a></div><div class="ttdeci">void sort(T *array, int size, LessThan lt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d87/Sort_8h_source.html#l00057">Sort.h:57</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a64f1c604195c758f0c79cb370a092a1d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a64f1c604195c758f0c79cb370a092a1d">RTLIL::Module::ports</a></div><div class="ttdeci">std::vector&lt; RTLIL::IdString &gt; ports</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00617">rtlil.h:617</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="rtlil_8cc_html_a7120a6868df66f3396515e2bff094f79"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79">fixup_ports_compare</a></div><div class="ttdeci">static bool fixup_ports_compare(const RTLIL::Wire *a, const RTLIL::Wire *b)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01266">rtlil.cc:1266</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-56" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-56-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-56-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-56-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_cgraph" id="d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_cgraph">
<area shape="rect" id="node2" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="217,5,309,32"/><area shape="rect" id="node4" href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79" title="fixup_ports_compare" alt="" coords="192,56,333,83"/><area shape="rect" id="node3" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="381,5,528,32"/></map>
</div>
</p>

<p><div id="dynsection-57" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-57-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-57-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-57-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_icgraph" id="d7/d6c/structRTLIL_1_1Module_abd789aaa08fa4fabb04d7df14ba52b56_icgraph">
<area shape="rect" id="node2" href="../../d3/df1/add_8cc.html#ab5991fdc8ade41892385f792dcebc4cd" title="add_wire" alt="" coords="239,5,313,32"/><area shape="rect" id="node4" href="../../de/d7d/blifparse_8h.html#a7c4c1e3664a2c3dc8eeaae9d318d9ce2" title="abc_parse_blif" alt="" coords="223,56,329,83"/><area shape="rect" id="node7" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="206,107,346,133"/><area shape="rect" id="node8" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="205,157,347,184"/><area shape="rect" id="node9" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="243,208,309,235"/><area shape="rect" id="node10" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="196,259,356,285"/><area shape="rect" id="node11" href="../../d5/d07/structLibertyFrontend.html#a9dd2bd59359b4d0795d4901ad4d9ef3c" title="LibertyFrontend::execute" alt="" coords="195,309,357,336"/><area shape="rect" id="node12" href="../../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7" title="create_miter_equiv" alt="" coords="210,360,342,387"/><area shape="rect" id="node14" href="../../dc/d5b/structTest1Pass.html#a3881393fd25cd51a05f935a4dff4f149" title="Test1Pass::execute" alt="" coords="208,411,344,437"/><area shape="rect" id="node15" href="../../da/d50/rename_8cc.html#ae0f55b1008e73948969131aec1b2e31a" title="rename_in_module" alt="" coords="211,461,341,488"/><area shape="rect" id="node16" href="../../dc/d77/structRenamePass.html#ad95b9f9cc724011f987e9d8d7fb4341c" title="RenamePass::execute" alt="" coords="437,483,587,509"/><area shape="rect" id="node17" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4" title="RTLIL::Module::cloneInto" alt="" coords="193,563,359,589"/><area shape="rect" id="node18" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="425,581,599,622"/><area shape="rect" id="node21" href="../../dc/d76/structSplitnetsPass.html#afd931f8dac62827f98a15eeeea01d861" title="SplitnetsPass::execute" alt="" coords="199,664,353,691"/><area shape="rect" id="node22" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e" title="SubmodWorker::handle\l_submodule" alt="" coords="199,715,353,757"/><area shape="rect" id="node24" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="228,781,324,808"/><area shape="rect" id="node26" href="../../d3/df6/test__cell_8cc.html#a80927c3858202ef436706e3c7b653c5e" title="create_gold_module" alt="" coords="207,832,345,859"/><area shape="rect" id="node3" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="449,5,575,32"/><area shape="rect" id="node5" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="466,56,558,83"/><area shape="rect" id="node6" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="679,56,806,83"/><area shape="rect" id="node13" href="../../d3/d84/structMiterPass.html#ad2923b2c46bb09ca641e4645e00f3937" title="MiterPass::execute" alt="" coords="446,360,578,387"/><area shape="rect" id="node19" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="664,563,821,589"/><area shape="rect" id="node20" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="671,613,814,640"/><area shape="rect" id="node23" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="409,723,615,749"/><area shape="rect" id="node25" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="424,781,600,808"/><area shape="rect" id="node27" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="437,832,587,859"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a619497df7ebe4e95836131f1252075ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec08d3c4e8e6ff072675a2b16beced19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5bcc068da3ea1a1258b751076c527df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::Module::has_memories </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01069">1069</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;{</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.empty();</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af2ad74c6e747a9709c06afd5eaf1134b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::Module::has_memories_warn </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01079">1079</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;{</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.empty())</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a>(<span class="stringliteral">&quot;Ignoring module %s because it contains memories (run &#39;memory&#39; command first).\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<span class="keyword">this</span>));</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.empty();</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;}</div>
<div class="ttc" id="log_8cc_html_a49512c1118dccb2dc45783b5a0d69dec"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a></div><div class="ttdeci">void log_warning(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00196">log.cc:196</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-58" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-58-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-58-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-58-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af2ad74c6e747a9709c06afd5eaf1134b_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af2ad74c6e747a9709c06afd5eaf1134b_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af2ad74c6e747a9709c06afd5eaf1134b_cgraph" id="d7/d6c/structRTLIL_1_1Module_af2ad74c6e747a9709c06afd5eaf1134b_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec" title="log_warning" alt="" coords="189,104,280,130"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="207,154,263,181"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a8c4ac3fe8197c62792c0682fff3d0283" title="logv_warning" alt="" coords="352,104,451,130"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="541,53,579,80"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="646,53,693,80"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="523,154,597,181"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="894,53,959,80"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="759,28,827,54"/><area shape="rect" id="node9" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="742,78,845,105"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="764,129,823,156"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1009,53,1053,80"/><area shape="rect" id="node13" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="329,154,474,181"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac5c4e7593776a55ca5f07e2cb3479574"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::Module::has_processes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01074">1074</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;{</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.empty();</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af52cec7cc50576b283fbdef0cfdddabe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::Module::has_processes_warn </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01086">1086</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;{</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.empty())</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a>(<span class="stringliteral">&quot;Ignoring module %s because it contains processes (run &#39;proc&#39; command first).\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<span class="keyword">this</span>));</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.empty();</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div>
<div class="ttc" id="log_8cc_html_a49512c1118dccb2dc45783b5a0d69dec"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a></div><div class="ttdeci">void log_warning(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00196">log.cc:196</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-59" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-59-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-59-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-59-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_cgraph" id="d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec" title="log_warning" alt="" coords="189,104,280,130"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="207,154,263,181"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a8c4ac3fe8197c62792c0682fff3d0283" title="logv_warning" alt="" coords="352,104,451,130"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="541,53,579,80"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="646,53,693,80"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="523,154,597,181"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="894,53,959,80"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="759,28,827,54"/><area shape="rect" id="node9" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="742,78,845,105"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="764,129,823,156"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1009,53,1053,80"/><area shape="rect" id="node13" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="329,154,474,181"/></map>
</div>
</p>

<p><div id="dynsection-60" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-60-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-60-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-60-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_icgraph" id="d7/d6c/structRTLIL_1_1Module_af52cec7cc50576b283fbdef0cfdddabe_icgraph">
<area shape="rect" id="node2" href="../../d7/d09/structWreducePass.html#a7bf0b412c44a14aa7fb6b21c4c376545" title="WreducePass::execute" alt="" coords="189,12,344,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a3e4f7822a8d57633dd91dab9080a6c5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a28a1664ab6e4dd82e4b509fa8e8f76fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::LogicAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acac308ff40ed052a35f73f20f2181b76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::LogicNot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa238b2d726fa72e28463826c674c61c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::LogicOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a795476bcfb62b9efecbfa7c6c1818946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01d5a69e5f01f392fa69ceb95d2c1e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Mod </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f086387b8e0be07c3ba8adcab0e743c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Mul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a536f780bbe4d3658e1840b17756b121f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-61" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-61-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-61-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-61-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a536f780bbe4d3658e1840b17756b121f_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a536f780bbe4d3658e1840b17756b121f_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a536f780bbe4d3658e1840b17756b121f_icgraph" id="d7/d6c/structRTLIL_1_1Module_a536f780bbe4d3658e1840b17756b121f_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4" title="MemoryShareWorker::\lmask_en_naive" alt="" coords="192,7,341,49"/><area shape="rect" id="node6" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="390,70,562,111"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9" title="MemoryShareWorker::\lmask_en_grouped" alt="" coords="401,5,551,46"/><area shape="rect" id="node4" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="611,7,773,49"/><area shape="rect" id="node5" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="821,38,971,79"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a99498c5a3681b8f8899db27354220449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::MuxGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88eaa0dac51932a777290f28032f9f17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::NandGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1f78e5cdb52760fe8bf1267b8478136"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-62" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-62-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-62-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-62-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_ac1f78e5cdb52760fe8bf1267b8478136_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_ac1f78e5cdb52760fe8bf1267b8478136_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_ac1f78e5cdb52760fe8bf1267b8478136_icgraph" id="d7/d6c/structRTLIL_1_1Module_ac1f78e5cdb52760fe8bf1267b8478136_icgraph">
<area shape="rect" id="node2" href="../../d7/dd7/structDff2dffeWorker.html#a5044fffc4ad591fd7499fb06c7e84916" title="Dff2dffeWorker::make\l_patterns_logic" alt="" coords="186,5,331,46"/><area shape="rect" id="node6" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19" title="MemoryShareWorker::\lconditions_to_logic" alt="" coords="184,70,333,111"/><area shape="rect" id="node3" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="401,5,551,46"/><area shape="rect" id="node4" href="../../d7/dd7/structDff2dffeWorker.html#a12c34f6f12de518a1e463d36922bcbef" title="Dff2dffeWorker::run" alt="" coords="628,12,759,39"/><area shape="rect" id="node5" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="816,12,963,39"/><area shape="rect" id="node7" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2" title="MemoryShareWorker::\ltranslate_rd_feedback_to_en" alt="" coords="381,70,571,111"/><area shape="rect" id="node8" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="619,70,768,111"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a3d4ecbe19015329e8af9dc7909d69bd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Neg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48f040a85a75a75b9a21e2351e82d161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::new_connections </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>new_conn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01295">1295</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;{</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> mon : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af459ec6df1540c63dd5736913646274d">monitors</a>)</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;        mon-&gt;notify_connect(<span class="keyword">this</span>, new_conn);</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>)</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> mon : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a7bdc2c31d01d63efab02955c9b736be5">monitors</a>)</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;            mon-&gt;notify_connect(<span class="keyword">this</span>, new_conn);</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a> = new_conn;</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_af459ec6df1540c63dd5736913646274d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af459ec6df1540c63dd5736913646274d">RTLIL::Module::monitors</a></div><div class="ttdeci">std::set&lt; RTLIL::Monitor * &gt; monitors</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00590">rtlil.h:590</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a7bdc2c31d01d63efab02955c9b736be5"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a7bdc2c31d01d63efab02955c9b736be5">RTLIL::Design::monitors</a></div><div class="ttdeci">std::set&lt; RTLIL::Monitor * &gt; monitors</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00503">rtlil.h:503</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7634572c8137ee28f5cdcbc080c4bf7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Nex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60884601e79b5e0850dcb9abbec399bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::NorGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af41afe572b76b9582c4c5ace2c08c3f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Not </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-63" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-63-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-63-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-63-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_af41afe572b76b9582c4c5ace2c08c3f0_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_af41afe572b76b9582c4c5ace2c08c3f0_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_af41afe572b76b9582c4c5ace2c08c3f0_icgraph" id="d7/d6c/structRTLIL_1_1Module_af41afe572b76b9582c4c5ace2c08c3f0_icgraph">
<area shape="rect" id="node2" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#ac58dfa7a3ddeea5e62e8e471258d137a" title="AlumaccWorker::alunode\l_t::get_gt" alt="" coords="616,41,781,82"/><area shape="rect" id="node3" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#aae23c0881b0974651e92a46fed56ee05" title="AlumaccWorker::alunode\l_t::get_ne" alt="" coords="189,53,355,94"/><area shape="rect" id="node4" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#af8c7df1d17bf9533d6ac4d7091c9f39a" title="AlumaccWorker::alunode\l_t::get_cf" alt="" coords="189,118,355,160"/><area shape="rect" id="node6" href="../../db/ddd/structMaccmapWorker.html#acb466678834f2b6f33ce6bfb527e3fc7" title="MaccmapWorker::add" alt="" coords="199,184,345,211"/><area shape="rect" id="node7" href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4" title="MemoryShareWorker::\lmask_en_naive" alt="" coords="197,236,347,277"/><area shape="rect" id="node11" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631" title="MemoryShareWorker::\lmerge_en_data" alt="" coords="411,298,560,340"/><area shape="rect" id="node5" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#a83d2e1eed263d6544ed7031cd54f44bd" title="AlumaccWorker::alunode\l_t::get_lt" alt="" coords="403,86,568,128"/><area shape="rect" id="node8" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9" title="MemoryShareWorker::\lmask_en_grouped" alt="" coords="411,233,560,274"/><area shape="rect" id="node9" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="618,265,779,306"/><area shape="rect" id="node10" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="829,265,979,306"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5bba9503a2064d442cf2ae0b85daacd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::NotGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-64" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-64-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-64-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-64-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a5bba9503a2064d442cf2ae0b85daacd2_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a5bba9503a2064d442cf2ae0b85daacd2_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a5bba9503a2064d442cf2ae0b85daacd2_icgraph" id="d7/d6c/structRTLIL_1_1Module_a5bba9503a2064d442cf2ae0b85daacd2_icgraph">
<area shape="rect" id="node2" href="../../d1/d54/dfflibmap_8cc.html#a67f818ede9b8a6f79233109cf15be4a0" title="dfflibmap" alt="" coords="217,5,290,32"/><area shape="rect" id="node3" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="339,5,495,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a679869e64252e4b0fc621bf88405fef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::Oai3Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51ec13ea55ac407077e6ee67bcd29a21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::Oai4Gate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_d</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1bbe3519088ce134b7c70c546ee9361"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::optimize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01018">1018</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;{</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab6fe8e13a356bfafba7b9d9a4ad0f21b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Or </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-65" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-65-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-65-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-65-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_ab6fe8e13a356bfafba7b9d9a4ad0f21b_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_ab6fe8e13a356bfafba7b9d9a4ad0f21b_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_ab6fe8e13a356bfafba7b9d9a4ad0f21b_icgraph" id="d7/d6c/structRTLIL_1_1Module_ab6fe8e13a356bfafba7b9d9a4ad0f21b_icgraph">
<area shape="rect" id="node2" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#ac58dfa7a3ddeea5e62e8e471258d137a" title="AlumaccWorker::alunode\l_t::get_gt" alt="" coords="181,5,347,46"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631" title="MemoryShareWorker::\lmerge_en_data" alt="" coords="189,70,339,111"/><area shape="rect" id="node4" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="395,70,557,111"/><area shape="rect" id="node5" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="605,70,755,111"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a37b96838705d402a31b620f82c9fc266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::OrGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93ccefcd48388e7efae92bb307c0eaf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Pmux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80625abab9e37bc7f66e4c07ed40e95d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Pos </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a537bb30b311615e57f3e4850e6dc41cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Pow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>a_signed</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>b_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a36d82fa80e2ea2e44dcd60f1d344c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::ReduceAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-66" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-66-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-66-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-66-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a6a36d82fa80e2ea2e44dcd60f1d344c1_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a6a36d82fa80e2ea2e44dcd60f1d344c1_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a6a36d82fa80e2ea2e44dcd60f1d344c1_icgraph" id="d7/d6c/structRTLIL_1_1Module_a6a36d82fa80e2ea2e44dcd60f1d344c1_icgraph">
<area shape="rect" id="node2" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#ac358593c75782350f14f14de3abfdc92" title="AlumaccWorker::alunode\l_t::get_eq" alt="" coords="235,70,400,111"/><area shape="rect" id="node5" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19" title="MemoryShareWorker::\lconditions_to_logic" alt="" coords="243,135,392,177"/><area shape="rect" id="node3" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#ac58dfa7a3ddeea5e62e8e471258d137a" title="AlumaccWorker::alunode\l_t::get_gt" alt="" coords="460,5,625,46"/><area shape="rect" id="node4" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#aae23c0881b0974651e92a46fed56ee05" title="AlumaccWorker::alunode\l_t::get_ne" alt="" coords="460,70,625,111"/><area shape="rect" id="node6" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2" title="MemoryShareWorker::\ltranslate_rd_feedback_to_en" alt="" coords="448,135,637,177"/><area shape="rect" id="node7" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="685,135,835,177"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aabece076b536059e1708dc404cfaa40e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::ReduceBool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd048ab2123039f2005d31fdd0bb3ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::ReduceOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-67" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-67-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-67-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-67-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_abd048ab2123039f2005d31fdd0bb3ac5_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_abd048ab2123039f2005d31fdd0bb3ac5_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_abd048ab2123039f2005d31fdd0bb3ac5_icgraph" id="d7/d6c/structRTLIL_1_1Module_abd048ab2123039f2005d31fdd0bb3ac5_icgraph">
<area shape="rect" id="node2" href="../../dc/db8/structAlumaccWorker.html#ab123e81080460ec9e6a452f2b469cf6c" title="AlumaccWorker::replace_alu" alt="" coords="224,5,411,32"/><area shape="rect" id="node5" href="../../d7/dd7/structDff2dffeWorker.html#a5044fffc4ad591fd7499fb06c7e84916" title="Dff2dffeWorker::make\l_patterns_logic" alt="" coords="245,57,390,98"/><area shape="rect" id="node9" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="231,122,403,163"/><area shape="rect" id="node3" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="465,5,604,32"/><area shape="rect" id="node4" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="659,5,813,32"/><area shape="rect" id="node6" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="459,57,610,98"/><area shape="rect" id="node7" href="../../d7/dd7/structDff2dffeWorker.html#a12c34f6f12de518a1e463d36922bcbef" title="Dff2dffeWorker::run" alt="" coords="671,64,801,91"/><area shape="rect" id="node8" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="861,64,1008,91"/><area shape="rect" id="node10" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="460,122,609,163"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a19156e723a6e84b864a2ac9964b8b338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::ReduceXnor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a152497162931fea39f36e7cbb577cdf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::ReduceXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6aa6e393124a0d917c4f1d1a432e4438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::remove </td>
          <td>(</td>
          <td class="paramtype">const std::set&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>wires</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01158">1158</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;{</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a> == 0);</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    DeleteWireWorker delete_wire_worker;</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    delete_wire_worker.module = <span class="keyword">this</span>;</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    delete_wire_worker.wires_p = &amp;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">wires</a>;</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e">rewrite_sigspecs</a>(delete_wire_worker);</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">wires</a>) {</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(it-&gt;name) != 0);</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.erase(it-&gt;name);</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        <span class="keyword">delete</span> it;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    }</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8051c856eed9684904ab1e9607f4f03e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e">RTLIL::Module::rewrite_sigspecs</a></div><div class="ttdeci">void rewrite_sigspecs(T functor)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01166">rtlil.h:1166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad6ce9c31ae8826c5d72f0aeec6cee8af"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">RTLIL::Module::wires</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Wire * &gt; wires()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00640">rtlil.h:640</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-68" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-68-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-68-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-68-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a6aa6e393124a0d917c4f1d1a432e4438_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a6aa6e393124a0d917c4f1d1a432e4438_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a6aa6e393124a0d917c4f1d1a432e4438_icgraph" id="d7/d6c/structRTLIL_1_1Module_a6aa6e393124a0d917c4f1d1a432e4438_icgraph">
<area shape="rect" id="node2" href="../../d0/dde/abc_8cc.html#a9179dcf7ae1e89324b0f7f81e7870f7c" title="extract_cell" alt="" coords="268,5,356,32"/><area shape="rect" id="node4" href="../../dc/db8/structAlumaccWorker.html#a8573f910c14beb4d1d41ea6d2bd4ddff" title="AlumaccWorker::replace_macc" alt="" coords="211,56,413,83"/><area shape="rect" id="node6" href="../../dc/db8/structAlumaccWorker.html#ab123e81080460ec9e6a452f2b469cf6c" title="AlumaccWorker::replace_alu" alt="" coords="219,107,405,133"/><area shape="rect" id="node7" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="242,157,382,184"/><area shape="rect" id="node8" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="237,209,387,250"/><area shape="rect" id="node10" href="../../d1/d54/dfflibmap_8cc.html#a67f818ede9b8a6f79233109cf15be4a0" title="dfflibmap" alt="" coords="275,275,349,301"/><area shape="rect" id="node12" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="280,376,344,403"/><area shape="rect" id="node15" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="782,309,858,336"/><area shape="rect" id="node17" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="717,401,923,428"/><area shape="rect" id="node19" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="739,455,901,497"/><area shape="rect" id="node21" href="../../d5/d3f/structFsmExpand.html#a9a250621fe7efa0486d5f0fb0958bb75" title="FsmExpand::execute" alt="" coords="241,579,383,605"/><area shape="rect" id="node23" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="255,629,369,656"/><area shape="rect" id="node25" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="734,521,906,562"/><area shape="rect" id="node26" href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911" title="rmunused_module_cells" alt="" coords="231,731,393,757"/><area shape="rect" id="node27" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="501,731,629,757"/><area shape="rect" id="node30" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841" title="rmunused_module_signals" alt="" coords="224,781,400,808"/><area shape="rect" id="node31" href="../../d5/d72/opt__const_8cc.html#a1bc94b2bca723e7b79be3dbde567e8e2" title="replace_cell" alt="" coords="267,883,357,909"/><area shape="rect" id="node32" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="497,883,634,909"/><area shape="rect" id="node34" href="../../d5/d72/opt__const_8cc.html#a83e62052fedc4a9afb5bd71dabd91436" title="group_cell_inputs" alt="" coords="251,933,373,960"/><area shape="rect" id="node35" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="211,985,413,1026"/><area shape="rect" id="node36" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6" title="OptReduceWorker::opt_mux" alt="" coords="221,1051,403,1077"/><area shape="rect" id="node38" href="../../d3/d02/opt__rmdff_8cc.html#a5a54138e791d48f49db114a07d510f98" title="handle_dff" alt="" coords="271,1101,353,1128"/><area shape="rect" id="node40" href="../../de/d01/structOptShareWorker.html#abe6f5896aa240ccb4ca3ea19f38050c2" title="OptShareWorker::OptShare\lWorker" alt="" coords="223,1153,401,1194"/><area shape="rect" id="node41" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="223,1219,401,1245"/><area shape="rect" id="node42" href="../../dc/d76/structSplitnetsPass.html#afd931f8dac62827f98a15eeeea01d861" title="SplitnetsPass::execute" alt="" coords="235,1269,389,1296"/><area shape="rect" id="node43" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e" title="SubmodWorker::handle\l_submodule" alt="" coords="235,1321,389,1362"/><area shape="rect" id="node45" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b" title="TechmapWorker::techmap\l_module_worker" alt="" coords="225,1438,399,1479"/><area shape="rect" id="node46" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="479,1409,652,1450"/><area shape="rect" id="node49" href="../../df/d0e/structWreduceWorker.html#aceb4891ac16107159ac8b2dfb0e99feb" title="WreduceWorker::run\l_cell_mux" alt="" coords="243,1503,381,1545"/><area shape="rect" id="node50" href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3" title="WreduceWorker::run_cell" alt="" coords="229,1569,395,1596"/><area shape="rect" id="node3" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="519,5,611,32"/><area shape="rect" id="node5" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="496,81,635,108"/><area shape="rect" id="node9" href="../../d7/dd7/structDff2dffeWorker.html#a12c34f6f12de518a1e463d36922bcbef" title="Dff2dffeWorker::run" alt="" coords="500,173,631,200"/><area shape="rect" id="node11" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="487,224,643,251"/><area shape="rect" id="node13" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="494,325,637,352"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="484,376,647,403"/><area shape="rect" id="node16" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="999,309,1153,336"/><area shape="rect" id="node18" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="971,394,1181,435"/><area shape="rect" id="node20" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="1001,490,1151,531"/><area shape="rect" id="node22" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="480,579,651,605"/><area shape="rect" id="node24" href="../../d7/d0b/memory__collect_8cc.html#a32252305391d8485b0875a64bb0313eb" title="handle_module" alt="" coords="511,629,620,656"/><area shape="rect" id="node28" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="741,756,899,783"/><area shape="rect" id="node29" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="752,705,888,732"/><area shape="rect" id="node33" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="741,883,899,909"/><area shape="rect" id="node37" href="../../da/d54/structOptReduceWorker.html#a0fd2443f2a32f6c0b71fc5ac115d8afd" title="OptReduceWorker::OptReduce\lWorker" alt="" coords="466,1039,665,1081"/><area shape="rect" id="node39" href="../../d9/d1d/structOptRmdffPass.html#a01e1e54699bd141b12a289eadd565d43" title="OptRmdffPass::execute" alt="" coords="486,1105,645,1132"/><area shape="rect" id="node44" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="462,1328,669,1355"/><area shape="rect" id="node47" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="741,1441,899,1468"/><area shape="rect" id="node48" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="749,1391,891,1417"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5c03a2d0bce840c15aff005f90ed484f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::remove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01174">1174</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;{</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">while</span> (!cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>.empty())</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a19631bedfee777a7fda808b853d5931c">unsetPort</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>.begin()-&gt;first);</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.count(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>) != 0);</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">refcount_cells_</a> == 0);</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.erase(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>);</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keyword">delete</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a19631bedfee777a7fda808b853d5931c"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a19631bedfee777a7fda808b853d5931c">RTLIL::Cell::unsetPort</a></div><div class="ttdeci">void unsetPort(RTLIL::IdString portname)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01771">rtlil.cc:1771</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a022643d6fe64317a93c7806ecc4f4f93"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">RTLIL::Module::refcount_cells_</a></div><div class="ttdeci">int refcount_cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00593">rtlil.h:593</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-69" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-69-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-69-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-69-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a5c03a2d0bce840c15aff005f90ed484f_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a5c03a2d0bce840c15aff005f90ed484f_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a5c03a2d0bce840c15aff005f90ed484f_cgraph" id="d7/d6c/structRTLIL_1_1Module_a5c03a2d0bce840c15aff005f90ed484f_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#a19631bedfee777a7fda808b853d5931c" title="RTLIL::Cell::unsetPort" alt="" coords="211,5,360,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a496d8aa3a3bf1624b360de5b06083dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::rename </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>new_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01185">1185</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;{</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] == wire);</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a> == 0);</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.erase(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> = new_name;</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">add</a>(wire);</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-70" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-70-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-70-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-70-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a496d8aa3a3bf1624b360de5b06083dec_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a496d8aa3a3bf1624b360de5b06083dec_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a496d8aa3a3bf1624b360de5b06083dec_icgraph" id="d7/d6c/structRTLIL_1_1Module_a496d8aa3a3bf1624b360de5b06083dec_icgraph">
<area shape="rect" id="node2" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="264,5,331,32"/><area shape="rect" id="node3" href="../../da/d50/rename_8cc.html#ae0f55b1008e73948969131aec1b2e31a" title="rename_in_module" alt="" coords="232,56,363,83"/><area shape="rect" id="node5" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941" title="SpliceWorker::run" alt="" coords="236,107,359,133"/><area shape="rect" id="node7" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b" title="TechmapWorker::techmap\l_module_worker" alt="" coords="211,158,384,199"/><area shape="rect" id="node4" href="../../dc/d77/structRenamePass.html#ad95b9f9cc724011f987e9d8d7fb4341c" title="RenamePass::execute" alt="" coords="443,56,594,83"/><area shape="rect" id="node6" href="../../d8/da2/structSplicePass.html#a54362f9b186baed6e58841c83dcd3b5d" title="SplicePass::execute" alt="" coords="449,107,588,133"/><area shape="rect" id="node8" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="432,158,605,199"/><area shape="rect" id="node9" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="653,140,811,167"/><area shape="rect" id="node10" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="661,191,803,217"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab3651317297d991367e31c12b4d823d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::rename </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>new_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01194">1194</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;{</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>[cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>] == cell);</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a> == 0);</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.erase(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>);</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a> = new_name;</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">add</a>(cell);</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab781198374115098685e3f91d74a4fed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::rename </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>old_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>new_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01203">1203</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;{</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a>(old_name) != 0);</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(old_name))</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;        <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">rename</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.at(old_name), new_name);</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.count(old_name))</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;        <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">rename</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(old_name), new_name);</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a>();</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="log_8h_html_a2b3336a4d98341aba8258e03bc302557"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a></div><div class="ttdeci">#define log_abort()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00084">log.h:84</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a2f0fab7c19a7c1c3b9f0a7566fde8a46"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">RTLIL::Module::count_id</a></div><div class="ttdeci">virtual size_t count_id(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00472">rtlil.cc:472</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a496d8aa3a3bf1624b360de5b06083dec"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">RTLIL::Module::rename</a></div><div class="ttdeci">void rename(RTLIL::Wire *wire, RTLIL::IdString new_name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01185">rtlil.cc:1185</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8051c856eed9684904ab1e9607f4f03e"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::rewrite_sigspecs </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>functor</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01166">1166</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;{</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        it.second-&gt;rewrite_sigspecs(functor);</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>)</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        it.second-&gt;rewrite_sigspecs(functor);</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a>) {</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        functor(it.first);</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;        functor(it.second);</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    }</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-71" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-71-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-71-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-71-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a8051c856eed9684904ab1e9607f4f03e_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a8051c856eed9684904ab1e9607f4f03e_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a8051c856eed9684904ab1e9607f4f03e_icgraph" id="d7/d6c/structRTLIL_1_1Module_a8051c856eed9684904ab1e9607f4f03e_icgraph">
<area shape="rect" id="node2" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="222,5,357,32"/><area shape="rect" id="node4" href="../../d1/d00/structHilomapPass.html#ac7f0b43d9b9d931c99b29c6197ac0c38" title="HilomapPass::execute" alt="" coords="214,56,365,83"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4" title="RTLIL::Module::cloneInto" alt="" coords="206,107,373,133"/><area shape="rect" id="node9" href="../../d4/d7e/structSetundefPass.html#a1b23a83c2d264af484f04b888109c2a2" title="SetundefPass::execute" alt="" coords="212,157,367,184"/><area shape="rect" id="node10" href="../../dc/d76/structSplitnetsPass.html#afd931f8dac62827f98a15eeeea01d861" title="SplitnetsPass::execute" alt="" coords="212,208,367,235"/><area shape="rect" id="node3" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="433,5,583,32"/><area shape="rect" id="node6" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="421,99,595,141"/><area shape="rect" id="node7" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="643,81,800,108"/><area shape="rect" id="node8" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="650,132,793,159"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a8461fde1c587f512ab06737df38f7cdc"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::Module::selected </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>member</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00633">633</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                                                        {</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ac050fb831e3b9cdce879149994241831">selected_member</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, member-&gt;name);</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Design_html_ac050fb831e3b9cdce879149994241831"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#ac050fb831e3b9cdce879149994241831">RTLIL::Design::selected_member</a></div><div class="ttdeci">bool selected_member(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00397">rtlil.cc:397</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-72" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-72-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-72-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-72-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_cgraph" id="d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_cgraph">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html#ac050fb831e3b9cdce879149994241831" title="RTLIL::Design::selected\l_member" alt="" coords="216,5,376,46"/></map>
</div>
</p>

<p><div id="dynsection-73" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-73-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-73-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-73-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_icgraph" id="d7/d6c/structRTLIL_1_1Module_a8461fde1c587f512ab06737df38f7cdc_icgraph">
<area shape="rect" id="node2" href="../../df/d0e/structWreduceWorker.html#ae39422d483c0e6b57a4c8e39dc87263c" title="WreduceWorker::run" alt="" coords="216,5,355,32"/><area shape="rect" id="node3" href="../../d7/d09/structWreducePass.html#a7bf0b412c44a14aa7fb6b21c4c376545" title="WreducePass::execute" alt="" coords="403,5,557,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7d20a1ce90d981def4395359a06e420c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; RTLIL::Module::selected_cells </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01103">1103</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;{</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    std::vector&lt;RTLIL::Cell*&gt; result;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    result.reserve(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.size());</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(<span class="keyword">this</span>, it.second))</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;            result.push_back(it.second);</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-74" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-74-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-74-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-74-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a7d20a1ce90d981def4395359a06e420c_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a7d20a1ce90d981def4395359a06e420c_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a7d20a1ce90d981def4395359a06e420c_icgraph" id="d7/d6c/structRTLIL_1_1Module_a7d20a1ce90d981def4395359a06e420c_icgraph">
<area shape="rect" id="node2" href="../../dc/db8/structAlumaccWorker.html#a745e6be690e40b374e8053696baabb31" title="AlumaccWorker::extract_macc" alt="" coords="222,5,421,32"/><area shape="rect" id="node5" href="../../dc/db8/structAlumaccWorker.html#a6e6bd2c0549191eb10a45ee00a2c7194" title="AlumaccWorker::extract\l_cmp_alu" alt="" coords="242,57,401,98"/><area shape="rect" id="node6" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="267,123,376,149"/><area shape="rect" id="node8" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="216,174,427,215"/><area shape="rect" id="node9" href="../../df/d0e/structWreduceWorker.html#ae39422d483c0e6b57a4c8e39dc87263c" title="WreduceWorker::run" alt="" coords="252,240,391,267"/><area shape="rect" id="node3" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="488,35,627,61"/><area shape="rect" id="node4" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="688,35,843,61"/><area shape="rect" id="node7" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="475,123,640,149"/><area shape="rect" id="node10" href="../../d7/d09/structWreducePass.html#a7bf0b412c44a14aa7fb6b21c4c376545" title="WreducePass::execute" alt="" coords="480,240,635,267"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a810971ea2d91e19421112fe121014a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt; RTLIL::Module::selected_wires </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01093">1093</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;{</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    std::vector&lt;RTLIL::Wire*&gt; result;</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    result.reserve(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.size());</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(<span class="keyword">this</span>, it.second))</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;            result.push_back(it.second);</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-75" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-75-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-75-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-75-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a810971ea2d91e19421112fe121014a8c_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a810971ea2d91e19421112fe121014a8c_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a810971ea2d91e19421112fe121014a8c_icgraph" id="d7/d6c/structRTLIL_1_1Module_a810971ea2d91e19421112fe121014a8c_icgraph">
<area shape="rect" id="node2" href="../../df/d0e/structWreduceWorker.html#ae39422d483c0e6b57a4c8e39dc87263c" title="WreduceWorker::run" alt="" coords="216,12,355,39"/><area shape="rect" id="node3" href="../../d7/d09/structWreducePass.html#a7bf0b412c44a14aa7fb6b21c4c376545" title="WreducePass::execute" alt="" coords="403,12,557,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4803bb49dcf1bb417d4f055f05eb225e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Shift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2a61b7ba8cfc638f93e232a9ee04f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Shiftx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6482f2bd2b574bdc2fe99e4628f795f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Shl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a126a20e798233e9f17cdaeb0f6d61714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Shr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a487df8aaf863f9c9c47cd8fca260010b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Sshl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab592cef90f978330df6c589aea385daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Sshr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcbbc45085e44d581ac65012f6d54685"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Sub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-76" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-76-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-76-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-76-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_afcbbc45085e44d581ac65012f6d54685_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_afcbbc45085e44d581ac65012f6d54685_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_afcbbc45085e44d581ac65012f6d54685_icgraph" id="d7/d6c/structRTLIL_1_1Module_afcbbc45085e44d581ac65012f6d54685_icgraph">
<area shape="rect" id="node2" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="190,31,359,57"/><area shape="rect" id="node3" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="408,31,525,57"/><area shape="rect" id="node4" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4" title="AST::process" alt="" coords="602,5,702,32"/><area shape="rect" id="node6" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="573,56,731,83"/><area shape="rect" id="node5" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0" title="VerilogFrontend::execute" alt="" coords="779,5,943,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9b7d7367ce2a36a7d96a3b3180282796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::swap_names </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>w1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>w2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01214">1214</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;{</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] == w1);</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] == w2);</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a> == 0);</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.erase(w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.erase(w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    std::swap(w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>, w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] = w1;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] = w2;</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-77" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-77-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-77-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-77-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a9b7d7367ce2a36a7d96a3b3180282796_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a9b7d7367ce2a36a7d96a3b3180282796_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a9b7d7367ce2a36a7d96a3b3180282796_icgraph" id="d7/d6c/structRTLIL_1_1Module_a9b7d7367ce2a36a7d96a3b3180282796_icgraph">
<area shape="rect" id="node2" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="197,5,357,32"/><area shape="rect" id="node3" href="../../df/d0e/structWreduceWorker.html#ae39422d483c0e6b57a4c8e39dc87263c" title="WreduceWorker::run" alt="" coords="208,56,347,83"/><area shape="rect" id="node4" href="../../d7/d09/structWreducePass.html#a7bf0b412c44a14aa7fb6b21c4c376545" title="WreducePass::execute" alt="" coords="405,56,560,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae0ca3c4fc614a094220aabfeaa0a7c44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::Module::swap_names </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>c1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>c2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01229">1229</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;{</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>[c1-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>] == c1);</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>[c2-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>] == c2);</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">refcount_cells_</a> == 0);</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.erase(c1-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>);</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.erase(c2-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>);</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    std::swap(c1-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, c2-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>);</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>[c1-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>] = c1;</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>[c2-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>] = c2;</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a022643d6fe64317a93c7806ecc4f4f93"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a022643d6fe64317a93c7806ecc4f4f93">RTLIL::Module::refcount_cells_</a></div><div class="ttdeci">int refcount_cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00593">rtlil.h:593</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a859da90a98b363acf151029265ab8aa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> RTLIL::Module::uniquify </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01244">1244</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;{</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordtype">int</span> index = 0;</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a859da90a98b363acf151029265ab8aa0">uniquify</a>(name, index);</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a859da90a98b363acf151029265ab8aa0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a859da90a98b363acf151029265ab8aa0">RTLIL::Module::uniquify</a></div><div class="ttdeci">RTLIL::IdString uniquify(RTLIL::IdString name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01244">rtlil.cc:1244</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-78" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-78-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-78-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-78-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a859da90a98b363acf151029265ab8aa0_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a859da90a98b363acf151029265ab8aa0_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a859da90a98b363acf151029265ab8aa0_icgraph" id="d7/d6c/structRTLIL_1_1Module_a859da90a98b363acf151029265ab8aa0_icgraph">
<area shape="rect" id="node2" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="270,5,346,32"/><area shape="rect" id="node4" href="../../d4/db6/structSplitnetsWorker.html#ab39eb40229f915cd19ea979e870c773e" title="SplitnetsWorker::append_wire" alt="" coords="211,56,405,83"/><area shape="rect" id="node3" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="453,5,608,32"/><area shape="rect" id="node5" href="../../dc/d76/structSplitnetsPass.html#afd931f8dac62827f98a15eeeea01d861" title="SplitnetsPass::execute" alt="" coords="453,56,608,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9622e7316117af2edebe0b4d18163eff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> RTLIL::Module::uniquify </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01250">1250</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;{</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="keywordflow">if</span> (index == 0) {</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a>(name) == 0)</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>;</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;        index++;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    }</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">while</span> (1) {</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;        <a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> new_name = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s_%d&quot;</span>, name.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), index);</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a>(new_name) == 0)</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;            <span class="keywordflow">return</span> new_name;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;        index++;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    }</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a2f0fab7c19a7c1c3b9f0a7566fde8a46"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">RTLIL::Module::count_id</a></div><div class="ttdeci">virtual size_t count_id(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00472">rtlil.cc:472</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-79" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-79-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-79-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-79-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a9622e7316117af2edebe0b4d18163eff_cgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a9622e7316117af2edebe0b4d18163eff_cgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a9622e7316117af2edebe0b4d18163eff_cgraph" id="d7/d6c/structRTLIL_1_1Module_a9622e7316117af2edebe0b4d18163eff_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="255,5,313,32"/><area shape="rect" id="node5" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="211,56,357,83"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="406,5,471,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="521,5,565,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a0645dfddb688b47d2572df2531aed7ae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a>* RTLIL::Module::wire </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00637">637</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(<span class="keywordtype">id</span>) ? <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.at(<span class="keywordtype">id</span>) : <span class="keyword">nullptr</span>; }</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-80" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-80-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-80-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-80-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a0645dfddb688b47d2572df2531aed7ae_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a0645dfddb688b47d2572df2531aed7ae_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a0645dfddb688b47d2572df2531aed7ae_icgraph" id="d7/d6c/structRTLIL_1_1Module_a0645dfddb688b47d2572df2531aed7ae_icgraph">
<area shape="rect" id="node2" href="../../dc/db8/structAlumaccWorker.html#a8a23454e48374bd1706804709d40d99c" title="AlumaccWorker::count\l_bit_users" alt="" coords="203,90,355,131"/><area shape="rect" id="node5" href="../../d0/d4d/structCellTypes.html#a61e067ffe03f7597db072fb4fa2e8dba" title="CellTypes::setup_module" alt="" coords="195,181,362,208"/><area shape="rect" id="node19" href="../../de/d45/extract_8cc.html#a68cbc14df6e332edd2a621652823f660" title="module2graph" alt="" coords="227,232,330,259"/><area shape="rect" id="node21" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="211,283,346,309"/><area shape="rect" id="node23" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="193,334,364,375"/><area shape="rect" id="node27" href="../../db/d25/structTest2Pass.html#aa2bcb9622a0e73ef84b46e5bc3e3c1f9" title="Test2Pass::execute" alt="" coords="211,400,347,427"/><area shape="rect" id="node28" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="192,451,365,493"/><area shape="rect" id="node31" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="229,517,329,544"/><area shape="rect" id="node3" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="429,85,568,112"/><area shape="rect" id="node4" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="659,72,813,99"/><area shape="rect" id="node6" href="../../d0/d4d/structCellTypes.html#a422e830994a6cbf71e52fde456d8a617" title="CellTypes::setup_design" alt="" coords="417,181,580,208"/><area shape="rect" id="node7" href="../../d0/d4d/structCellTypes.html#aef87be29b0d016f74bc6963e097b0547" title="CellTypes::setup" alt="" coords="677,123,795,149"/><area shape="rect" id="node16" href="../../d9/d5a/structIntersynthBackend.html#a8c092789715560f575207ccfd5d20641" title="IntersynthBackend::\lexecute" alt="" coords="668,174,804,215"/><area shape="rect" id="node17" href="../../d3/d4b/structShowWorker.html#aa06247afd511eda7d7676b77fb5900a7" title="ShowWorker::ShowWorker" alt="" coords="648,240,824,267"/><area shape="rect" id="node18" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="633,291,839,317"/><area shape="rect" id="node8" href="../../d0/d4d/structCellTypes.html#ac9c5540e44b0c3ed639cb50faa06b2a6" title="CellTypes::CellTypes" alt="" coords="895,21,1038,48"/><area shape="rect" id="node9" href="../../d7/d1e/structModWalker.html#a509c2a8a46a39def8642d35d6a7167a0" title="ModWalker::setup" alt="" coords="904,72,1029,99"/><area shape="rect" id="node13" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="899,123,1035,149"/><area shape="rect" id="node14" href="../../d0/d91/structSccWorker.html#a77f4fcc5f3ed60bb62bf3bf39a7ee04f" title="SccWorker::SccWorker" alt="" coords="889,173,1045,200"/><area shape="rect" id="node15" href="../../dd/d59/select_8cc.html#a2d40b51cca0ec4e49ae72b8edd428fd6" title="select_op_expand" alt="" coords="903,224,1030,251"/><area shape="rect" id="node10" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="1108,6,1257,47"/><area shape="rect" id="node11" href="../../d7/d1e/structModWalker.html#a431408838b3a4e21c8b4dd1edbbd3ba5" title="ModWalker::ModWalker" alt="" coords="1103,72,1262,99"/><area shape="rect" id="node12" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="1093,123,1272,149"/><area shape="rect" id="node20" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="427,232,570,259"/><area shape="rect" id="node22" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="423,283,574,309"/><area shape="rect" id="node24" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="413,334,584,375"/><area shape="rect" id="node25" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="660,341,812,368"/><area shape="rect" id="node26" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="667,392,805,419"/><area shape="rect" id="node29" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="420,412,577,439"/><area shape="rect" id="node30" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="427,463,570,489"/><area shape="rect" id="node32" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="423,517,574,544"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad6ce9c31ae8826c5d72f0aeec6cee8af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange</a>&lt;<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a>*&gt; RTLIL::Module::wires </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00640">640</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange&lt;RTLIL::Wire*&gt;</a>(&amp;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>, &amp;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">refcount_wires_</a>); }</div>
<div class="ttc" id="structRTLIL_1_1ObjRange_html"><div class="ttname"><a href="../../d2/dfa/structRTLIL_1_1ObjRange.html">RTLIL::ObjRange</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00402">rtlil.h:402</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad7c03be164b6ab2877e5d657a2fe4fb5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad7c03be164b6ab2877e5d657a2fe4fb5">RTLIL::Module::refcount_wires_</a></div><div class="ttdeci">int refcount_wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00592">rtlil.h:592</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-81" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-81-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-81-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-81-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_ad6ce9c31ae8826c5d72f0aeec6cee8af_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_ad6ce9c31ae8826c5d72f0aeec6cee8af_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_ad6ce9c31ae8826c5d72f0aeec6cee8af_icgraph" id="d7/d6c/structRTLIL_1_1Module_ad6ce9c31ae8826c5d72f0aeec6cee8af_icgraph">
<area shape="rect" id="node2" href="../../d7/dd7/structDff2dffeWorker.html#a0f37cb219b4266c3ea11933486370324" title="Dff2dffeWorker::Dff2dffe\lWorker" alt="" coords="220,63,377,105"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="213,129,384,170"/><area shape="rect" id="node7" href="../../d9/d74/structModIndex.html#a76b6fcafcba24d6eddda41618166a70f" title="ModIndex::reload_module" alt="" coords="215,195,383,221"/><area shape="rect" id="node15" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841" title="rmunused_module_signals" alt="" coords="211,245,387,272"/><area shape="rect" id="node19" href="../../d5/d72/opt__const_8cc.html#aa46510e9c449ee6203cf720bcb711d7b" title="replace_undriven" alt="" coords="239,296,359,323"/><area shape="rect" id="node21" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="197,347,400,389"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="448,49,619,90"/><area shape="rect" id="node5" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="669,5,821,32"/><area shape="rect" id="node6" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="677,56,814,83"/><area shape="rect" id="node8" href="../../d9/d74/structModIndex.html#a74374f6f5d55fc5ca588b11c91855543" title="ModIndex::notify_connect" alt="" coords="449,144,617,171"/><area shape="rect" id="node9" href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc" title="ModIndex::query" alt="" coords="476,195,591,221"/><area shape="rect" id="node10" href="../../d9/d74/structModIndex.html#af66a481c56855f78065abb2a4262596d" title="ModIndex::query_is\l_input" alt="" coords="679,107,811,149"/><area shape="rect" id="node11" href="../../d9/d74/structModIndex.html#afd42d90d9f5183fa5c553ec337bf05b0" title="ModIndex::query_is\l_output" alt="" coords="679,173,811,214"/><area shape="rect" id="node12" href="../../d9/d74/structModIndex.html#a9cf481cd7edf4324f2dc79db8aa83606" title="ModIndex::query_ports" alt="" coords="670,239,821,265"/><area shape="rect" id="node13" href="../../da/d05/structShareWorker.html#a0ce548521b78c3f724cffdf0a0e898ff" title="ShareWorker::is_part\l_of_scc" alt="" coords="873,231,1015,273"/><area shape="rect" id="node14" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="1064,239,1243,265"/><area shape="rect" id="node16" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="469,275,597,301"/><area shape="rect" id="node17" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="667,289,824,316"/><area shape="rect" id="node18" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="677,340,813,367"/><area shape="rect" id="node20" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="454,325,613,352"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a0062c23cd8164e8a5b3739c85ea6c61e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Xnor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0408e1aedb1851ae7f9adbab3bc6448e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::XnorGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6578d1232377f91174bc6b8e3f656f69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::Module::Xor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-82" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-82-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-82-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-82-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d6c/structRTLIL_1_1Module_a6578d1232377f91174bc6b8e3f656f69_icgraph.png" border="0" usemap="#d7/d6c/structRTLIL_1_1Module_a6578d1232377f91174bc6b8e3f656f69_icgraph" alt=""/></div>
<map name="d7/d6c/structRTLIL_1_1Module_a6578d1232377f91174bc6b8e3f656f69_icgraph" id="d7/d6c/structRTLIL_1_1Module_a6578d1232377f91174bc6b8e3f656f69_icgraph">
<area shape="rect" id="node2" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#a83d2e1eed263d6544ed7031cd54f44bd" title="AlumaccWorker::alunode\l_t::get_lt" alt="" coords="400,5,565,46"/><area shape="rect" id="node4" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#afa7466cc786630dfdc5fddefed4312b8" title="AlumaccWorker::alunode\l_t::get_of" alt="" coords="187,34,352,75"/><area shape="rect" id="node3" href="../../d8/d03/structAlumaccWorker_1_1alunode__t.html#ac58dfa7a3ddeea5e62e8e471258d137a" title="AlumaccWorker::alunode\l_t::get_gt" alt="" coords="613,5,779,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a095b600ce6924fea438a64b19e131548"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::Module::XorGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig_b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a83a35ad12eeb4ab079961ce324e1b717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&gt; RTLIL::Module::avail_parameters</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00600">600</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b3a28907248e2a82f097b4e275b9583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>*&gt; RTLIL::Module::cells_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00596">596</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a150594226ea11f187238223017c2abde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>&gt; RTLIL::Module::connections_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00597">597</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47011b4cf5005e505ef21d1a43115bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a>* RTLIL::Module::design</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00589">589</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ab3d0765815d534439e924a38f14432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a>*&gt; RTLIL::Module::memories</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00601">601</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="af459ec6df1540c63dd5736913646274d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d7/d93/structRTLIL_1_1Monitor.html">RTLIL::Monitor</a>*&gt; RTLIL::Module::monitors</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00590">590</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec8d4a1a8c3f3573492e90b6e2f5fb64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> RTLIL::Module::name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00599">599</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64f1c604195c758f0c79cb370a092a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&gt; RTLIL::Module::ports</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00617">617</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="af55a9fd32752e514ca1adfe8d3b5e271"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a>*&gt; RTLIL::Module::processes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00602">602</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a022643d6fe64317a93c7806ecc4f4f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int RTLIL::Module::refcount_cells_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00593">593</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7c03be164b6ab2877e5d657a2fe4fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int RTLIL::Module::refcount_wires_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00592">592</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cf860158070cebc13ae256738711751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a>*&gt; RTLIL::Module::wires_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00595">595</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a></li>
<li><a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d3/dc3/namespaceRTLIL.html">RTLIL</a></li><li class="navelem"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">Module</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:21 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
