
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290942    1.290942 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290942 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002878    0.097494    0.824258    2.115200 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.097494    0.000000    2.115201 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002436    0.098963    0.238091    2.353292 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.098963    0.000000    2.353292 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.353292   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290932    1.290932 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290932 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540932   clock uncertainty
                                  0.000000    1.540932   clock reconvergence pessimism
                                  0.239121    1.780053   library hold time
                                              1.780053   data required time
---------------------------------------------------------------------------------------------
                                              1.780053   data required time
                                             -2.353292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573239   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.284568    1.284568 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237439    0.000000    1.284568 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003705    0.104974    0.830887    2.115455 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.104974    0.000012    2.115467 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003095    0.105348    0.246092    2.361559 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.105348    0.000008    2.361567 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.361567   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287497    1.287497 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237494    0.000000    1.287497 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537497   clock uncertainty
                                  0.000000    1.537497   clock reconvergence pessimism
                                  0.237873    1.775369   library hold time
                                              1.775369   data required time
---------------------------------------------------------------------------------------------
                                              1.775369   data required time
                                             -2.361567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586198   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287497    1.287497 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237494    0.000000    1.287497 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009533    0.153570    0.876118    2.163615 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.153570    0.000050    2.163665 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002787    0.102737    0.257614    2.421279 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.102737    0.000003    2.421283 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.421283   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289191    1.289191 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237537    0.000000    1.289191 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539191   clock uncertainty
                                  0.000000    1.539191   clock reconvergence pessimism
                                  0.238383    1.777574   library hold time
                                              1.777574   data required time
---------------------------------------------------------------------------------------------
                                              1.777574   data required time
                                             -2.421283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643709   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286494    1.286494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286494 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015230    0.308682    1.030320    2.316813 ^ _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.308682    0.000015    2.316828 ^ _1207_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002825    0.145239    0.111315    2.428143 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.145239    0.000004    2.428147 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.428147   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286494    1.286494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286494 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.536494   clock uncertainty
                                  0.000000    1.536494   clock reconvergence pessimism
                                  0.229967    1.766460   library hold time
                                              1.766460   data required time
---------------------------------------------------------------------------------------------
                                              1.766460   data required time
                                             -2.428147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.661686   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291472    1.291472 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291472 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009575    0.220069    0.978936    2.270407 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.220069    0.000006    2.270413 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    0.193938    0.154978    2.425391 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.193938    0.000034    2.425426 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.425426   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290953    1.290953 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237591    0.000000    1.290953 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540953   clock uncertainty
                                  0.000000    1.540953   clock reconvergence pessimism
                                  0.216190    1.757144   library hold time
                                              1.757144   data required time
---------------------------------------------------------------------------------------------
                                              1.757144   data required time
                                             -2.425426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.668282   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291517    1.291517 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291517 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009899    0.160654    0.878596    2.170113 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.160654    0.000015    2.170128 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009353    0.204458    0.161043    2.331172 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.204458    0.000002    2.331174 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003668    0.134574    0.112520    2.443694 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.134574    0.000012    2.443706 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.443706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291517    1.291517 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291517 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541517   clock uncertainty
                                  0.000000    1.541517   clock reconvergence pessimism
                                  0.232168    1.773685   library hold time
                                              1.773685   data required time
---------------------------------------------------------------------------------------------
                                              1.773685   data required time
                                             -2.443706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.670020   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290509    1.290509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290509 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010147    0.162846    0.880259    2.170768 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.162846    0.000016    2.170784 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004361    0.148857    0.134600    2.305384 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.148857    0.000003    2.305387 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002816    0.160618    0.133350    2.438737 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.160618    0.000003    2.438741 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.438741   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290509    1.290509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290509 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540510   clock uncertainty
                                  0.000000    1.540510   clock reconvergence pessimism
                                  0.225617    1.766127   library hold time
                                              1.766127   data required time
---------------------------------------------------------------------------------------------
                                              1.766127   data required time
                                             -2.438741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672614   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291935    1.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000    1.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013880    0.195807    0.905276    2.197212 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.195807    0.000036    2.197248 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005263    0.169548    0.152828    2.350076 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.169548    0.000008    2.350084 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002842    0.112154    0.101391    2.451475 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.112154    0.000004    2.451479 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.451479   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291472    1.291472 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291472 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541472   clock uncertainty
                                  0.000000    1.541472   clock reconvergence pessimism
                                  0.236545    1.778017   library hold time
                                              1.778017   data required time
---------------------------------------------------------------------------------------------
                                              1.778017   data required time
                                             -2.451479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673462   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290932    1.290932 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290932 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004588    0.112957    0.837968    2.128900 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.112957    0.000006    2.128906 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015308    0.298950    0.203202    2.332108 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.298950    0.000032    2.332140 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002752    0.160407    0.132416    2.464556 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.160407    0.000003    2.464559 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.464559   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289956    1.289956 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237560    0.000000    1.289956 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539956   clock uncertainty
                                  0.000000    1.539956   clock reconvergence pessimism
                                  0.225677    1.765633   library hold time
                                              1.765633   data required time
---------------------------------------------------------------------------------------------
                                              1.765633   data required time
                                             -2.464559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.698926   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294929    1.294929 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237743    0.000000    1.294929 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018357    0.227606    0.935226    2.230155 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.227606    0.000041    2.230196 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004876    0.153072    0.133714    2.363910 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.153072    0.000003    2.363913 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002680    0.136476    0.121551    2.485464 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.136476    0.000002    2.485466 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.485466   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294929    1.294929 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237743    0.000000    1.294929 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544929   clock uncertainty
                                  0.000000    1.544929   clock reconvergence pessimism
                                  0.231799    1.776728   library hold time
                                              1.776728   data required time
---------------------------------------------------------------------------------------------
                                              1.776728   data required time
                                             -2.485466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708738   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291737    1.291737 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237617    0.000000    1.291737 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019302    0.236003    0.941552    2.233289 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.236003    0.000029    2.233318 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004641    0.196354    0.178421    2.411739 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.196354    0.000002    2.411741 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002833    0.114406    0.096110    2.507851 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.114406    0.000004    2.507854 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.507854   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291737    1.291737 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237617    0.000000    1.291737 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541737   clock uncertainty
                                  0.000000    1.541737   clock reconvergence pessimism
                                  0.236106    1.777843   library hold time
                                              1.777843   data required time
---------------------------------------------------------------------------------------------
                                              1.777843   data required time
                                             -2.507854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730012   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290758    1.290758 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000    1.290758 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018913    0.240248    0.939006    2.229763 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.240248    0.000014    2.229777 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004996    0.202686    0.183395    2.413172 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.202686    0.000008    2.413179 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002605    0.112564    0.094156    2.507336 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.112564    0.000002    2.507338 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.507338   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290758    1.290758 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000    1.290758 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540758   clock uncertainty
                                  0.000000    1.540758   clock reconvergence pessimism
                                  0.236465    1.777223   library hold time
                                              1.777223   data required time
---------------------------------------------------------------------------------------------
                                              1.777223   data required time
                                             -2.507338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730115   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294556    1.294556 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237727    0.000000    1.294556 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014542    0.201656    0.909718    2.204274 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.201656    0.000043    2.204317 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004909    0.254304    0.207839    2.412157 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.254304    0.000007    2.412164 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002983    0.123854    0.103562    2.515726 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.123854    0.000006    2.515732 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.515732   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294556    1.294556 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237727    0.000000    1.294556 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544556   clock uncertainty
                                  0.000000    1.544556   clock reconvergence pessimism
                                  0.234263    1.778819   library hold time
                                              1.778819   data required time
---------------------------------------------------------------------------------------------
                                              1.778819   data required time
                                             -2.515732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736913   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291290    1.291290 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237602    0.000000    1.291290 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018045    0.232582    0.933187    2.224478 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.232582    0.000044    2.224521 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004712    0.217346    0.186132    2.410653 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.217346    0.000003    2.410656 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003359    0.124946    0.101861    2.512517 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.124946    0.000009    2.512527 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.512527   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291290    1.291290 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237602    0.000000    1.291290 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541290   clock uncertainty
                                  0.000000    1.541290   clock reconvergence pessimism
                                  0.234048    1.775338   library hold time
                                              1.775338   data required time
---------------------------------------------------------------------------------------------
                                              1.775338   data required time
                                             -2.512527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737188   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294671    1.294671 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237732    0.000000    1.294671 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.016869    0.222203    0.925313    2.219984 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.222203    0.000013    2.219996 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004631    0.164620    0.153187    2.373183 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.164620    0.000006    2.373189 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002885    0.164483    0.135086    2.508275 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.164483    0.000005    2.508280 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.508280   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294671    1.294671 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237732    0.000000    1.294671 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544671   clock uncertainty
                                  0.000000    1.544671   clock reconvergence pessimism
                                  0.224526    1.769197   library hold time
                                              1.769197   data required time
---------------------------------------------------------------------------------------------
                                              1.769197   data required time
                                             -2.508280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739083   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296449    1.296449 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237813    0.000000    1.296449 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017900    0.231301    0.932220    2.228668 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.231301    0.000013    2.228681 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005092    0.225209    0.190825    2.419506 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.225209    0.000008    2.419514 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003236    0.124742    0.100971    2.520485 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.124742    0.000008    2.520493 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.520493   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296449    1.296449 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237813    0.000000    1.296449 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546449   clock uncertainty
                                  0.000000    1.546449   clock reconvergence pessimism
                                  0.234091    1.780540   library hold time
                                              1.780540   data required time
---------------------------------------------------------------------------------------------
                                              1.780540   data required time
                                             -2.520493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739953   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290682    1.290682 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000    1.290682 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004387    0.111139    0.836356    2.127038 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.111139    0.000003    2.127041 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014733    0.289493    0.197400    2.324440 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.289493    0.000026    2.324466 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007617    0.169432    0.187185    2.511651 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.169432    0.000010    2.511662 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.511662   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290682    1.290682 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000    1.290682 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540682   clock uncertainty
                                  0.000000    1.540682   clock reconvergence pessimism
                                  0.223124    1.763805   library hold time
                                              1.763805   data required time
---------------------------------------------------------------------------------------------
                                              1.763805   data required time
                                             -2.511662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747856   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292845    1.292845 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237658    0.000000    1.292845 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011943    0.178704    0.892296    2.185142 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.178704    0.000031    2.185173 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004540    0.279463    0.203711    2.388883 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.279463    0.000004    2.388888 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002782    0.155705    0.130225    2.519113 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.155705    0.000003    2.519116 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.519116   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292845    1.292845 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237658    0.000000    1.292845 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.542845   clock uncertainty
                                  0.000000    1.542845   clock reconvergence pessimism
                                  0.227008    1.769854   library hold time
                                              1.769854   data required time
---------------------------------------------------------------------------------------------
                                              1.769854   data required time
                                             -2.519116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749263   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291053    1.291053 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237594    0.000000    1.291053 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.025736    0.477704    1.126435    2.417488 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.477704    0.000048    2.417535 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002610    0.111264    0.110053    2.527588 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.111264    0.000002    2.527591 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.527591   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291053    1.291053 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237594    0.000000    1.291053 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541053   clock uncertainty
                                  0.000000    1.541053   clock reconvergence pessimism
                                  0.236719    1.777772   library hold time
                                              1.777772   data required time
---------------------------------------------------------------------------------------------
                                              1.777772   data required time
                                             -2.527591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749819   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290374    1.290374 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000    1.290374 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004254    0.109934    0.835287    2.125662 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.109934    0.000000    2.125662 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.020890    0.391104    0.254208    2.379871 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.391104    0.000021    2.379891 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002556    0.133784    0.143521    2.523412 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.133784    0.000002    2.523414 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.523414   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290374    1.290374 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000    1.290374 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540374   clock uncertainty
                                  0.000000    1.540374   clock reconvergence pessimism
                                  0.232322    1.772696   library hold time
                                              1.772696   data required time
---------------------------------------------------------------------------------------------
                                              1.772696   data required time
                                             -2.523414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750717   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294406    1.294406 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000    1.294406 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013171    0.189549    0.900529    2.194935 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.189549    0.000005    2.194940 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004972    0.163750    0.148058    2.342998 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.163750    0.000004    2.343003 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002894    0.194060    0.169333    2.512335 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.194060    0.000004    2.512339 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.512339   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294406    1.294406 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000    1.294406 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544406   clock uncertainty
                                  0.000000    1.544406   clock reconvergence pessimism
                                  0.216157    1.760564   library hold time
                                              1.760564   data required time
---------------------------------------------------------------------------------------------
                                              1.760564   data required time
                                             -2.512339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751775   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291369    1.291369 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291369 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023458    0.281312    0.967057    2.258426 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.281312    0.000009    2.258435 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004944    0.180702    0.172522    2.430956 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.180702    0.000002    2.430959 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003050    0.119893    0.098341    2.529299 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.119893    0.000006    2.529305 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.529305   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291369    1.291369 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291369 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541369   clock uncertainty
                                  0.000000    1.541369   clock reconvergence pessimism
                                  0.235035    1.776404   library hold time
                                              1.776404   data required time
---------------------------------------------------------------------------------------------
                                              1.776404   data required time
                                             -2.529305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752901   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287938    1.287938 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000    1.287938 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021403    0.262686    0.954516    2.242454 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.262686    0.000010    2.242465 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005080    0.207591    0.191066    2.433531 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.207591    0.000008    2.433539 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002630    0.113764    0.094547    2.528087 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.113764    0.000002    2.528089 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.528089   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287938    1.287938 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000    1.287938 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537938   clock uncertainty
                                  0.000000    1.537938   clock reconvergence pessimism
                                  0.236230    1.774168   library hold time
                                              1.774168   data required time
---------------------------------------------------------------------------------------------
                                              1.774168   data required time
                                             -2.528089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753921   slack (MET)


Startpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291238    1.291238 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291238 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020553    0.254985    0.949334    2.240571 v _2372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[1] (net)
                      0.254985    0.000077    2.240648 v _2017_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005009    0.226495    0.196652    2.437300 ^ _2017_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0359_ (net)
                      0.226495    0.000008    2.437308 ^ _2019_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002571    0.112591    0.096806    2.534114 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.112591    0.000001    2.534115 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.534115   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291238    1.291238 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291238 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541238   clock uncertainty
                                  0.000000    1.541238   clock reconvergence pessimism
                                  0.236460    1.777698   library hold time
                                              1.777698   data required time
---------------------------------------------------------------------------------------------
                                              1.777698   data required time
                                             -2.534115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756418   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293393    1.293393 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000    1.293393 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022822    0.266566    0.963075    2.256467 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.266566    0.000069    2.256536 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004676    0.201987    0.187985    2.444522 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.201987    0.000003    2.444525 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002501    0.111079    0.093143    2.537668 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.111079    0.000000    2.537669 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.537669   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293393    1.293393 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000    1.293393 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543393   clock uncertainty
                                  0.000000    1.543393   clock reconvergence pessimism
                                  0.236756    1.780149   library hold time
                                              1.780149   data required time
---------------------------------------------------------------------------------------------
                                              1.780149   data required time
                                             -2.537669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757520   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291622    1.291622 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237613    0.000000    1.291622 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011692    0.176488    0.890614    2.182235 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.176488    0.000024    2.182259 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004367    0.249718    0.184686    2.366945 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.249718    0.000005    2.366951 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003047    0.174410    0.156394    2.523345 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.174410    0.000006    2.523351 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.523351   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291622    1.291622 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237613    0.000000    1.291622 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541622   clock uncertainty
                                  0.000000    1.541622   clock reconvergence pessimism
                                  0.221716    1.763337   library hold time
                                              1.763337   data required time
---------------------------------------------------------------------------------------------
                                              1.763337   data required time
                                             -2.523351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760014   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297405    1.297405 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237861    0.000000    1.297405 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019967    0.241834    0.945673    2.243079 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.241834    0.000055    2.243134 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    0.162418    0.154144    2.397278 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.162418    0.000000    2.397279 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002945    0.165232    0.135657    2.532936 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.165232    0.000005    2.532941 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.532941   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297405    1.297405 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237861    0.000000    1.297405 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547405   clock uncertainty
                                  0.000000    1.547405   clock reconvergence pessimism
                                  0.224316    1.771721   library hold time
                                              1.771721   data required time
---------------------------------------------------------------------------------------------
                                              1.771721   data required time
                                             -2.532941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761220   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291420    1.291420 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237606    0.000000    1.291420 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012161    0.180629    0.893757    2.185176 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.180629    0.000042    2.185218 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004219    0.248282    0.195693    2.380912 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.248282    0.000004    2.380915 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002394    0.164592    0.148576    2.529491 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.164592    0.000000    2.529491 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.529491   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291420    1.291420 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237606    0.000000    1.291420 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541420   clock uncertainty
                                  0.000000    1.541420   clock reconvergence pessimism
                                  0.224493    1.765913   library hold time
                                              1.765913   data required time
---------------------------------------------------------------------------------------------
                                              1.765913   data required time
                                             -2.529491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763578   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296962    1.296962 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237839    0.000000    1.296962 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019476    0.237601    0.942703    2.239665 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.237601    0.000011    2.239676 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004253    0.161743    0.153142    2.392818 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.161743    0.000000    2.392819 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003382    0.173294    0.140785    2.533604 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.173294    0.000009    2.533613 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.533613   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296962    1.296962 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237839    0.000000    1.296962 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546962   clock uncertainty
                                  0.000000    1.546962   clock reconvergence pessimism
                                  0.222034    1.768997   library hold time
                                              1.768997   data required time
---------------------------------------------------------------------------------------------
                                              1.768997   data required time
                                             -2.533613   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764616   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299593    1.299593 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237979    0.000000    1.299593 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020920    0.250074    0.951483    2.251076 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.250074    0.000056    2.251132 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004301    0.164928    0.156958    2.408090 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.164928    0.000002    2.408092 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002631    0.159790    0.132095    2.540187 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.159790    0.000002    2.540190 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.540190   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299593    1.299593 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237979    0.000000    1.299593 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549593   clock uncertainty
                                  0.000000    1.549593   clock reconvergence pessimism
                                  0.225857    1.775450   library hold time
                                              1.775450   data required time
---------------------------------------------------------------------------------------------
                                              1.775450   data required time
                                             -2.540190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764739   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297756    1.297756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237879    0.000000    1.297756 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020819    0.249193    0.950839    2.248596 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.249193    0.000073    2.248669 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004254    0.164023    0.156196    2.404865 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.164023    0.000000    2.404866 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002750    0.161859    0.133449    2.538316 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.161859    0.000003    2.538319 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.538319   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297756    1.297756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237879    0.000000    1.297756 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547756   clock uncertainty
                                  0.000000    1.547756   clock reconvergence pessimism
                                  0.225270    1.773027   library hold time
                                              1.773027   data required time
---------------------------------------------------------------------------------------------
                                              1.773027   data required time
                                             -2.538319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765292   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014897    0.204784    0.912089    2.202096 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.204784    0.000041    2.202137 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005317    0.303460    0.230252    2.432389 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.303460    0.000020    2.432410 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002757    0.132336    0.111470    2.543880 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.132336    0.000004    2.543883 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.543883   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290068    1.290068 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237563    0.000000    1.290068 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540068   clock uncertainty
                                  0.000000    1.540068   clock reconvergence pessimism
                                  0.232605    1.772673   library hold time
                                              1.772673   data required time
---------------------------------------------------------------------------------------------
                                              1.772673   data required time
                                             -2.543883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771211   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291935    1.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000    1.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013880    0.195807    0.905276    2.197212 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.195807    0.000009    2.197221 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004166    0.246071    0.187138    2.384359 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.246071    0.000002    2.384361 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003287    0.177014    0.158583    2.542944 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.177014    0.000008    2.542952 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.542952   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291935    1.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000    1.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541935   clock uncertainty
                                  0.000000    1.541935   clock reconvergence pessimism
                                  0.220979    1.762914   library hold time
                                              1.762914   data required time
---------------------------------------------------------------------------------------------
                                              1.762914   data required time
                                             -2.542952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780038   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299441    1.299441 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237970    0.000000    1.299441 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024590    0.281983    0.973853    2.273294 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.281983    0.000077    2.273371 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004806    0.225862    0.201797    2.475168 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.225862    0.000004    2.475173 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002612    0.116802    0.094956    2.570128 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.116802    0.000002    2.570130 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.570130   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299441    1.299441 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237970    0.000000    1.299441 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549441   clock uncertainty
                                  0.000000    1.549441   clock reconvergence pessimism
                                  0.235643    1.785083   library hold time
                                              1.785083   data required time
---------------------------------------------------------------------------------------------
                                              1.785083   data required time
                                             -2.570130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785047   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295824    1.295824 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237784    0.000000    1.295824 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024917    0.284843    0.975860    2.271685 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[11] (net)
                      0.284843    0.000092    2.271777 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005099    0.232174    0.206637    2.478413 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.232174    0.000009    2.478422 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002493    0.116395    0.093995    2.572417 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.116395    0.000000    2.572418 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.572418   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295824    1.295824 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237784    0.000000    1.295824 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545824   clock uncertainty
                                  0.000000    1.545824   clock reconvergence pessimism
                                  0.235720    1.781544   library hold time
                                              1.781544   data required time
---------------------------------------------------------------------------------------------
                                              1.781544   data required time
                                             -2.572418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790874   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294783    1.294783 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237737    0.000000    1.294783 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017666    0.229236    0.930651    2.225433 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.229236    0.000016    2.225450 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005041    0.172338    0.159530    2.384980 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.172338    0.000007    2.384987 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002712    0.193883    0.167106    2.552094 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.193883    0.000003    2.552097 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.552097   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294783    1.294783 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237737    0.000000    1.294783 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544783   clock uncertainty
                                  0.000000    1.544783   clock reconvergence pessimism
                                  0.216208    1.760990   library hold time
                                              1.760990   data required time
---------------------------------------------------------------------------------------------
                                              1.760990   data required time
                                             -2.552097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791106   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291391    1.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291391 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017484    0.227630    0.929429    2.220820 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.227630    0.000002    2.220822 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004692    0.166618    0.155302    2.376124 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.166618    0.000000    2.376124 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003158    0.199428    0.172087    2.548211 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.199428    0.000007    2.548218 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.548218   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291391    1.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291391 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541391   clock uncertainty
                                  0.000000    1.541391   clock reconvergence pessimism
                                  0.214637    1.756029   library hold time
                                              1.756029   data required time
---------------------------------------------------------------------------------------------
                                              1.756029   data required time
                                             -2.548218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792189   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291219    1.291219 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291219 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021965    0.259127    0.957861    2.249079 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.259127    0.000089    2.249168 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009500    0.225265    0.189470    2.438638 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.225265    0.000002    2.438640 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002755    0.152761    0.130304    2.568944 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.152761    0.000004    2.568947 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.568947   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291219    1.291219 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291219 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541219   clock uncertainty
                                  0.000000    1.541219   clock reconvergence pessimism
                                  0.227841    1.769059   library hold time
                                              1.769059   data required time
---------------------------------------------------------------------------------------------
                                              1.769059   data required time
                                             -2.568947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799888   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291392    1.291392 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291392 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019202    0.235071    0.940886    2.232278 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.235071    0.000034    2.232312 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004789    0.169540    0.158349    2.390661 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.169540    0.000002    2.390663 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.191982    0.168124    2.558787 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.191982    0.000003    2.558790 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.558790   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291392    1.291392 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291392 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541392   clock uncertainty
                                  0.000000    1.541392   clock reconvergence pessimism
                                  0.216744    1.758135   library hold time
                                              1.758135   data required time
---------------------------------------------------------------------------------------------
                                              1.758135   data required time
                                             -2.558790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800655   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298997    1.298997 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237946    0.000000    1.298997 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025345    0.288584    0.978441    2.277439 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.288584    0.000053    2.277492 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004316    0.172669    0.167269    2.444761 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.172669    0.000002    2.444763 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002678    0.161942    0.133097    2.577860 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.161942    0.000002    2.577863 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.577863   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298997    1.298997 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237946    0.000000    1.298997 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548997   clock uncertainty
                                  0.000000    1.548997   clock reconvergence pessimism
                                  0.225248    1.774245   library hold time
                                              1.774245   data required time
---------------------------------------------------------------------------------------------
                                              1.774245   data required time
                                             -2.577863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803617   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291472    1.291472 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291472 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009575    0.157799    0.876429    2.167900 v _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.157799    0.000006    2.167906 v _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    0.422033    0.286676    2.454582 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.422033    0.000037    2.454619 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002747    0.155210    0.120551    2.575170 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.155210    0.000003    2.575173 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.575173   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290878    1.290878 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237588    0.000000    1.290878 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540878   clock uncertainty
                                  0.000000    1.540878   clock reconvergence pessimism
                                  0.227147    1.768025   library hold time
                                              1.768025   data required time
---------------------------------------------------------------------------------------------
                                              1.768025   data required time
                                             -2.575173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807148   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289802    1.289802 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289802 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011174    0.171919    0.887144    2.176946 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.171919    0.000015    2.176961 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.019749    0.373087    0.260543    2.437504 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.373087    0.000035    2.437540 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002532    0.133201    0.142373    2.579913 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.133201    0.000001    2.579914 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.579914   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289802    1.289802 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289802 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539802   clock uncertainty
                                  0.000000    1.539802   clock reconvergence pessimism
                                  0.232436    1.772238   library hold time
                                              1.772238   data required time
---------------------------------------------------------------------------------------------
                                              1.772238   data required time
                                             -2.579914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807676   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294885    1.294885 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237741    0.000000    1.294885 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019597    0.246323    0.943506    2.238390 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.246323    0.000053    2.238444 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004730    0.170787    0.160718    2.399162 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.170787    0.000003    2.399165 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002891    0.197061    0.168756    2.567921 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.197061    0.000004    2.567925 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.567925   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294885    1.294885 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237741    0.000000    1.294885 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544885   clock uncertainty
                                  0.000000    1.544885   clock reconvergence pessimism
                                  0.215309    1.760194   library hold time
                                              1.760194   data required time
---------------------------------------------------------------------------------------------
                                              1.760194   data required time
                                             -2.567925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807732   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297647    1.297647 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237873    0.000000    1.297647 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020336    0.245032    0.947936    2.245582 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.245032    0.000033    2.245615 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004712    0.170259    0.160171    2.405786 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.170259    0.000000    2.405787 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002812    0.193115    0.168704    2.574491 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.193115    0.000003    2.574494 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.574494   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297647    1.297647 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237873    0.000000    1.297647 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547647   clock uncertainty
                                  0.000000    1.547647   clock reconvergence pessimism
                                  0.216427    1.764074   library hold time
                                              1.764074   data required time
---------------------------------------------------------------------------------------------
                                              1.764074   data required time
                                             -2.574494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810420   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297907    1.297907 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237887    0.000000    1.297907 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026220    0.296260    0.983778    2.281686 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.296260    0.000083    2.281768 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004380    0.175114    0.170025    2.451793 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.175114    0.000003    2.451797 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002715    0.163038    0.133681    2.585478 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.163038    0.000003    2.585481 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.585481   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297907    1.297907 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237887    0.000000    1.297907 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547907   clock uncertainty
                                  0.000000    1.547907   clock reconvergence pessimism
                                  0.224937    1.772844   library hold time
                                              1.772844   data required time
---------------------------------------------------------------------------------------------
                                              1.772844   data required time
                                             -2.585481   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812637   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286494    1.286494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286494 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015230    0.207731    0.914324    2.200817 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.207731    0.000014    2.200831 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016252    0.355952    0.268074    2.468905 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.355952    0.000062    2.468967 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002916    0.155928    0.113955    2.582922 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.155928    0.000005    2.582927 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.582927   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286512    1.286512 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286512 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.536512   clock uncertainty
                                  0.000000    1.536512   clock reconvergence pessimism
                                  0.226943    1.763454   library hold time
                                              1.763454   data required time
---------------------------------------------------------------------------------------------
                                              1.763454   data required time
                                             -2.582927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819472   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290491    1.290491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290491 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.025044    0.285971    0.976679    2.267170 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.285971    0.000016    2.267186 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004478    0.174593    0.168439    2.435625 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.174593    0.000004    2.435630 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003875    0.184488    0.147432    2.583061 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.184488    0.000014    2.583075 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.583075   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290491    1.290491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290491 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540491   clock uncertainty
                                  0.000000    1.540491   clock reconvergence pessimism
                                  0.218864    1.759355   library hold time
                                              1.759355   data required time
---------------------------------------------------------------------------------------------
                                              1.759355   data required time
                                             -2.583075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823721   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291952    1.291952 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237625    0.000000    1.291952 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016483    0.218790    0.922720    2.214672 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.218790    0.000009    2.214681 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004560    0.274312    0.250690    2.465372 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.274312    0.000004    2.465376 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003128    0.158548    0.133243    2.598619 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.158548    0.000006    2.598625 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.598625   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291952    1.291952 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237625    0.000000    1.291952 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541952   clock uncertainty
                                  0.000000    1.541952   clock reconvergence pessimism
                                  0.226204    1.768155   library hold time
                                              1.768155   data required time
---------------------------------------------------------------------------------------------
                                              1.768155   data required time
                                             -2.598625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830469   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294909    1.294909 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237742    0.000000    1.294909 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017657    0.229158    0.930592    2.225501 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.229158    0.000009    2.225510 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004961    0.259275    0.256259    2.481769 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.259275    0.000003    2.481771 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003419    0.140813    0.125561    2.607333 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.140813    0.000009    2.607342 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.607342   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294909    1.294909 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237742    0.000000    1.294909 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544909   clock uncertainty
                                  0.000000    1.544909   clock reconvergence pessimism
                                  0.230952    1.775861   library hold time
                                              1.775861   data required time
---------------------------------------------------------------------------------------------
                                              1.775861   data required time
                                             -2.607342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831480   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289956    1.289956 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237560    0.000000    1.289956 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009581    0.157851    0.876467    2.166423 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.157851    0.000006    2.166430 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005036    0.330556    0.250534    2.416964 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.330556    0.000005    2.416969 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002972    0.211998    0.175338    2.592308 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.211998    0.000006    2.592314 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.592314   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289821    1.289821 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289821 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539821   clock uncertainty
                                  0.000000    1.539821   clock reconvergence pessimism
                                  0.211080    1.750901   library hold time
                                              1.750901   data required time
---------------------------------------------------------------------------------------------
                                              1.750901   data required time
                                             -2.592314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841413   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023431    0.281072    0.966893    2.253536 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.281072    0.000019    2.253555 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002590    0.106594    0.369134    2.622688 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.106594    0.000002    2.622690 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.622690   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.536643   clock uncertainty
                                  0.000000    1.536643   clock reconvergence pessimism
                                  0.237629    1.774273   library hold time
                                              1.774273   data required time
---------------------------------------------------------------------------------------------
                                              1.774273   data required time
                                             -2.622690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848417   slack (MET)


Startpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291506    1.291506 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291506 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     7    0.033032    0.368093    1.025478    2.316984 v _2368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.sample_en (net)
                      0.368093    0.000025    2.317009 v _2284_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004978    0.190576    0.194285    2.511294 ^ _2284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0559_ (net)
                      0.190576    0.000003    2.511297 ^ _2285_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004311    0.134806    0.116307    2.627604 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.134806    0.000019    2.627623 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.627623   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293453    1.293453 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000    1.293453 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543453   clock uncertainty
                                  0.000000    1.543453   clock reconvergence pessimism
                                  0.232124    1.775577   library hold time
                                              1.775577   data required time
---------------------------------------------------------------------------------------------
                                              1.775577   data required time
                                             -2.627623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852046   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291327    1.291327 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237603    0.000000    1.291327 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019164    0.242466    0.940690    2.232016 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.242466    0.000019    2.232035 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004581    0.253240    0.211704    2.443739 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.253240    0.000007    2.443746 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003043    0.202088    0.168938    2.612684 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.202088    0.000006    2.612690 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.612690   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291327    1.291327 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237603    0.000000    1.291327 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541327   clock uncertainty
                                  0.000000    1.541327   clock reconvergence pessimism
                                  0.213885    1.755211   library hold time
                                              1.755211   data required time
---------------------------------------------------------------------------------------------
                                              1.755211   data required time
                                             -2.612690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857479   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296527    1.296527 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237817    0.000000    1.296527 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012457    0.183244    0.895746    2.192273 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.183244    0.000004    2.192276 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.009489    0.361781    0.331807    2.524083 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.361781    0.000011    2.524094 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003838    0.154044    0.115747    2.639841 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.154044    0.000014    2.639855 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.639855   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296527    1.296527 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237817    0.000000    1.296527 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546527   clock uncertainty
                                  0.000000    1.546527   clock reconvergence pessimism
                                  0.227481    1.774008   library hold time
                                              1.774008   data required time
---------------------------------------------------------------------------------------------
                                              1.774008   data required time
                                             -2.639855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865847   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026452    0.298295    0.985195    2.280200 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.298295    0.000062    2.280262 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002828    0.108346    0.373920    2.654182 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.108346    0.000004    2.654186 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.654186   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545006   clock uncertainty
                                  0.000000    1.545006   clock reconvergence pessimism
                                  0.237290    1.782297   library hold time
                                              1.782297   data required time
---------------------------------------------------------------------------------------------
                                              1.782297   data required time
                                             -2.654186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871889   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292444    1.292444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237643    0.000000    1.292444 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017019    0.223524    0.926314    2.218758 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.223524    0.000004    2.218762 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010777    0.467146    0.320350    2.539112 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.467146    0.000029    2.539141 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002495    0.150305    0.108423    2.647564 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.150305    0.000000    2.647565 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.647565   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292444    1.292444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237643    0.000000    1.292444 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.542444   clock uncertainty
                                  0.000000    1.542444   clock reconvergence pessimism
                                  0.228536    1.770980   library hold time
                                              1.770980   data required time
---------------------------------------------------------------------------------------------
                                              1.770980   data required time
                                             -2.647565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876585   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014897    0.204784    0.912089    2.202096 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.204784    0.000029    2.202125 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009837    0.361060    0.272471    2.474596 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.361060    0.000003    2.474599 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002965    0.196103    0.170299    2.644898 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.196103    0.000005    2.644903 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.644903   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540007   clock uncertainty
                                  0.000000    1.540007   clock reconvergence pessimism
                                  0.215577    1.755584   library hold time
                                              1.755584   data required time
---------------------------------------------------------------------------------------------
                                              1.755584   data required time
                                             -2.644903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889319   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287868    1.287868 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237503    0.000000    1.287868 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010589    0.166753    0.883223    2.171091 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.166753    0.000007    2.171098 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015417    0.606869    0.382232    2.553330 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.606869    0.000020    2.553350 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002582    0.156644    0.109608    2.662958 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.156644    0.000002    2.662960 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.662960   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287868    1.287868 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237503    0.000000    1.287868 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537868   clock uncertainty
                                  0.000000    1.537868   clock reconvergence pessimism
                                  0.226740    1.764609   library hold time
                                              1.764609   data required time
---------------------------------------------------------------------------------------------
                                              1.764609   data required time
                                             -2.662960   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898351   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014897    0.204784    0.912089    2.202096 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.204784    0.000043    2.202138 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004563    0.459338    0.327629    2.529768 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.459338    0.000006    2.529773 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002575    0.195888    0.141078    2.670851 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.195888    0.000002    2.670853 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.670853   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290057    1.290057 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290057 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540057   clock uncertainty
                                  0.000000    1.540057   clock reconvergence pessimism
                                  0.215638    1.755695   library hold time
                                              1.755695   data required time
---------------------------------------------------------------------------------------------
                                              1.755695   data required time
                                             -2.670853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915158   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294133    1.294133 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237709    0.000000    1.294133 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017565    0.228345    0.929974    2.224108 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.228345    0.000006    2.224113 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015222    0.600844    0.395602    2.619715 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.600844    0.000018    2.619733 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002986    0.128776    0.115978    2.735712 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.128776    0.000005    2.735716 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.735716   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294133    1.294133 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237709    0.000000    1.294133 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544133   clock uncertainty
                                  0.000000    1.544133   clock reconvergence pessimism
                                  0.233302    1.777435   library hold time
                                              1.777435   data required time
---------------------------------------------------------------------------------------------
                                              1.777435   data required time
                                             -2.735716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.958282   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296596    1.296596 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237820    0.000000    1.296596 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017539    0.228111    0.929799    2.226395 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.228111    0.000013    2.226408 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015087    0.596799    0.393303    2.619711 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.596799    0.000007    2.619719 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003301    0.150211    0.120907    2.740625 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.150211    0.000008    2.740633 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.740633   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296596    1.296596 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237820    0.000000    1.296596 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546596   clock uncertainty
                                  0.000000    1.546596   clock reconvergence pessimism
                                  0.228565    1.775161   library hold time
                                              1.775161   data required time
---------------------------------------------------------------------------------------------
                                              1.775161   data required time
                                             -2.740633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.965472   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297727    1.297727 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237877    0.000000    1.297727 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014142    0.291624    1.020439    2.318166 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.291624    0.000058    2.318224 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004488    0.168481    0.133702    2.451926 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.168481    0.000004    2.451930 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.012475    0.255921    0.192127    2.644057 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0755_ (net)
                      0.255921    0.000018    2.644075 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003102    0.121466    0.110584    2.754659 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.121466    0.000007    2.754666 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.754666   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297727    1.297727 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237877    0.000000    1.297727 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547727   clock uncertainty
                                  0.000000    1.547727   clock reconvergence pessimism
                                  0.234731    1.782458   library hold time
                                              1.782458   data required time
---------------------------------------------------------------------------------------------
                                              1.782458   data required time
                                             -2.754666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.972208   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287696    1.287696 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237499    0.000000    1.287696 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012074    0.179865    0.893175    2.180870 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.179865    0.000002    2.180872 v _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015461    0.469530    0.442963    2.623836 ^ _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.469530    0.000022    2.623857 ^ _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002892    0.171402    0.114038    2.737895 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.171402    0.000004    2.737899 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.737899   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287696    1.287696 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237499    0.000000    1.287696 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537696   clock uncertainty
                                  0.000000    1.537696   clock reconvergence pessimism
                                  0.222565    1.760261   library hold time
                                              1.760261   data required time
---------------------------------------------------------------------------------------------
                                              1.760261   data required time
                                             -2.737899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.977639   slack (MET)


Startpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.288818    1.288818 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237527    0.000000    1.288818 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010404    0.165121    0.881984    2.170803 v _2291_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[4] (net)
                      0.165121    0.000001    2.170804 v _1223_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.020492    0.759481    0.466949    2.637753 ^ _1223_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0631_ (net)
                      0.759481    0.000024    2.637777 ^ _1226_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002507    0.172786    0.102479    2.740256 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.172786    0.000000    2.740257 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.740257   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.288818    1.288818 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237527    0.000000    1.288818 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.538818   clock uncertainty
                                  0.000000    1.538818   clock reconvergence pessimism
                                  0.222174    1.760992   library hold time
                                              1.760992   data required time
---------------------------------------------------------------------------------------------
                                              1.760992   data required time
                                             -2.740257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.979265   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299640    1.299640 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237982    0.000000    1.299640 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018315    0.234968    0.935007    2.234647 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.234968    0.000023    2.234670 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015071    0.596286    0.394885    2.629555 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.596286    0.000015    2.629570 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003926    0.154948    0.130732    2.760302 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.154948    0.000015    2.760317 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.760317   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299640    1.299640 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237982    0.000000    1.299640 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549640   clock uncertainty
                                  0.000000    1.549640   clock reconvergence pessimism
                                  0.227227    1.776867   library hold time
                                              1.776867   data required time
---------------------------------------------------------------------------------------------
                                              1.776867   data required time
                                             -2.760317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.983450   slack (MET)


Startpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296577    1.296577 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237819    0.000000    1.296577 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017840    0.230770    0.931817    2.228394 v _2300_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[13] (net)
                      0.230770    0.000011    2.228405 v _1284_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015774    0.617454    0.405437    2.633841 ^ _1284_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0683_ (net)
                      0.617454    0.000017    2.633858 ^ _1287_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003749    0.137888    0.128138    2.761996 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.137888    0.000013    2.762009 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.762009   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296577    1.296577 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237819    0.000000    1.296577 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546577   clock uncertainty
                                  0.000000    1.546577   clock reconvergence pessimism
                                  0.231524    1.778101   library hold time
                                              1.778101   data required time
---------------------------------------------------------------------------------------------
                                              1.778101   data required time
                                             -2.762009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.983907   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290943    1.290943 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290943 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020725    0.395665    1.080379    2.371322 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.395665    0.000045    2.371368 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.006523    0.202342    0.214989    2.586357 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      0.202342    0.000037    2.586394 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002660    0.116604    0.105291    2.691684 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.116604    0.000002    2.691687 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.691687   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290943    1.290943 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290943 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540943   clock uncertainty
                                  0.000000    1.540943   clock reconvergence pessimism
                                  0.163302    1.704245   library hold time
                                              1.704245   data required time
---------------------------------------------------------------------------------------------
                                              1.704245   data required time
                                             -2.691687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.987441   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293356    1.293356 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293356 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013367    0.279490    1.013397    2.306753 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.279490    0.000007    2.306760 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009853    0.235536    0.186860    2.493620 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.235536    0.000015    2.493635 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004542    0.259780    0.205408    2.699042 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.259780    0.000000    2.699043 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002626    0.120817    0.099930    2.798973 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.120817    0.000002    2.798975 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.798975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293356    1.293356 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293356 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543356   clock uncertainty
                                  0.000000    1.543356   clock reconvergence pessimism
                                  0.234855    1.778211   library hold time
                                              1.778211   data required time
---------------------------------------------------------------------------------------------
                                              1.778211   data required time
                                             -2.798975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020764   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293359    1.293359 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237678    0.000000    1.293359 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018818    0.239407    0.938369    2.231729 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.239407    0.000043    2.231771 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019982    0.744075    0.477660    2.709431 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.744075    0.000054    2.709485 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002536    0.148974    0.083742    2.793227 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.148974    0.000001    2.793228 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.793228   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293359    1.293359 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237678    0.000000    1.293359 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543359   clock uncertainty
                                  0.000000    1.543359   clock reconvergence pessimism
                                  0.228913    1.772272   library hold time
                                              1.772272   data required time
---------------------------------------------------------------------------------------------
                                              1.772272   data required time
                                             -2.793228   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020956   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295017    1.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000    1.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012395    0.264252    1.004562    2.299579 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.264252    0.000010    2.299589 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.009372    0.235644    0.181740    2.481329 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.235644    0.000004    2.481333 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015044    0.303767    0.235133    2.716466 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.303767    0.000011    2.716477 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003552    0.154071    0.119712    2.836189 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.154071    0.000011    2.836200 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.836200   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295017    1.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000    1.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545017   clock uncertainty
                                  0.000000    1.545017   clock reconvergence pessimism
                                  0.227472    1.772489   library hold time
                                              1.772489   data required time
---------------------------------------------------------------------------------------------
                                              1.772489   data required time
                                             -2.836200   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063710   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299762    1.299762 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237989    0.000000    1.299762 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018563    0.229365    0.936604    2.236367 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.229365    0.000088    2.236455 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.020011    0.744964    0.475545    2.711999 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.744964    0.000030    2.712029 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004061    0.173499    0.129661    2.841691 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.173499    0.000020    2.841710 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.841710   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299762    1.299762 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237989    0.000000    1.299762 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549762   clock uncertainty
                                  0.000000    1.549762   clock reconvergence pessimism
                                  0.221979    1.771741   library hold time
                                              1.771741   data required time
---------------------------------------------------------------------------------------------
                                              1.771741   data required time
                                             -2.841710   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069969   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295299    1.295299 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000    1.295299 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015063    0.206258    0.913211    2.208511 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.206258    0.000023    2.208534 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.009393    0.399479    0.276496    2.485030 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.399479    0.000013    2.485043 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003414    0.156499    0.124137    2.609180 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.156499    0.000007    2.609187 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003535    0.104023    0.247759    2.856946 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.104023    0.000010    2.856957 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.856957   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295279    1.295279 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295279 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545279   clock uncertainty
                                  0.000000    1.545279   clock reconvergence pessimism
                                  0.238135    1.783414   library hold time
                                              1.783414   data required time
---------------------------------------------------------------------------------------------
                                              1.783414   data required time
                                             -2.856957   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073543   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299531    1.299531 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237975    0.000000    1.299531 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012129    0.180352    0.893554    2.193086 v _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.180352    0.000006    2.193091 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.020616    0.561409    0.539557    2.732648 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.561409    0.000031    2.732680 ^ _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002777    0.179305    0.112610    2.845289 v _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.179305    0.000003    2.845292 v _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.845292   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299531    1.299531 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237975    0.000000    1.299531 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549531   clock uncertainty
                                  0.000000    1.549531   clock reconvergence pessimism
                                  0.220336    1.769867   library hold time
                                              1.769867   data required time
---------------------------------------------------------------------------------------------
                                              1.769867   data required time
                                             -2.845292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.075425   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297444    1.297444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297444 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018553    0.360752    1.060527    2.357971 ^ _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.360752    0.000071    2.358042 ^ _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007563    0.222912    0.172284    2.530327 v _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.222912    0.000002    2.530328 v _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004332    0.276458    0.213670    2.743998 ^ _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.276458    0.000001    2.743999 ^ _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002459    0.151014    0.126382    2.870382 v _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.151014    0.000000    2.870382 v _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.870382   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297444    1.297444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297444 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547444   clock uncertainty
                                  0.000000    1.547444   clock reconvergence pessimism
                                  0.228339    1.775782   library hold time
                                              1.775782   data required time
---------------------------------------------------------------------------------------------
                                              1.775782   data required time
                                             -2.870382   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094600   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298529    1.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000    1.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012697    0.185366    0.897359    2.195888 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.185366    0.000004    2.195892 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     5    0.024948    0.893069    0.546833    2.742725 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.893069    0.000027    2.742752 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003761    0.196982    0.120108    2.862860 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.196982    0.000013    2.862873 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.862873   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298529    1.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000    1.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548530   clock uncertainty
                                  0.000000    1.548530   clock reconvergence pessimism
                                  0.215333    1.763863   library hold time
                                              1.763863   data required time
---------------------------------------------------------------------------------------------
                                              1.763863   data required time
                                             -2.862873   data arrival time
---------------------------------------------------------------------------------------------
                                              1.099010   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297085    1.297085 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297085 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012735    0.269576    1.007652    2.304737 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.269576    0.000008    2.304745 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013083    0.276083    0.214920    2.519665 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.276083    0.000010    2.519675 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005275    0.305231    0.245490    2.765165 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.305231    0.000015    2.765180 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002749    0.162003    0.133191    2.898371 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.162003    0.000003    2.898374 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.898374   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297085    1.297085 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297085 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547085   clock uncertainty
                                  0.000000    1.547085   clock reconvergence pessimism
                                  0.225229    1.772315   library hold time
                                              1.772315   data required time
---------------------------------------------------------------------------------------------
                                              1.772315   data required time
                                             -2.898374   data arrival time
---------------------------------------------------------------------------------------------
                                              1.126060   slack (MET)


Startpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297451    1.297451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297451 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008197    0.145581    0.866901    2.164352 v _2312_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[25] (net)
                      0.145581    0.000010    2.164361 v _1379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009316    0.229053    0.179911    2.344272 ^ _1379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0766_ (net)
                      0.229053    0.000007    2.344279 ^ _1380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012754    0.253233    0.189452    2.533731 v _1380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0767_ (net)
                      0.253233    0.000014    2.533745 v _1382_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005387    0.308080    0.240411    2.774157 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.308080    0.000017    2.774174 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002941    0.165060    0.135693    2.909867 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.165060    0.000005    2.909872 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.909872   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297451    1.297451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297451 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547451   clock uncertainty
                                  0.000000    1.547451   clock reconvergence pessimism
                                  0.224365    1.771815   library hold time
                                              1.771815   data required time
---------------------------------------------------------------------------------------------
                                              1.771815   data required time
                                             -2.909872   data arrival time
---------------------------------------------------------------------------------------------
                                              1.138057   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297086    1.297086 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297086 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009861    0.160327    0.878353    2.175439 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.160327    0.000017    2.175456 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014565    0.324273    0.237110    2.412567 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.324273    0.000012    2.412579 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007621    0.172663    0.149971    2.562550 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.172663    0.000003    2.562553 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005967    0.322163    0.225722    2.788275 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.322163    0.000027    2.788301 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002606    0.164665    0.133743    2.922045 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.164665    0.000002    2.922047 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.922047   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297086    1.297086 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297086 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547086   clock uncertainty
                                  0.000000    1.547086   clock reconvergence pessimism
                                  0.224476    1.771562   library hold time
                                              1.771562   data required time
---------------------------------------------------------------------------------------------
                                              1.771562   data required time
                                             -2.922047   data arrival time
---------------------------------------------------------------------------------------------
                                              1.150485   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298586    1.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000    1.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022803    0.275378    0.963069    2.261655 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.275378    0.000026    2.261680 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008253    0.329520    0.288370    2.550051 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.329520    0.000022    2.550072 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005463    0.190485    0.149089    2.699162 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.190485    0.000018    2.699179 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002640    0.204970    0.170514    2.869694 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.204970    0.000002    2.869696 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.869696   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299075    1.299075 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237950    0.000000    1.299075 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549075   clock uncertainty
                                  0.000000    1.549075   clock reconvergence pessimism
                                  0.161162    1.710237   library hold time
                                              1.710237   data required time
---------------------------------------------------------------------------------------------
                                              1.710237   data required time
                                             -2.869696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.159459   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295017    1.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000    1.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012395    0.182696    0.895328    2.190345 v _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.182696    0.000015    2.190361 v _1256_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010117    0.248209    0.198959    2.389319 ^ _1256_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0658_ (net)
                      0.248209    0.000009    2.389328 ^ _1267_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008057    0.182271    0.156104    2.545433 v _1267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0668_ (net)
                      0.182271    0.000016    2.545449 v _1268_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005631    0.315344    0.254989    2.800438 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.315344    0.000021    2.800459 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002622    0.163087    0.133059    2.933518 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.163087    0.000002    2.933520 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.933520   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296073    1.296073 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296073 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546073   clock uncertainty
                                  0.000000    1.546073   clock reconvergence pessimism
                                  0.224922    1.770995   library hold time
                                              1.770995   data required time
---------------------------------------------------------------------------------------------
                                              1.770995   data required time
                                             -2.933520   data arrival time
---------------------------------------------------------------------------------------------
                                              1.162525   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298059    1.298059 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237895    0.000000    1.298059 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012695    0.185343    0.897340    2.195399 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.185343    0.000014    2.195413 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013989    0.315815    0.238700    2.434113 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.315815    0.000012    2.434124 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007674    0.187788    0.149889    2.584013 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.187788    0.000005    2.584018 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005753    0.316456    0.226693    2.810711 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.316456    0.000023    2.810735 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002618    0.163324    0.133152    2.943886 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.163324    0.000002    2.943888 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.943888   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298059    1.298059 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237895    0.000000    1.298059 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548059   clock uncertainty
                                  0.000000    1.548059   clock reconvergence pessimism
                                  0.224856    1.772915   library hold time
                                              1.772915   data required time
---------------------------------------------------------------------------------------------
                                              1.772915   data required time
                                             -2.943888   data arrival time
---------------------------------------------------------------------------------------------
                                              1.170973   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290682    1.290682 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000    1.290682 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004387    0.111139    0.836356    2.127038 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.111139    0.000003    2.127041 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014733    0.289493    0.197400    2.324440 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.289493    0.000021    2.324461 ^ _2031_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.008617    0.130329    0.300783    2.625245 ^ _2031_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0369_ (net)
                      0.130329    0.000095    2.625340 ^ _2032_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002829    0.088305    0.256300    2.881640 ^ _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.088305    0.000004    2.881644 ^ _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.881644   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539493   clock uncertainty
                                  0.000000    1.539493   clock reconvergence pessimism
                                  0.164442    1.703934   library hold time
                                              1.703934   data required time
---------------------------------------------------------------------------------------------
                                              1.703934   data required time
                                             -2.881644   data arrival time
---------------------------------------------------------------------------------------------
                                              1.177709   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298529    1.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000    1.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012697    0.185366    0.897359    2.195888 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.185366    0.000010    2.195898 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010710    0.258856    0.205717    2.401614 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.258856    0.000029    2.401644 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007712    0.179967    0.154495    2.556138 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.179967    0.000008    2.556146 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005755    0.290190    0.278886    2.835032 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.290190    0.000023    2.835054 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002561    0.155813    0.129202    2.964256 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.155813    0.000001    2.964257 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.964257   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298564    1.298564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237922    0.000000    1.298564 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548564   clock uncertainty
                                  0.000000    1.548564   clock reconvergence pessimism
                                  0.226982    1.775545   library hold time
                                              1.775545   data required time
---------------------------------------------------------------------------------------------
                                              1.775545   data required time
                                             -2.964257   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188712   slack (MET)


Startpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295279    1.295279 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295279 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010766    0.238736    0.989765    2.285044 ^ _2317_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[30] (net)
                      0.238736    0.000022    2.285066 ^ _1413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.008155    0.207403    0.335814    2.620881 ^ _1413_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0795_ (net)
                      0.207403    0.000013    2.620893 ^ _1420_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.005141    0.147040    0.243655    2.864549 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.147040    0.000005    2.864553 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003376    0.118819    0.104762    2.969315 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.118819    0.000008    2.969323 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.969323   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295237    1.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000    1.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545237   clock uncertainty
                                  0.000000    1.545237   clock reconvergence pessimism
                                  0.235246    1.780483   library hold time
                                              1.780483   data required time
---------------------------------------------------------------------------------------------
                                              1.780483   data required time
                                             -2.969323   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188840   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298586    1.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000    1.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022803    0.429686    1.099487    2.398073 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.429686    0.000008    2.398081 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008807    0.238316    0.192584    2.590664 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.238316    0.000009    2.590673 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009195    0.349645    0.271067    2.861740 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.349645    0.000008    2.861748 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003357    0.140204    0.114678    2.976426 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.140204    0.000008    2.976435 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.976435   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298586    1.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000    1.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548586   clock uncertainty
                                  0.000000    1.548586   clock reconvergence pessimism
                                  0.231074    1.779660   library hold time
                                              1.779660   data required time
---------------------------------------------------------------------------------------------
                                              1.779660   data required time
                                             -2.976435   data arrival time
---------------------------------------------------------------------------------------------
                                              1.196775   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291478    1.291478 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291478 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015882    0.318891    1.036244    2.327722 ^ _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.318891    0.000056    2.327778 ^ _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004416    0.282345    0.520695    2.848472 ^ _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.282345    0.000003    2.848475 ^ _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002517    0.153247    0.127743    2.976218 v _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.153247    0.000001    2.976219 v _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.976219   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291478    1.291478 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291478 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541478   clock uncertainty
                                  0.000000    1.541478   clock reconvergence pessimism
                                  0.227703    1.769181   library hold time
                                              1.769181   data required time
---------------------------------------------------------------------------------------------
                                              1.769181   data required time
                                             -2.976219   data arrival time
---------------------------------------------------------------------------------------------
                                              1.207038   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295299    1.295299 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000    1.295299 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015063    0.306066    1.028811    2.324110 ^ _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.306066    0.000002    2.324113 ^ _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005610    0.316446    0.538372    2.862484 ^ _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.316446    0.000020    2.862505 ^ _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002658    0.163811    0.133606    2.996111 v _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.163811    0.000002    2.996114 v _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.996114   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295299    1.295299 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000    1.295299 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545299   clock uncertainty
                                  0.000000    1.545299   clock reconvergence pessimism
                                  0.224716    1.770016   library hold time
                                              1.770016   data required time
---------------------------------------------------------------------------------------------
                                              1.770016   data required time
                                             -2.996114   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226098   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289802    1.289802 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289802 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011174    0.171919    0.887144    2.176946 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.171919    0.000043    2.176990 v _2059_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007999    0.381321    0.265455    2.442445 ^ _2059_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0392_ (net)
                      0.381321    0.000012    2.442456 ^ _2060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010258    0.228411    0.176624    2.619080 v _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.228411    0.000030    2.619111 v _2064_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005795    0.296084    0.223960    2.843071 ^ _2064_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0397_ (net)
                      0.296084    0.000018    2.843088 ^ _2068_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002919    0.205359    0.154729    2.997818 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.205359    0.000005    2.997822 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.997822   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292564    1.292564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000    1.292564 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.542564   clock uncertainty
                                  0.000000    1.542564   clock reconvergence pessimism
                                  0.212960    1.755523   library hold time
                                              1.755523   data required time
---------------------------------------------------------------------------------------------
                                              1.755523   data required time
                                             -2.997822   data arrival time
---------------------------------------------------------------------------------------------
                                              1.242299   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.092323    0.911445    1.375092    2.673586 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.911445    0.000010    2.673596 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005432    0.293479    0.254811    2.928406 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.293479    0.000009    2.928415 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002547    0.138371    0.106891    3.035306 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.138371    0.000001    3.035307 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.035307   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548494   clock uncertainty
                                  0.000000    1.548494   clock reconvergence pessimism
                                  0.231431    1.779926   library hold time
                                              1.779926   data required time
---------------------------------------------------------------------------------------------
                                              1.779926   data required time
                                             -3.035307   data arrival time
---------------------------------------------------------------------------------------------
                                              1.255382   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294406    1.294406 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000    1.294406 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013171    0.189549    0.900529    2.194935 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.189549    0.000020    2.194955 v _1997_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015484    0.608825    0.389501    2.584456 ^ _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.608825    0.000024    2.584480 ^ _2248_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006103    0.184344    0.168329    2.752809 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.184344    0.000021    2.752829 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002779    0.271583    0.216271    2.969101 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.271583    0.000003    2.969104 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.969104   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294841    1.294841 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000    1.294841 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544841   clock uncertainty
                                  0.000000    1.544841   clock reconvergence pessimism
                                  0.160022    1.704863   library hold time
                                              1.704863   data required time
---------------------------------------------------------------------------------------------
                                              1.704863   data required time
                                             -2.969104   data arrival time
---------------------------------------------------------------------------------------------
                                              1.264241   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026452    0.473707    1.132889    2.427895 ^ _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.473707    0.000212    2.428107 ^ _2078_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.010929    0.282443    0.217749    2.645856 v _2078_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0409_ (net)
                      0.282443    0.000007    2.645864 v _2079_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005024    0.275496    0.227468    2.873332 ^ _2079_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0410_ (net)
                      0.275496    0.000011    2.873342 ^ _2082_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003645    0.169812    0.162884    3.036226 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.169812    0.000013    3.036239 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.036239   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294014    1.294014 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000    1.294014 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544014   clock uncertainty
                                  0.000000    1.544014   clock reconvergence pessimism
                                  0.223018    1.767032   library hold time
                                              1.767032   data required time
---------------------------------------------------------------------------------------------
                                              1.767032   data required time
                                             -3.036239   data arrival time
---------------------------------------------------------------------------------------------
                                              1.269207   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299732    1.299732 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237987    0.000000    1.299732 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008105    0.197319    0.965397    2.265129 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.197319    0.000009    2.265138 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014656    0.279111    0.207519    2.472656 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.279111    0.000011    2.472667 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007367    0.213102    0.220322    2.692990 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.213102    0.000007    2.692997 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.003855    0.151941    0.121349    2.814346 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.151941    0.000011    2.814357 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002764    0.102506    0.256913    3.071270 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.102506    0.000003    3.071273 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.071273   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299732    1.299732 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237987    0.000000    1.299732 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549732   clock uncertainty
                                  0.000000    1.549732   clock reconvergence pessimism
                                  0.238433    1.788166   library hold time
                                              1.788166   data required time
---------------------------------------------------------------------------------------------
                                              1.788166   data required time
                                             -3.071273   data arrival time
---------------------------------------------------------------------------------------------
                                              1.283107   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093670    0.924204    1.382543    2.680134 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.924204    0.000020    2.680154 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004996    0.287779    0.248938    2.929091 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.287779    0.000007    2.929098 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002648    0.165962    0.136868    3.065966 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.165962    0.000003    3.065969 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.065969   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547591   clock uncertainty
                                  0.000000    1.547591   clock reconvergence pessimism
                                  0.224110    1.771701   library hold time
                                              1.771701   data required time
---------------------------------------------------------------------------------------------
                                              1.771701   data required time
                                             -3.065969   data arrival time
---------------------------------------------------------------------------------------------
                                              1.294268   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290758    1.290758 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000    1.290758 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018913    0.240248    0.939006    2.229763 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.240248    0.000060    2.229823 v _2054_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010933    0.471745    0.327627    2.557450 ^ _2054_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0388_ (net)
                      0.471745    0.000017    2.557467 ^ _2055_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006357    0.188507    0.196649    2.754116 v _2055_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0389_ (net)
                      0.188507    0.000035    2.754151 v _2056_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004790    0.257625    0.219208    2.973359 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.257625    0.000005    2.973364 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002698    0.123580    0.096812    3.070176 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.123580    0.000003    3.070179 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.070179   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291003    1.291003 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000    1.291003 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541003   clock uncertainty
                                  0.000000    1.541003   clock reconvergence pessimism
                                  0.234315    1.775317   library hold time
                                              1.775317   data required time
---------------------------------------------------------------------------------------------
                                              1.775317   data required time
                                             -3.070179   data arrival time
---------------------------------------------------------------------------------------------
                                              1.294862   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091789    0.906387    1.371692    2.661441 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.906387    0.000008    2.661449 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004518    0.292652    0.293663    2.955112 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.292652    0.000003    2.955115 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003007    0.170943    0.141542    3.096657 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.170943    0.000006    3.096663 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.096663   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539749   clock uncertainty
                                  0.000000    1.539749   clock reconvergence pessimism
                                  0.222696    1.762445   library hold time
                                              1.762445   data required time
---------------------------------------------------------------------------------------------
                                              1.762445   data required time
                                             -3.096663   data arrival time
---------------------------------------------------------------------------------------------
                                              1.334218   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091381    0.902516    1.369161    2.666901 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.902516    0.000025    2.666927 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005097    0.263870    0.356948    3.023874 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.263870    0.000010    3.023884 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002715    0.124902    0.097176    3.121060 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.124902    0.000003    3.121063 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.121063   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547740   clock uncertainty
                                  0.000000    1.547740   clock reconvergence pessimism
                                  0.234060    1.781800   library hold time
                                              1.781800   data required time
---------------------------------------------------------------------------------------------
                                              1.781800   data required time
                                             -3.121063   data arrival time
---------------------------------------------------------------------------------------------
                                              1.339263   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026452    0.298295    0.985195    2.280200 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.298295    0.000202    2.280403 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013989    0.452441    0.389253    2.669656 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.452441    0.000013    2.669668 ^ _2087_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005716    0.209140    0.155781    2.825449 v _2087_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0417_ (net)
                      0.209140    0.000015    2.825465 v _2089_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002822    0.275236    0.221139    3.046604 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.275236    0.000004    3.046608 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.046608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294515    1.294515 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000    1.294515 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544515   clock uncertainty
                                  0.000000    1.544515   clock reconvergence pessimism
                                  0.159960    1.704474   library hold time
                                              1.704474   data required time
---------------------------------------------------------------------------------------------
                                              1.704474   data required time
                                             -3.046608   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342133   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093935    0.926758    1.384336    2.682535 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.926758    0.000172    2.682707 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004733    0.256290    0.355413    3.038120 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.256290    0.000004    3.038123 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002574    0.121756    0.095537    3.133660 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.121756    0.000002    3.133662 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.133662   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548199   clock uncertainty
                                  0.000000    1.548199   clock reconvergence pessimism
                                  0.234675    1.782873   library hold time
                                              1.782873   data required time
---------------------------------------------------------------------------------------------
                                              1.782873   data required time
                                             -3.133662   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350789   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089326    0.882955    1.357012    2.654527 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.882955    0.000047    2.654573 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005101    0.298751    0.299136    2.953709 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.298751    0.000009    2.953718 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002593    0.201741    0.179775    3.133493 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.201741    0.000002    3.133494 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.133494   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547514   clock uncertainty
                                  0.000000    1.547514   clock reconvergence pessimism
                                  0.213986    1.761501   library hold time
                                              1.761501   data required time
---------------------------------------------------------------------------------------------
                                              1.761501   data required time
                                             -3.133494   data arrival time
---------------------------------------------------------------------------------------------
                                              1.371994   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293393    1.293393 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000    1.293393 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022822    0.266566    0.963075    2.256467 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.266566    0.000153    2.256620 v _2072_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005501    0.170131    0.577556    2.834177 v _2072_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0404_ (net)
                      0.170131    0.000015    2.834192 v _2073_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004942    0.258698    0.217526    3.051718 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.258698    0.000007    3.051725 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002926    0.126663    0.099100    3.150825 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.126663    0.000004    3.150829 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.150829   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293340    1.293340 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293340 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543340   clock uncertainty
                                  0.000000    1.543340   clock reconvergence pessimism
                                  0.233714    1.777054   library hold time
                                              1.777054   data required time
---------------------------------------------------------------------------------------------
                                              1.777054   data required time
                                             -3.150829   data arrival time
---------------------------------------------------------------------------------------------
                                              1.373775   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287938    1.287938 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000    1.287938 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021403    0.262686    0.954516    2.242454 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.262686    0.000024    2.242478 v _2043_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.007748    0.217236    0.602895    2.845373 v _2043_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0379_ (net)
                      0.217236    0.000060    2.845433 v _2045_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003202    0.286933    0.229015    3.074448 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.286933    0.000008    3.074456 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.074456   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287919    1.287919 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000    1.287919 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537919   clock uncertainty
                                  0.000000    1.537919   clock reconvergence pessimism
                                  0.159759    1.697678   library hold time
                                              1.697678   data required time
---------------------------------------------------------------------------------------------
                                              1.697678   data required time
                                             -3.074456   data arrival time
---------------------------------------------------------------------------------------------
                                              1.376778   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091168    0.900458    1.367650    2.664369 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.900458    0.000043    2.664412 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    0.296668    0.297376    2.961788 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.296668    0.000004    2.961792 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002863    0.206682    0.182579    3.144371 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.206682    0.000004    3.144375 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.144375   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546719   clock uncertainty
                                  0.000000    1.546719   clock reconvergence pessimism
                                  0.212588    1.759307   library hold time
                                              1.759307   data required time
---------------------------------------------------------------------------------------------
                                              1.759307   data required time
                                             -3.144375   data arrival time
---------------------------------------------------------------------------------------------
                                              1.385069   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098204    0.967499    1.409662    2.705722 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.967499    0.000066    2.705788 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004796    0.254272    0.365551    3.071339 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.254272    0.000004    3.071343 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002590    0.121594    0.095629    3.166972 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.121594    0.000002    3.166973 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.166973   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546060   clock uncertainty
                                  0.000000    1.546060   clock reconvergence pessimism
                                  0.234705    1.780765   library hold time
                                              1.780765   data required time
---------------------------------------------------------------------------------------------
                                              1.780765   data required time
                                             -3.166973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.386209   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290374    1.290374 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000    1.290374 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004254    0.109934    0.835287    2.125662 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.109934    0.000000    2.125662 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.020890    0.391104    0.254208    2.379871 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.391104    0.000012    2.379882 ^ _2038_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.007109    0.361838    0.576068    2.955950 ^ _2038_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0375_ (net)
                      0.361838    0.000042    2.955992 ^ _2040_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003317    0.213405    0.199187    3.155179 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.213405    0.000008    3.155188 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.155188   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290038    1.290038 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290038 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540038   clock uncertainty
                                  0.000000    1.540038   clock reconvergence pessimism
                                  0.210682    1.750720   library hold time
                                              1.750720   data required time
---------------------------------------------------------------------------------------------
                                              1.750720   data required time
                                             -3.155188   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404468   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093543    0.923035    1.382133    2.681642 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.923035    0.000012    2.681654 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005038    0.304928    0.305404    2.987058 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.304928    0.000008    2.987066 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002655    0.202038    0.181162    3.168228 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.202038    0.000002    3.168230 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.168230   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549509   clock uncertainty
                                  0.000000    1.549509   clock reconvergence pessimism
                                  0.213904    1.763413   library hold time
                                              1.763413   data required time
---------------------------------------------------------------------------------------------
                                              1.763413   data required time
                                             -3.168230   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404817   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.096078    0.947192    1.396919    2.696118 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.947192    0.000038    2.696156 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005594    0.273528    0.377530    3.073686 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.273528    0.000014    3.073700 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002547    0.132347    0.118817    3.192516 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.132347    0.000001    3.192518 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.192518   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549199   clock uncertainty
                                  0.000000    1.549199   clock reconvergence pessimism
                                  0.232608    1.781807   library hold time
                                              1.781807   data required time
---------------------------------------------------------------------------------------------
                                              1.781807   data required time
                                             -3.192518   data arrival time
---------------------------------------------------------------------------------------------
                                              1.410710   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093546    0.923068    1.382156    2.677441 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.923068    0.000006    2.677447 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005371    0.310919    0.311046    2.988492 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.310919    0.000012    2.988504 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.201261    0.183437    3.171942 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.201261    0.000004    3.171945 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.171945   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545285   clock uncertainty
                                  0.000000    1.545285   clock reconvergence pessimism
                                  0.214121    1.759406   library hold time
                                              1.759406   data required time
---------------------------------------------------------------------------------------------
                                              1.759406   data required time
                                             -3.171945   data arrival time
---------------------------------------------------------------------------------------------
                                              1.412539   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093273    0.920470    1.380624    2.677279 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.920470    0.000008    2.677287 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005907    0.279766    0.378039    3.055326 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.279766    0.000020    3.055345 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002905    0.158018    0.131530    3.186875 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.158018    0.000004    3.186880 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.186880   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546655   clock uncertainty
                                  0.000000    1.546655   clock reconvergence pessimism
                                  0.226356    1.773012   library hold time
                                              1.773012   data required time
---------------------------------------------------------------------------------------------
                                              1.773012   data required time
                                             -3.186880   data arrival time
---------------------------------------------------------------------------------------------
                                              1.413868   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097194    0.957873    1.403739    2.701248 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.957873    0.000007    2.701254 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005192    0.314074    0.314412    3.015666 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.314074    0.000010    3.015676 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002600    0.200759    0.181546    3.197222 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.200759    0.000002    3.197223 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.197223   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547508   clock uncertainty
                                  0.000000    1.547508   clock reconvergence pessimism
                                  0.214264    1.761773   library hold time
                                              1.761773   data required time
---------------------------------------------------------------------------------------------
                                              1.761773   data required time
                                             -3.197223   data arrival time
---------------------------------------------------------------------------------------------
                                              1.435451   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098481    0.970082    1.410847    2.708100 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.970082    0.000209    2.708308 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004777    0.308731    0.309507    3.017816 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.308731    0.000004    3.017820 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.200299    0.182733    3.200553 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.200299    0.000003    3.200557 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.200557   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547253   clock uncertainty
                                  0.000000    1.547253   clock reconvergence pessimism
                                  0.214394    1.761647   library hold time
                                              1.761647   data required time
---------------------------------------------------------------------------------------------
                                              1.761647   data required time
                                             -3.200557   data arrival time
---------------------------------------------------------------------------------------------
                                              1.438910   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098335    0.968733    1.410323    2.709947 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.968733    0.000021    2.709969 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005094    0.314271    0.314717    3.024686 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.314271    0.000009    3.024694 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002514    0.198932    0.180588    3.205282 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.198932    0.000000    3.205283 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.205283   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549624   clock uncertainty
                                  0.000000    1.549624   clock reconvergence pessimism
                                  0.214783    1.764407   library hold time
                                              1.764407   data required time
---------------------------------------------------------------------------------------------
                                              1.764407   data required time
                                             -3.205283   data arrival time
---------------------------------------------------------------------------------------------
                                              1.440876   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097893    0.964539    1.407911    2.705010 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.964539    0.000008    2.705018 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005063    0.312939    0.313415    3.018433 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.312939    0.000008    3.018441 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002646    0.210307    0.181943    3.200384 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.210307    0.000002    3.200386 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.200386   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547099   clock uncertainty
                                  0.000000    1.547099   clock reconvergence pessimism
                                  0.211562    1.758661   library hold time
                                              1.758661   data required time
---------------------------------------------------------------------------------------------
                                              1.758661   data required time
                                             -3.200386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.441725   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098849    0.973616    1.413199    2.711965 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.973616    0.000010    2.711975 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005215    0.317382    0.317705    3.029680 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.317382    0.000010    3.029690 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002526    0.205429    0.181063    3.210752 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.205429    0.000001    3.210753 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.210753   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548766   clock uncertainty
                                  0.000000    1.548766   clock reconvergence pessimism
                                  0.212944    1.761710   library hold time
                                              1.761710   data required time
---------------------------------------------------------------------------------------------
                                              1.761710   data required time
                                             -3.210753   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449044   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098166    0.967093    1.409112    2.708787 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.967093    0.000004    2.708791 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005504    0.321457    0.321476    3.030267 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.321457    0.000014    3.030281 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002754    0.204325    0.184111    3.214392 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.204325    0.000003    3.214395 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.214395   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549675   clock uncertainty
                                  0.000000    1.549675   clock reconvergence pessimism
                                  0.213257    1.762932   library hold time
                                              1.762932   data required time
---------------------------------------------------------------------------------------------
                                              1.762932   data required time
                                             -3.214395   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451463   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.099353    0.978275    1.415141    2.710424 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.978275    0.000039    2.710464 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004757    0.309837    0.310639    3.021102 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.309837    0.000003    3.021106 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003385    0.215598    0.189988    3.211094 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.215598    0.000009    3.211102 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.211102   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545283   clock uncertainty
                                  0.000000    1.545283   clock reconvergence pessimism
                                  0.210064    1.755348   library hold time
                                              1.755348   data required time
---------------------------------------------------------------------------------------------
                                              1.755348   data required time
                                             -3.211102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455755   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.102265    1.005968    1.431800    2.727442 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.005968    0.000165    2.727607 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004702    0.313789    0.314664    3.042271 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.313789    0.000003    3.042274 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.207784    0.183761    3.226035 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.207784    0.000003    3.226038 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.226038   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545643   clock uncertainty
                                  0.000000    1.545643   clock reconvergence pessimism
                                  0.212275    1.757918   library hold time
                                              1.757918   data required time
---------------------------------------------------------------------------------------------
                                              1.757918   data required time
                                             -3.226038   data arrival time
---------------------------------------------------------------------------------------------
                                              1.468120   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.100251    0.986735    1.419777    2.715705 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.986735    0.000002    2.715707 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005122    0.318071    0.318499    3.034206 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.318071    0.000009    3.034215 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004024    0.227317    0.198240    3.232455 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.227317    0.000016    3.232472 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.232472   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545928   clock uncertainty
                                  0.000000    1.545928   clock reconvergence pessimism
                                  0.206749    1.752677   library hold time
                                              1.752677   data required time
---------------------------------------------------------------------------------------------
                                              1.752677   data required time
                                             -3.232472   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479794   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.103399    1.017028    1.440165    2.739219 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.017028    0.000011    2.739230 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005133    0.323799    0.324236    3.063466 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.323799    0.000009    3.063475 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002471    0.198066    0.181135    3.244610 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.198066    0.000000    3.244611 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.244611   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549054   clock uncertainty
                                  0.000000    1.549054   clock reconvergence pessimism
                                  0.215027    1.764081   library hold time
                                              1.764081   data required time
---------------------------------------------------------------------------------------------
                                              1.764081   data required time
                                             -3.244611   data arrival time
---------------------------------------------------------------------------------------------
                                              1.480530   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004459    0.070344    0.027285    4.827285 v ref_clk (in)
                                                         ref_clk (net)
                      0.070344    0.000000    4.827285 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002653    0.101136    0.232548    5.059833 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.101136    0.000003    5.059836 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.059836   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.284568    1.284568 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237439    0.000000    1.284568 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.534569   clock uncertainty
                                  0.000000    1.534569   clock reconvergence pessimism
                                  0.238695    1.773263   library hold time
                                              1.773263   data required time
---------------------------------------------------------------------------------------------
                                              1.773263   data required time
                                             -5.059836   data arrival time
---------------------------------------------------------------------------------------------
                                              3.286573   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755286    7.555285 ^ rst_n (in)
                                                         rst_n (net)
                      4.770490    0.000000    7.555285 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.555285   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291506    1.291506 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291506 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541506   clock uncertainty
                                  0.000000    1.541506   clock reconvergence pessimism
                                  0.537817    2.079323   library hold time
                                              2.079323   data required time
---------------------------------------------------------------------------------------------
                                              2.079323   data required time
                                             -7.555285   data arrival time
---------------------------------------------------------------------------------------------
                                              5.475963   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
    45    0.295027    2.849700    1.741180    6.541180 v rst_n (in)
                                                         rst_n (net)
                      2.849739    0.000000    6.541180 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003107    0.105449    0.741058    7.282238 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.105449    0.000008    7.282246 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.282246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290942    1.290942 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290942 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540942   clock uncertainty
                                  0.000000    1.540942   clock reconvergence pessimism
                                  0.237854    1.778796   library hold time
                                              1.778796   data required time
---------------------------------------------------------------------------------------------
                                              1.778796   data required time
                                             -7.282246   data arrival time
---------------------------------------------------------------------------------------------
                                              5.503450   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293453    1.293453 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000    1.293453 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.085746    0.848779    1.335274    2.628727 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      0.848792    0.001912    2.630639 v lock_detect (out)
                                              2.630639   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.630639   data arrival time
---------------------------------------------------------------------------------------------
                                              7.180639   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089326    0.882955    1.357012    2.654527 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.882960    0.001146    2.655673 v debug_dco_word[25] (out)
                                              2.655673   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.655673   data arrival time
---------------------------------------------------------------------------------------------
                                              7.205673   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091789    0.906387    1.371692    2.661441 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.906390    0.000946    2.662387 v debug_dco_word[4] (out)
                                              2.662387   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.662387   data arrival time
---------------------------------------------------------------------------------------------
                                              7.212388   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091168    0.900458    1.367650    2.664369 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.900465    0.001412    2.665781 v debug_dco_word[27] (out)
                                              2.665781   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.665781   data arrival time
---------------------------------------------------------------------------------------------
                                              7.215781   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091381    0.902516    1.369161    2.666901 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.902521    0.001122    2.668023 v debug_dco_word[23] (out)
                                              2.668023   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.668023   data arrival time
---------------------------------------------------------------------------------------------
                                              7.218023   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.092323    0.911445    1.375092    2.673586 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.911445    0.000626    2.674212 v debug_dco_word[16] (out)
                                              2.674212   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.674212   data arrival time
---------------------------------------------------------------------------------------------
                                              7.224212   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290038    1.290038 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290038 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094131    0.928518    1.384740    2.674778 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      0.928530    0.001903    2.676681 v debug_dco_word[2] (out)
                                              2.676681   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.676681   data arrival time
---------------------------------------------------------------------------------------------
                                              7.226681   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287919    1.287919 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000    1.287919 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094596    0.932997    1.387734    2.675653 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      0.933005    0.001539    2.677192 v debug_dco_word[3] (out)
                                              2.677192   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.677192   data arrival time
---------------------------------------------------------------------------------------------
                                              7.227192   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093273    0.920470    1.380624    2.677279 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.920470    0.000712    2.677991 v debug_dco_word[12] (out)
                                              2.677991   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.677991   data arrival time
---------------------------------------------------------------------------------------------
                                              7.227992   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093546    0.923068    1.382156    2.677441 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.923068    0.000778    2.678219 v debug_dco_word[10] (out)
                                              2.678219   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.678219   data arrival time
---------------------------------------------------------------------------------------------
                                              7.228219   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093670    0.924204    1.382543    2.680134 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.924209    0.001233    2.681367 v debug_dco_word[24] (out)
                                              2.681367   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.681367   data arrival time
---------------------------------------------------------------------------------------------
                                              7.231368   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    0.937219    1.390342    2.679834 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      0.937227    0.001613    2.681447 v debug_dco_word[1] (out)
                                              2.681447   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.681447   data arrival time
---------------------------------------------------------------------------------------------
                                              7.231448   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093543    0.923035    1.382133    2.681642 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.923035    0.000801    2.682443 v debug_dco_word[20] (out)
                                              2.682443   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.682443   data arrival time
---------------------------------------------------------------------------------------------
                                              7.232443   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093935    0.926758    1.384336    2.682535 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.926758    0.000921    2.683455 v debug_dco_word[15] (out)
                                              2.683455   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.683455   data arrival time
---------------------------------------------------------------------------------------------
                                              7.233455   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293340    1.293340 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293340 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.096178    0.948114    1.397290    2.690630 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      0.948120    0.001320    2.691950 v debug_dco_word[7] (out)
                                              2.691950   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.691950   data arrival time
---------------------------------------------------------------------------------------------
                                              7.241951   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294841    1.294841 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000    1.294841 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.095882    0.945154    1.394628    2.689468 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      0.945174    0.002536    2.692004 v debug_dco_word[31] (out)
                                              2.692004   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.692004   data arrival time
---------------------------------------------------------------------------------------------
                                              7.242004   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.096078    0.947192    1.396919    2.696118 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.947195    0.000977    2.697095 v debug_dco_word[19] (out)
                                              2.697095   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.697095   data arrival time
---------------------------------------------------------------------------------------------
                                              7.247096   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291003    1.291003 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000    1.291003 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097938    0.964910    1.407730    2.698733 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      0.964915    0.001196    2.699929 v debug_dco_word[5] (out)
                                              2.699929   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.699929   data arrival time
---------------------------------------------------------------------------------------------
                                              7.249929   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097194    0.957873    1.403739    2.701248 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.957873    0.000668    2.701916 v debug_dco_word[14] (out)
                                              2.701916   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.701916   data arrival time
---------------------------------------------------------------------------------------------
                                              7.251916   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294515    1.294515 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000    1.294515 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098091    0.966385    1.408746    2.703260 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      0.966388    0.001007    2.704267 v debug_dco_word[9] (out)
                                              2.704267   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.704267   data arrival time
---------------------------------------------------------------------------------------------
                                              7.254267   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097893    0.964539    1.407911    2.705010 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.964539    0.000588    2.705597 v debug_dco_word[13] (out)
                                              2.705597   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.705597   data arrival time
---------------------------------------------------------------------------------------------
                                              7.255597   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294014    1.294014 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000    1.294014 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098453    0.969868    1.411045    2.705059 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      0.969868    0.000774    2.705833 v debug_dco_word[8] (out)
                                              2.705833   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.705833   data arrival time
---------------------------------------------------------------------------------------------
                                              7.255834   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098204    0.967499    1.409662    2.705722 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.967499    0.000689    2.706411 v debug_dco_word[11] (out)
                                              2.706411   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.706411   data arrival time
---------------------------------------------------------------------------------------------
                                              7.256412   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292564    1.292564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000    1.292564 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098972    0.974782    1.413840    2.706403 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      0.974786    0.001181    2.707584 v debug_dco_word[6] (out)
                                              2.707584   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.707584   data arrival time
---------------------------------------------------------------------------------------------
                                              7.257584   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098481    0.970082    1.410847    2.708100 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.970087    0.001280    2.709379 v debug_dco_word[26] (out)
                                              2.709379   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.709379   data arrival time
---------------------------------------------------------------------------------------------
                                              7.259379   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098166    0.967093    1.409112    2.708787 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.967097    0.001102    2.709889 v debug_dco_word[22] (out)
                                              2.709889   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.709889   data arrival time
---------------------------------------------------------------------------------------------
                                              7.259889   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098335    0.968733    1.410323    2.709947 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.968733    0.000860    2.710807 v debug_dco_word[21] (out)
                                              2.710807   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.710807   data arrival time
---------------------------------------------------------------------------------------------
                                              7.260807   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.099353    0.978275    1.415141    2.710424 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.978294    0.002497    2.712922 v debug_dco_word[30] (out)
                                              2.712922   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.712922   data arrival time
---------------------------------------------------------------------------------------------
                                              7.262922   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098849    0.973616    1.413199    2.711965 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.973619    0.001009    2.712974 v debug_dco_word[17] (out)
                                              2.712974   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.712974   data arrival time
---------------------------------------------------------------------------------------------
                                              7.262974   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.100251    0.986735    1.419777    2.715705 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.986766    0.003208    2.718913 v debug_dco_word[28] (out)
                                              2.718913   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.718913   data arrival time
---------------------------------------------------------------------------------------------
                                              7.268914   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.102265    1.005968    1.431800    2.727442 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.005998    0.003158    2.730601 v debug_dco_word[29] (out)
                                              2.730601   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.730601   data arrival time
---------------------------------------------------------------------------------------------
                                              7.280601   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.103399    1.017028    1.440165    2.739219 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.017028    0.000791    2.740010 v debug_dco_word[18] (out)
                                              2.740010   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.740010   data arrival time
---------------------------------------------------------------------------------------------
                                              7.290010   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023431    0.281072    0.966893    2.253536 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.281072    0.000003    2.253539 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.074517    0.745385    0.728483    2.982022 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      0.745385    0.000467    2.982488 v debug_dco_word[0] (out)
                                              2.982488   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.982488   data arrival time
---------------------------------------------------------------------------------------------
                                              7.532489   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295237    1.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000    1.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.246553    2.385189    2.279629    3.574867 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      2.385221    0.005017    3.579883 v pll_out (out)
                                              3.579883   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.579883   data arrival time
---------------------------------------------------------------------------------------------
                                              8.129884   slack (MET)



