

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush'
================================================================
* Date:           Sat Nov  1 14:11:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  4.842 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1026|     1026|  15.390 us|  15.390 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dict_flush  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|     39|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_121_p2  |         +|   0|  0|  12|          12|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  12|          12|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|   12|         24|
    |i_fu_46               |   9|          2|   12|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   25|         50|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_46      |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush|  return value|
|dict_address0  |  out|   11|   ap_memory|                                                         dict|         array|
|dict_ce0       |  out|    1|   ap_memory|                                                         dict|         array|
|dict_we0       |  out|    1|   ap_memory|                                                         dict|         array|
|dict_d0        |  out|  432|   ap_memory|                                                         dict|         array|
|dict_address1  |  out|   11|   ap_memory|                                                         dict|         array|
|dict_ce1       |  out|    1|   ap_memory|                                                         dict|         array|
|dict_we1       |  out|    1|   ap_memory|                                                         dict|         array|
|dict_d1        |  out|  432|   ap_memory|                                                         dict|         array|
+---------------+-----+-----+------------+-------------------------------------------------------------+--------------+

