<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="clkgen" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 09 01 12:41:21.491" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="clkgen.lpc" type="lpc" modified="2016 09 01 12:41:18.000"/>
		<File name="clkgen.vhd" type="top_level_vhdl" modified="2016 09 01 12:41:18.000"/>
		<File name="clkgen_tmpl.vhd" type="template_vhdl" modified="2016 09 01 12:41:18.000"/>
  </Package>
</DiamondModule>
