Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto eb4192accd7542c79abc13e8e3620fcd --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sobel_sim_behav xil_defaultlib.sobel_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:79]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:87]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:84]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:95]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:92]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:79]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:87]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v:95]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/matrix_3r3c.v" Line 23. Module matrix_3r3c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/mem_ctrl.v" Line 23. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/rgb2gray.v" Line 23. Module rgb2gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/sobel_algo.v" Line 23. Module sobel_algo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv_comp
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package xbip_dsp48_macro_v3_0_16.xbip_dsp48_macro_v3_0_16_viv_com...
Compiling package xbip_dsp48_macro_v3_0_16.xbip_dsp48_macro_v3_0_16_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.sobel_top_blk_mem_gen_0_0
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture c_shift_ram_0_arch of entity xil_defaultlib.c_shift_ram_0 [c_shift_ram_0_default]
Compiling module xil_defaultlib.matrix_3r3c
Compiling module xil_defaultlib.sobel_top_matrix_3r3c_0_0
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.sobel_top_mem_ctrl_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_width=9)...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_16.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_16.xbip_dsp48_macro_v3_0_16_viv [\xbip_dsp48_macro_v3_0_16_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_16.xbip_dsp48_macro_v3_0_16 [\xbip_dsp48_macro_v3_0_16(c_xdev...]
Compiling architecture dsp48_macro_multip_arch of entity xil_defaultlib.dsp48_macro_multip [dsp48_macro_multip_default]
Compiling module xil_defaultlib.rgb2gray
Compiling module xil_defaultlib.sobel_top_rgb2gray_0_0
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture c_shift_ram_1_arch of entity xil_defaultlib.c_shift_ram_1 [c_shift_ram_1_default]
Compiling module xil_defaultlib.sobel_algo
Compiling module xil_defaultlib.sobel_top_sobel_algo_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.sobel_top_xlconstant_0_0
Compiling module xil_defaultlib.sobel_top
Compiling module xil_defaultlib.sobel_top_wrapper
Compiling module xil_defaultlib.sobel_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sobel_sim_behav
