v 3
file . "processeur.vhdl" "20150608095722.000" "20150608120413.691":
  entity memory256x8 at 6( 177) + 0 on 11;
  architecture rtl of memory256x8 at 20( 520) + 0 on 12;
  entity reg8bits at 96( 3159) + 0 on 13;
  architecture rtl of reg8bits at 110( 3610) + 0 on 14;
  entity processor at 130( 4068) + 0 on 15;
  architecture rtl of processor at 146( 4436) + 0 on 16;
  entity testbench at 330( 11656) + 0 on 17;
  architecture behaviorial of testbench at 337( 11755) + 0 on 18;
