Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3f60c093a43a437686766cbbfc6d61f2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_metronome_behav xil_defaultlib.tb_metronome xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port C [R:/ECE/Lab4/Lab4.srcs/sources_1/new/bcd_disp.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net clk_out is not permitted [R:/ECE/ECE2029_Final/ECE2029_Final.srcs/sources_1/new/Metronome.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
