static void T_1\r\nF_1 ( void )\r\n{\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = - 1 ;\r\nV_4 = - 1 ;\r\nV_5 = - 1 ;\r\nV_6 = - 1 ;\r\nV_7 = - 1 ;\r\nV_8 = - 1 ;\r\nV_9 = - 1 ;\r\nV_10 = 0 ;\r\nV_11 = - 1 ;\r\nV_12 = - 1 ;\r\nV_13 = 0 ;\r\nV_14 = 0xff ;\r\nV_15 = 0xff ;\r\nV_16 = - 1 ;\r\nV_17 = V_18 ;\r\nV_19 = - 1 ;\r\nV_20 = 0 ;\r\nV_21 = 0 ;\r\nV_22 = - 1 ;\r\nV_23 = - 1 ;\r\nV_24 = 0 ;\r\nV_25 = 0 ;\r\nV_26 = 0 ;\r\n#if ! F_2 ( V_27 ) && ! F_2 ( V_28 )\r\nV_29 = 0 ;\r\nV_30 = 0 ;\r\n#endif\r\n}\r\nstatic void F_3 ( unsigned int V_31 , bool V_32 )\r\n{\r\nint V_33 = 0 , V_34 = 0 ;\r\nif( V_31 == 0 ) {\r\nif( ! V_32 )\r\nF_4 ( V_35 L_1 ) ;\r\nV_8 = V_36 ;\r\nreturn;\r\n}\r\nV_31 &= 0x1dff ;\r\nwhile( V_37 [ V_33 ++ ] . V_38 [ 0 ] != 0 ) {\r\nif( ( V_37 [ V_33 - 1 ] . V_39 == V_31 ) ||\r\n( V_37 [ V_33 - 1 ] . V_40 == V_31 ) ) {\r\nif( V_21 ) {\r\nif( V_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x50 ||\r\nV_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x56 ||\r\nV_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x53 )\r\ncontinue;\r\n} else {\r\nif( V_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x5a ||\r\nV_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x5b )\r\ncontinue;\r\n}\r\nV_8 = V_33 - 1 ;\r\nV_34 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif( ( ! V_34 ) && ! V_32 )\r\nF_4 ( V_35 L_2 , V_31 ) ;\r\n}\r\nstatic void F_5 ( char * V_41 , bool V_32 )\r\n{\r\nunsigned int V_34 = 0 , V_42 = 0 , V_43 = 0 , V_44 = 0 , V_45 = 0 ;\r\nint V_33 = 0 ;\r\nchar V_46 [ 16 ] , V_47 [ 20 ] ;\r\nchar * V_48 = V_41 ;\r\nif( V_41 == NULL ) {\r\nif( ! V_32 )\r\nF_4 ( V_35 L_3 ) ;\r\nV_8 = V_36 ;\r\nreturn;\r\n}\r\nif( ! F_6 ( V_41 , V_37 [ V_49 ] . V_41 , strlen ( V_41 ) ) ) {\r\nif( ! V_32 )\r\nF_4 ( V_35 L_4 ) ;\r\nV_8 = V_36 ;\r\nreturn;\r\n}\r\nif( strlen ( V_41 ) <= 19 ) {\r\nstrcpy ( V_47 , V_41 ) ;\r\nfor( V_33 = 0 ; V_33 < strlen ( V_47 ) ; V_33 ++ ) {\r\nif( V_47 [ V_33 ] < '0' || V_47 [ V_33 ] > '9' ) V_47 [ V_33 ] = ' ' ;\r\n}\r\nif( sscanf ( V_47 , L_5 , & V_42 , & V_43 , & V_44 , & V_45 ) == 4 ) {\r\nif( ( V_45 <= 32 ) || ( V_44 > 32 ) ) {\r\nV_34 = V_45 ; V_45 = V_44 ; V_44 = V_34 ;\r\n}\r\nsprintf ( V_46 , L_6 , V_42 , V_43 , V_44 ) ;\r\nV_48 = V_46 ;\r\nV_9 = V_45 ;\r\n} else if( sscanf ( V_47 , L_7 , & V_42 , & V_43 , & V_44 ) == 3 ) {\r\nsprintf ( V_46 , L_6 , V_42 , V_43 , V_44 ) ;\r\nV_48 = V_46 ;\r\n} else {\r\nV_42 = 0 ;\r\nif( ( sscanf ( V_47 , L_8 , & V_42 , & V_43 ) == 2 ) && ( V_42 != 0 ) ) {\r\nsprintf ( V_46 , L_9 , V_42 , V_43 ) ;\r\nV_48 = V_46 ;\r\n} else {\r\nF_3 ( F_7 ( V_41 , NULL , 0 ) , V_32 ) ;\r\nreturn;\r\n}\r\n}\r\n}\r\nV_33 = 0 ; V_34 = 0 ;\r\nwhile( V_37 [ V_33 ] . V_38 [ 0 ] != 0 ) {\r\nif( ! F_6 ( V_48 , V_37 [ V_33 ++ ] . V_41 , strlen ( V_48 ) ) ) {\r\nif( V_21 ) {\r\nif( V_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x50 ||\r\nV_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x56 ||\r\nV_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x53 )\r\ncontinue;\r\n} else {\r\nif( V_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x5a ||\r\nV_37 [ V_33 - 1 ] . V_38 [ 1 ] == 0x5b )\r\ncontinue;\r\n}\r\nV_8 = V_33 - 1 ;\r\nV_34 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif( ( ! V_34 ) && ! V_32 )\r\nF_4 ( V_35 L_10 , V_48 ) ;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\n#ifdef F_9\r\nchar V_50 [ 32 ] ;\r\nint V_51 = V_52 . V_53 ;\r\nif( V_52 . V_54 != V_55 ) return;\r\nif( ( V_52 . V_56 >= 320 ) && ( V_52 . V_56 <= 2048 ) &&\r\n( V_52 . V_57 >= 200 ) && ( V_52 . V_57 <= 1536 ) &&\r\n( V_51 >= 8 ) && ( V_51 <= 32 ) ) {\r\nif( V_51 == 24 ) V_51 = 32 ;\r\nsprintf ( V_50 , L_6 , V_52 . V_56 ,\r\nV_52 . V_57 ,\r\nV_51 ) ;\r\nF_4 ( V_58\r\nL_11 ,\r\nV_50 ) ;\r\nF_5 ( V_50 , true ) ;\r\n}\r\n#endif\r\nreturn;\r\n}\r\nstatic void T_1\r\nF_10 ( const char * V_41 )\r\n{\r\nint V_33 = 0 ;\r\nif( V_41 == NULL ) return;\r\nwhile( V_59 [ V_33 ] . V_60 != - 1 ) {\r\nif( ! F_6 ( V_41 , V_59 [ V_33 ] . V_41 , strlen ( V_59 [ V_33 ] . V_41 ) ) ) {\r\nV_12 = V_59 [ V_33 ] . V_60 ;\r\nV_22 = V_59 [ V_33 ] . V_61 ;\r\nV_13 = V_59 [ V_33 ] . V_62 ;\r\nbreak;\r\n}\r\nV_33 ++ ;\r\n}\r\nV_20 = ( V_13 & V_63 ) ? 1 : 0 ;\r\nV_21 = ( V_13 & V_64 ) ? 1 : 0 ;\r\nif( V_12 < 0 )\r\nF_4 ( V_35 L_12 , V_41 ) ;\r\n}\r\nstatic void T_1\r\nF_11 ( const char * V_41 )\r\n{\r\nint V_33 = 0 ;\r\nif( V_41 == NULL )\r\nreturn;\r\nwhile( V_65 [ V_33 ] . V_60 != - 1 ) {\r\nif( ! F_6 ( V_41 , V_65 [ V_33 ] . V_41 , strlen ( V_65 [ V_33 ] . V_41 ) ) ) {\r\nV_23 = V_65 [ V_33 ] . V_60 ;\r\nbreak;\r\n}\r\nV_33 ++ ;\r\n}\r\n}\r\nstatic void T_1\r\nF_12 ( const char * V_41 )\r\n{\r\nint V_33 = 0 ;\r\nbool V_66 = false ;\r\nif( V_41 == NULL )\r\nreturn;\r\nif( ! F_6 ( V_41 , L_13 , 4 ) ) {\r\nV_17 = V_67 ;\r\nF_4 ( V_58 L_14 ) ;\r\n} else {\r\nwhile( V_68 [ V_33 ] . V_69 != 0 ) {\r\nif( ! F_6 ( V_41 , V_68 [ V_33 ] . V_70 ,\r\nstrlen ( V_68 [ V_33 ] . V_70 ) ) ) {\r\nV_17 = V_68 [ V_33 ] . V_71 ;\r\nV_66 = true ;\r\nF_4 ( V_72 L_15 ,\r\nV_68 [ V_33 ] . V_73 ,\r\nV_68 [ V_33 ] . V_74 ,\r\nV_68 [ V_33 ] . V_70 ) ;\r\nbreak;\r\n}\r\nV_33 ++ ;\r\n}\r\nif( ! V_66 ) {\r\nF_4 ( V_75 L_16 ) ;\r\nF_4 ( V_75 L_17 ) ;\r\nV_33 = 0 ;\r\nwhile( V_68 [ V_33 ] . V_69 != 0 ) {\r\nF_4 ( V_75 L_18 ,\r\nV_68 [ V_33 ] . V_70 ,\r\nV_68 [ V_33 ] . V_73 ,\r\nV_68 [ V_33 ] . V_74 ) ;\r\nV_33 ++ ;\r\n}\r\n}\r\n}\r\n}\r\nstatic void F_13 ( struct V_76 * V_77 )\r\n{\r\nunsigned char * V_78 = NULL ;\r\nunsigned char * V_79 = NULL ;\r\nbool V_80 ;\r\nT_2 V_81 = 0 ;\r\nint V_33 , V_34 ;\r\nif( V_77 -> V_82 . V_83 ) {\r\nV_78 = V_77 -> V_82 . V_84 + 0x06 ;\r\nV_79 = V_77 -> V_82 . V_84 + 0x2c ;\r\nfor( V_33 = 0 ; V_33 < 32768 ; V_33 ++ )\r\nV_81 += V_77 -> V_82 . V_84 [ V_33 ] ;\r\n}\r\nV_33 = 0 ;\r\ndo {\r\nif( ( V_68 [ V_33 ] . V_69 == V_77 -> V_85 ) &&\r\n( ( ! strlen ( V_68 [ V_33 ] . V_86 ) ) ||\r\n( V_77 -> V_82 . V_83 &&\r\n( ! strncmp ( V_68 [ V_33 ] . V_86 , V_78 ,\r\nstrlen ( V_68 [ V_33 ] . V_86 ) ) ) ) ) &&\r\n( ( ! strlen ( V_68 [ V_33 ] . V_79 ) ) ||\r\n( V_77 -> V_82 . V_83 &&\r\n( ! strncmp ( V_68 [ V_33 ] . V_79 , V_79 ,\r\nstrlen ( V_68 [ V_33 ] . V_79 ) ) ) ) ) &&\r\n( ( ! V_68 [ V_33 ] . V_87 ) ||\r\n( V_77 -> V_82 . V_83 &&\r\n( V_68 [ V_33 ] . V_87 == V_81 ) ) ) &&\r\n( V_68 [ V_33 ] . V_88 == V_77 -> V_89 ) &&\r\n( V_68 [ V_33 ] . V_90 == V_77 -> V_91 ) ) {\r\nV_80 = true ;\r\nfor( V_34 = 0 ; V_34 < 5 ; V_34 ++ ) {\r\nif( V_68 [ V_33 ] . V_92 [ V_34 ] ) {\r\nif( V_77 -> V_82 . V_83 ) {\r\nif( V_77 -> V_82 . V_84 [ V_68 [ V_33 ] . V_92 [ V_34 ] ] !=\r\nV_68 [ V_33 ] . V_93 [ V_34 ] ) {\r\nV_80 = false ;\r\n}\r\n} else\r\nV_80 = false ;\r\n}\r\n}\r\nif( V_80 ) {\r\nV_77 -> V_82 . V_94 = V_68 [ V_33 ] . V_71 ;\r\nF_4 ( V_58 L_19 ,\r\nV_68 [ V_33 ] . V_73 ,\r\nV_68 [ V_33 ] . V_74 ) ;\r\nF_4 ( V_58 L_20 ,\r\nV_68 [ V_33 ] . V_70 ) ;\r\nbreak;\r\n}\r\n}\r\nV_33 ++ ;\r\n} while( V_68 [ V_33 ] . V_69 );\r\n}\r\nstatic bool F_14 ( struct V_95 * V_96 , T_3 * V_97 )\r\n{\r\nint V_33 , V_34 , V_42 , V_43 , V_98 , V_99 ;\r\nT_2 V_100 ;\r\nif( V_97 [ 0 ] != 0x00 || V_97 [ 1 ] != 0xff ||\r\nV_97 [ 2 ] != 0xff || V_97 [ 3 ] != 0xff ||\r\nV_97 [ 4 ] != 0xff || V_97 [ 5 ] != 0xff ||\r\nV_97 [ 6 ] != 0xff || V_97 [ 7 ] != 0x00 ) {\r\nF_4 ( V_58 L_21 ) ;\r\nreturn false ;\r\n}\r\nif( V_97 [ 0x12 ] != 0x01 ) {\r\nF_4 ( V_72 L_22 ,\r\nV_97 [ 0x12 ] ) ;\r\nreturn false ;\r\n}\r\nV_96 -> V_101 = V_97 [ 0x18 ] ;\r\nif( ! ( V_97 [ 0x14 ] & 0x80 ) ) {\r\nif( ! ( V_97 [ 0x14 ] & 0x08 ) ) {\r\nF_4 ( V_72\r\nL_23 ) ;\r\n}\r\n}\r\nif( V_97 [ 0x13 ] >= 0x01 ) {\r\nV_34 = 0x36 ;\r\nfor( V_33 = 0 ; V_33 < 4 ; V_33 ++ ) {\r\nif( V_97 [ V_34 ] == 0x00 && V_97 [ V_34 + 1 ] == 0x00 &&\r\nV_97 [ V_34 + 2 ] == 0x00 && V_97 [ V_34 + 3 ] == 0xfd &&\r\nV_97 [ V_34 + 4 ] == 0x00 ) {\r\nV_96 -> V_102 = V_97 [ V_34 + 7 ] ;\r\nV_96 -> V_103 = V_97 [ V_34 + 8 ] ;\r\nV_96 -> V_104 = V_97 [ V_34 + 5 ] ;\r\nV_96 -> V_105 = V_97 [ V_34 + 6 ] ;\r\nV_96 -> V_106 = V_97 [ V_34 + 9 ] * 10 * 1000 ;\r\nV_96 -> V_107 = true ;\r\nbreak;\r\n}\r\nV_34 += 18 ;\r\n}\r\n}\r\nif( ! V_96 -> V_107 ) {\r\nV_96 -> V_102 = 65535 ; V_96 -> V_103 = 0 ;\r\nV_96 -> V_104 = 65535 ; V_96 -> V_105 = 0 ;\r\nV_96 -> V_106 = 0 ;\r\nV_100 = V_97 [ 0x23 ] | ( V_97 [ 0x24 ] << 8 ) | ( V_97 [ 0x25 ] << 16 ) ;\r\nfor( V_33 = 0 ; V_33 < 13 ; V_33 ++ ) {\r\nif( V_100 & V_108 [ V_33 ] . V_109 ) {\r\nif( V_96 -> V_102 > V_108 [ V_33 ] . V_110 ) V_96 -> V_102 = V_108 [ V_33 ] . V_110 ;\r\nif( V_96 -> V_103 < V_108 [ V_33 ] . V_110 ) V_96 -> V_103 = V_108 [ V_33 ] . V_110 + 1 ;\r\nif( V_96 -> V_104 > V_108 [ V_33 ] . V_111 ) V_96 -> V_104 = V_108 [ V_33 ] . V_111 ;\r\nif( V_96 -> V_105 < V_108 [ V_33 ] . V_111 ) V_96 -> V_105 = V_108 [ V_33 ] . V_111 ;\r\nif( V_96 -> V_106 < V_108 [ V_33 ] . V_112 ) V_96 -> V_106 = V_108 [ V_33 ] . V_112 ;\r\n}\r\n}\r\nV_99 = 0x26 ;\r\nfor( V_33 = 0 ; V_33 < 8 ; V_33 ++ ) {\r\nV_42 = ( V_97 [ V_99 ] + 31 ) * 8 ;\r\nswitch( V_97 [ V_99 + 1 ] & 0xc0 ) {\r\ncase 0xc0 : V_43 = ( V_42 * 9 ) / 16 ; break;\r\ncase 0x80 : V_43 = ( V_42 * 4 ) / 5 ; break;\r\ncase 0x40 : V_43 = ( V_42 * 3 ) / 4 ; break;\r\ndefault: V_43 = V_42 ; break;\r\n}\r\nV_98 = ( V_97 [ V_99 + 1 ] & 0x3f ) + 60 ;\r\nif( ( V_42 >= 640 ) && ( V_43 >= 480 ) ) {\r\nfor( V_34 = 0 ; V_34 < 8 ; V_34 ++ ) {\r\nif( ( V_42 == V_113 [ V_34 ] . V_114 ) &&\r\n( V_43 == V_113 [ V_34 ] . V_115 ) &&\r\n( V_98 == V_113 [ V_34 ] . V_111 ) ) {\r\nif( V_96 -> V_102 > V_113 [ V_34 ] . V_110 ) V_96 -> V_102 = V_113 [ V_34 ] . V_110 ;\r\nif( V_96 -> V_103 < V_113 [ V_34 ] . V_110 ) V_96 -> V_103 = V_113 [ V_34 ] . V_110 + 1 ;\r\nif( V_96 -> V_104 > V_108 [ V_34 ] . V_111 ) V_96 -> V_104 = V_108 [ V_34 ] . V_111 ;\r\nif( V_96 -> V_105 < V_108 [ V_34 ] . V_111 ) V_96 -> V_105 = V_108 [ V_34 ] . V_111 ;\r\nif( V_96 -> V_106 < V_108 [ V_34 ] . V_112 ) V_96 -> V_106 = V_108 [ V_34 ] . V_112 ;\r\n}\r\n}\r\n}\r\nV_99 += 2 ;\r\n}\r\nif( ( V_96 -> V_102 <= V_96 -> V_103 ) && ( V_96 -> V_104 <= V_96 -> V_105 ) ) {\r\nV_96 -> V_107 = true ;\r\n}\r\n}\r\nreturn V_96 -> V_107 ;\r\n}\r\nstatic void F_15 ( struct V_76 * V_77 ,\r\nstruct V_95 * V_96 , int V_116 )\r\n{\r\nunsigned short V_117 , V_33 , V_118 = V_116 ;\r\nunsigned char V_97 [ 256 ] ;\r\nV_96 -> V_107 = false ;\r\nif( V_116 ) {\r\nif( V_77 -> V_119 & V_120 ) V_118 = 1 ;\r\nelse if( V_77 -> V_119 & V_121 ) V_118 = 2 ;\r\nelse return;\r\n}\r\nif( ( V_77 -> V_10 ) && ( ! V_116 ) )\r\nreturn;\r\nV_117 = F_16 ( & V_77 -> V_82 , V_77 -> V_119 , V_77 -> V_122 ,\r\nV_118 , 0 , & V_97 [ 0 ] , V_77 -> V_123 ) ;\r\nif( ( ! V_117 ) || ( V_117 == 0xffff ) ) {\r\nF_4 ( V_72 L_24 , V_116 + 1 ) ;\r\nreturn;\r\n} else {\r\nF_4 ( V_72 L_25 , V_116 + 1 ) ;\r\nF_4 ( V_72 L_26 ,\r\nV_116 + 1 ,\r\n( V_117 & 0x1a ) ? L_27 : L_28 ,\r\n( V_117 & 0x02 ) ? L_29 : L_27 ,\r\n( V_117 & 0x08 ) ? L_30 : L_27 ,\r\n( V_117 & 0x10 ) ? L_31 : L_27 ) ;\r\nif( V_117 & 0x02 ) {\r\nV_33 = 3 ;\r\ndo {\r\nV_117 = F_16 ( & V_77 -> V_82 , V_77 -> V_119 , V_77 -> V_122 ,\r\nV_118 , 1 , & V_97 [ 0 ] , V_77 -> V_123 ) ;\r\n} while( ( V_117 ) && V_33 -- );\r\nif( ! V_117 ) {\r\nif( F_14 ( V_96 , & V_97 [ 0 ] ) ) {\r\nF_4 ( V_72 L_32 ,\r\nV_96 -> V_102 , V_96 -> V_103 , V_96 -> V_104 , V_96 -> V_105 ,\r\nV_96 -> V_106 / 1000 ) ;\r\n} else {\r\nF_4 ( V_72 L_33 , V_116 + 1 ) ;\r\n}\r\n} else {\r\nF_4 ( V_72 L_34 , V_116 + 1 ) ;\r\n}\r\n} else {\r\nF_4 ( V_72 L_35 ) ;\r\n}\r\n}\r\n}\r\nstatic bool\r\nF_17 ( struct V_76 * V_77 , struct V_95 * V_96 ,\r\nint V_124 , int V_125 , int V_45 )\r\n{\r\nint V_126 , V_127 ;\r\nunsigned int V_128 , V_129 ;\r\nif( ! V_96 -> V_107 )\r\nreturn true ;\r\nif( V_124 < 0 )\r\nreturn false ;\r\nswitch( V_37 [ V_124 ] . V_38 [ V_77 -> V_130 ] ) {\r\ncase 0x59 :\r\ncase 0x41 :\r\ncase 0x4f :\r\ncase 0x50 :\r\ncase 0x56 :\r\ncase 0x53 :\r\ncase 0x2f :\r\ncase 0x5d :\r\ncase 0x5e :\r\nreturn true ;\r\n#ifdef F_18\r\ncase 0x5a :\r\ncase 0x5b :\r\nif( V_77 -> V_122 == V_131 ) return true ;\r\n#endif\r\n}\r\nif( V_45 < ( V_96 -> V_104 - 1 ) )\r\nreturn false ;\r\nif( V_45 > ( V_96 -> V_105 + 1 ) )\r\nreturn false ;\r\nif( F_19 ( & V_77 -> V_82 ,\r\nV_37 [ V_124 ] . V_38 [ V_77 -> V_130 ] ,\r\n& V_126 , & V_127 , V_125 ) ) {\r\nV_128 = ( V_126 * V_127 * V_45 ) / 1000 ;\r\nif( V_128 > ( V_96 -> V_106 + 1000 ) )\r\nreturn false ;\r\nV_129 = V_128 / V_126 ;\r\nif( V_129 < ( V_96 -> V_102 - 1 ) )\r\nreturn false ;\r\nif( V_129 > ( V_96 -> V_103 + 1 ) )\r\nreturn false ;\r\n} else {\r\nreturn false ;\r\n}\r\nreturn true ;\r\n}\r\nstatic int\r\nF_20 ( struct V_76 * V_77 , int V_132 , T_2 V_119 )\r\n{\r\nT_4 V_42 = 0 , V_43 , V_133 ;\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nif( ! ( V_37 [ V_132 ] . V_135 & V_136 ) )\r\nreturn - 1 ;\r\n}\r\n#endif\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nif( ! ( V_37 [ V_132 ] . V_135 & V_137 ) )\r\nreturn - 1 ;\r\n}\r\n#endif\r\nV_133 = V_37 [ V_132 ] . V_43 ;\r\nswitch( V_119 & V_138 ) {\r\ncase V_120 :\r\nV_42 = V_77 -> V_139 ; V_43 = V_77 -> V_140 ;\r\nif( ( V_77 -> V_82 . V_94 != V_141 ) &&\r\n( V_77 -> V_82 . V_94 != V_142 ) ) {\r\nif( V_37 [ V_132 ] . V_42 > V_42 )\r\nreturn - 1 ;\r\nif( V_133 > V_43 )\r\nreturn - 1 ;\r\n}\r\nif( V_77 -> V_21 ) {\r\nif( V_37 [ V_132 ] . V_42 == 320 ) {\r\nif( V_133 == 240 ) {\r\nswitch( V_37 [ V_132 ] . V_38 [ 1 ] ) {\r\ncase 0x50 : V_132 = V_143 ; break;\r\ncase 0x56 : V_132 = V_144 ; break;\r\ncase 0x53 : return - 1 ;\r\n}\r\n}\r\n}\r\n}\r\nif( F_22 ( V_77 -> V_122 , V_119 , V_37 [ V_132 ] . V_42 ,\r\nV_37 [ V_132 ] . V_43 , 0 , V_77 -> V_21 ,\r\nV_77 -> V_82 . V_94 , V_42 , V_43 , V_77 -> V_123 ) < 0x14 ) {\r\nreturn - 1 ;\r\n}\r\nbreak;\r\ncase V_145 :\r\nif( F_23 ( V_77 -> V_122 , V_119 , V_37 [ V_132 ] . V_42 ,\r\nV_37 [ V_132 ] . V_43 , 0 , V_77 -> V_123 ) < 0x14 ) {\r\nreturn - 1 ;\r\n}\r\nbreak;\r\ncase V_121 :\r\nif( F_24 ( V_77 -> V_122 , V_119 , V_37 [ V_132 ] . V_42 ,\r\nV_37 [ V_132 ] . V_43 , 0 , V_77 -> V_123 ) < 0x14 ) {\r\nreturn - 1 ;\r\n}\r\nbreak;\r\n}\r\nreturn V_132 ;\r\n}\r\nstatic T_3\r\nF_25 ( struct V_76 * V_77 , unsigned int V_45 , int V_124 )\r\n{\r\nint V_33 = 0 ;\r\nT_4 V_42 = V_37 [ V_124 ] . V_42 ;\r\nT_4 V_43 = V_37 [ V_124 ] . V_43 ;\r\nV_77 -> V_125 = 0 ;\r\nwhile( ( V_146 [ V_33 ] . V_147 != 0 ) && ( V_146 [ V_33 ] . V_42 <= V_42 ) ) {\r\nif( ( V_146 [ V_33 ] . V_42 == V_42 ) && ( V_146 [ V_33 ] . V_43 == V_43 ) ) {\r\nif( V_146 [ V_33 ] . V_98 == V_45 ) {\r\nV_77 -> V_125 = V_146 [ V_33 ] . V_147 ;\r\nbreak;\r\n} else if( V_146 [ V_33 ] . V_98 > V_45 ) {\r\nif( ( V_146 [ V_33 ] . V_98 - V_45 ) <= 3 ) {\r\nF_26 ( L_36 ,\r\nV_45 , V_146 [ V_33 ] . V_98 ) ;\r\nV_77 -> V_125 = V_146 [ V_33 ] . V_147 ;\r\nV_77 -> V_148 = V_146 [ V_33 ] . V_98 ;\r\n} else if( ( V_146 [ V_33 ] . V_147 != 1 ) &&\r\n( ( V_45 - V_146 [ V_33 - 1 ] . V_98 ) <= 2 ) ) {\r\nF_26 ( L_37 ,\r\nV_45 , V_146 [ V_33 - 1 ] . V_98 ) ;\r\nV_77 -> V_125 = V_146 [ V_33 - 1 ] . V_147 ;\r\nV_77 -> V_148 = V_146 [ V_33 - 1 ] . V_98 ;\r\n}\r\nbreak;\r\n} else if( ( V_45 - V_146 [ V_33 ] . V_98 ) <= 2 ) {\r\nF_26 ( L_37 ,\r\nV_45 , V_146 [ V_33 ] . V_98 ) ;\r\nV_77 -> V_125 = V_146 [ V_33 ] . V_147 ;\r\nbreak;\r\n}\r\n}\r\nV_33 ++ ;\r\n}\r\nif( V_77 -> V_125 > 0 ) {\r\nreturn V_77 -> V_125 ;\r\n} else {\r\nF_4 ( V_72 L_38 ,\r\nV_45 , V_42 , V_43 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic bool\r\nF_27 ( struct V_76 * V_77 )\r\n{\r\nunsigned char V_149 ;\r\nif( ! ( V_77 -> V_123 & V_150 ) )\r\nreturn false ;\r\nV_149 = F_28 ( V_151 , 0x00 ) ;\r\nif( ( ( V_77 -> V_122 == V_134 ) && ( V_149 & 0xa0 ) == 0x20 ) ||\r\n( ( V_77 -> V_122 == V_131 ) && ( V_149 & 0x50 ) == 0x10 ) ) {\r\nreturn true ;\r\n} else {\r\nreturn false ;\r\n}\r\n}\r\nstatic bool\r\nF_29 ( struct V_76 * V_77 )\r\n{\r\nT_3 V_117 ;\r\nV_117 = F_28 ( V_152 , 0x17 ) ;\r\nif( ! ( V_117 & 0x80 ) )\r\nreturn false ;\r\nV_117 = F_28 ( V_153 , 0x1f ) ;\r\nif( V_117 & 0xc0 )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic bool\r\nF_30 ( struct V_76 * V_77 )\r\n{\r\nif( ! F_29 ( V_77 ) )\r\nreturn false ;\r\nif ( F_31 ( V_154 ) & 0x08 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\nstatic void\r\nF_32 ( struct V_76 * V_77 )\r\n{\r\nint V_155 ;\r\nif( ! F_29 ( V_77 ) )\r\nreturn;\r\nV_155 = 65536 ;\r\nwhile ( ( ! ( F_31 ( V_154 ) & 0x08 ) ) && -- V_155 ) ;\r\nV_155 = 65536 ;\r\nwhile ( ( F_31 ( V_154 ) & 0x08 ) && -- V_155 ) ;\r\n}\r\nstatic bool\r\nF_33 ( struct V_76 * V_77 )\r\n{\r\nunsigned char V_117 , V_156 ;\r\nswitch( V_77 -> V_122 ) {\r\ncase V_134 : V_156 = 0x25 ; break;\r\ncase V_131 : V_156 = 0x30 ; break;\r\ndefault: return false ;\r\n}\r\nV_117 = F_28 ( V_151 , V_156 ) ;\r\nif( V_117 & 0x02 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\nstatic bool\r\nF_34 ( struct V_76 * V_77 )\r\n{\r\nif( V_77 -> V_157 & V_138 ) {\r\nif( ! F_27 ( V_77 ) ) {\r\nreturn F_33 ( V_77 ) ;\r\n}\r\n}\r\nreturn F_30 ( V_77 ) ;\r\n}\r\nstatic T_2\r\nF_35 ( struct V_76 * V_77 , T_2 * V_158 , T_2 * V_159 )\r\n{\r\nT_3 V_147 , V_160 , V_161 , V_162 , V_163 ;\r\nT_2 V_164 = 0 ;\r\n( * V_158 ) = ( * V_159 ) = 0 ;\r\nif( ( V_77 -> V_157 & V_138 ) && ( ! ( F_27 ( V_77 ) ) ) ) {\r\nV_164 |= ( V_165 |\r\nV_166 |\r\nV_167 |\r\nV_168 |\r\nV_169 ) ;\r\nswitch( V_77 -> V_122 ) {\r\ncase V_134 : V_147 = 0x25 ; break;\r\ndefault:\r\ncase V_131 : V_147 = 0x30 ; break;\r\n}\r\nV_160 = F_28 ( V_151 , ( V_147 + 0 ) ) ;\r\nV_161 = F_28 ( V_151 , ( V_147 + 1 ) ) ;\r\nV_162 = F_28 ( V_151 , ( V_147 + 2 ) ) ;\r\nV_163 = F_28 ( V_151 , ( V_147 + 3 ) ) ;\r\nif( V_160 & 0x01 ) V_164 |= V_170 ;\r\nif( V_160 & 0x02 ) V_164 |= V_171 ;\r\nif( V_163 & 0x80 ) V_164 |= V_172 ;\r\n( * V_158 ) = V_162 | ( ( V_163 & 0x70 ) << 4 ) ;\r\n( * V_159 ) = V_161 | ( ( V_163 & 0x0f ) << 8 ) ;\r\n} else if( F_29 ( V_77 ) ) {\r\nV_164 |= ( V_165 |\r\nV_167 |\r\nV_168 |\r\nV_169 ) ;\r\nV_160 = F_31 ( V_154 ) ;\r\nif( V_160 & 0x08 ) V_164 |= V_171 ;\r\nif( V_160 & 0x01 ) V_164 |= V_170 ;\r\nV_160 = F_28 ( V_152 , 0x20 ) ;\r\nV_160 = F_28 ( V_152 , 0x1b ) ;\r\nV_161 = F_28 ( V_152 , 0x1c ) ;\r\nV_162 = F_28 ( V_152 , 0x1d ) ;\r\n( * V_158 ) = V_161 | ( ( V_162 & 0x07 ) << 8 ) ;\r\n( * V_159 ) = ( V_160 | ( ( V_162 & 0x10 ) << 4 ) ) << 3 ;\r\n}\r\nreturn V_164 ;\r\n}\r\nstatic int\r\nF_36 ( struct V_76 * V_77 , int V_173 )\r\n{\r\nT_3 V_174 , V_175 , V_176 , V_177 = 0 , V_178 , V_179 ;\r\nbool V_180 = true ;\r\nswitch( V_173 ) {\r\ncase V_181 :\r\nV_174 = 0x00 ;\r\nV_175 = 0x00 ;\r\nV_176 = 0x00 ;\r\nV_177 = 0x00 ;\r\nV_178 = 0x20 ;\r\nV_179 = 0x00 ;\r\nV_180 = true ;\r\nbreak;\r\ncase V_182 :\r\nV_174 = 0x20 ;\r\nV_175 = 0x00 ;\r\nV_176 = 0x00 ;\r\nV_177 = 0x00 ;\r\nV_178 = 0x20 ;\r\nV_179 = 0x00 ;\r\nV_180 = true ;\r\nbreak;\r\ncase V_183 :\r\nV_174 = 0x20 ;\r\nV_175 = 0x08 ;\r\nV_176 = 0x80 ;\r\nV_177 = 0x40 ;\r\nV_178 = 0x40 ;\r\nV_179 = 0x80 ;\r\nV_180 = false ;\r\nbreak;\r\ncase V_184 :\r\nV_174 = 0x20 ;\r\nV_175 = 0x08 ;\r\nV_176 = 0x40 ;\r\nV_177 = 0x40 ;\r\nV_178 = 0x80 ;\r\nV_179 = 0x40 ;\r\nV_180 = false ;\r\nbreak;\r\ncase V_185 :\r\nV_174 = 0x20 ;\r\nV_175 = 0x08 ;\r\nV_176 = 0xc0 ;\r\nV_177 = 0x40 ;\r\nV_178 = 0xc0 ;\r\nV_179 = 0xc0 ;\r\nV_180 = false ;\r\nbreak;\r\ndefault:\r\nreturn 1 ;\r\n}\r\nif( V_77 -> V_157 & V_186 ) {\r\nif( ( ! V_77 -> V_187 . V_107 ) ||\r\n( ( V_77 -> V_187 . V_107 ) &&\r\n( V_77 -> V_187 . V_101 & 0xe0 ) ) ) {\r\nif( V_77 -> V_122 == V_131 ) {\r\nF_37 ( V_152 , V_77 -> V_82 . V_188 , 0xbf , V_177 ) ;\r\n}\r\nif( ! ( F_27 ( V_77 ) ) ) {\r\nF_37 ( V_153 , 0x01 , ~ 0x20 , V_174 ) ;\r\nF_37 ( V_153 , 0x1f , 0x3f , V_176 ) ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_157 & V_120 ) {\r\nif( V_77 -> V_123 & V_189 ) {\r\nif( V_180 ) {\r\nF_38 ( & V_77 -> V_82 ) ;\r\n} else {\r\nF_39 ( & V_77 -> V_82 ) ;\r\n}\r\n} else if( V_77 -> V_122 == V_131 ) {\r\n#ifdef F_18\r\nif( V_77 -> V_123 & V_190 ) {\r\nif( V_180 ) {\r\nF_40 ( & V_77 -> V_82 ) ;\r\n} else {\r\nF_41 ( & V_77 -> V_82 ) ;\r\n}\r\n}\r\n#endif\r\n}\r\nif( ( ( V_77 -> V_122 == V_134 ) &&\r\n( V_77 -> V_123 & ( V_191 | V_192 | V_193 ) ) ) ||\r\n( ( V_77 -> V_122 == V_131 ) &&\r\n( ( V_77 -> V_123 & ( V_193 | V_190 ) ) == V_193 ) ) ) {\r\nF_37 ( V_153 , 0x11 , ~ 0x0c , V_175 ) ;\r\n}\r\nif( V_77 -> V_122 == V_134 ) {\r\nif( ( V_77 -> V_123 & V_194 ) &&\r\n( ! ( V_77 -> V_123 & V_192 ) ) ) {\r\nF_37 ( V_151 , 0x13 , 0x3f , V_179 ) ;\r\n}\r\n} else if( V_77 -> V_122 == V_131 ) {\r\nif( ( V_77 -> V_123 & V_194 ) &&\r\n( ! ( V_77 -> V_123 & V_192 ) ) ) {\r\nF_37 ( V_195 , 0x00 , 0x1f , V_178 ) ;\r\n}\r\n}\r\n} else if( V_77 -> V_157 & V_121 ) {\r\nif( V_77 -> V_123 & V_194 ) {\r\nF_37 ( V_195 , 0x00 , 0x1f , V_178 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nunsigned int\r\nF_42 ( struct V_196 * V_82 , int V_156 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_82 -> V_77 ;\r\nT_2 V_197 = 0 ;\r\nF_43 ( V_77 -> V_198 , V_156 , & V_197 ) ;\r\nreturn ( unsigned int ) V_197 ;\r\n}\r\nvoid\r\nF_44 ( struct V_196 * V_82 , int V_156 , unsigned int V_197 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_82 -> V_77 ;\r\nF_45 ( V_77 -> V_198 , V_156 , ( T_2 ) V_197 ) ;\r\n}\r\nunsigned int\r\nF_46 ( struct V_196 * V_82 , int V_156 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_82 -> V_77 ;\r\nT_2 V_197 = 0 ;\r\nif( ! V_77 -> V_199 ) return 0 ;\r\nF_43 ( V_77 -> V_199 , V_156 , & V_197 ) ;\r\nreturn ( unsigned int ) V_197 ;\r\n}\r\nvoid\r\nF_47 ( struct V_196 * V_82 , int V_156 , unsigned char V_197 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_82 -> V_77 ;\r\nF_48 ( V_77 -> V_198 , V_156 , ( T_3 ) V_197 ) ;\r\n}\r\nunsigned int\r\nF_49 ( struct V_196 * V_82 , int V_156 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_82 -> V_77 ;\r\nT_4 V_197 = 0 ;\r\nif( ! V_77 -> V_199 ) return 0 ;\r\nF_50 ( V_77 -> V_199 , V_156 , & V_197 ) ;\r\nreturn ( unsigned int ) V_197 ;\r\n}\r\nstatic int\r\nF_51 ( const struct V_200 * V_201 )\r\n{\r\nreturn ( V_201 -> V_202 == 8 ) ? 256 : 16 ;\r\n}\r\nstatic void\r\nF_52 ( struct V_76 * V_77 )\r\n{\r\nswitch( V_77 -> V_203 ) {\r\ncase 8 :\r\nV_77 -> V_204 = 0x0000 ;\r\nV_77 -> V_205 = 0x00000000 ;\r\nV_77 -> V_206 = 256 ;\r\nbreak;\r\ncase 16 :\r\nV_77 -> V_204 = 0x8000 ;\r\nV_77 -> V_205 = 0x00010000 ;\r\nV_77 -> V_206 = 16 ;\r\nbreak;\r\ncase 32 :\r\nV_77 -> V_204 = 0xC000 ;\r\nV_77 -> V_205 = 0x00020000 ;\r\nV_77 -> V_206 = 16 ;\r\nbreak;\r\ndefault:\r\nV_77 -> V_206 = 16 ;\r\nF_4 ( V_35 L_39 , V_77 -> V_203 ) ;\r\nV_77 -> V_207 = 0 ;\r\n}\r\n}\r\nstatic int\r\nF_53 ( struct V_76 * V_77 , struct V_200 * V_201 )\r\n{\r\nint V_208 = V_77 -> V_209 / ( V_201 -> V_210 * ( V_201 -> V_202 >> 3 ) ) ;\r\nif( V_208 > 32767 ) V_208 = 32767 ;\r\nreturn V_208 ;\r\n}\r\nstatic void\r\nF_54 ( struct V_76 * V_77 , struct V_200 * V_201 )\r\n{\r\nV_77 -> V_211 = V_201 -> V_210 * ( V_201 -> V_202 >> 3 ) ;\r\nV_77 -> V_212 = V_77 -> V_211 ;\r\nif( ! ( V_77 -> V_157 & V_213 ) ) {\r\nif( ( V_201 -> V_214 & V_215 ) == V_216 ) {\r\nV_77 -> V_212 <<= 1 ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_55 ( struct V_76 * V_77 )\r\n{\r\nbool V_217 = false ;\r\nunsigned short V_218 = V_77 -> V_212 >> 3 ;\r\nunsigned short V_219 = V_77 -> V_211 >> 3 ;\r\nif( F_27 ( V_77 ) ) V_217 = true ;\r\nif( ( V_77 -> V_157 & V_220 ) || ( V_217 ) ) {\r\nF_56 ( V_152 , 0x13 , ( V_218 & 0xFF ) ) ;\r\nF_37 ( V_153 , 0x0E , 0xF0 , ( V_218 >> 8 ) ) ;\r\n}\r\nif( ( V_77 -> V_157 & V_138 ) && ( ! V_217 ) ) {\r\nF_57 ( V_151 , V_77 -> V_221 , 0x01 ) ;\r\nF_56 ( V_151 , 0x07 , ( V_219 & 0xFF ) ) ;\r\nF_37 ( V_151 , 0x09 , 0xF0 , ( V_219 >> 8 ) ) ;\r\n}\r\n}\r\nstatic void\r\nF_58 ( struct V_76 * V_77 , struct V_200 * V_201 )\r\n{\r\nV_77 -> V_206 = F_51 ( V_201 ) ;\r\nswitch( V_201 -> V_202 ) {\r\ncase 8 :\r\nV_201 -> V_222 . V_223 = V_201 -> V_224 . V_223 = V_201 -> V_225 . V_223 = 0 ;\r\nV_201 -> V_222 . V_226 = V_201 -> V_224 . V_226 = V_201 -> V_225 . V_226 = 8 ;\r\nbreak;\r\ncase 16 :\r\nV_201 -> V_222 . V_223 = 11 ;\r\nV_201 -> V_222 . V_226 = 5 ;\r\nV_201 -> V_224 . V_223 = 5 ;\r\nV_201 -> V_224 . V_226 = 6 ;\r\nV_201 -> V_225 . V_223 = 0 ;\r\nV_201 -> V_225 . V_226 = 5 ;\r\nV_201 -> V_227 . V_223 = 0 ;\r\nV_201 -> V_227 . V_226 = 0 ;\r\nbreak;\r\ncase 32 :\r\nV_201 -> V_222 . V_223 = 16 ;\r\nV_201 -> V_222 . V_226 = 8 ;\r\nV_201 -> V_224 . V_223 = 8 ;\r\nV_201 -> V_224 . V_226 = 8 ;\r\nV_201 -> V_225 . V_223 = 0 ;\r\nV_201 -> V_225 . V_226 = 8 ;\r\nV_201 -> V_227 . V_223 = 24 ;\r\nV_201 -> V_227 . V_226 = 8 ;\r\nbreak;\r\n}\r\n}\r\nstatic int\r\nF_59 ( struct V_76 * V_77 , int V_228 )\r\n{\r\nunsigned short V_229 = V_77 -> V_38 ;\r\nV_229 |= 0x80 ;\r\nF_56 ( V_153 , V_230 , V_231 ) ;\r\nF_60 ( V_77 ) ;\r\nif( ! F_61 ( & V_77 -> V_82 , V_229 ) ) {\r\nF_4 ( V_35 L_40 , V_77 -> V_38 ) ;\r\nreturn - V_232 ;\r\n}\r\nF_56 ( V_153 , V_230 , V_231 ) ;\r\nF_62 ( V_77 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_63 ( struct V_200 * V_201 , int V_233 , struct V_234 * V_235 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_235 -> V_236 ;\r\nunsigned int V_126 = 0 , V_127 = 0 ;\r\nunsigned int V_237 = 0 , V_238 = 0 ;\r\nint V_239 = 0 , V_164 ;\r\nint V_240 ;\r\nT_2 V_241 ;\r\nV_126 = V_201 -> V_242 + V_201 -> V_42 + V_201 -> V_243 + V_201 -> V_244 ;\r\nV_127 = V_201 -> V_245 + V_201 -> V_246 + V_201 -> V_247 ;\r\nV_241 = V_201 -> V_241 ;\r\nif( ( V_201 -> V_214 & V_215 ) == V_248 ) {\r\nV_127 += V_201 -> V_43 ;\r\nV_127 <<= 1 ;\r\n} else if( ( V_201 -> V_214 & V_215 ) == V_249 ) {\r\nV_127 += V_201 -> V_43 ;\r\nV_127 <<= 2 ;\r\n} else if( ( V_201 -> V_214 & V_215 ) == V_216 ) {\r\nV_127 += V_201 -> V_43 ;\r\nV_127 <<= 1 ;\r\n} else V_127 += V_201 -> V_43 ;\r\nif( ! ( V_126 ) || ! ( V_127 ) ) {\r\nF_26 ( L_41 ) ;\r\nreturn - V_232 ;\r\n}\r\nif( V_241 && V_126 && V_127 ) {\r\nV_237 = 1000000000 / V_241 ;\r\nV_238 = ( V_237 * 1000 ) / V_126 ;\r\nV_77 -> V_148 = ( unsigned int ) ( V_238 * 2 / V_127 ) ;\r\n} else {\r\nV_77 -> V_148 = 60 ;\r\n}\r\nV_240 = V_77 -> V_8 ;\r\nV_77 -> V_8 = 0 ;\r\nwhile( ( V_37 [ V_77 -> V_8 ] . V_38 [ 0 ] != 0 ) &&\r\n( V_37 [ V_77 -> V_8 ] . V_42 <= V_201 -> V_42 ) ) {\r\nif( ( V_37 [ V_77 -> V_8 ] . V_42 == V_201 -> V_42 ) &&\r\n( V_37 [ V_77 -> V_8 ] . V_43 == V_201 -> V_43 ) &&\r\n( V_37 [ V_77 -> V_8 ] . V_250 == V_201 -> V_202 ) ) {\r\nV_77 -> V_38 = V_37 [ V_77 -> V_8 ] . V_38 [ V_77 -> V_130 ] ;\r\nV_239 = 1 ;\r\nbreak;\r\n}\r\nV_77 -> V_8 ++ ;\r\n}\r\nif( V_239 ) {\r\nV_77 -> V_8 = F_20 ( V_77 ,\r\nV_77 -> V_8 , V_77 -> V_157 ) ;\r\n} else {\r\nV_77 -> V_8 = - 1 ;\r\n}\r\nif( V_77 -> V_8 < 0 ) {\r\nF_4 ( V_35 L_42 , V_201 -> V_42 ,\r\nV_201 -> V_43 , V_201 -> V_202 ) ;\r\nV_77 -> V_8 = V_240 ;\r\nreturn - V_232 ;\r\n}\r\nV_77 -> V_38 = V_37 [ V_77 -> V_8 ] . V_38 [ V_77 -> V_130 ] ;\r\nif( F_25 ( V_77 , V_77 -> V_148 , V_77 -> V_8 ) == 0 ) {\r\nV_77 -> V_125 = V_37 [ V_77 -> V_8 ] . V_125 ;\r\nV_77 -> V_148 = 60 ;\r\n}\r\nif( V_233 ) {\r\nV_77 -> V_207 = 0 ;\r\n#if F_2 ( V_251 ) && F_2 ( V_252 )\r\n#ifdef F_64\r\nif( V_201 -> V_253 & V_254 ) {\r\nV_235 -> V_62 &= ~ V_251 ;\r\n} else {\r\nV_235 -> V_62 |= V_251 ;\r\n}\r\n#endif\r\nif( ! ( V_235 -> V_62 & V_251 ) ) V_77 -> V_207 = - 1 ;\r\n#else\r\nif( V_201 -> V_253 & V_254 ) V_77 -> V_207 = - 1 ;\r\n#endif\r\nif( ( V_164 = F_59 ( V_77 , 1 ) ) ) {\r\nreturn V_164 ;\r\n}\r\nV_77 -> V_203 = V_37 [ V_77 -> V_8 ] . V_250 ;\r\nV_77 -> V_255 = V_37 [ V_77 -> V_8 ] . V_42 ;\r\nV_77 -> V_256 = V_37 [ V_77 -> V_8 ] . V_43 ;\r\nF_54 ( V_77 , V_201 ) ;\r\nF_55 ( V_77 ) ;\r\nF_52 ( V_77 ) ;\r\nV_77 -> V_257 = V_77 -> V_255 ;\r\nV_77 -> V_258 = V_77 -> V_256 ;\r\nV_77 -> V_259 = V_77 -> V_203 ;\r\nV_77 -> V_260 = V_126 ;\r\nV_77 -> V_261 = V_127 ;\r\nV_77 -> V_262 = V_77 -> V_211 ;\r\nV_77 -> V_263 = V_201 -> V_241 ;\r\nV_77 -> V_264 = V_77 -> V_148 ;\r\nV_77 -> V_265 [ V_77 -> V_38 ] = V_77 -> V_148 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_65 ( struct V_76 * V_77 , unsigned int V_266 )\r\n{\r\nF_56 ( V_153 , V_230 , V_231 ) ;\r\nF_56 ( V_152 , 0x0D , V_266 & 0xFF ) ;\r\nF_56 ( V_152 , 0x0C , ( V_266 >> 8 ) & 0xFF ) ;\r\nF_56 ( V_153 , 0x0D , ( V_266 >> 16 ) & 0xFF ) ;\r\nif( V_77 -> V_122 == V_131 ) {\r\nF_37 ( V_153 , 0x37 , 0xFE , ( V_266 >> 24 ) & 0x01 ) ;\r\n}\r\n}\r\nstatic void\r\nF_66 ( struct V_76 * V_77 , unsigned int V_266 )\r\n{\r\nif( V_77 -> V_157 & V_138 ) {\r\nF_57 ( V_151 , V_77 -> V_221 , 0x01 ) ;\r\nF_56 ( V_151 , 0x06 , ( V_266 & 0xFF ) ) ;\r\nF_56 ( V_151 , 0x05 , ( ( V_266 >> 8 ) & 0xFF ) ) ;\r\nF_56 ( V_151 , 0x04 , ( ( V_266 >> 16 ) & 0xFF ) ) ;\r\nif( V_77 -> V_122 == V_131 ) {\r\nF_37 ( V_151 , 0x02 , 0x7F , ( ( V_266 >> 24 ) & 0x01 ) << 7 ) ;\r\n}\r\n}\r\n}\r\nstatic int\r\nF_67 ( struct V_76 * V_77 , struct V_234 * V_235 ,\r\nstruct V_200 * V_201 )\r\n{\r\nV_77 -> V_267 = V_201 -> V_268 * V_235 -> V_201 . V_210\r\n+ V_201 -> V_269 ;\r\nswitch ( V_235 -> V_201 . V_202 ) {\r\ncase 32 :\r\nbreak;\r\ncase 16 :\r\nV_77 -> V_267 >>= 1 ;\r\nbreak;\r\ncase 8 :\r\ndefault:\r\nV_77 -> V_267 >>= 2 ;\r\nbreak;\r\n}\r\nV_77 -> V_267 += ( V_77 -> V_270 >> 2 ) ;\r\nF_65 ( V_77 , V_77 -> V_267 ) ;\r\nF_66 ( V_77 , V_77 -> V_267 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_68 ( struct V_234 * V_235 , int V_271 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_69 ( struct V_234 * V_235 , int V_271 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_70 ( unsigned V_272 , unsigned V_222 , unsigned V_224 , unsigned V_225 ,\r\nunsigned V_227 , struct V_234 * V_235 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_235 -> V_236 ;\r\nif( V_272 >= F_51 ( & V_235 -> V_201 ) )\r\nreturn 1 ;\r\nswitch( V_235 -> V_201 . V_202 ) {\r\ncase 8 :\r\nF_71 ( V_273 , V_272 ) ;\r\nF_71 ( V_274 , ( V_222 >> 10 ) ) ;\r\nF_71 ( V_274 , ( V_224 >> 10 ) ) ;\r\nF_71 ( V_274 , ( V_225 >> 10 ) ) ;\r\nif( V_77 -> V_157 & V_138 ) {\r\nF_71 ( V_275 , V_272 ) ;\r\nF_71 ( V_276 , ( V_222 >> 8 ) ) ;\r\nF_71 ( V_276 , ( V_224 >> 8 ) ) ;\r\nF_71 ( V_276 , ( V_225 >> 8 ) ) ;\r\n}\r\nbreak;\r\ncase 16 :\r\nif ( V_272 >= 16 )\r\nbreak;\r\n( ( T_2 * ) ( V_235 -> V_277 ) ) [ V_272 ] =\r\n( V_222 & 0xf800 ) |\r\n( ( V_224 & 0xfc00 ) >> 5 ) |\r\n( ( V_225 & 0xf800 ) >> 11 ) ;\r\nbreak;\r\ncase 32 :\r\nif ( V_272 >= 16 )\r\nbreak;\r\nV_222 >>= 8 ;\r\nV_224 >>= 8 ;\r\nV_225 >>= 8 ;\r\n( ( T_2 * ) ( V_235 -> V_277 ) ) [ V_272 ] =\r\n( V_222 << 16 ) | ( V_224 << 8 ) | ( V_225 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_72 ( struct V_234 * V_235 )\r\n{\r\nint V_278 ;\r\nif( ( V_278 = F_63 ( & V_235 -> V_201 , 1 , V_235 ) ) )\r\nreturn V_278 ;\r\nF_73 ( & V_235 -> V_279 , - 1 , V_235 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_74 ( struct V_200 * V_201 , struct V_234 * V_235 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_235 -> V_236 ;\r\nunsigned int V_126 = 0 , V_127 = 0 , V_280 = 0 ;\r\nunsigned int V_237 = 0 , V_238 = 0 , V_208 ;\r\nint V_239 = 0 ;\r\nint V_148 , V_281 , V_282 ;\r\nbool V_283 = false ;\r\nT_2 V_241 ;\r\nV_126 = V_201 -> V_242 + V_201 -> V_42 + V_201 -> V_243 + V_201 -> V_244 ;\r\nV_127 = V_201 -> V_245 + V_201 -> V_246 + V_201 -> V_247 ;\r\nV_241 = V_201 -> V_241 ;\r\nif( ( V_201 -> V_214 & V_215 ) == V_248 ) {\r\nV_127 += V_201 -> V_43 ;\r\nV_127 <<= 1 ;\r\n} else if( ( V_201 -> V_214 & V_215 ) == V_249 ) {\r\nV_127 += V_201 -> V_43 ;\r\nV_127 <<= 2 ;\r\n} else if( ( V_201 -> V_214 & V_215 ) == V_216 ) {\r\nV_127 += V_201 -> V_43 ;\r\nV_127 <<= 1 ;\r\n} else\r\nV_127 += V_201 -> V_43 ;\r\nif( ! ( V_126 ) || ! ( V_127 ) ) {\r\nF_75 ( L_43 ) ;\r\n}\r\nV_281 = 0 ;\r\nwhile( ( V_37 [ V_281 ] . V_38 [ 0 ] != 0 ) &&\r\n( V_37 [ V_281 ] . V_42 <= V_201 -> V_42 ) ) {\r\nif( ( V_37 [ V_281 ] . V_42 == V_201 -> V_42 ) &&\r\n( V_37 [ V_281 ] . V_43 == V_201 -> V_43 ) &&\r\n( V_37 [ V_281 ] . V_250 == V_201 -> V_202 ) ) {\r\nif( ( V_282 = F_20 ( V_77 , V_281 ,\r\nV_77 -> V_157 ) ) > 0 ) {\r\nV_239 = 1 ;\r\nV_281 = V_282 ;\r\nbreak;\r\n}\r\n}\r\nV_281 ++ ;\r\n}\r\nif( ! V_239 ) {\r\nV_281 = 0 ;\r\nwhile( V_37 [ V_281 ] . V_38 [ 0 ] != 0 ) {\r\nif( ( V_201 -> V_42 <= V_37 [ V_281 ] . V_42 ) &&\r\n( V_201 -> V_43 <= V_37 [ V_281 ] . V_43 ) &&\r\n( V_201 -> V_202 == V_37 [ V_281 ] . V_250 ) ) {\r\nif( ( V_282 = F_20 ( V_77 , V_281 ,\r\nV_77 -> V_157 ) ) > 0 ) {\r\nV_239 = 1 ;\r\nV_281 = V_282 ;\r\nbreak;\r\n}\r\n}\r\nV_281 ++ ;\r\n}\r\nif( V_239 ) {\r\nF_4 ( V_58\r\nL_44 ,\r\nV_201 -> V_42 , V_201 -> V_43 , V_201 -> V_202 ,\r\nV_37 [ V_281 ] . V_42 ,\r\nV_37 [ V_281 ] . V_43 ,\r\nV_201 -> V_202 ) ;\r\nV_201 -> V_42 = V_37 [ V_281 ] . V_42 ;\r\nV_201 -> V_43 = V_37 [ V_281 ] . V_43 ;\r\n} else {\r\nF_4 ( V_35\r\nL_45 ,\r\nV_201 -> V_42 , V_201 -> V_43 , V_201 -> V_202 ) ;\r\nreturn - V_232 ;\r\n}\r\n}\r\nif( ( ( V_77 -> V_123 & V_193 ) ||\r\n( ( V_77 -> V_123 & V_192 ) && ( V_77 -> V_157 & V_120 ) ) ) &&\r\n( V_201 -> V_202 == 8 ) ) {\r\nV_148 = 60 ;\r\nV_283 = true ;\r\n} else if( ( V_77 -> V_260 == V_126 ) &&\r\n( V_77 -> V_261 == V_127 ) &&\r\n( V_77 -> V_263 == V_241 ) ) {\r\nV_237 = 1000000000 / V_241 ;\r\nV_238 = ( V_237 * 1000 ) / V_126 ;\r\nV_148 = ( unsigned int ) ( V_238 * 2 / V_127 ) ;\r\n} else if( ( ( V_77 -> V_260 != V_126 ) ||\r\n( V_77 -> V_261 != V_127 ) ) &&\r\n( V_77 -> V_263 == V_201 -> V_241 ) ) {\r\nif( V_77 -> V_265 [ V_37 [ V_281 ] . V_38 [ V_77 -> V_130 ] ] ) {\r\nV_148 =\r\nV_77 -> V_265 [ V_37 [ V_281 ] . V_38 [ V_77 -> V_130 ] ] ;\r\n} else if( V_77 -> V_9 != - 1 ) {\r\nV_148 = V_77 -> V_9 ;\r\n} else {\r\nV_148 = 60 ;\r\n}\r\nV_283 = true ;\r\n} else if( ( V_241 ) && ( V_126 ) && ( V_127 ) ) {\r\nV_237 = 1000000000 / V_241 ;\r\nV_238 = ( V_237 * 1000 ) / V_126 ;\r\nV_148 = ( unsigned int ) ( V_238 * 2 / V_127 ) ;\r\n} else if( V_77 -> V_264 ) {\r\nV_148 = V_77 -> V_264 ;\r\nV_283 = true ;\r\n} else {\r\nV_148 = 60 ;\r\nV_283 = true ;\r\n}\r\nV_280 = F_25 ( V_77 , V_148 , V_281 ) ;\r\nif( V_283 ) {\r\nif( ! V_280 ) V_280 = V_37 [ V_281 ] . V_125 ;\r\nV_201 -> V_241 = ( T_2 ) ( 1000000000 / F_76 ( & V_77 -> V_82 ,\r\nV_37 [ V_281 ] . V_38 [ V_77 -> V_130 ] ,\r\nV_280 ) ) ;\r\nF_77 ( & V_77 -> V_82 ,\r\nV_37 [ V_281 ] . V_38 [ V_77 -> V_130 ] ,\r\nV_280 , V_201 ) ;\r\nif( ( V_201 -> V_214 & V_215 ) == V_249 ) {\r\nV_201 -> V_241 <<= 1 ;\r\n}\r\n}\r\nif( V_77 -> V_187 . V_107 ) {\r\nif( ! F_17 ( V_77 , & V_77 -> V_187 , V_281 ,\r\nV_280 , V_148 ) ) {\r\nF_4 ( V_72\r\nL_46 ) ;\r\n}\r\n}\r\nF_58 ( V_77 , V_201 ) ;\r\nif( V_201 -> V_269 < 0 ) V_201 -> V_269 = 0 ;\r\nif( V_201 -> V_268 < 0 ) V_201 -> V_268 = 0 ;\r\nif( V_201 -> V_42 > V_201 -> V_210 )\r\nV_201 -> V_210 = V_201 -> V_42 ;\r\nif( V_77 -> V_4 ) {\r\nV_208 = F_53 ( V_77 , V_201 ) ;\r\nif( V_77 -> V_5 ) {\r\nV_201 -> V_284 = V_208 ;\r\n} else {\r\nif( V_201 -> V_284 > V_208 ) {\r\nV_201 -> V_284 = V_208 ;\r\n}\r\n}\r\nif( V_201 -> V_284 <= V_201 -> V_43 ) {\r\nV_201 -> V_284 = V_201 -> V_43 ;\r\n}\r\n} else {\r\nif( V_201 -> V_43 != V_201 -> V_284 ) {\r\nV_201 -> V_284 = V_201 -> V_43 ;\r\n}\r\nV_201 -> V_269 = 0 ;\r\nV_201 -> V_268 = 0 ;\r\n}\r\nif( V_201 -> V_269 > V_201 -> V_210 - V_201 -> V_42 ) {\r\nV_201 -> V_269 = V_201 -> V_210 - V_201 -> V_42 - 1 ;\r\n}\r\nif( V_201 -> V_268 > V_201 -> V_284 - V_201 -> V_43 ) {\r\nV_201 -> V_268 = V_201 -> V_284 - V_201 -> V_43 - 1 ;\r\n}\r\nV_201 -> V_222 . V_285 =\r\nV_201 -> V_224 . V_285 =\r\nV_201 -> V_225 . V_285 =\r\nV_201 -> V_227 . V_223 =\r\nV_201 -> V_227 . V_226 =\r\nV_201 -> V_227 . V_285 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_78 ( struct V_200 * V_201 , struct V_234 * V_235 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_235 -> V_236 ;\r\nint V_278 ;\r\nif ( V_201 -> V_214 & V_286 )\r\nreturn - V_232 ;\r\nif ( V_201 -> V_269 + V_235 -> V_201 . V_42 > V_235 -> V_201 . V_210 ||\r\nV_201 -> V_268 + V_235 -> V_201 . V_43 > V_235 -> V_201 . V_284 )\r\nreturn - V_232 ;\r\nV_278 = F_67 ( V_77 , V_235 , V_201 ) ;\r\nif ( V_278 < 0 )\r\nreturn V_278 ;\r\nV_235 -> V_201 . V_269 = V_201 -> V_269 ;\r\nV_235 -> V_201 . V_268 = V_201 -> V_268 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_79 ( int V_173 , struct V_234 * V_235 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_235 -> V_236 ;\r\nreturn F_36 ( V_77 , V_173 ) ;\r\n}\r\nstatic int F_80 ( struct V_234 * V_235 , unsigned int V_287 ,\r\nunsigned long V_288 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_235 -> V_236 ;\r\nstruct V_289 V_290 ;\r\nstruct V_291 V_292 ;\r\nT_2 V_293 = 0 ;\r\n#ifndef F_81\r\n#define F_81\r\n#endif\r\nT_2 F_81 * V_294 = ( T_2 F_81 * ) V_288 ;\r\nswitch( V_287 ) {\r\ncase V_295 :\r\nif( ! F_82 ( V_296 ) )\r\nreturn - V_297 ;\r\nif( F_83 ( & V_290 , ( void F_81 * ) V_288 , sizeof( V_290 ) ) )\r\nreturn - V_298 ;\r\nF_84 ( & V_290 ) ;\r\nif( F_85 ( ( void F_81 * ) V_288 , & V_290 , sizeof( V_290 ) ) ) {\r\nF_86 ( ( T_2 ) V_290 . V_223 ) ;\r\nreturn - V_298 ;\r\n}\r\nbreak;\r\ncase V_299 :\r\nif( ! F_82 ( V_296 ) )\r\nreturn - V_297 ;\r\nif( F_87 ( V_293 , V_294 ) )\r\nreturn - V_298 ;\r\nF_86 ( V_293 ) ;\r\nbreak;\r\ncase V_300 :\r\nmemset ( & V_292 , 0 , sizeof( struct V_291 ) ) ;\r\nV_292 . V_301 = 0 ;\r\nV_292 . V_62 = F_35 ( V_77 , & V_292 . V_158 , & V_292 . V_159 ) ;\r\nif( F_85 ( ( void F_81 * ) V_288 , & V_292 , sizeof( V_292 ) ) )\r\nreturn - V_298 ;\r\nbreak;\r\ncase V_302 :\r\nreturn F_88 ( sizeof( struct V_303 ) , V_294 ) ;\r\ncase V_304 :\r\nif( V_77 -> V_305 ++ < 10 )\r\nF_4 ( V_72\r\nL_47 ) ;\r\ncase V_306 :\r\nV_77 -> V_307 . V_308 = V_309 ;\r\nV_77 -> V_307 . V_310 = V_311 ;\r\nV_77 -> V_307 . V_312 = V_313 ;\r\nV_77 -> V_307 . V_314 = V_315 ;\r\nV_77 -> V_307 . V_316 = V_77 -> V_316 ;\r\nV_77 -> V_307 . V_317 = V_77 -> V_318 ;\r\nV_77 -> V_307 . V_319 = V_77 -> V_320 / 1024 ;\r\nV_77 -> V_307 . V_321 = V_77 -> V_321 / 1024 ;\r\nif( V_77 -> V_322 ) {\r\nV_77 -> V_307 . V_323 = V_77 -> V_38 ;\r\n} else {\r\nV_77 -> V_307 . V_323 = V_77 -> V_324 ;\r\n}\r\nV_77 -> V_307 . V_325 = V_77 -> V_326 ;\r\nV_77 -> V_307 . V_327 = V_77 -> V_328 / 1024 ;\r\nV_77 -> V_307 . V_329 = V_77 -> V_330 ;\r\nV_77 -> V_307 . V_331 = V_77 -> V_332 ;\r\nV_77 -> V_307 . V_333 = V_77 -> V_334 ;\r\nV_77 -> V_307 . V_335 = V_77 -> V_336 ;\r\nV_77 -> V_307 . V_337 = V_77 -> V_338 ;\r\nV_77 -> V_307 . V_339 = V_77 -> V_340 ;\r\nV_77 -> V_307 . V_341 = V_77 -> V_119 ;\r\nV_77 -> V_307 . V_342 = V_77 -> V_157 ;\r\nV_77 -> V_307 . V_16 = V_77 -> V_82 . V_343 ;\r\nV_77 -> V_307 . V_17 = V_77 -> V_82 . V_94 ;\r\nV_77 -> V_307 . V_344 = V_77 -> V_82 . V_345 ? 1 : 0 ;\r\nV_77 -> V_307 . V_346 = V_77 -> V_82 . V_347 ? 1 : 0 ;\r\nV_77 -> V_307 . V_348 = V_77 -> V_82 . V_349 ;\r\nV_77 -> V_307 . V_350 = V_77 -> V_82 . V_351 ;\r\nV_77 -> V_307 . V_352 = V_77 -> V_82 . V_353 ;\r\nV_77 -> V_307 . V_354 = V_77 -> V_82 . V_355 ;\r\nV_77 -> V_307 . V_356 = ( T_4 ) ( V_77 -> V_357 + 32 ) ;\r\nV_77 -> V_307 . V_358 = ( T_4 ) ( V_77 -> V_359 + 32 ) ;\r\nV_77 -> V_307 . V_360 = V_77 -> V_361 / 1024 ;\r\nV_77 -> V_307 . V_362 = V_77 -> V_270 ;\r\nV_77 -> V_307 . V_363 = V_77 -> V_364 ;\r\nV_77 -> V_307 . V_365 = V_77 -> V_366 ;\r\nV_77 -> V_307 . V_367 = V_77 -> V_123 ;\r\nV_77 -> V_307 . V_368 = V_77 -> V_368 ? 1 : 0 ;\r\nV_77 -> V_307 . V_369 = V_77 -> V_369 ? 1 : 0 ;\r\nV_77 -> V_307 . V_370 = V_77 -> V_370 ? 1 : 0 ;\r\nif( F_85 ( ( void F_81 * ) V_288 , & V_77 -> V_307 ,\r\nsizeof( V_77 -> V_307 ) ) )\r\nreturn - V_298 ;\r\nbreak;\r\ncase V_371 :\r\nif( V_77 -> V_305 ++ < 10 )\r\nF_4 ( V_72\r\nL_47 ) ;\r\ncase V_372 :\r\nif( F_34 ( V_77 ) )\r\nreturn F_88 ( ( T_2 ) 1 , V_294 ) ;\r\nelse\r\nreturn F_88 ( ( T_2 ) 0 , V_294 ) ;\r\ncase V_373 :\r\nif( V_77 -> V_305 ++ < 10 )\r\nF_4 ( V_72\r\nL_47 ) ;\r\ncase V_374 :\r\nif( V_77 -> V_5 )\r\nreturn F_88 ( ( T_2 ) 1 , V_294 ) ;\r\nelse\r\nreturn F_88 ( ( T_2 ) 0 , V_294 ) ;\r\ncase V_375 :\r\nif( V_77 -> V_305 ++ < 10 )\r\nF_4 ( V_72\r\nL_47 ) ;\r\ncase V_376 :\r\nif( F_87 ( V_293 , V_294 ) )\r\nreturn - V_298 ;\r\nV_77 -> V_5 = ( V_293 ) ? 1 : 0 ;\r\nbreak;\r\ncase V_377 :\r\nif( F_87 ( V_293 , V_294 ) )\r\nreturn - V_298 ;\r\nF_89 ( V_77 , ( ( int ) ( V_293 >> 16 ) ) - 32 ) ;\r\nF_90 ( V_77 , ( ( int ) ( V_293 & 0xffff ) ) - 32 ) ;\r\nbreak;\r\ncase V_378 :\r\nreturn F_88 ( ( T_2 ) ( ( ( V_77 -> V_357 + 32 ) << 16 ) | ( ( V_77 -> V_359 + 32 ) & 0xffff ) ) ,\r\nV_294 ) ;\r\ncase V_379 :\r\nif( F_83 ( & V_77 -> V_380 , ( void F_81 * ) V_288 ,\r\nsizeof( struct V_381 ) ) )\r\nreturn - V_298 ;\r\nF_91 ( V_77 , & V_77 -> V_380 ) ;\r\nif( F_85 ( ( void F_81 * ) V_288 , & V_77 -> V_380 ,\r\nsizeof( struct V_381 ) ) )\r\nreturn - V_298 ;\r\nbreak;\r\ncase V_382 :\r\nif( F_87 ( V_293 , V_294 ) )\r\nreturn - V_298 ;\r\nV_77 -> V_383 = ( V_293 ) ? 1 : 0 ;\r\nbreak;\r\ndefault:\r\n#ifdef F_92\r\nreturn - V_384 ;\r\n#else\r\nreturn - V_232 ;\r\n#endif\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_73 ( struct V_385 * V_279 , int V_386 , struct V_234 * V_235 )\r\n{\r\nstruct V_76 * V_77 = (struct V_76 * ) V_235 -> V_236 ;\r\nmemset ( V_279 , 0 , sizeof( struct V_385 ) ) ;\r\nF_93 ( V_279 -> V_387 , V_77 -> V_388 , sizeof( V_279 -> V_387 ) ) ;\r\nF_94 ( & V_235 -> V_389 ) ;\r\nV_279 -> V_390 = V_77 -> V_391 + V_77 -> V_270 ;\r\nV_279 -> V_392 = V_77 -> V_209 ;\r\nF_95 ( & V_235 -> V_389 ) ;\r\nV_279 -> type = V_393 ;\r\nV_279 -> V_394 = 0 ;\r\nV_279 -> V_395 = ( V_77 -> V_203 == 8 ) ? V_396 : V_397 ;\r\nV_279 -> V_398 = 1 ;\r\nV_279 -> V_399 = ( V_77 -> V_4 ) ? 1 : 0 ;\r\nV_279 -> V_400 = 0 ;\r\nV_279 -> V_401 = V_77 -> V_211 ;\r\nV_279 -> V_402 = V_77 -> V_403 ;\r\nV_279 -> V_404 = V_77 -> V_405 ;\r\nif( V_77 -> V_122 == V_134 ) {\r\nV_279 -> V_207 = V_406 ;\r\n} else if( ( V_77 -> V_85 == V_407 ) ||\r\n( V_77 -> V_85 == V_408 ) ||\r\n( V_77 -> V_85 == V_409 ) ) {\r\nV_279 -> V_207 = V_410 ;\r\n} else if( V_77 -> V_85 == V_411 ) {\r\nV_279 -> V_207 = V_412 ;\r\n} else if( V_77 -> V_85 >= V_413 ) {\r\nV_279 -> V_207 = V_414 ;\r\n} else {\r\nV_279 -> V_207 = V_415 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_416 * F_96 ( int V_417 )\r\n{\r\nstruct V_416 * V_418 = NULL ;\r\nint V_419 , V_420 , V_33 ;\r\nstatic const unsigned short V_421 [] = {\r\nV_422 ,\r\nV_423 ,\r\nV_424 ,\r\nV_425 ,\r\nV_426 ,\r\nV_427 ,\r\nV_428 ,\r\nV_429 ,\r\nV_430 ,\r\nV_431 ,\r\nV_432 ,\r\nV_433\r\n} ;\r\nswitch( V_417 ) {\r\n#ifdef F_21\r\ncase V_434 : V_420 = 0 ; V_419 = 1 ; break;\r\ncase V_435 : V_420 = 1 ; V_419 = 2 ; break;\r\n#endif\r\n#ifdef F_18\r\ncase V_436 : V_420 = 3 ; V_419 = 1 ; break;\r\ncase V_437 : V_420 = 4 ; V_419 = 3 ; break;\r\ncase V_438 : V_420 = 7 ; V_419 = 5 ; break;\r\n#endif\r\ndefault: return NULL ;\r\n}\r\nfor( V_33 = 0 ; V_33 < V_419 ; V_33 ++ ) {\r\nif( ( V_418 = F_97 ( V_439 ,\r\nV_421 [ V_420 + V_33 ] , NULL ) ) )\r\nbreak;\r\n}\r\nreturn V_418 ;\r\n}\r\nstatic int F_98 ( struct V_76 * V_77 )\r\n{\r\n#if F_2 ( F_21 ) || F_2 ( F_18 )\r\nT_3 V_156 ;\r\n#endif\r\nV_77 -> V_320 = 0 ;\r\nV_77 -> V_440 = V_77 -> V_441 = 0 ;\r\nswitch( V_77 -> V_85 ) {\r\n#ifdef F_21\r\ncase V_442 :\r\nV_156 = F_28 ( V_153 , 0x14 ) ;\r\nV_77 -> V_320 = ( ( V_156 & 0x3F ) + 1 ) << 20 ;\r\nbreak;\r\ncase V_434 :\r\ncase V_435 :\r\ncase V_443 :\r\nif( ! V_77 -> V_198 )\r\nreturn - 1 ;\r\nF_99 ( V_77 -> V_198 , 0x63 , & V_156 ) ;\r\nV_77 -> V_320 = 1 << ( ( ( V_156 & 0x70 ) >> 4 ) + 21 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_18\r\ncase V_444 :\r\ncase V_445 :\r\ncase V_446 :\r\nV_156 = F_28 ( V_153 , 0x14 ) ;\r\nV_77 -> V_320 = ( 1 << ( ( V_156 & 0xf0 ) >> 4 ) ) << 20 ;\r\nswitch( ( V_156 >> 2 ) & 0x03 ) {\r\ncase 0x01 :\r\ncase 0x03 :\r\nV_77 -> V_320 <<= 1 ;\r\nbreak;\r\ncase 0x02 :\r\nV_77 -> V_320 += ( V_77 -> V_320 / 2 ) ;\r\n}\r\nbreak;\r\ncase V_407 :\r\nV_156 = F_28 ( V_153 , 0x14 ) ;\r\nV_77 -> V_320 = ( 1 << ( ( V_156 & 0xf0 ) >> 4 ) ) << 20 ;\r\nif( V_156 & 0x0c ) V_77 -> V_320 <<= 1 ;\r\nbreak;\r\ncase V_436 :\r\ncase V_437 :\r\ncase V_447 :\r\nV_156 = F_28 ( V_153 , 0x14 ) ;\r\nV_77 -> V_320 = ( ( ( V_156 & 0x3f ) + 1 ) << 2 ) << 20 ;\r\nbreak;\r\ncase V_448 :\r\ncase V_449 :\r\nV_156 = F_28 ( V_152 , 0x79 ) ;\r\nV_77 -> V_320 = ( 1 << ( ( V_156 & 0xf0 ) >> 4 ) ) << 20 ;\r\nbreak;\r\ncase V_438 :\r\ncase V_408 :\r\ncase V_409 :\r\nV_156 = F_28 ( V_152 , 0x79 ) ;\r\nV_156 = ( V_156 & 0xf0 ) >> 4 ;\r\nif( V_156 ) {\r\nV_77 -> V_320 = ( 1 << V_156 ) << 20 ;\r\nV_77 -> V_440 = V_77 -> V_320 ;\r\n}\r\nV_156 = F_28 ( V_152 , 0x78 ) ;\r\nV_156 &= 0x30 ;\r\nif( V_156 ) {\r\nif( V_156 == 0x10 ) {\r\nV_77 -> V_441 = ( 32 << 20 ) ;\r\n} else {\r\nV_77 -> V_441 = ( 64 << 20 ) ;\r\n}\r\nV_77 -> V_320 += V_77 -> V_441 ;\r\n}\r\nbreak;\r\ncase V_450 :\r\ncase V_411 :\r\ncase V_413 :\r\nV_156 = F_28 ( V_153 , 0x14 ) ;\r\nV_77 -> V_320 = ( 1 << ( ( V_156 & 0xf0 ) >> 4 ) ) << 20 ;\r\nif( V_77 -> V_85 != V_411 ) {\r\nV_156 = ( V_156 & 0x0c ) >> 2 ;\r\nif( V_77 -> V_451 == 2 ) {\r\nif( V_156 & 0x01 ) V_156 = 0x02 ;\r\nelse V_156 = 0x00 ;\r\n}\r\nif( V_156 == 0x02 ) V_77 -> V_320 <<= 1 ;\r\nelse if( V_156 == 0x03 ) V_77 -> V_320 <<= 2 ;\r\n}\r\nbreak;\r\n#endif\r\ndefault:\r\nreturn - 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_100 ( struct V_76 * V_77 )\r\n{\r\nT_3 V_452 , V_117 ;\r\nif( V_77 -> V_85 == V_411 ) {\r\nV_77 -> V_10 = 0 ;\r\nreturn;\r\n}\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nV_117 = F_28 ( V_153 , 0x17 ) ;\r\nif( ( V_117 & 0x0F ) && ( V_77 -> V_85 != V_442 ) ) {\r\nif( ! ( V_77 -> V_119 & ( V_453 | V_454 | V_455 | V_456 ) ) ) {\r\nV_117 = F_28 ( V_153 , 0x16 ) ;\r\nif( V_117 & 0x20 )\r\nV_77 -> V_119 |= V_453 ;\r\nelse\r\nV_77 -> V_119 |= V_454 ;\r\n}\r\n}\r\n}\r\n#endif\r\nV_452 = F_28 ( V_152 , 0x32 ) ;\r\nif( V_452 & V_457 ) {\r\nV_77 -> V_10 = 0 ;\r\n} else {\r\nV_77 -> V_10 = ( V_452 & 0xDF ) ? 1 : 0 ;\r\n}\r\nV_77 -> V_119 &= ~ ( V_145 | V_120 | V_121 ) ;\r\nif( V_452 & V_458 ) V_77 -> V_119 |= V_145 ;\r\nif( V_452 & V_459 ) V_77 -> V_119 |= V_120 ;\r\nif( V_452 & V_460 ) V_77 -> V_119 |= V_121 ;\r\nif( V_77 -> V_85 != V_436 ) {\r\nV_77 -> V_20 = V_77 -> V_21 = 0 ;\r\n}\r\nif( V_77 -> V_22 != - 1 ) {\r\nif( ( V_77 -> V_122 != V_131 ) ||\r\n( ! ( V_77 -> V_123 & V_461 ) ) ) {\r\nif( V_77 -> V_22 & V_462 ) {\r\nV_77 -> V_22 = - 1 ;\r\nF_4 ( V_35 L_48 ) ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_22 != - 1 ) {\r\nif( ( V_77 -> V_122 != V_131 ) ||\r\n( ! ( V_77 -> V_123 & V_463 ) ) ) {\r\nif( V_77 -> V_22 & V_464 ) {\r\nV_77 -> V_22 = - 1 ;\r\nF_4 ( V_35 L_49 ) ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_23 != - 1 ) {\r\nif( ( ! ( V_77 -> V_123 & V_465 ) ) &&\r\n( ! ( ( V_77 -> V_122 == V_131 ) &&\r\n( V_77 -> V_123 & V_190 ) ) ) ) {\r\nif( V_77 -> V_23 & ( V_455 | V_456 | V_466 ) ) {\r\nV_77 -> V_23 = - 1 ;\r\nF_4 ( V_35 L_50 ) ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_22 != - 1 ) {\r\nV_77 -> V_119 |= V_77 -> V_22 ;\r\n} else {\r\nif( V_452 & V_467 ) V_77 -> V_119 |= ( V_462 | V_468 ) ;\r\nelse if( V_452 & V_469 ) V_77 -> V_119 |= V_464 ;\r\nelse if( V_452 & V_470 ) V_77 -> V_119 |= V_471 ;\r\nelse {\r\nif( V_452 & V_472 ) V_77 -> V_119 |= V_473 ;\r\nif( V_452 & V_474 ) V_77 -> V_119 |= V_475 ;\r\n}\r\n}\r\nif( ! ( V_77 -> V_119 & ( V_462 | V_464 ) ) ) {\r\nif( V_77 -> V_23 != - 1 ) {\r\nV_77 -> V_119 &= ~ ( V_454 | V_453 | V_455 | V_456 | V_466 ) ;\r\nV_77 -> V_119 |= V_77 -> V_23 ;\r\n}\r\nif( V_77 -> V_119 & V_471 ) {\r\nV_77 -> V_119 &= ~ ( V_454 | V_455 | V_456 | V_466 ) ;\r\nV_77 -> V_119 |= V_453 ;\r\n}\r\nif( ! ( V_77 -> V_119 & ( V_453 | V_454 | V_455 | V_456 | V_466 ) ) ) {\r\nif( V_77 -> V_122 == V_134 ) {\r\nV_117 = F_28 ( V_153 , 0x38 ) ;\r\nif( V_117 & 0x01 ) V_77 -> V_119 |= V_453 ;\r\nelse V_77 -> V_119 |= V_454 ;\r\n} else if( ( V_77 -> V_85 <= V_445 ) || ( V_77 -> V_85 >= V_407 ) ) {\r\nV_117 = F_28 ( V_153 , 0x38 ) ;\r\nif( V_117 & 0x01 ) V_77 -> V_119 |= V_453 ;\r\nelse V_77 -> V_119 |= V_454 ;\r\n} else {\r\nV_117 = F_28 ( V_152 , 0x79 ) ;\r\nif( V_117 & 0x20 ) V_77 -> V_119 |= V_453 ;\r\nelse V_77 -> V_119 |= V_454 ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_11 != - 1 ) {\r\nV_77 -> V_10 = ( V_77 -> V_11 ) ? 0 : 1 ;\r\n}\r\n}\r\nstatic bool F_101 ( struct V_76 * V_77 )\r\n{\r\nunsigned short V_476 ;\r\nint V_301 = 48 ;\r\nV_476 = F_102 ( & V_77 -> V_82 ) ;\r\ndo {\r\nif( V_476 != F_102 ( & V_77 -> V_82 ) ) break;\r\n} while( V_301 -- );\r\nreturn ( V_301 != - 1 ) ;\r\n}\r\nstatic void F_103 ( struct V_76 * V_77 )\r\n{\r\nbool V_477 = false ;\r\nT_3 V_478 , V_479 ;\r\n#ifdef F_18\r\nT_3 V_177 = 0 ;\r\n#endif\r\nT_4 V_117 = 0xffff ;\r\nint V_33 ;\r\nV_478 = F_28 ( V_153 , 0x1F ) ;\r\nF_57 ( V_153 , 0x1F , 0x04 ) ;\r\nF_104 ( V_153 , 0x1F , 0x3F ) ;\r\nif( V_478 & 0xc0 ) V_477 = true ;\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nV_177 = F_28 ( V_152 , V_77 -> V_82 . V_188 ) ;\r\nV_177 &= 0x40 ;\r\nF_104 ( V_152 , V_77 -> V_82 . V_188 , 0xBF ) ;\r\n}\r\n#endif\r\nV_479 = F_28 ( V_152 , 0x17 ) ;\r\nV_479 &= 0x80 ;\r\nif( ! V_479 ) {\r\nF_57 ( V_152 , 0x17 , 0x80 ) ;\r\nV_477 = true ;\r\nF_56 ( V_153 , 0x00 , 0x01 ) ;\r\nF_56 ( V_153 , 0x00 , 0x03 ) ;\r\n}\r\nif( V_477 ) {\r\nfor( V_33 = 0 ; V_33 < 10 ; V_33 ++ ) F_32 ( V_77 ) ;\r\n}\r\n#ifdef F_18\r\nif( V_77 -> V_85 >= V_407 ) {\r\nF_104 ( V_152 , 0x32 , ~ 0x20 ) ;\r\nif( V_77 -> V_85 >= V_450 ) {\r\nF_56 ( V_152 , 0x57 , 0x4a ) ;\r\n} else {\r\nF_56 ( V_152 , 0x57 , 0x5f ) ;\r\n}\r\nF_57 ( V_152 , 0x53 , 0x02 ) ;\r\nwhile ( ( F_31 ( V_154 ) ) & 0x01 ) break;\r\nwhile ( ! ( ( F_31 ( V_154 ) ) & 0x01 ) ) break;\r\nif ( ( F_31 ( V_480 ) ) & 0x10 ) V_117 = 1 ;\r\nF_104 ( V_152 , 0x53 , 0xfd ) ;\r\nF_104 ( V_152 , 0x57 , 0x00 ) ;\r\n}\r\n#endif\r\nif( V_117 == 0xffff ) {\r\nV_33 = 3 ;\r\ndo {\r\nV_117 = F_16 ( & V_77 -> V_82 , V_77 -> V_119 ,\r\nV_77 -> V_122 , 0 , 0 , NULL , V_77 -> V_123 ) ;\r\n} while( ( ( V_117 == 0 ) || ( V_117 == 0xffff ) ) && V_33 -- );\r\nif( ( V_117 == 0 ) || ( V_117 == 0xffff ) ) {\r\nif( F_101 ( V_77 ) ) V_117 = 1 ;\r\n}\r\n}\r\nif( ( V_117 ) && ( V_117 != 0xffff ) ) {\r\nF_57 ( V_152 , 0x32 , 0x20 ) ;\r\n}\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nF_37 ( V_152 , V_77 -> V_82 . V_188 , 0xBF , V_177 ) ;\r\n}\r\n#endif\r\nF_37 ( V_152 , 0x17 , 0x7F , V_479 ) ;\r\nF_56 ( V_153 , 0x1F , V_478 ) ;\r\n}\r\nstatic void F_105 ( struct V_76 * V_77 )\r\n{\r\nunsigned char V_97 [ 256 ] ;\r\nunsigned short V_117 , V_118 , V_33 ;\r\nT_3 V_156 , V_481 = 0 , V_482 = 0 ;\r\nT_4 V_42 , V_43 ;\r\nV_77 -> V_82 . V_483 = false ;\r\nif( ! ( V_77 -> V_123 & V_484 ) )\r\nreturn;\r\nif( V_77 -> V_123 & V_192 )\r\nreturn;\r\nV_156 = F_28 ( V_152 , 0x32 ) ;\r\nif( V_156 & 0x08 )\r\nreturn;\r\nV_118 = 1 ;\r\nif( V_77 -> V_82 . V_485 )\r\nV_118 = 0 ;\r\nV_117 = F_16 ( & V_77 -> V_82 , V_77 -> V_119 , V_77 -> V_122 ,\r\nV_118 , 0 , & V_97 [ 0 ] , V_77 -> V_123 ) ;\r\nif( ( ! V_117 ) || ( V_117 == 0xffff ) || ( ! ( V_117 & 0x02 ) ) )\r\nreturn;\r\nV_33 = 3 ;\r\ndo {\r\nV_117 = F_16 ( & V_77 -> V_82 , V_77 -> V_119 ,\r\nV_77 -> V_122 , V_118 , 1 ,\r\n& V_97 [ 0 ] , V_77 -> V_123 ) ;\r\n} while( ( V_117 ) && V_33 -- );\r\nif( V_117 )\r\nreturn;\r\nif( ! ( V_97 [ 0x14 ] & 0x80 ) )\r\nreturn;\r\nif( ! ( V_97 [ 0x18 ] & 0x02 ) )\r\nreturn;\r\nV_42 = V_97 [ 0x38 ] | ( ( V_97 [ 0x3a ] & 0xf0 ) << 4 ) ;\r\nV_43 = V_97 [ 0x3b ] | ( ( V_97 [ 0x3d ] & 0xf0 ) << 4 ) ;\r\nswitch( V_42 ) {\r\ncase 1024 :\r\nif( V_43 == 768 )\r\nV_482 = 0x02 ;\r\nbreak;\r\ncase 1280 :\r\nif( V_43 == 1024 )\r\nV_482 = 0x03 ;\r\nbreak;\r\ncase 1600 :\r\nif( ( V_43 == 1200 ) && ( V_77 -> V_123 & V_486 ) )\r\nV_482 = 0x0b ;\r\nbreak;\r\n}\r\nif( ! V_482 )\r\nreturn;\r\nif( V_97 [ 0x23 ] )\r\nV_481 |= 0x10 ;\r\nif( ( V_97 [ 0x47 ] & 0x18 ) == 0x18 )\r\nV_481 |= ( ( ( ( V_97 [ 0x47 ] & 0x06 ) ^ 0x06 ) << 5 ) | 0x20 ) ;\r\nelse\r\nV_481 |= 0xc0 ;\r\nF_56 ( V_152 , 0x36 , V_482 ) ;\r\nV_481 &= 0xf1 ;\r\nF_37 ( V_152 , 0x37 , 0x0c , V_481 ) ;\r\nF_57 ( V_152 , 0x32 , 0x08 ) ;\r\nV_77 -> V_82 . V_483 = true ;\r\n}\r\nstatic int F_106 ( struct V_76 * V_77 , T_4 type , T_4 V_487 )\r\n{\r\nint V_117 , V_488 , V_489 , V_33 , V_34 ;\r\nfor( V_34 = 0 ; V_34 < 10 ; V_34 ++ ) {\r\nV_489 = 0 ;\r\nfor( V_33 = 0 ; V_33 < 3 ; V_33 ++ ) {\r\nV_488 = V_487 ;\r\nF_56 ( V_490 , 0x11 , ( type & 0x00ff ) ) ;\r\nV_117 = ( type >> 8 ) | ( V_488 & 0x00ff ) ;\r\nF_37 ( V_490 , 0x10 , 0xe0 , V_117 ) ;\r\nF_107 ( & V_77 -> V_82 , 0x1500 ) ;\r\nV_488 >>= 8 ;\r\nV_488 &= 0x7f ;\r\nV_117 = F_28 ( V_490 , 0x03 ) ;\r\nV_117 ^= 0x0e ;\r\nV_117 &= V_488 ;\r\nif( V_117 == V_488 ) V_489 ++ ;\r\n#if 1\r\nF_56 ( V_490 , 0x11 , 0x00 ) ;\r\nF_104 ( V_490 , 0x10 , 0xe0 ) ;\r\nF_107 ( & V_77 -> V_82 , 0x1000 ) ;\r\n#endif\r\n}\r\nif( ( V_489 == 0 ) || ( V_489 >= 2 ) ) break;\r\n}\r\nreturn V_489 ;\r\n}\r\nstatic void F_108 ( struct V_76 * V_77 )\r\n{\r\nT_3 V_491 , V_492 , V_493 , V_494 , V_495 = 0 ;\r\nT_4 V_496 = 0 , V_497 = 0 ;\r\nT_4 V_498 = 0 , V_499 = 0 ;\r\nT_4 V_500 = 0 , V_501 = 0 ;\r\nint V_502 , V_489 ;\r\nchar V_503 [] = L_51 ;\r\nchar V_504 [] = L_52 ;\r\nif( V_77 -> V_123 & V_191 ) {\r\nV_496 = 0x00b9 ; V_498 = 0x00b3 ; V_500 = 0x00d1 ;\r\nV_502 = F_28 ( V_490 , 0x01 ) ;\r\nif( V_502 & 0x04 ) {\r\nV_496 = 0x00dd ; V_498 = 0x00ee ; V_500 = 0x00fd ;\r\n}\r\n} else if( V_77 -> V_123 & ( V_505 | V_506 ) ) {\r\nV_496 = 0x016b ; V_498 = 0x0174 ; V_500 = 0x0190 ;\r\n} else if( V_77 -> V_123 & ( V_507 | V_508 ) ) {\r\nV_496 = 0x0200 ; V_498 = 0x0100 ;\r\n} else if( V_77 -> V_123 & ( V_509 | V_510 | V_511 | V_512 ) ) {\r\nV_496 = 0x016b ; V_498 = 0x0110 ; V_500 = 0x0190 ;\r\n} else\r\nreturn;\r\nV_501 = 0x0e08 ; V_497 = 0x0404 ; V_499 = 0x0804 ;\r\nif( V_77 -> V_119 & ( V_507 | V_508 | V_510 | V_512 ) ) {\r\nV_497 = 0x0408 ; V_499 = 0x0808 ;\r\n}\r\nV_495 = 2 ;\r\nif( V_77 -> V_513 ) {\r\nV_495 = V_77 -> V_514 [ 0x58 ] & 0x03 ;\r\n} else if( V_77 -> V_515 ) {\r\nif( V_77 -> V_514 [ 0x5d ] & 0x04 ) V_495 |= 0x01 ;\r\n} else if( V_77 -> V_122 == V_134 ) {\r\nif( V_77 -> V_514 ) {\r\nV_495 = V_77 -> V_514 [ 0xfe ] & 0x03 ;\r\n}\r\n}\r\nif( V_77 -> V_85 == V_442 ) {\r\nV_502 = F_28 ( V_153 , 0x3b ) ;\r\nif( ! ( V_502 & 0x01 ) ) V_500 = V_501 = 0 ;\r\n}\r\nif( ! ( V_77 -> V_123 & V_516 ) ) {\r\nV_500 = V_501 = 0 ;\r\n}\r\nV_494 = F_28 ( V_153 , 0x1e ) ;\r\nF_57 ( V_153 , 0x1e , 0x20 ) ;\r\nV_491 = F_28 ( V_490 , 0x0d ) ;\r\nif( V_77 -> V_123 & V_486 ) {\r\nF_37 ( V_490 , 0x0d , ~ 0x07 , 0x01 ) ;\r\n} else {\r\nF_57 ( V_490 , 0x0d , 0x04 ) ;\r\n}\r\nF_107 ( & V_77 -> V_82 , 0x2000 ) ;\r\nV_492 = F_28 ( V_195 , 0x00 ) ;\r\nF_56 ( V_195 , 0x00 , ( ( V_492 | 0x1c ) & 0xfc ) ) ;\r\nV_493 = F_28 ( V_195 , 0x4d ) ;\r\nif( V_77 -> V_123 & V_461 ) {\r\nF_56 ( V_195 , 0x4d , ( V_493 & ~ 0x10 ) ) ;\r\n}\r\nif( ! ( V_77 -> V_123 & V_517 ) ) {\r\nF_106 ( V_77 , 0 , 0 ) ;\r\n}\r\nF_104 ( V_152 , 0x32 , ~ 0x14 ) ;\r\nif( V_501 || V_500 ) {\r\nif( F_106 ( V_77 , V_500 , V_501 ) ) {\r\nif( V_495 & 0x01 ) {\r\nF_4 ( V_72 L_53 , V_503 , V_504 ) ;\r\nF_57 ( V_152 , 0x32 , 0x04 ) ;\r\n} else {\r\nF_4 ( V_72 L_54 , V_503 ) ;\r\nF_57 ( V_152 , 0x32 , 0x10 ) ;\r\n}\r\n}\r\n}\r\nF_104 ( V_152 , 0x32 , 0x3f ) ;\r\nif( V_77 -> V_123 & V_517 ) {\r\nF_57 ( V_490 , 0x0d , 0x04 ) ;\r\n}\r\nif( ( V_77 -> V_122 == V_131 ) && ( V_77 -> V_123 & V_461 ) ) {\r\nF_56 ( V_195 , 0x4d , ( V_493 | 0x10 ) ) ;\r\nF_107 ( & V_77 -> V_82 , 0x2000 ) ;\r\nif( ( V_489 = F_106 ( V_77 , V_496 , 0x0604 ) ) ) {\r\nif( ( V_489 = F_106 ( V_77 , V_498 , 0x0804 ) ) ) {\r\nF_4 ( V_72 L_55 , V_503 , V_504 ) ;\r\nF_57 ( V_152 , 0x32 , 0x80 ) ;\r\n}\r\n}\r\nF_56 ( V_195 , 0x4d , V_493 ) ;\r\n}\r\nF_104 ( V_152 , 0x32 , ~ 0x03 ) ;\r\nif( ! ( V_77 -> V_119 & V_462 ) ) {\r\nif( ( V_489 = F_106 ( V_77 , V_496 , V_497 ) ) ) {\r\nF_4 ( V_72 L_56 , V_503 , V_504 ) ;\r\nF_57 ( V_152 , 0x32 , 0x02 ) ;\r\n}\r\nif( ( V_495 & 0x02 ) || ( ! V_489 ) ) {\r\nif( F_106 ( V_77 , V_498 , V_499 ) ) {\r\nF_4 ( V_72 L_57 , V_503 , V_504 ) ;\r\nF_57 ( V_152 , 0x32 , 0x01 ) ;\r\n}\r\n}\r\n}\r\nF_106 ( V_77 , 0 , 0 ) ;\r\nF_56 ( V_195 , 0x00 , V_492 ) ;\r\nF_56 ( V_490 , 0x0d , V_491 ) ;\r\nF_56 ( V_153 , 0x1e , V_494 ) ;\r\nif( V_77 -> V_123 & V_517 ) {\r\nV_495 = F_28 ( V_195 , 0x00 ) ;\r\nif( V_495 & 0x20 ) {\r\nfor( V_502 = 2 ; V_502 > 0 ; V_502 -- ) {\r\nV_495 ^= 0x20 ;\r\nF_56 ( V_195 , 0x00 , V_495 ) ;\r\n}\r\n}\r\n}\r\nF_56 ( V_195 , 0x00 , V_492 ) ;\r\n}\r\nstatic void F_109 ( struct V_76 * V_77 )\r\n{\r\n#if F_2 ( F_21 ) || F_2 ( F_18 )\r\nT_3 V_518 , V_519 ;\r\nchar V_503 [] = L_58 ;\r\n#endif\r\n#ifdef F_21\r\nunsigned char V_487 [ 3 ] ;\r\nint V_33 ;\r\n#endif\r\nif( V_77 -> V_85 < V_444 ) {\r\n#ifdef F_21\r\nV_77 -> V_82 . V_520 = 1 ;\r\nF_110 ( & V_77 -> V_82 , 0x9c ) ;\r\nF_107 ( & V_77 -> V_82 , 1000 ) ;\r\nV_518 = F_111 ( & V_77 -> V_82 , 0x25 ) ;\r\nV_519 = F_111 ( & V_77 -> V_82 , 0x0e ) ;\r\nif( ( ( V_519 & 0x07 ) == 0x01 ) || ( V_519 & 0x04 ) ) {\r\nF_112 ( & V_77 -> V_82 , 0x0e , 0x0b ) ;\r\nF_107 ( & V_77 -> V_82 , 300 ) ;\r\n}\r\nV_519 = F_111 ( & V_77 -> V_82 , 0x25 ) ;\r\nif( V_519 != V_518 ) V_518 = V_519 ;\r\nif( ( V_518 >= 0x22 ) && ( V_518 <= 0x50 ) ) {\r\nV_518 = F_111 ( & V_77 -> V_82 , 0x0e ) ;\r\nif( ( V_518 & 0x03 ) != 0x03 ) {\r\nF_112 ( & V_77 -> V_82 , 0x0e , 0x0b ) ;\r\nF_107 ( & V_77 -> V_82 , 300 ) ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 3 ; V_33 ++ ) {\r\nF_112 ( & V_77 -> V_82 , 0x10 , 0x01 ) ;\r\nF_107 ( & V_77 -> V_82 , 0x96 ) ;\r\nF_112 ( & V_77 -> V_82 , 0x10 , 0x00 ) ;\r\nF_107 ( & V_77 -> V_82 , 0x96 ) ;\r\nV_518 = F_111 ( & V_77 -> V_82 , 0x10 ) ;\r\nif( ! ( V_518 & 0x08 ) ) V_487 [ V_33 ] = 0x02 ;\r\nelse if( ! ( V_518 & 0x02 ) ) V_487 [ V_33 ] = 0x01 ;\r\nelse V_487 [ V_33 ] = 0 ;\r\nF_107 ( & V_77 -> V_82 , 0x96 ) ;\r\n}\r\nif( V_487 [ 0 ] == V_487 [ 1 ] ) V_518 = V_487 [ 0 ] ;\r\nelse if( V_487 [ 0 ] == V_487 [ 2 ] ) V_518 = V_487 [ 0 ] ;\r\nelse if( V_487 [ 1 ] == V_487 [ 2 ] ) V_518 = V_487 [ 1 ] ;\r\nelse {\r\nF_4 ( V_72\r\nL_59 ) ;\r\nV_518 = V_487 [ 2 ] ;\r\n}\r\nif( V_518 == 0x02 ) {\r\nF_4 ( V_72 L_60 , V_503 ) ;\r\nV_77 -> V_119 |= V_473 ;\r\nF_57 ( V_152 , 0x32 , 0x02 ) ;\r\nF_104 ( V_152 , 0x32 , ~ 0x05 ) ;\r\n} else if ( V_518 == 0x01 ) {\r\nF_4 ( V_72 L_61 , V_503 ) ;\r\nV_77 -> V_119 |= V_475 ;\r\nF_57 ( V_152 , 0x32 , 0x01 ) ;\r\nF_104 ( V_152 , 0x32 , ~ 0x06 ) ;\r\n} else {\r\nF_113 ( & V_77 -> V_82 , 0x0e , 0x01 , 0xF8 ) ;\r\nF_104 ( V_152 , 0x32 , ~ 0x07 ) ;\r\n}\r\n} else if( V_518 == 0 ) {\r\nF_113 ( & V_77 -> V_82 , 0x0e , 0x01 , 0xF8 ) ;\r\nF_104 ( V_152 , 0x32 , ~ 0x07 ) ;\r\n}\r\nF_110 ( & V_77 -> V_82 , 0x00 ) ;\r\n#endif\r\n} else {\r\n#ifdef F_18\r\nV_77 -> V_82 . V_520 = 2 ;\r\nV_518 = F_114 ( & V_77 -> V_82 , 0x49 ) ;\r\nF_115 ( & V_77 -> V_82 , 0x49 , 0x20 ) ;\r\nF_107 ( & V_77 -> V_82 , 0x96 ) ;\r\nV_519 = F_114 ( & V_77 -> V_82 , 0x20 ) ;\r\nV_519 |= 0x01 ;\r\nF_115 ( & V_77 -> V_82 , 0x20 , V_519 ) ;\r\nF_107 ( & V_77 -> V_82 , 0x96 ) ;\r\nV_519 ^= 0x01 ;\r\nF_115 ( & V_77 -> V_82 , 0x20 , V_519 ) ;\r\nF_107 ( & V_77 -> V_82 , 0x96 ) ;\r\nV_519 = F_114 ( & V_77 -> V_82 , 0x20 ) ;\r\nF_115 ( & V_77 -> V_82 , 0x49 , V_518 ) ;\r\nV_518 = 0 ;\r\nif( V_519 & 0x02 ) V_518 |= 0x01 ;\r\nif( V_519 & 0x10 ) V_518 |= 0x01 ;\r\nif( V_519 & 0x04 ) V_518 |= 0x02 ;\r\nif( ( V_518 & 0x01 ) && ( V_518 & 0x02 ) ) V_518 = 0x04 ;\r\nswitch( V_518 ) {\r\ncase 0x01 :\r\nF_4 ( V_72 L_61 , V_503 ) ;\r\nV_77 -> V_119 |= V_475 ;\r\nF_57 ( V_152 , 0x32 , 0x01 ) ;\r\nF_104 ( V_152 , 0x32 , ~ 0x06 ) ;\r\nbreak;\r\ncase 0x02 :\r\nF_4 ( V_72 L_60 , V_503 ) ;\r\nV_77 -> V_119 |= V_473 ;\r\nF_57 ( V_152 , 0x32 , 0x02 ) ;\r\nF_104 ( V_152 , 0x32 , ~ 0x05 ) ;\r\nbreak;\r\ncase 0x04 :\r\nF_4 ( V_72 L_62 , V_503 ) ;\r\nF_57 ( V_152 , 0x32 , 0x04 ) ;\r\nF_104 ( V_152 , 0x32 , ~ 0x03 ) ;\r\nbreak;\r\ndefault:\r\nF_104 ( V_152 , 0x32 , ~ 0x07 ) ;\r\n}\r\n#endif\r\n}\r\n}\r\nstatic void F_116 ( struct V_76 * V_77 )\r\n{\r\nchar V_503 [] = L_51 ;\r\nchar V_521 [] = L_63 ;\r\nT_3 V_522 ;\r\nT_3 V_156 ;\r\nif( V_77 -> V_85 == V_411 )\r\nreturn;\r\nV_522 = F_28 ( V_490 , 0x00 ) ;\r\nswitch( V_522 ) {\r\ncase 0x01 :\r\nV_156 = F_28 ( V_490 , 0x01 ) ;\r\nif( V_156 < 0xb0 ) {\r\nV_77 -> V_119 |= V_523 ;\r\nV_77 -> V_123 |= V_191 ;\r\nF_4 ( V_72 L_64 , V_503 , V_521 ) ;\r\n} else if( V_156 < 0xc0 ) {\r\nV_77 -> V_119 |= V_524 ;\r\nV_77 -> V_123 |= V_505 ;\r\nV_156 = F_28 ( V_490 , 0x23 ) ;\r\nif( ! ( V_156 & 0x02 ) ) {\r\nV_77 -> V_119 |= V_525 ;\r\nV_77 -> V_123 |= V_192 ;\r\nF_4 ( V_72 L_65 , V_503 , V_521 ) ;\r\n} else {\r\nF_4 ( V_72 L_66 , V_503 , V_521 ) ;\r\n}\r\n} else if( V_156 < 0xd0 ) {\r\nV_77 -> V_119 |= V_526 ;\r\nV_77 -> V_123 |= V_509 ;\r\nF_4 ( V_72 L_67 , V_503 , V_521 ) ;\r\n} else if( V_156 < 0xe0 ) {\r\nV_77 -> V_119 |= V_527 ;\r\nV_77 -> V_123 |= V_507 ;\r\nF_4 ( V_72 L_68 , V_503 , V_521 ) ;\r\n} else if( V_156 <= 0xe1 ) {\r\nV_156 = F_28 ( V_490 , 0x39 ) ;\r\nif( V_156 == 0xff ) {\r\nV_77 -> V_119 |= V_528 ;\r\nV_77 -> V_123 |= V_508 ;\r\nF_4 ( V_72 L_69 , V_503 , V_521 ) ;\r\n} else {\r\nV_77 -> V_119 |= V_526 ;\r\nV_77 -> V_123 |= V_509 ;\r\nF_4 ( V_72 L_70 , V_503 , V_521 ) ;\r\n#if 0\r\nivideo->vbflags |= VB_302ELV;\r\nivideo->vbflags2 |= VB2_302ELV;\r\nprintk(KERN_INFO "%s SiS302ELV %s\n", stdstr, bridgestr);\r\n#endif\r\n}\r\n}\r\nbreak;\r\ncase 0x02 :\r\nV_77 -> V_119 |= V_529 ;\r\nV_77 -> V_123 |= V_506 ;\r\nF_4 ( V_72 L_71 , V_503 , V_521 ) ;\r\nbreak;\r\n}\r\nif( ( ! ( V_77 -> V_123 & V_150 ) ) && ( V_77 -> V_85 != V_442 ) ) {\r\nV_156 = F_28 ( V_152 , 0x37 ) ;\r\nV_156 &= V_530 ;\r\nV_156 >>= 1 ;\r\nif( V_77 -> V_122 == V_134 ) {\r\n#ifdef F_21\r\nswitch( V_156 ) {\r\ncase V_531 :\r\nV_77 -> V_119 |= V_532 ;\r\nV_77 -> V_123 |= V_193 ;\r\nbreak;\r\ncase V_533 :\r\nV_77 -> V_119 |= ( V_532 | V_534 ) ;\r\nV_77 -> V_123 |= ( V_193 | V_535 ) ;\r\nbreak;\r\ncase V_536 :\r\nV_77 -> V_119 |= V_537 ;\r\nV_77 -> V_123 |= V_190 ;\r\nbreak;\r\ncase V_538 :\r\nV_77 -> V_119 |= ( V_532 | V_537 ) ;\r\nV_77 -> V_123 |= ( V_193 | V_190 ) ;\r\nbreak;\r\n}\r\nif( V_77 -> V_123 & V_190 ) V_77 -> V_539 = 1 ;\r\n#endif\r\n} else if( V_77 -> V_85 < V_448 ) {\r\n#ifdef F_18\r\nswitch ( V_156 ) {\r\ncase V_540 :\r\nV_77 -> V_119 |= V_532 ;\r\nV_77 -> V_123 |= V_193 ;\r\nbreak;\r\ncase V_541 :\r\nV_77 -> V_119 |= ( V_532 | V_537 ) ;\r\nV_77 -> V_123 |= ( V_193 | V_190 ) ;\r\nbreak;\r\n}\r\nif( V_77 -> V_123 & V_190 ) V_77 -> V_539 = 2 ;\r\n#endif\r\n} else if( V_77 -> V_85 >= V_448 ) {\r\n#ifdef F_18\r\nV_156 = F_28 ( V_152 , 0x38 ) ;\r\nV_156 >>= 5 ;\r\nswitch( V_156 ) {\r\ncase 0x02 :\r\nV_77 -> V_119 |= V_532 ;\r\nV_77 -> V_123 |= V_193 ;\r\nbreak;\r\ncase 0x03 :\r\nV_77 -> V_119 |= ( V_532 | V_537 ) ;\r\nV_77 -> V_123 |= ( V_193 | V_190 ) ;\r\nbreak;\r\ncase 0x04 :\r\nV_77 -> V_119 |= ( V_532 | V_542 ) ;\r\nV_77 -> V_123 |= ( V_193 | V_543 ) ;\r\nbreak;\r\n}\r\nif( V_77 -> V_123 & V_190 ) V_77 -> V_539 = 2 ;\r\n#endif\r\n}\r\nif( V_77 -> V_123 & V_193 ) {\r\nF_4 ( V_72 L_72 , V_503 ) ;\r\n}\r\nif( ( V_77 -> V_122 == V_134 ) && ( V_77 -> V_123 & V_535 ) ) {\r\nF_4 ( V_72 L_73 , V_503 ) ;\r\n}\r\nif( V_77 -> V_123 & V_190 ) {\r\nF_4 ( V_72 L_74 , V_503 ) ;\r\n}\r\nif( ( V_77 -> V_85 >= V_448 ) && ( V_77 -> V_123 & V_543 ) ) {\r\nF_4 ( V_72 L_75 , V_503 ) ;\r\n}\r\n}\r\nif( V_77 -> V_123 & V_465 ) {\r\nF_105 ( V_77 ) ;\r\nF_108 ( V_77 ) ;\r\n} else if( V_77 -> V_123 & V_190 ) {\r\nF_109 ( V_77 ) ;\r\n}\r\n}\r\nstatic void\r\nF_117 ( struct V_76 * V_77 )\r\n{\r\nV_77 -> V_326 &= ~ ( V_544 |\r\nV_545 |\r\nV_546 |\r\nV_547 ) ;\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nT_2 V_548 ;\r\nT_3 V_549 ;\r\nV_548 = ( V_77 -> V_320 - V_77 -> V_328 ) / ( 64 * 1024 ) ;\r\nV_549 = F_28 ( V_153 , V_550 ) ;\r\nV_549 |= 0xf0 ;\r\nV_549 &= 0xfc ;\r\nV_549 |= ( T_3 ) ( V_548 >> 8 ) ;\r\nF_56 ( V_153 , V_550 , V_549 ) ;\r\nF_56 ( V_153 , V_551 , ( T_3 ) ( V_548 & 0xff ) ) ;\r\nV_77 -> V_326 |= V_544 ;\r\n}\r\n#endif\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nT_2 V_552 = 0 , V_553 ;\r\nT_3 V_117 ;\r\nif( V_77 -> V_85 == V_411 ) {\r\nswitch( V_77 -> V_328 ) {\r\ncase ( 64 * 1024 ) :\r\nV_117 = V_554 ;\r\nbreak;\r\ncase ( 128 * 1024 ) :\r\ndefault:\r\nV_117 = V_555 ;\r\n}\r\n} else {\r\nswitch( V_77 -> V_328 ) {\r\ncase ( 4 * 1024 * 1024 ) :\r\nV_117 = V_556 ;\r\nbreak;\r\ncase ( 2 * 1024 * 1024 ) :\r\nV_117 = V_557 ;\r\nbreak;\r\ncase ( 1 * 1024 * 1024 ) :\r\nV_117 = V_558 ;\r\nbreak;\r\ndefault:\r\ncase ( 512 * 1024 ) :\r\nV_117 = V_559 ;\r\n}\r\n}\r\nF_56 ( V_153 , V_560 , V_561 ) ;\r\nF_56 ( V_153 , V_562 , V_563 ) ;\r\nif( ( V_77 -> V_85 >= V_413 ) && V_77 -> V_322 ) {\r\nif( ! ( ( V_553 = F_118 ( V_77 -> V_564 , 0x8240 ) ) & ( 1 << 10 ) ) ) {\r\nF_119 ( V_77 -> V_564 , V_565 , 0 ) ;\r\nF_56 ( V_153 , V_562 , ( V_117 | V_566 ) ) ;\r\nV_552 = F_118 ( V_77 -> V_564 , V_567 ) ;\r\nF_119 ( V_77 -> V_564 , V_565 , V_552 ) ;\r\nV_552 = ( T_2 ) ( V_77 -> V_320 - V_77 -> V_328 ) ;\r\nF_119 ( V_77 -> V_564 , V_568 , V_552 ) ;\r\nF_120 ( 0x16800000 + 0x8240 , V_77 -> V_569 + V_552 ) ;\r\nF_120 ( V_553 | ( 1 << 10 ) , V_77 -> V_569 + V_552 + 4 ) ;\r\nF_120 ( 0x168F0000 , V_77 -> V_569 + V_552 + 8 ) ;\r\nF_120 ( 0x168F0000 , V_77 -> V_569 + V_552 + 12 ) ;\r\nF_119 ( V_77 -> V_564 , V_565 , ( V_552 + 16 ) ) ;\r\nF_121 ( V_77 ) ;\r\nF_56 ( V_153 , V_562 , V_563 ) ;\r\n}\r\n}\r\nV_552 = F_118 ( V_77 -> V_564 , V_570 ) ;\r\nF_119 ( V_77 -> V_564 , V_571 , V_552 ) ;\r\nV_117 |= ( V_572 | V_573 ) ;\r\nF_56 ( V_153 , V_562 , V_117 ) ;\r\nV_552 = ( T_2 ) ( V_77 -> V_320 - V_77 -> V_328 ) ;\r\nF_119 ( V_77 -> V_564 , V_574 , V_552 ) ;\r\nV_77 -> V_326 |= V_545 ;\r\n}\r\n#endif\r\nV_77 -> V_575 = 1 ;\r\n}\r\nstatic void F_122 ( struct V_76 * V_77 )\r\n{\r\nT_3 V_156 ;\r\nint V_33 ;\r\nV_156 = F_28 ( V_152 , 0x36 ) ;\r\nV_156 &= 0x0f ;\r\nif( V_77 -> V_122 == V_134 ) {\r\nV_77 -> V_576 = V_577 [ V_156 ] ;\r\n} else if( V_77 -> V_85 >= V_448 ) {\r\nV_77 -> V_576 = V_578 [ V_156 ] ;\r\n} else {\r\nV_77 -> V_576 = V_579 [ V_156 ] ;\r\nif( ( V_77 -> V_85 == V_436 ) && ( V_21 ) ) {\r\nif( ( V_77 -> V_576 != V_580 ) &&\r\n( V_77 -> V_576 != V_581 ) ) {\r\nV_77 -> V_576 = V_582 ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_576 == V_583 ) {\r\nV_77 -> V_576 = V_584 ;\r\nF_37 ( V_152 , 0x36 , 0xf0 , 0x02 ) ;\r\nF_37 ( V_152 , 0x37 , 0xee , 0x01 ) ;\r\nF_4 ( V_58 L_76 , V_156 ) ;\r\n}\r\nfor( V_33 = 0 ; V_33 < V_585 ; V_33 ++ ) {\r\nif( V_77 -> V_576 == V_586 [ V_33 ] . V_587 ) {\r\nV_77 -> V_139 = V_586 [ V_33 ] . V_42 ;\r\nV_77 -> V_140 = V_586 [ V_33 ] . V_43 ;\r\nV_77 -> V_588 = V_586 [ V_33 ] . V_589 ;\r\nbreak;\r\n}\r\n}\r\n#ifdef F_21\r\nif( V_77 -> V_82 . V_94 == V_590 ) {\r\nV_77 -> V_139 = 1360 ; V_77 -> V_140 = 1024 ;\r\nV_77 -> V_588 = V_591 ;\r\n} else if( V_77 -> V_82 . V_94 == V_141 ) {\r\nV_77 -> V_139 = 848 ; V_77 -> V_140 = 480 ;\r\nV_77 -> V_588 = V_592 ;\r\n} else if( V_77 -> V_82 . V_94 == V_142 ) {\r\nV_77 -> V_139 = 856 ; V_77 -> V_140 = 480 ;\r\nV_77 -> V_588 = V_593 ;\r\n}\r\n#endif\r\nF_4 ( V_58 L_77 ,\r\nV_77 -> V_139 , V_77 -> V_140 ) ;\r\n}\r\nstatic void F_123 ( struct V_76 * V_77 )\r\n{\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nif( V_77 -> V_123 & ( V_193 | V_192 ) ) {\r\nint V_594 ;\r\nV_594 = F_28 ( V_152 , 0x30 ) ;\r\nif( V_594 & 0x20 ) {\r\nV_77 -> V_336 = F_28 ( V_151 , 0x13 ) ;\r\nV_77 -> V_336 &= 0x3c ;\r\nif( V_77 -> V_82 . V_595 == - 1 ) {\r\nV_77 -> V_82 . V_595 = V_77 -> V_336 ;\r\n}\r\nF_4 ( V_72 L_78 ,\r\nV_77 -> V_336 ) ;\r\n}\r\nif( ( V_77 -> V_82 . V_595 != - 1 ) &&\r\n( V_77 -> V_82 . V_595 != V_77 -> V_336 ) ) {\r\nF_4 ( V_72 L_79 ,\r\nV_77 -> V_82 . V_595 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nif( V_77 -> V_123 & V_596 ) {\r\nint V_594 ;\r\nV_594 = F_28 ( V_151 , 0x13 ) ;\r\nif( V_594 & 0x04 ) {\r\nV_77 -> V_82 . V_597 = true ;\r\nV_77 -> V_340 = 0x03 ;\r\n}\r\n}\r\nif( V_77 -> V_123 & V_189 ) {\r\nint V_594 ;\r\nV_594 = F_28 ( V_152 , 0x30 ) ;\r\nif( ( V_594 & 0x20 ) || ( V_77 -> V_340 != 0xff ) ) {\r\nT_3 V_598 ;\r\nV_598 = F_28 ( V_151 , 0x2D ) ;\r\nV_77 -> V_336 = ( V_598 & 0x0f ) << 1 ;\r\nV_77 -> V_338 = ( V_598 & 0xf0 ) >> 3 ;\r\nV_598 = F_28 ( V_151 , 0x35 ) ;\r\nV_77 -> V_336 |= ( ( V_598 >> 7 ) & 0x01 ) ;\r\nV_598 = F_28 ( V_151 , 0x20 ) ;\r\nV_77 -> V_338 |= ( ( V_598 >> 6 ) & 0x01 ) ;\r\nif( V_77 -> V_515 ) {\r\nif( V_77 -> V_340 != 0xff ) {\r\nV_77 -> V_336 = 0xff ;\r\n} else {\r\nV_77 -> V_338 = 0xff ;\r\n}\r\n}\r\nif( V_77 -> V_82 . V_595 == - 1 ) {\r\nif( V_77 -> V_336 != 0xff ) {\r\nV_77 -> V_82 . V_595 = V_77 -> V_336 ;\r\n}\r\n}\r\nif( V_77 -> V_82 . V_599 == - 1 ) {\r\nif( V_77 -> V_338 != 0xff ) {\r\nV_77 -> V_82 . V_599 = V_77 -> V_338 ;\r\n}\r\n}\r\nif( V_77 -> V_336 != 0xff ) {\r\nF_4 ( V_72\r\nL_80 ,\r\nV_77 -> V_336 ) ;\r\n}\r\nif( V_77 -> V_338 != 0xff ) {\r\nF_4 ( V_72\r\nL_81 ,\r\nV_77 -> V_338 ) ;\r\n}\r\n}\r\nif( V_77 -> V_123 & V_600 ) {\r\nV_77 -> V_82 . V_349 = F_28 ( V_490 , 0x30 ) ;\r\nV_77 -> V_82 . V_351 = F_28 ( V_490 , 0x31 ) ;\r\nV_77 -> V_82 . V_353 = F_28 ( V_490 , 0x32 ) ;\r\nV_77 -> V_82 . V_355 = F_28 ( V_490 , 0x33 ) ;\r\nV_77 -> V_82 . V_345 = true ;\r\nif( ( V_594 & 0x20 ) || ( V_77 -> V_340 != 0xff ) ) {\r\nV_77 -> V_82 . V_347 = true ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_123 & V_601 ) {\r\nif( ( V_77 -> V_82 . V_595 != - 1 ) &&\r\n( V_77 -> V_82 . V_595 != V_77 -> V_336 ) ) {\r\nF_4 ( V_72 L_82 ,\r\nV_77 -> V_82 . V_595 ) ;\r\n}\r\nif( ( V_77 -> V_82 . V_599 != - 1 ) &&\r\n( V_77 -> V_82 . V_599 != V_77 -> V_338 ) ) {\r\nF_4 ( V_72 L_83 ,\r\nV_77 -> V_82 . V_599 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\n}\r\nstatic T_2 F_124 ( struct V_76 * V_77 )\r\n{\r\nT_2 V_164 = V_77 -> V_2 * 1024 ;\r\nT_2 V_602 = V_77 -> V_320 - V_77 -> V_603 - V_77 -> V_328 ;\r\nT_2 V_604 ;\r\nif( V_77 -> V_122 == V_134 ) {\r\nif( V_77 -> V_320 > 0x1000000 ) {\r\nV_604 = 0xc00000 ;\r\n} else if( V_77 -> V_320 > 0x800000 ) {\r\nV_604 = 0x800000 ;\r\n} else {\r\nV_604 = 0x400000 ;\r\n}\r\n} else if( V_77 -> V_440 && V_77 -> V_441 ) {\r\nV_164 = V_604 = 0 ;\r\n} else {\r\nV_604 = V_602 - 0x8000 ;\r\n}\r\nif( ( ! V_164 ) || ( V_164 > V_602 ) || ( V_77 -> V_605 != 0 ) )\r\nV_164 = V_604 ;\r\nreturn V_164 ;\r\n}\r\nstatic T_2 F_125 ( struct V_76 * V_77 )\r\n{\r\nT_2 V_606 = V_77 -> V_320 - V_77 -> V_603 - V_77 -> V_328 ;\r\nT_2 V_164 = 0 ;\r\nif( V_77 -> V_440 && V_77 -> V_441 ) {\r\nif( ( ! V_77 -> V_2 ) ||\r\n( ( V_77 -> V_2 * 1024 ) > V_606 ) ||\r\n( ( V_606 - ( V_77 -> V_2 * 1024 ) ) < V_77 -> V_440 ) ) {\r\nV_164 = V_77 -> V_440 ;\r\nV_606 -= V_77 -> V_440 ;\r\n} else {\r\nV_164 = V_606 - ( V_77 -> V_2 * 1024 ) ;\r\nV_606 = V_77 -> V_2 * 1024 ;\r\n}\r\nV_77 -> V_270 = V_164 ;\r\nV_77 -> V_209 = V_606 ;\r\n} else {\r\nV_164 = V_606 - V_77 -> V_321 ;\r\nV_77 -> V_209 = V_77 -> V_321 ;\r\n}\r\nreturn V_164 ;\r\n}\r\nstatic int F_126 ( struct V_76 * V_77 )\r\n{\r\nstruct V_607 * V_608 ;\r\nV_77 -> V_270 = 0 ;\r\nif( V_77 -> V_2 ) {\r\nif( ( V_77 -> V_2 < ( 2 * 1024 * 1024 ) ) ||\r\n( V_77 -> V_2 > V_77 -> V_320 ) ) {\r\nV_77 -> V_2 = 0 ;\r\n}\r\n}\r\nV_77 -> V_321 = F_124 ( V_77 ) ;\r\nV_77 -> V_361 = F_125 ( V_77 ) ;\r\nV_77 -> V_609 = V_77 -> V_569 + V_77 -> V_321 ;\r\nV_77 -> V_610 = V_77 -> V_609 + V_77 -> V_361 ;\r\nF_4 ( V_72 L_84 ,\r\n( int ) ( V_77 -> V_321 / 1024 ) , ( int ) ( V_77 -> V_361 / 1024 ) ) ;\r\nV_77 -> V_611 . V_612 = V_77 ;\r\nV_77 -> V_611 . V_613 = NULL ;\r\nV_77 -> V_611 . V_614 = NULL ;\r\nV_608 = F_127 ( & V_77 -> V_611 ) ;\r\nif( V_608 == NULL )\r\nreturn 1 ;\r\nV_608 -> V_615 = & V_77 -> V_611 . V_616 ;\r\nV_608 -> V_617 = & V_77 -> V_611 . V_616 ;\r\nV_608 -> V_618 = V_77 -> V_361 ;\r\nV_608 -> V_223 = V_77 -> V_321 ;\r\nV_77 -> V_611 . V_616 . V_615 = V_608 ;\r\nV_77 -> V_611 . V_616 . V_617 = V_608 ;\r\nV_77 -> V_611 . V_616 . V_618 = 0 ;\r\nV_77 -> V_611 . V_619 = V_608 -> V_618 ;\r\nV_77 -> V_611 . V_620 . V_615 = & V_77 -> V_611 . V_620 ;\r\nV_77 -> V_611 . V_620 . V_617 = & V_77 -> V_611 . V_620 ;\r\nV_77 -> V_611 . V_620 . V_618 = V_621 ;\r\nif( V_77 -> V_605 == 0 ) {\r\nV_611 = & V_77 -> V_611 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_607 *\r\nF_127 ( struct V_622 * V_623 )\r\n{\r\nstruct V_624 * V_625 ;\r\nstruct V_607 * V_608 ;\r\nunsigned long V_626 ;\r\nint V_33 ;\r\nif( V_623 -> V_614 == NULL ) {\r\nV_625 = F_128 ( V_627 , V_628 ) ;\r\nif( ! V_625 )\r\nreturn NULL ;\r\nV_625 -> V_629 = V_623 -> V_613 ;\r\nV_623 -> V_613 = V_625 ;\r\nV_626 = ( V_627 - sizeof( struct V_624 ) ) / sizeof( struct V_607 ) + 1 ;\r\nV_608 = & V_625 -> V_630 [ 0 ] ;\r\nfor( V_33 = V_626 - 1 ; V_33 != 0 ; V_33 -- ) {\r\nV_608 -> V_615 = V_608 + 1 ;\r\nV_608 = V_608 + 1 ;\r\n}\r\nV_608 -> V_615 = NULL ;\r\nV_623 -> V_614 = & V_625 -> V_630 [ 0 ] ;\r\n}\r\nV_608 = V_623 -> V_614 ;\r\nV_623 -> V_614 = V_608 -> V_615 ;\r\nreturn V_608 ;\r\n}\r\nstatic struct V_607 *\r\nF_129 ( struct V_622 * V_623 , T_2 V_618 )\r\n{\r\nstruct V_607 * V_631 ;\r\nstruct V_607 * V_632 ;\r\nint V_633 = 0 ;\r\nif( V_618 > V_623 -> V_619 ) {\r\nF_26 ( L_85 ,\r\n( unsigned int ) V_618 / 1024 ) ;\r\nreturn NULL ;\r\n}\r\nV_631 = V_623 -> V_616 . V_615 ;\r\nwhile( V_631 != & V_623 -> V_616 ) {\r\nif( V_618 <= V_631 -> V_618 ) {\r\nV_633 = 1 ;\r\nbreak;\r\n}\r\nV_631 = V_631 -> V_615 ;\r\n}\r\nif( ! V_633 ) {\r\nF_26 ( L_85 ,\r\n( unsigned int ) V_618 / 1024 ) ;\r\nreturn NULL ;\r\n}\r\nif( V_618 == V_631 -> V_618 ) {\r\nV_632 = V_631 ;\r\nF_130 ( V_631 ) ;\r\n} else {\r\nV_632 = F_127 ( V_623 ) ;\r\nif( V_632 == NULL )\r\nreturn NULL ;\r\nV_632 -> V_223 = V_631 -> V_223 ;\r\nV_632 -> V_618 = V_618 ;\r\nV_631 -> V_223 += V_618 ;\r\nV_631 -> V_618 -= V_618 ;\r\n}\r\nV_623 -> V_619 -= V_618 ;\r\nV_631 = & V_623 -> V_620 ;\r\nF_131 ( V_631 , V_632 ) ;\r\nreturn V_632 ;\r\n}\r\nstatic void\r\nF_130 ( struct V_607 * V_608 )\r\n{\r\nV_608 -> V_617 -> V_615 = V_608 -> V_615 ;\r\nV_608 -> V_615 -> V_617 = V_608 -> V_617 ;\r\n}\r\nstatic void\r\nF_131 ( struct V_607 * V_634 , struct V_607 * V_608 )\r\n{\r\nstruct V_607 * V_635 = V_634 -> V_615 ;\r\nV_634 -> V_615 = V_608 ;\r\nV_635 -> V_617 = V_608 ;\r\nV_608 -> V_617 = V_634 ;\r\nV_608 -> V_615 = V_635 ;\r\n}\r\nstatic struct V_607 *\r\nF_132 ( struct V_622 * V_623 , T_2 V_266 )\r\n{\r\nstruct V_607 * V_631 ;\r\nstruct V_607 * V_636 ;\r\nstruct V_607 * V_617 ;\r\nstruct V_607 * V_615 ;\r\nT_2 V_637 ;\r\nT_2 V_638 ;\r\nint V_639 = 0 ;\r\nV_636 = V_623 -> V_620 . V_615 ;\r\nwhile( V_636 != & V_623 -> V_620 ) {\r\nif( V_636 -> V_223 == V_266 ) {\r\nV_639 = 1 ;\r\nbreak;\r\n}\r\nV_636 = V_636 -> V_615 ;\r\n}\r\nif( ! V_639 )\r\nreturn NULL ;\r\nV_623 -> V_619 += V_636 -> V_618 ;\r\nV_617 = V_615 = NULL ;\r\nV_637 = V_636 -> V_223 + V_636 -> V_618 ;\r\nV_638 = V_636 -> V_223 ;\r\nV_631 = V_623 -> V_616 . V_615 ;\r\nwhile( V_631 != & V_623 -> V_616 ) {\r\nif( V_631 -> V_223 == V_637 ) {\r\nV_615 = V_631 ;\r\n} else if( ( V_631 -> V_223 + V_631 -> V_618 ) == V_638 ) {\r\nV_617 = V_631 ;\r\n}\r\nV_631 = V_631 -> V_615 ;\r\n}\r\nF_130 ( V_636 ) ;\r\nif( V_617 && V_615 ) {\r\nV_617 -> V_618 += ( V_636 -> V_618 + V_615 -> V_618 ) ;\r\nF_130 ( V_615 ) ;\r\nF_133 ( V_623 , V_636 ) ;\r\nF_133 ( V_623 , V_615 ) ;\r\nreturn V_617 ;\r\n}\r\nif( V_617 ) {\r\nV_617 -> V_618 += V_636 -> V_618 ;\r\nF_133 ( V_623 , V_636 ) ;\r\nreturn V_617 ;\r\n}\r\nif( V_615 ) {\r\nV_615 -> V_618 += V_636 -> V_618 ;\r\nV_615 -> V_223 = V_636 -> V_223 ;\r\nF_133 ( V_623 , V_636 ) ;\r\nreturn V_615 ;\r\n}\r\nF_131 ( & V_623 -> V_616 , V_636 ) ;\r\nreturn V_636 ;\r\n}\r\nstatic void\r\nF_133 ( struct V_622 * V_623 , struct V_607 * V_608 )\r\n{\r\nif( V_608 == NULL )\r\nreturn;\r\nV_608 -> V_615 = V_623 -> V_614 ;\r\nV_623 -> V_614 = V_608 ;\r\n}\r\nstatic void\r\nF_134 ( struct V_76 * V_77 , struct V_289 * V_640 )\r\n{\r\nstruct V_607 * V_608 = NULL ;\r\nif( ( V_77 ) && ( V_77 -> V_308 == V_309 ) && ( ! V_77 -> V_641 ) )\r\nV_608 = F_129 ( & V_77 -> V_611 , ( T_2 ) V_640 -> V_618 ) ;\r\nif( V_608 == NULL ) {\r\nV_640 -> V_223 = V_640 -> V_618 = 0 ;\r\nF_26 ( L_86 ) ;\r\n} else {\r\nV_640 -> V_223 = V_608 -> V_223 ;\r\nV_640 -> V_618 = V_608 -> V_618 ;\r\nF_26 ( L_87 ,\r\n( V_608 -> V_223 + V_77 -> V_569 ) ) ;\r\n}\r\n}\r\nvoid\r\nF_84 ( struct V_289 * V_640 )\r\n{\r\nstruct V_76 * V_77 = V_611 -> V_612 ;\r\nif( & V_77 -> V_611 == V_611 )\r\nF_134 ( V_77 , V_640 ) ;\r\nelse\r\nV_640 -> V_223 = V_640 -> V_618 = 0 ;\r\n}\r\nvoid\r\nF_135 ( struct V_416 * V_418 , struct V_289 * V_640 )\r\n{\r\nstruct V_76 * V_77 = F_136 ( V_418 ) ;\r\nF_134 ( V_77 , V_640 ) ;\r\n}\r\nstatic void\r\nF_137 ( struct V_76 * V_77 , T_2 V_266 )\r\n{\r\nstruct V_607 * V_608 ;\r\nif( ( ! V_77 ) || ( V_77 -> V_308 != V_309 ) || ( V_77 -> V_641 ) )\r\nreturn;\r\nV_608 = F_132 ( & V_77 -> V_611 , V_266 ) ;\r\nif( V_608 == NULL ) {\r\nF_26 ( L_88 ,\r\n( unsigned int ) V_266 ) ;\r\n}\r\n}\r\nvoid\r\nF_86 ( T_2 V_266 )\r\n{\r\nstruct V_76 * V_77 = V_611 -> V_612 ;\r\nF_137 ( V_77 , V_266 ) ;\r\n}\r\nvoid\r\nF_138 ( struct V_416 * V_418 , T_2 V_266 )\r\n{\r\nstruct V_76 * V_77 = F_136 ( V_418 ) ;\r\nF_137 ( V_77 , V_266 ) ;\r\n}\r\nstatic void\r\nF_139 ( struct V_76 * V_77 )\r\n{\r\nT_3 V_642 , V_643 ;\r\nV_642 = F_28 ( V_153 , V_644 ) ;\r\nV_643 = F_28 ( V_153 , V_645 ) ;\r\nif( ( V_642 & V_646 ) && ( V_643 & 0x42 ) ) {\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nF_121 ( V_77 ) ;\r\n}\r\n#endif\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nV_642 = F_28 ( V_153 , 0x26 ) ;\r\nif( ( V_642 & 0xe0 ) && ( ! ( V_642 & 0x01 ) ) ) {\r\nF_121 ( V_77 ) ;\r\n}\r\n}\r\n#endif\r\n}\r\n}\r\nstatic void\r\nF_60 ( struct V_76 * V_77 )\r\n{\r\nT_3 V_642 = 0 , V_643 = 0 , V_647 = 0 , V_648 = 0 , V_649 = 0 ;\r\nint V_650 = 0 ;\r\nV_77 -> V_157 &= ( V_651 | V_138 ) ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nV_643 = F_28 ( V_152 , 0x31 ) ;\r\nV_643 &= ~ 0x60 ;\r\nV_643 |= 0x04 ;\r\nV_647 = V_77 -> V_125 & 0x0F ;\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nif( V_77 -> V_85 >= V_448 ) {\r\nV_649 = F_28 ( V_152 , 0x38 ) ;\r\nV_649 &= ~ 0x07 ;\r\n} else {\r\nV_650 = 0x38 ;\r\nV_649 = F_28 ( V_152 , V_650 ) ;\r\nV_649 &= ~ 0x3b ;\r\n}\r\n}\r\n#endif\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nV_650 = 0x35 ;\r\nV_649 = F_28 ( V_152 , V_650 ) ;\r\n}\r\n#endif\r\nF_140 ( & V_77 -> V_82 , false ) ;\r\nF_141 ( & V_77 -> V_82 , false ) ;\r\nV_77 -> V_364 = V_77 -> V_366 = 0 ;\r\nswitch( V_77 -> V_157 & V_138 ) {\r\ncase V_145 :\r\nV_649 &= ~ 0xc0 ;\r\nif( ( V_77 -> V_119 & V_462 ) && ( V_77 -> V_123 & V_461 ) ) {\r\n#ifdef F_18\r\nif( V_77 -> V_85 >= V_448 ) {\r\nV_649 |= 0x04 ;\r\nif( V_77 -> V_119 & V_652 ) V_648 |= 0x20 ;\r\nelse if( V_77 -> V_119 & V_653 ) V_648 |= 0x40 ;\r\nelse if( V_77 -> V_119 & V_654 ) V_648 |= 0x60 ;\r\nV_642 |= V_655 ;\r\nV_648 &= ~ 0x01 ;\r\nV_77 -> V_157 |= ( V_462 | ( V_77 -> V_119 & V_656 ) ) ;\r\n} else if( V_77 -> V_122 == V_131 ) {\r\nV_642 |= ( 0x80 | V_655 ) ;\r\nV_649 |= 0x08 ;\r\nif( V_77 -> V_119 & V_652 ) V_649 |= 0x10 ;\r\nelse if( V_77 -> V_119 & V_653 ) V_649 |= 0x20 ;\r\nelse if( V_77 -> V_119 & V_654 ) V_649 |= 0x30 ;\r\nV_643 &= ~ 0x01 ;\r\nV_77 -> V_157 |= ( V_462 | ( V_77 -> V_119 & V_656 ) ) ;\r\n}\r\n#endif\r\n} else if( ( V_77 -> V_119 & V_464 ) &&\r\n( V_77 -> V_123 & V_463 ) ) {\r\nif( V_77 -> V_85 >= V_448 ) {\r\nV_649 |= 0x04 ;\r\nV_648 |= 0x60 ;\r\n} else {\r\nV_642 |= 0x80 ;\r\n}\r\nV_642 |= V_655 ;\r\nV_643 |= 0x01 ;\r\nV_648 |= 0x01 ;\r\nV_77 -> V_157 |= V_464 ;\r\n} else if( V_77 -> V_119 & V_471 ) {\r\nV_642 = ( V_657 | V_655 ) ;\r\nV_643 |= 0x01 ;\r\nV_648 |= 0x01 ;\r\nV_77 -> V_157 |= V_471 ;\r\n} else {\r\nif( V_77 -> V_119 & V_473 ) {\r\nV_642 = ( V_658 | V_655 ) ;\r\nV_77 -> V_157 |= V_473 ;\r\n}\r\nif( V_77 -> V_119 & V_475 ) {\r\nV_642 = ( V_659 | V_655 ) ;\r\nV_77 -> V_157 |= V_475 ;\r\n}\r\n}\r\nV_643 |= V_660 ;\r\nif( V_77 -> V_119 & ( V_475 | V_473 ) ) {\r\nif( V_77 -> V_119 & V_453 ) {\r\nV_643 |= 0x01 ; V_648 |= 0x01 ;\r\nV_77 -> V_157 |= V_453 ;\r\nif( V_77 -> V_119 & V_455 ) {\r\nV_649 |= 0x40 ; V_648 |= 0x04 ;\r\nV_77 -> V_157 |= V_455 ;\r\n} else if( V_77 -> V_119 & V_456 ) {\r\nV_649 |= 0x80 ; V_648 |= 0x08 ;\r\nV_77 -> V_157 |= V_456 ;\r\n}\r\n} else {\r\nV_643 &= ~ 0x01 ; V_648 &= ~ 0x01 ;\r\nV_77 -> V_157 |= V_454 ;\r\nif( V_77 -> V_119 & V_466 ) {\r\nV_649 |= 0x40 ; V_648 |= 0x02 ;\r\nV_77 -> V_157 |= V_466 ;\r\n}\r\n}\r\n}\r\nbreak;\r\ncase V_120 :\r\nV_642 = ( V_661 | V_655 ) ;\r\nV_643 |= V_660 ;\r\nF_140 ( & V_77 -> V_82 , V_77 -> V_20 ) ;\r\nF_141 ( & V_77 -> V_82 , V_77 -> V_21 ) ;\r\nV_77 -> V_364 = V_77 -> V_21 ;\r\nV_77 -> V_366 = V_77 -> V_20 ;\r\nbreak;\r\ncase V_121 :\r\nV_642 = ( V_662 | V_655 ) ;\r\nV_643 |= V_660 ;\r\nif( V_77 -> V_26 ) {\r\nV_647 |= ( V_37 [ V_77 -> V_8 ] . V_125 << 4 ) ;\r\n} else {\r\nV_647 |= ( ( V_77 -> V_125 & 0x0F ) << 4 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nV_642 = 0x00 ;\r\nV_643 |= ( V_660 | V_663 ) ;\r\n}\r\nF_56 ( V_152 , 0x30 , V_642 ) ;\r\nF_56 ( V_152 , 0x33 , V_647 ) ;\r\nif( V_77 -> V_85 >= V_448 ) {\r\n#ifdef F_18\r\nV_643 &= ~ 0x01 ;\r\nF_37 ( V_152 , 0x35 , ~ 0x10 , V_648 ) ;\r\nV_649 &= 0x07 ;\r\nF_37 ( V_152 , 0x38 , 0xf8 , V_649 ) ;\r\n#endif\r\n} else if( V_77 -> V_85 != V_442 ) {\r\nF_56 ( V_152 , V_650 , V_649 ) ;\r\n}\r\nF_56 ( V_152 , 0x31 , V_643 ) ;\r\nV_77 -> V_82 . V_664 = V_77 -> V_7 ;\r\nF_139 ( V_77 ) ;\r\n}\r\nstatic void\r\nF_142 ( struct V_76 * V_77 )\r\n{\r\nT_3 V_665 ;\r\nif( V_77 -> V_85 >= V_448 ) {\r\nV_665 = F_28 ( V_153 , 0x11 ) ;\r\nif( V_665 & 0x20 ) {\r\nV_665 = F_28 ( V_153 , 0x3e ) ;\r\nV_665 = ( V_665 + 1 ) & 0xff ;\r\nF_56 ( V_153 , 0x3e , V_665 ) ;\r\nV_665 = F_28 ( V_153 , 0x11 ) ;\r\n}\r\nif( V_665 & 0xf0 ) {\r\nF_104 ( V_153 , 0x11 , 0x0f ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_89 ( struct V_76 * V_77 , int V_197 )\r\n{\r\nif( V_197 > 32 ) V_197 = 32 ;\r\nif( V_197 < - 32 ) V_197 = - 32 ;\r\nV_77 -> V_357 = V_197 ;\r\nif( V_77 -> V_383 ) return;\r\nif( ! V_77 -> V_322 ) return;\r\nif( V_77 -> V_157 & V_145 ) {\r\nif( V_77 -> V_123 & V_190 ) {\r\nint V_114 = V_77 -> V_666 ;\r\nswitch( V_77 -> V_539 ) {\r\ncase 1 :\r\nV_114 += V_197 ;\r\nif( V_114 < 0 ) V_114 = 0 ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nF_112 ( & V_77 -> V_82 , 0x0a , ( V_114 & 0xff ) ) ;\r\nF_113 ( & V_77 -> V_82 , 0x08 , ( ( V_114 & 0x0100 ) >> 7 ) , 0xFD ) ;\r\nbreak;\r\ncase 2 :\r\nbreak;\r\n}\r\n} else if( V_77 -> V_123 & V_465 ) {\r\nT_3 V_667 , V_668 , V_669 , V_670 , V_671 ;\r\nunsigned short V_117 ;\r\nV_667 = V_77 -> V_667 ;\r\nV_668 = V_77 -> V_668 ;\r\nV_669 = V_77 -> V_669 ;\r\nV_670 = V_77 -> V_670 ;\r\nV_671 = V_77 -> V_671 ;\r\nV_117 = V_667 | ( ( V_668 & 0xf0 ) << 4 ) ;\r\nV_117 += ( V_197 * 2 ) ;\r\nV_667 = V_117 & 0xff ;\r\nV_668 = ( V_117 & 0xf00 ) >> 4 ;\r\nV_669 = ( ( V_669 & 0x0f ) + ( V_197 * 2 ) ) & 0x0f ;\r\nV_117 = V_671 | ( ( V_670 & 0xf0 ) << 4 ) ;\r\nV_117 += ( V_197 * 2 ) ;\r\nV_671 = V_117 & 0xff ;\r\nV_670 = ( V_117 & 0xf00 ) >> 4 ;\r\nF_56 ( V_195 , 0x1f , V_667 ) ;\r\nF_37 ( V_195 , 0x20 , 0x0F , V_668 ) ;\r\nF_37 ( V_195 , 0x2b , 0xF0 , V_669 ) ;\r\nF_37 ( V_195 , 0x42 , 0x0F , V_670 ) ;\r\nF_56 ( V_195 , 0x43 , V_671 ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_90 ( struct V_76 * V_77 , int V_197 )\r\n{\r\nif( V_197 > 32 ) V_197 = 32 ;\r\nif( V_197 < - 32 ) V_197 = - 32 ;\r\nV_77 -> V_359 = V_197 ;\r\nif( V_77 -> V_383 ) return;\r\nif( ! V_77 -> V_322 ) return;\r\nif( V_77 -> V_157 & V_145 ) {\r\nif( V_77 -> V_123 & V_190 ) {\r\nint V_115 = V_77 -> V_672 ;\r\nswitch( V_77 -> V_539 ) {\r\ncase 1 :\r\nV_115 -= V_197 ;\r\nif( V_115 < 0 ) V_115 = 0 ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nF_112 ( & V_77 -> V_82 , 0x0b , ( V_115 & 0xff ) ) ;\r\nF_113 ( & V_77 -> V_82 , 0x08 , ( ( V_115 & 0x0100 ) >> 8 ) , 0xFE ) ;\r\nbreak;\r\ncase 2 :\r\nbreak;\r\n}\r\n} else if( V_77 -> V_123 & V_465 ) {\r\nchar V_673 , V_674 ;\r\nV_197 /= 2 ;\r\nV_673 = V_77 -> V_673 ;\r\nV_674 = V_77 -> V_674 ;\r\nV_673 += V_197 ;\r\nV_674 += V_197 ;\r\nif( ! ( V_77 -> V_157 & ( V_464 | V_462 ) ) ) {\r\nwhile( ( V_673 <= 0 ) || ( V_674 <= 0 ) ) {\r\nV_673 += 2 ;\r\nV_674 += 2 ;\r\n}\r\n}\r\nF_56 ( V_195 , 0x01 , V_673 ) ;\r\nF_56 ( V_195 , 0x02 , V_674 ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_62 ( struct V_76 * V_77 )\r\n{\r\nbool V_675 = false ;\r\nbool V_676 = true ;\r\n#if F_2 ( F_21 ) || F_2 ( F_18 )\r\nT_3 V_156 ;\r\n#endif\r\n#ifdef F_18\r\nT_3 V_160 ;\r\n#endif\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\n#ifdef F_18\r\nF_142 ( V_77 ) ;\r\n#endif\r\nV_77 -> V_322 = 1 ;\r\nif( V_77 -> V_123 & V_150 ) {\r\nif( F_27 ( V_77 ) ) V_676 = false ;\r\n} else\r\nV_77 -> V_10 = 0 ;\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nif( ( V_77 -> V_10 ) && ( V_676 ) ) {\r\nV_675 = true ;\r\nV_156 = 0x00 ;\r\n} else {\r\nV_675 = false ;\r\nV_156 = 0x80 ;\r\n}\r\nF_37 ( V_152 , 0x17 , 0x7f , V_156 ) ;\r\n}\r\n#endif\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nif( ( V_77 -> V_10 ) && ( V_676 ) ) {\r\nV_675 = true ;\r\nV_156 = 0x40 ;\r\nV_160 = 0xc0 ;\r\n} else {\r\nV_675 = false ;\r\nV_156 = 0x00 ;\r\nV_160 = 0x00 ;\r\n}\r\nF_37 ( V_152 , V_77 -> V_82 . V_188 , ~ 0x40 , V_156 ) ;\r\nF_37 ( V_153 , 0x1f , 0x3f , V_160 ) ;\r\n}\r\n#endif\r\nif( V_675 ) {\r\nV_77 -> V_157 &= ~ V_186 ;\r\nV_77 -> V_157 |= V_677 ;\r\n} else {\r\nV_77 -> V_157 |= V_186 ;\r\nif( V_77 -> V_157 & V_678 ) {\r\nV_77 -> V_157 |= V_679 ;\r\n} else {\r\nV_77 -> V_157 |= V_677 ;\r\n}\r\n}\r\nF_104 ( V_153 , V_680 , ~ 0x04 ) ;\r\nif( V_77 -> V_157 & V_145 ) {\r\nif( V_77 -> V_123 & V_465 ) {\r\nV_77 -> V_667 = F_28 ( V_195 , 0x1f ) ;\r\nV_77 -> V_668 = F_28 ( V_195 , 0x20 ) ;\r\nV_77 -> V_669 = F_28 ( V_195 , 0x2b ) ;\r\nV_77 -> V_670 = F_28 ( V_195 , 0x42 ) ;\r\nV_77 -> V_671 = F_28 ( V_195 , 0x43 ) ;\r\nV_77 -> V_673 = F_28 ( V_195 , 0x01 ) ;\r\nV_77 -> V_674 = F_28 ( V_195 , 0x02 ) ;\r\n} else if( V_77 -> V_123 & V_190 ) {\r\nif( V_77 -> V_539 == 1 ) {\r\nV_77 -> V_666 = F_111 ( & V_77 -> V_82 , 0x0a ) ;\r\nV_77 -> V_666 |= ( ( ( F_111 ( & V_77 -> V_82 , 0x08 ) & 0x02 ) >> 1 ) << 8 ) ;\r\nV_77 -> V_672 = F_111 ( & V_77 -> V_82 , 0x0b ) ;\r\nV_77 -> V_672 |= ( ( F_111 ( & V_77 -> V_82 , 0x08 ) & 0x01 ) << 8 ) ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_357 ) {\r\nF_89 ( V_77 , V_77 -> V_357 ) ;\r\n}\r\nif( V_77 -> V_359 ) {\r\nF_90 ( V_77 , V_77 -> V_359 ) ;\r\n}\r\nF_139 ( V_77 ) ;\r\nif( V_77 -> V_207 ) {\r\nF_117 ( V_77 ) ;\r\n} else {\r\nV_77 -> V_575 = 0 ;\r\n}\r\n}\r\nstatic int\r\nF_143 ( struct V_76 * V_77 )\r\n{\r\nif( F_59 ( V_77 , 0 ) )\r\nreturn 1 ;\r\nF_55 ( V_77 ) ;\r\nF_65 ( V_77 , V_77 -> V_267 ) ;\r\nF_66 ( V_77 , V_77 -> V_267 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_91 ( struct V_76 * V_77 , struct V_381 * V_380 )\r\n{\r\nint V_681 ;\r\nswitch( V_380 -> V_381 ) {\r\ncase V_682 :\r\nif( ! V_77 -> V_322 ) {\r\nV_380 -> V_683 [ 0 ] = V_684 ;\r\n} else {\r\nV_380 -> V_683 [ 0 ] = V_685 ;\r\nV_380 -> V_683 [ 1 ] = V_77 -> V_157 ;\r\nV_380 -> V_683 [ 2 ] = V_77 -> V_123 ;\r\n}\r\nbreak;\r\ncase V_686 :\r\nif( ! V_77 -> V_322 ) {\r\nV_380 -> V_683 [ 0 ] = V_684 ;\r\n} else if( V_380 -> V_687 [ 0 ] == 99 ) {\r\nV_380 -> V_683 [ 1 ] = V_77 -> V_10 ? 0 : 1 ;\r\nV_380 -> V_683 [ 0 ] = V_685 ;\r\n} else if( V_77 -> V_383 ) {\r\nV_380 -> V_683 [ 0 ] = V_688 ;\r\n} else if( ( ! ( V_77 -> V_157 & V_689 ) ) &&\r\n( V_380 -> V_687 [ 0 ] == 0 ) ) {\r\nV_380 -> V_683 [ 0 ] = V_690 ;\r\n} else {\r\nV_380 -> V_683 [ 0 ] = V_685 ;\r\nV_681 = V_380 -> V_687 [ 0 ] ? 0 : 1 ;\r\nif( ( ( V_77 -> V_157 & V_186 ) && V_681 ) ||\r\n( ( ! ( V_77 -> V_157 & V_186 ) ) && ! V_681 ) ) {\r\nV_77 -> V_10 = V_681 ;\r\nif( F_143 ( V_77 ) ) {\r\nV_380 -> V_683 [ 0 ] = V_691 ;\r\n}\r\n}\r\nV_380 -> V_683 [ 1 ] = V_77 -> V_10 ? 0 : 1 ;\r\n}\r\nbreak;\r\ndefault:\r\nV_380 -> V_683 [ 0 ] = V_692 ;\r\nF_4 ( V_35 L_89 ,\r\nV_380 -> V_381 ) ;\r\n}\r\n}\r\nstatic int T_1 F_144 ( char * V_693 )\r\n{\r\nchar * V_694 ;\r\nF_1 () ;\r\nif( ! V_693 || ! ( * V_693 ) )\r\nreturn 0 ;\r\nwhile( ( V_694 = F_145 ( & V_693 , L_90 ) ) != NULL ) {\r\nif( ! ( * V_694 ) ) continue;\r\nif( ! F_6 ( V_694 , L_91 , 3 ) ) {\r\nV_1 = 1 ;\r\n} else if( ! F_6 ( V_694 , L_92 , 14 ) ) {\r\nF_10 ( V_694 + 14 ) ;\r\n} else if( ! F_6 ( V_694 , L_93 , 7 ) ) {\r\nF_11 ( V_694 + 7 ) ;\r\n} else if( ! F_6 ( V_694 , L_94 , 11 ) ) {\r\nF_11 ( V_694 + 11 ) ;\r\n} else if( ! F_6 ( V_694 , L_95 , 5 ) ) {\r\nF_5 ( V_694 + 5 , false ) ;\r\n} else if( ! F_6 ( V_694 , L_96 , 5 ) ) {\r\nF_3 ( F_7 ( V_694 + 5 , NULL , 0 ) , false ) ;\r\n} else if( ! F_6 ( V_694 , L_97 , 5 ) ) {\r\nV_9 = F_7 ( V_694 + 5 , NULL , 0 ) ;\r\n} else if( ! F_6 ( V_694 , L_98 , 10 ) ) {\r\nV_11 = ( int ) F_7 ( V_694 + 10 , NULL , 0 ) ;\r\n} else if( ! F_6 ( V_694 , L_99 , 4 ) ) {\r\nV_2 = F_7 ( V_694 + 4 , NULL , 0 ) ;\r\n} else if( ! F_6 ( V_694 , L_100 , 4 ) ) {\r\nV_14 = F_7 ( V_694 + 4 , NULL , 0 ) ;\r\n} else if( ! F_6 ( V_694 , L_101 , 5 ) ) {\r\nV_15 = F_7 ( V_694 + 5 , NULL , 0 ) ;\r\n} else if( ! F_6 ( V_694 , L_102 , 7 ) ) {\r\nV_3 = 0 ;\r\n} else if( ! F_6 ( V_694 , L_103 , 5 ) ) {\r\nV_3 = - 1 ;\r\n} else if( ! F_6 ( V_694 , L_104 , 6 ) ) {\r\nV_4 = 0 ;\r\n} else if( ! F_6 ( V_694 , L_105 , 4 ) ) {\r\nV_4 = - 1 ;\r\n} else if( ! F_6 ( V_694 , L_106 , 5 ) ) {\r\nV_5 = 0 ;\r\n} else if( ! F_6 ( V_694 , L_107 , 3 ) ) {\r\nV_5 = - 1 ;\r\n} else if( ! F_6 ( V_694 , L_108 , 7 ) ) {\r\nV_6 = ( int ) F_7 ( V_694 + 7 , NULL , 0 ) ;\r\n} else if( ! F_6 ( V_694 , L_109 , 7 ) ) {\r\nV_7 = ( int ) F_7 ( V_694 + 7 , NULL , 0 ) ;\r\n} else if( ! F_6 ( V_694 , L_110 , 10 ) ) {\r\nV_26 = 1 ;\r\n} else if( ! F_6 ( V_694 , L_111 , 9 ) ) {\r\nunsigned long V_117 = 2 ;\r\nV_117 = F_7 ( V_694 + 9 , NULL , 0 ) ;\r\nif( ( V_117 == 0 ) || ( V_117 == 1 ) ) {\r\nV_16 = V_117 ^ 1 ;\r\n}\r\n} else if( ! F_6 ( V_694 , L_112 , 13 ) ) {\r\nint V_117 = 0 ;\r\nV_117 = ( int ) F_146 ( V_694 + 13 , NULL , 0 ) ;\r\nif( ( V_117 >= - 32 ) && ( V_117 <= 32 ) ) {\r\nV_24 = V_117 ;\r\n}\r\n} else if( ! F_6 ( V_694 , L_113 , 13 ) ) {\r\nint V_117 = 0 ;\r\nV_117 = ( int ) F_146 ( V_694 + 13 , NULL , 0 ) ;\r\nif( ( V_117 >= - 32 ) && ( V_117 <= 32 ) ) {\r\nV_25 = V_117 ;\r\n}\r\n} else if( ! F_6 ( V_694 , L_114 , 14 ) ) {\r\nF_12 ( V_694 + 14 ) ;\r\n} else if( ! F_6 ( V_694 , L_115 , 7 ) ) {\r\nint V_117 = 4 ;\r\nV_117 = F_7 ( V_694 + 7 , NULL , 0 ) ;\r\nif( ( V_117 >= 0 ) && ( V_117 <= 3 ) ) {\r\nV_19 = V_117 ;\r\n}\r\n} else if( V_694 [ 0 ] >= '0' && V_694 [ 0 ] <= '9' ) {\r\nF_5 ( V_694 , true ) ;\r\n#if ! F_2 ( V_27 ) && ! F_2 ( V_28 )\r\n} else if( ! F_6 ( V_694 , L_116 , 9 ) ) {\r\nV_29 = 1 ;\r\n} else if( ! F_6 ( V_694 , L_117 , 9 ) ) {\r\nV_30 = F_7 ( V_694 + 9 , NULL , 0 ) ;\r\n#endif\r\n} else {\r\nF_4 ( V_72 L_118 , V_694 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_147 ( void T_5 * V_695 ,\r\nstruct V_76 * V_77 )\r\n{\r\nvoid T_5 * V_696 ;\r\nint V_697 ;\r\nif( ( F_148 ( V_695 ) != 0x55 ) || ( F_148 ( V_695 + 1 ) != 0xaa ) )\r\nreturn 0 ;\r\nV_697 = ( F_148 ( V_695 + 0x18 ) | ( F_148 ( V_695 + 0x19 ) << 8 ) ) ;\r\nif( V_697 > ( 0x10000 - 8 ) )\r\nreturn 0 ;\r\nV_696 = V_695 + V_697 ;\r\nif( ( F_148 ( V_696 ) != 'P' ) || ( F_148 ( V_696 + 1 ) != 'C' ) ||\r\n( F_148 ( V_696 + 2 ) != 'I' ) || ( F_148 ( V_696 + 3 ) != 'R' ) )\r\nreturn 0 ;\r\nif( ( F_148 ( V_696 + 4 ) | ( F_148 ( V_696 + 5 ) << 8 ) ) != V_77 -> V_318 )\r\nreturn 0 ;\r\nif( ( F_148 ( V_696 + 6 ) | ( F_148 ( V_696 + 7 ) << 8 ) ) != V_77 -> V_316 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic unsigned char * F_149 ( struct V_416 * V_418 )\r\n{\r\nstruct V_76 * V_77 = F_136 ( V_418 ) ;\r\nvoid T_5 * V_695 ;\r\nunsigned char * V_698 = NULL ;\r\nT_6 V_699 ;\r\nif( ! V_77 -> V_198 ) {\r\nif( ( V_695 = F_150 ( V_418 , & V_699 ) ) ) {\r\nif( F_147 ( V_695 , V_77 ) ) {\r\nif( ( V_698 = F_151 ( 65536 ) ) ) {\r\nF_152 ( V_698 , V_695 ,\r\n( V_699 > 65536 ) ? 65536 : V_699 ) ;\r\n}\r\n}\r\nF_153 ( V_418 , V_695 ) ;\r\n}\r\n}\r\nif( V_698 ) return V_698 ;\r\n#if F_2 ( V_27 ) || F_2 ( V_28 )\r\n{\r\nT_2 V_117 ;\r\nfor ( V_117 = 0x000c0000 ; V_117 < 0x000f0000 ; V_117 += 0x00001000 ) {\r\nV_695 = F_154 ( V_117 , 65536 ) ;\r\nif ( ! V_695 )\r\ncontinue;\r\nif ( ! F_147 ( V_695 , V_77 ) ) {\r\nF_155 ( V_695 ) ;\r\ncontinue;\r\n}\r\nif ( ( V_698 = F_151 ( 65536 ) ) )\r\nF_152 ( V_698 , V_695 , 65536 ) ;\r\nF_155 ( V_695 ) ;\r\nbreak;\r\n}\r\n}\r\n#endif\r\nreturn V_698 ;\r\n}\r\nstatic void F_156 ( struct V_76 * V_77 ,\r\nunsigned int * V_700 , unsigned int V_701 )\r\n{\r\nif ( * V_700 < ( V_701 << 20 ) )\r\nreturn;\r\nV_77 -> V_569 = F_154 ( V_77 -> V_391 , ( * V_700 ) ) ;\r\nif( ! V_77 -> V_569 ) {\r\nF_4 ( V_35\r\nL_119 ) ;\r\n( * V_700 ) >>= 1 ;\r\nwhile( ( ! ( V_77 -> V_569 = F_154 ( V_77 -> V_391 , ( * V_700 ) ) ) ) ) {\r\n( * V_700 ) >>= 1 ;\r\nif( ( * V_700 ) < ( V_701 << 20 ) )\r\nbreak;\r\n}\r\nif( V_77 -> V_569 ) {\r\nF_4 ( V_35\r\nL_120 ,\r\n( int ) ( ( * V_700 ) >> 20 ) ) ;\r\n}\r\n}\r\n}\r\nstatic int F_157 ( struct V_76 * V_77 )\r\n{\r\nvoid T_5 * V_702 = V_77 -> V_569 ;\r\nunsigned short V_117 ;\r\nunsigned char V_156 ;\r\nint V_33 , V_34 ;\r\nF_104 ( V_153 , 0x15 , 0xFB ) ;\r\nF_57 ( V_153 , 0x15 , 0x04 ) ;\r\nF_56 ( V_153 , 0x13 , 0x00 ) ;\r\nF_56 ( V_153 , 0x14 , 0xBF ) ;\r\nfor( V_33 = 0 ; V_33 < 2 ; V_33 ++ ) {\r\nV_117 = 0x1234 ;\r\nfor( V_34 = 0 ; V_34 < 4 ; V_34 ++ ) {\r\nF_158 ( V_117 , V_702 ) ;\r\nif( F_159 ( V_702 ) == V_117 )\r\nbreak;\r\nF_57 ( V_153 , 0x3c , 0x01 ) ;\r\nV_156 = F_28 ( V_153 , 0x05 ) ;\r\nV_156 = F_28 ( V_153 , 0x05 ) ;\r\nF_104 ( V_153 , 0x3c , 0xfe ) ;\r\nV_156 = F_28 ( V_153 , 0x05 ) ;\r\nV_156 = F_28 ( V_153 , 0x05 ) ;\r\nV_117 ++ ;\r\n}\r\n}\r\nF_120 ( 0x01234567L , V_702 ) ;\r\nF_120 ( 0x456789ABL , ( V_702 + 4 ) ) ;\r\nF_120 ( 0x89ABCDEFL , ( V_702 + 8 ) ) ;\r\nF_120 ( 0xCDEF0123L , ( V_702 + 12 ) ) ;\r\nV_156 = F_28 ( V_153 , 0x3b ) ;\r\nif( V_156 & 0x01 ) {\r\nif( F_160 ( ( V_702 + 12 ) ) == 0xCDEF0123L )\r\nreturn 4 ;\r\n}\r\nif( F_160 ( ( V_702 + 4 ) ) == 0x456789ABL )\r\nreturn 2 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_161 ( struct V_76 * V_77 , int V_703 ,\r\nint V_704 , int V_705 ,\r\nint V_706 , unsigned int V_700 )\r\n{\r\nvoid T_5 * V_707 = V_77 -> V_569 ;\r\nunsigned short V_708 ;\r\nunsigned int V_709 , V_710 , V_711 , V_712 , V_713 ;\r\nunsigned int V_714 , V_715 , V_716 ;\r\nfor( V_709 = 0 ; V_709 < F_162 ( V_717 ) ; V_709 ++ ) {\r\nV_710 = V_704 * V_717 [ V_709 ] [ 3 ] ;\r\nif( V_710 != V_705 )\r\ncontinue;\r\nif( ( V_717 [ V_709 ] [ 2 ] + V_717 [ V_709 ] [ 0 ] ) > V_706 )\r\ncontinue;\r\nV_712 = V_710 * 16 * V_703 - 1 ;\r\nif( V_703 == 3 ) {\r\nV_713 = V_710 * 16 - 1 ;\r\n} else {\r\nV_713 = V_710 * 16 * V_703 / 2 - 1 ;\r\n}\r\nV_711 = ( 1 << V_717 [ V_709 ] [ 1 ] ) * V_704 * 4 ;\r\nV_715 = V_712 ;\r\nV_716 = ( V_711 / 2 + V_715 ) % V_711 ;\r\nV_714 = V_711 * V_717 [ V_709 ] [ 2 ] + V_715 ;\r\nF_104 ( V_153 , 0x15 , 0xFB ) ;\r\nF_57 ( V_153 , 0x15 , 0x04 ) ;\r\nV_708 = ( V_717 [ V_709 ] [ 3 ] * V_704 ) - 1 ;\r\nif( V_704 == 4 ) V_708 |= 0x80 ;\r\nelse if( V_704 == 2 ) V_708 |= 0x40 ;\r\nF_56 ( V_153 , 0x13 , V_717 [ V_709 ] [ 4 ] ) ;\r\nF_56 ( V_153 , 0x14 , V_708 ) ;\r\nV_712 <<= 16 ;\r\nV_713 <<= 16 ;\r\nif( ( V_712 + V_715 >= V_700 ) ||\r\n( V_713 + V_715 >= V_700 ) ||\r\n( V_712 + V_716 >= V_700 ) ||\r\n( V_712 + V_714 >= V_700 ) )\r\ncontinue;\r\nF_158 ( ( ( unsigned short ) V_715 ) ,\r\n( V_707 + V_712 + V_715 ) ) ;\r\nF_158 ( ( ( unsigned short ) V_713 ) ,\r\n( V_707 + V_713 + V_715 ) ) ;\r\nF_158 ( ( ( unsigned short ) V_716 ) ,\r\n( V_707 + V_712 + V_716 ) ) ;\r\nF_158 ( ( ( unsigned short ) V_714 ) ,\r\n( V_707 + V_712 + V_714 ) ) ;\r\nif( F_159 ( V_707 + V_712 + V_715 ) == V_715 )\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_163 ( struct V_416 * V_418 , unsigned int V_700 )\r\n{\r\nstruct V_76 * V_77 = F_136 ( V_418 ) ;\r\nint V_33 , V_34 , V_704 ;\r\nint V_705 , V_706 ;\r\nV_704 = F_157 ( V_77 ) ;\r\nfor( V_33 = 6 ; V_33 >= 0 ; V_33 -- ) {\r\nV_705 = 1 << V_33 ;\r\nfor( V_34 = 4 ; V_34 >= 1 ; V_34 -- ) {\r\nV_706 = 15 - V_34 ;\r\nif( ( V_705 * V_34 ) <= 64 ) {\r\nif( F_161 ( V_77 ,\r\nV_34 ,\r\nV_704 ,\r\nV_705 ,\r\nV_706 ,\r\nV_700 ) )\r\nreturn;\r\n}\r\n}\r\n}\r\n}\r\nstatic void F_164 ( struct V_416 * V_418 )\r\n{\r\nstruct V_76 * V_77 = F_136 ( V_418 ) ;\r\nunsigned char * V_718 = V_77 -> V_82 . V_84 ;\r\nT_3 V_156 , V_719 , V_720 , V_721 , V_722 , V_723 , V_724 , V_725 , V_726 ;\r\nT_4 V_99 , V_727 , V_728 = 0 ;\r\nunsigned int V_700 ;\r\nif( ! V_77 -> V_82 . V_83 )\r\nV_718 = NULL ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nif( V_718 ) {\r\nif( V_718 [ 0x52 ] & 0x80 ) {\r\nV_728 = V_718 [ 0x52 ] ;\r\n} else {\r\nV_728 = F_28 ( V_153 , 0x3a ) ;\r\n}\r\nV_728 &= 0x07 ;\r\n}\r\nV_721 = 0x80 ; V_724 = 0x80 ;\r\nif( V_77 -> V_451 <= 0x13 ) {\r\nV_719 = 0x44 ; V_720 = 0x42 ;\r\nV_722 = 0x44 ; V_723 = 0x42 ;\r\n} else {\r\nV_719 = 0x68 ; V_720 = 0x43 ;\r\nV_722 = 0x68 ; V_723 = 0x43 ;\r\nif( V_718 ) {\r\nV_99 = V_728 * 5 ;\r\nV_727 = V_99 + 0x54 ;\r\nV_719 = V_718 [ V_727 ++ ] ;\r\nV_720 = V_718 [ V_727 ++ ] ;\r\nV_721 = V_718 [ V_727 ++ ] ;\r\nV_727 = V_99 + 0x7c ;\r\nV_722 = V_718 [ V_727 ++ ] ;\r\nV_723 = V_718 [ V_727 ++ ] ;\r\nV_724 = V_718 [ V_727 ++ ] ;\r\n}\r\n}\r\nF_56 ( V_153 , 0x28 , V_719 ) ;\r\nF_56 ( V_153 , 0x29 , V_720 ) ;\r\nF_56 ( V_153 , 0x2a , V_721 ) ;\r\nF_56 ( V_153 , 0x2e , V_722 ) ;\r\nF_56 ( V_153 , 0x2f , V_723 ) ;\r\nF_56 ( V_153 , 0x30 , V_724 ) ;\r\nV_719 = 0x10 ;\r\nif( V_718 )\r\nV_719 = V_718 [ 0xa4 ] ;\r\nF_56 ( V_153 , 0x07 , V_719 ) ;\r\nF_56 ( V_153 , 0x11 , 0x0f ) ;\r\nV_719 = 0x01 ; V_720 = 0x43 ; V_721 = 0x1e ; V_722 = 0x2a ;\r\nV_723 = 0x06 ; V_724 = 0x00 ; V_725 = 0x00 ; V_726 = 0x00 ;\r\nif( V_718 ) {\r\nV_728 += 0xa5 ;\r\nV_719 = V_718 [ V_728 ] ;\r\nV_720 = V_718 [ V_728 + 8 ] ;\r\nV_721 = V_718 [ V_728 + 16 ] ;\r\nV_722 = V_718 [ V_728 + 24 ] ;\r\nV_723 = V_718 [ V_728 + 32 ] ;\r\nV_724 = V_718 [ V_728 + 40 ] ;\r\nV_725 = V_718 [ V_728 + 48 ] ;\r\nV_726 = V_718 [ V_728 + 56 ] ;\r\n}\r\nif( V_77 -> V_451 >= 0x80 )\r\nV_721 &= 0xfd ;\r\nF_56 ( V_153 , 0x15 , V_719 ) ;\r\nF_56 ( V_153 , 0x16 , V_720 ) ;\r\nF_56 ( V_153 , 0x17 , V_721 ) ;\r\nF_56 ( V_153 , 0x18 , V_722 ) ;\r\nF_56 ( V_153 , 0x19 , V_723 ) ;\r\nF_56 ( V_153 , 0x1a , V_724 ) ;\r\nF_56 ( V_153 , 0x1b , V_725 ) ;\r\nF_56 ( V_153 , 0x1c , V_726 ) ;\r\nF_104 ( V_153 , 0x15 , 0xfb ) ;\r\nF_57 ( V_153 , 0x15 , 0x04 ) ;\r\nif( V_718 ) {\r\nif( V_718 [ 0x53 ] & 0x02 ) {\r\nF_57 ( V_153 , 0x19 , 0x20 ) ;\r\n}\r\n}\r\nV_719 = 0x04 ;\r\nif( V_77 -> V_451 >= 0x80 )\r\nV_719 |= 0x01 ;\r\nF_56 ( V_153 , 0x1f , V_719 ) ;\r\nF_56 ( V_153 , 0x20 , 0xa4 ) ;\r\nV_719 = 0xf6 ; V_720 = 0x0d ; V_721 = 0x00 ;\r\nif( V_718 ) {\r\nV_719 = V_718 [ 0xe8 ] ;\r\nV_720 = V_718 [ 0xe9 ] ;\r\nV_721 = V_718 [ 0xea ] ;\r\n}\r\nF_56 ( V_153 , 0x23 , V_719 ) ;\r\nF_56 ( V_153 , 0x24 , V_720 ) ;\r\nF_56 ( V_153 , 0x25 , V_721 ) ;\r\nF_56 ( V_153 , 0x21 , 0x84 ) ;\r\nF_56 ( V_153 , 0x22 , 0x00 ) ;\r\nF_56 ( V_152 , 0x37 , 0x00 ) ;\r\nF_57 ( V_151 , 0x24 , 0x01 ) ;\r\nF_56 ( V_151 , 0x00 , 0x00 ) ;\r\nV_719 = 0x40 ; V_720 = 0x11 ;\r\nif( V_718 ) {\r\nV_719 = V_718 [ 0xec ] ;\r\nV_720 = V_718 [ 0xeb ] ;\r\n}\r\nF_56 ( V_151 , 0x02 , V_719 ) ;\r\nif( V_77 -> V_451 >= 0x80 )\r\nV_720 &= ~ 0x01 ;\r\nV_156 = F_28 ( V_490 , 0x00 ) ;\r\nif( ( V_156 == 1 ) || ( V_156 == 2 ) ) {\r\nF_56 ( V_152 , 0x37 , 0x02 ) ;\r\nF_56 ( V_195 , 0x00 , 0x1c ) ;\r\nV_722 = 0x00 ; V_723 = 0x00 ; V_724 = 0x10 ;\r\nif( V_77 -> V_82 . V_83 ) {\r\nV_722 = V_718 [ 0xf5 ] ;\r\nV_723 = V_718 [ 0xf6 ] ;\r\nV_724 = V_718 [ 0xf7 ] ;\r\n}\r\nF_56 ( V_490 , 0x0d , V_722 ) ;\r\nF_56 ( V_490 , 0x0e , V_723 ) ;\r\nF_56 ( V_490 , 0x10 , V_724 ) ;\r\nF_56 ( V_490 , 0x0f , 0x3f ) ;\r\nV_156 = F_28 ( V_490 , 0x01 ) ;\r\nif( V_156 >= 0xb0 ) {\r\nV_156 = F_28 ( V_490 , 0x23 ) ;\r\nV_156 &= 0x20 ;\r\nV_156 <<= 1 ;\r\nF_56 ( V_490 , 0x23 , V_156 ) ;\r\n}\r\n} else {\r\nV_720 &= ~ 0x10 ;\r\n}\r\nF_56 ( V_153 , 0x32 , V_720 ) ;\r\nF_104 ( V_151 , 0x24 , 0xfe ) ;\r\nV_156 = F_28 ( V_153 , 0x16 ) ;\r\nV_156 &= 0xc3 ;\r\nF_56 ( V_152 , 0x35 , V_156 ) ;\r\nF_56 ( V_152 , 0x83 , 0x00 ) ;\r\n#if ! F_2 ( V_27 ) && ! F_2 ( V_28 )\r\nif( V_30 ) {\r\nF_56 ( V_153 , 0x13 , 0x28 ) ;\r\nV_156 = ( ( V_30 >> 10 ) - 1 ) | 0x40 ;\r\nF_56 ( V_153 , 0x14 , V_156 ) ;\r\n} else {\r\n#endif\r\nV_700 = V_77 -> V_320 ;\r\nF_156 ( V_77 , & V_700 , 4 ) ;\r\nif( V_77 -> V_569 ) {\r\nF_163 ( V_418 , V_700 ) ;\r\nF_155 ( V_77 -> V_569 ) ;\r\n} else {\r\nF_4 ( V_58\r\nL_121 ) ;\r\nF_56 ( V_153 , 0x13 , 0x28 ) ;\r\nF_56 ( V_153 , 0x14 , 0x47 ) ;\r\n}\r\n#if ! F_2 ( V_27 ) && ! F_2 ( V_28 )\r\n}\r\n#endif\r\nif( V_718 ) {\r\nV_719 = V_718 [ 0xe6 ] ;\r\nV_720 = V_718 [ 0xe7 ] ;\r\n} else {\r\nV_156 = F_28 ( V_153 , 0x3a ) ;\r\nif( ( V_156 & 0x30 ) == 0x30 ) {\r\nV_719 = 0x04 ;\r\nV_720 = 0x92 ;\r\n} else {\r\nV_719 = 0x14 ;\r\nV_720 = 0xb2 ;\r\n}\r\n}\r\nF_56 ( V_153 , 0x21 , V_719 ) ;\r\nF_56 ( V_153 , 0x22 , V_720 ) ;\r\nF_103 ( V_77 ) ;\r\nV_77 -> V_82 . V_664 = false ;\r\nF_140 ( & V_77 -> V_82 , false ) ;\r\nF_141 ( & V_77 -> V_82 , false ) ;\r\nV_77 -> V_364 = V_77 -> V_366 = 0 ;\r\nV_77 -> V_82 . V_729 = 8 << 20 ;\r\nF_61 ( & V_77 -> V_82 , 0x2e | 0x80 ) ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nF_57 ( V_153 , 0x01 , 0x20 ) ;\r\nF_56 ( V_152 , 0x34 , 0x2e ) ;\r\nV_77 -> V_324 = 0x2e ;\r\n}\r\nstatic inline int F_165 ( struct V_76 * V_77 )\r\n{\r\nreturn V_77 -> V_730 == V_731 ;\r\n}\r\nstatic void F_166 ( struct V_76 * V_77 , int V_732 )\r\n{\r\nunsigned int V_33 ;\r\nT_3 V_156 ;\r\nfor( V_33 = 0 ; V_33 <= ( V_732 * 10 * 36 ) ; V_33 ++ ) {\r\nV_156 = F_28 ( V_153 , 0x05 ) ;\r\nV_156 ++ ;\r\n}\r\n}\r\nstatic int F_167 ( struct V_76 * V_77 ,\r\nstruct V_416 * V_733 ,\r\nunsigned short V_734 )\r\n{\r\nstruct V_416 * V_418 = NULL ;\r\nunsigned short V_117 ;\r\nint V_164 = 0 ;\r\nwhile( ( V_418 = F_168 ( V_735 , V_418 ) ) ) {\r\nV_117 = V_418 -> V_736 ;\r\nif( V_117 == V_734 ) {\r\nV_164 = 1 ;\r\nF_169 ( V_418 ) ;\r\nbreak;\r\n}\r\n}\r\nreturn V_164 ;\r\n}\r\nstatic int F_170 ( struct V_76 * V_77 , int V_737 ,\r\nunsigned int V_738 , unsigned int V_700 )\r\n{\r\nunsigned int V_739 ;\r\nint V_33 ;\r\nF_120 ( 0 , V_77 -> V_569 ) ;\r\nfor( V_33 = V_737 ; V_33 <= V_738 ; V_33 ++ ) {\r\nV_739 = 1 << V_33 ;\r\nif( V_739 < V_700 )\r\nF_120 ( V_739 , V_77 -> V_569 + V_739 ) ;\r\n}\r\nF_166 ( V_77 , 150 ) ;\r\nif( F_160 ( V_77 -> V_569 ) != 0 )\r\nreturn 0 ;\r\nfor( V_33 = V_737 ; V_33 <= V_738 ; V_33 ++ ) {\r\nV_739 = 1 << V_33 ;\r\nif( V_739 < V_700 ) {\r\nif( F_160 ( V_77 -> V_569 + V_739 ) != V_739 )\r\nreturn 0 ;\r\n} else\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int F_171 ( struct V_76 * V_77 )\r\n{\r\nunsigned int V_704 , V_740 , V_741 , V_700 ;\r\nint V_33 , V_34 , V_709 , V_742 , V_743 ;\r\nT_3 V_156 , V_708 ;\r\nstatic const T_3 V_744 [ 12 * 5 ] = {\r\n0x02 , 0x0e , 0x0b , 0x80 , 0x5d ,\r\n0x02 , 0x0e , 0x0a , 0x40 , 0x59 ,\r\n0x02 , 0x0d , 0x0b , 0x40 , 0x4d ,\r\n0x02 , 0x0e , 0x09 , 0x20 , 0x55 ,\r\n0x02 , 0x0d , 0x0a , 0x20 , 0x49 ,\r\n0x02 , 0x0c , 0x0b , 0x20 , 0x3d ,\r\n0x02 , 0x0e , 0x08 , 0x10 , 0x51 ,\r\n0x02 , 0x0d , 0x09 , 0x10 , 0x45 ,\r\n0x02 , 0x0c , 0x0a , 0x10 , 0x39 ,\r\n0x02 , 0x0d , 0x08 , 0x08 , 0x41 ,\r\n0x02 , 0x0c , 0x09 , 0x08 , 0x35 ,\r\n0x02 , 0x0c , 0x08 , 0x04 , 0x31\r\n} ;\r\nstatic const T_3 V_745 [ 4 * 5 ] = {\r\n0x02 , 0x0d , 0x09 , 0x40 , 0x45 ,\r\n0x02 , 0x0c , 0x09 , 0x20 , 0x35 ,\r\n0x02 , 0x0c , 0x08 , 0x10 , 0x31 ,\r\n0x02 , 0x0b , 0x08 , 0x08 , 0x21\r\n} ;\r\nF_57 ( V_153 , 0x20 , ( 0x80 | 0x04 ) ) ;\r\nV_700 = V_77 -> V_320 ;\r\nF_156 ( V_77 , & V_700 , 32 ) ;\r\nif( ! V_77 -> V_569 ) {\r\nF_4 ( V_35 L_122 ) ;\r\nF_56 ( V_153 , 0x13 , 0x35 ) ;\r\nF_56 ( V_153 , 0x14 , 0x41 ) ;\r\nreturn - V_746 ;\r\n}\r\nF_56 ( V_153 , 0x15 , 0x00 ) ;\r\nF_56 ( V_153 , 0x1c , 0x00 ) ;\r\nif( V_77 -> V_85 == V_411 ) {\r\nV_741 = 1 ;\r\nV_156 = F_28 ( V_152 , 0x97 ) ;\r\nif( ! ( V_156 & 0x01 ) ) {\r\nV_704 = 32 ;\r\nF_56 ( V_153 , 0x13 , 0xb1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x52 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_708 = 0x02 ;\r\nif( F_170 ( V_77 , 23 , 24 , V_700 ) )\r\ngoto V_747;\r\nF_56 ( V_153 , 0x13 , 0x31 ) ;\r\nF_56 ( V_153 , 0x14 , 0x42 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nif( F_170 ( V_77 , 23 , 23 , V_700 ) )\r\ngoto V_747;\r\nV_704 = 16 ;\r\nF_56 ( V_153 , 0x13 , 0xb1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x41 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_708 = 0x01 ;\r\nif( F_170 ( V_77 , 22 , 23 , V_700 ) )\r\ngoto V_747;\r\nelse\r\nF_56 ( V_153 , 0x13 , 0x31 ) ;\r\n} else {\r\nV_704 = 16 ;\r\nF_56 ( V_153 , 0x13 , 0xb1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x41 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_708 = 0x01 ;\r\nif( F_170 ( V_77 , 22 , 23 , V_700 ) )\r\ngoto V_747;\r\nF_56 ( V_153 , 0x13 , 0x31 ) ;\r\nF_56 ( V_153 , 0x14 , 0x31 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nif( F_170 ( V_77 , 22 , 22 , V_700 ) )\r\ngoto V_747;\r\nV_704 = 8 ;\r\nF_56 ( V_153 , 0x13 , 0xb1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x30 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_708 = 0x00 ;\r\nif( F_170 ( V_77 , 21 , 22 , V_700 ) )\r\ngoto V_747;\r\nelse\r\nF_56 ( V_153 , 0x13 , 0x31 ) ;\r\n}\r\n} else {\r\nV_156 = F_28 ( V_152 , 0x97 ) ;\r\nif( ! ( V_156 & 0x10 ) ) {\r\nV_156 = F_28 ( V_153 , 0x39 ) ;\r\nV_156 >>= 1 ;\r\n}\r\nif( V_156 & 0x01 ) {\r\nV_704 = 32 ;\r\nif( V_77 -> V_451 == 2 ) {\r\nV_741 = 2 ;\r\nF_56 ( V_153 , 0x13 , 0xa1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x44 ) ;\r\nV_708 = 0x04 ;\r\nF_166 ( V_77 , 1 ) ;\r\nif( F_170 ( V_77 , 23 , 24 , V_700 ) )\r\ngoto V_747;\r\nF_56 ( V_153 , 0x13 , 0x21 ) ;\r\nF_56 ( V_153 , 0x14 , 0x34 ) ;\r\nif( F_170 ( V_77 , 22 , 23 , V_700 ) )\r\ngoto V_747;\r\nV_741 = 1 ;\r\nF_56 ( V_153 , 0x13 , 0xa1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x40 ) ;\r\nV_708 = 0x00 ;\r\nif( F_170 ( V_77 , 22 , 23 , V_700 ) )\r\ngoto V_747;\r\nF_56 ( V_153 , 0x13 , 0x21 ) ;\r\nF_56 ( V_153 , 0x14 , 0x30 ) ;\r\n} else {\r\nV_741 = 3 ;\r\nF_56 ( V_153 , 0x13 , 0xa1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x4c ) ;\r\nV_708 = 0x0c ;\r\nF_166 ( V_77 , 1 ) ;\r\nif( F_170 ( V_77 , 23 , 25 , V_700 ) )\r\ngoto V_747;\r\nV_741 = 2 ;\r\nF_56 ( V_153 , 0x14 , 0x48 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_708 = 0x08 ;\r\nif( F_170 ( V_77 , 23 , 24 , V_700 ) )\r\ngoto V_747;\r\nF_56 ( V_153 , 0x13 , 0x21 ) ;\r\nF_56 ( V_153 , 0x14 , 0x3c ) ;\r\nV_708 = 0x0c ;\r\nif( F_170 ( V_77 , 23 , 24 , V_700 ) ) {\r\nV_741 = 3 ;\r\n} else {\r\nV_741 = 2 ;\r\nF_56 ( V_153 , 0x14 , 0x38 ) ;\r\nV_708 = 0x08 ;\r\n}\r\n}\r\nF_166 ( V_77 , 1 ) ;\r\n} else {\r\nV_704 = 64 ;\r\nif( V_77 -> V_451 == 2 ) {\r\nV_741 = 1 ;\r\nF_56 ( V_153 , 0x13 , 0xa1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x52 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_708 = 0x02 ;\r\nif( F_170 ( V_77 , 23 , 24 , V_700 ) )\r\ngoto V_747;\r\nF_56 ( V_153 , 0x13 , 0x21 ) ;\r\nF_56 ( V_153 , 0x14 , 0x42 ) ;\r\n} else {\r\nV_741 = 2 ;\r\nF_56 ( V_153 , 0x13 , 0xa1 ) ;\r\nF_56 ( V_153 , 0x14 , 0x5a ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_708 = 0x0a ;\r\nif( F_170 ( V_77 , 24 , 25 , V_700 ) )\r\ngoto V_747;\r\nF_56 ( V_153 , 0x13 , 0x21 ) ;\r\nF_56 ( V_153 , 0x14 , 0x4a ) ;\r\n}\r\nF_166 ( V_77 , 1 ) ;\r\n}\r\n}\r\nV_747:\r\nF_37 ( V_153 , 0x14 , 0xf0 , V_708 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_34 = ( V_77 -> V_85 == V_411 ) ? 5 : 9 ;\r\nV_709 = ( V_77 -> V_85 == V_411 ) ? 12 : 4 ;\r\nV_743 = - V_748 ;\r\nfor( V_33 = 0 ; V_33 < V_709 ; V_33 ++ ) {\r\nV_156 = ( V_77 -> V_85 == V_411 ) ?\r\nV_744 [ ( V_33 * 5 ) + 4 ] : V_745 [ ( V_33 * 5 ) + 4 ] ;\r\nF_37 ( V_153 , 0x13 , 0x80 , V_156 ) ;\r\nF_166 ( V_77 , 50 ) ;\r\nV_740 = ( V_77 -> V_85 == V_411 ) ?\r\nV_744 [ ( V_33 * 5 ) + 3 ] : V_745 [ ( V_33 * 5 ) + 3 ] ;\r\nV_156 = F_28 ( V_153 , 0x13 ) ;\r\nif( V_156 & 0x80 ) V_740 <<= 1 ;\r\nif( V_77 -> V_85 == V_411 ) {\r\nif( V_704 == 16 ) V_740 <<= 1 ;\r\nelse if( V_704 == 32 ) V_740 <<= 2 ;\r\n} else {\r\nif( V_704 == 64 ) V_740 <<= 1 ;\r\n}\r\nV_156 = 0 ;\r\nV_742 = V_741 ;\r\nif( V_742 == 3 ) V_742 = 4 ;\r\nif( ( V_740 * V_742 ) <= 256 ) {\r\nwhile( ( V_740 >>= 1 ) ) V_156 += 0x10 ;\r\n}\r\nif( ! V_156 ) continue;\r\nF_37 ( V_153 , 0x14 , 0x0f , ( V_156 & 0xf0 ) ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nif ( F_170 ( V_77 , V_34 , ( ( V_156 >> 4 ) + V_741 - 2 + 20 ) , V_700 ) ) {\r\nV_743 = 0 ;\r\nbreak;\r\n}\r\n}\r\nF_155 ( V_77 -> V_569 ) ;\r\nreturn V_743 ;\r\n}\r\nstatic void F_172 ( struct V_76 * V_77 , T_3 V_749 )\r\n{\r\nT_3 V_719 , V_720 , V_721 ;\r\nint V_99 ;\r\nstatic const T_3 V_750 [ 8 * 3 ] = {\r\n0x16 , 0x01 , 0x01 ,\r\n0x3e , 0x03 , 0x01 ,\r\n0x7c , 0x08 , 0x01 ,\r\n0x79 , 0x06 , 0x01 ,\r\n0x29 , 0x01 , 0x81 ,\r\n0x5c , 0x23 , 0x01 ,\r\n0x5c , 0x23 , 0x01 ,\r\n0x5c , 0x23 , 0x01\r\n} ;\r\nstatic const T_3 V_751 [ 8 * 3 ] = {\r\n0x5c , 0x23 , 0x01 ,\r\n0x29 , 0x01 , 0x01 ,\r\n0x7c , 0x08 , 0x01 ,\r\n0x79 , 0x06 , 0x01 ,\r\n0x29 , 0x01 , 0x81 ,\r\n0x5c , 0x23 , 0x01 ,\r\n0x5c , 0x23 , 0x01 ,\r\n0x5c , 0x23 , 0x01\r\n} ;\r\nV_749 = 0 ;\r\nV_99 = V_749 * 3 ;\r\nV_719 = V_750 [ V_99 ] ; V_720 = V_750 [ V_99 + 1 ] ; V_721 = V_750 [ V_99 + 2 ] ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_77 -> V_514 [ 0x90 + V_99 ] ;\r\nV_720 = V_77 -> V_514 [ 0x90 + V_99 + 1 ] ;\r\nV_721 = V_77 -> V_514 [ 0x90 + V_99 + 2 ] ;\r\n}\r\nF_56 ( V_153 , 0x28 , V_719 ) ;\r\nF_56 ( V_153 , 0x29 , V_720 ) ;\r\nF_56 ( V_153 , 0x2a , V_721 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nV_99 = V_749 * 3 ;\r\nV_719 = V_751 [ V_99 ] ; V_720 = V_751 [ V_99 + 1 ] ; V_721 = V_751 [ V_99 + 2 ] ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_77 -> V_514 [ 0xb8 + V_99 ] ;\r\nV_720 = V_77 -> V_514 [ 0xb8 + V_99 + 1 ] ;\r\nV_721 = V_77 -> V_514 [ 0xb8 + V_99 + 2 ] ;\r\n}\r\nF_56 ( V_153 , 0x2e , V_719 ) ;\r\nF_56 ( V_153 , 0x2f , V_720 ) ;\r\nF_56 ( V_153 , 0x30 , V_721 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\n}\r\nstatic void F_173 ( struct V_76 * V_77 ,\r\nT_3 V_749 )\r\n{\r\nunsigned char * V_718 = V_77 -> V_514 ;\r\nT_3 V_719 ;\r\nF_56 ( V_153 , 0x28 , 0x64 ) ;\r\nF_56 ( V_153 , 0x29 , 0x63 ) ;\r\nF_166 ( V_77 , 15 ) ;\r\nF_56 ( V_153 , 0x18 , 0x00 ) ;\r\nF_56 ( V_153 , 0x19 , 0x20 ) ;\r\nF_56 ( V_153 , 0x16 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x80 ) ;\r\nF_56 ( V_153 , 0x18 , 0xc5 ) ;\r\nF_56 ( V_153 , 0x19 , 0x23 ) ;\r\nF_56 ( V_153 , 0x16 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x80 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nF_56 ( V_152 , 0x97 , 0x11 ) ;\r\nF_172 ( V_77 , V_749 ) ;\r\nF_166 ( V_77 , 0x46 ) ;\r\nF_56 ( V_153 , 0x18 , 0xc5 ) ;\r\nF_56 ( V_153 , 0x19 , 0x23 ) ;\r\nF_56 ( V_153 , 0x16 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x80 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nF_56 ( V_153 , 0x1b , 0x04 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nF_56 ( V_153 , 0x1b , 0x00 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nV_719 = 0x31 ;\r\nif ( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0xf0 ] ;\r\n}\r\nF_56 ( V_153 , 0x18 , V_719 ) ;\r\nF_56 ( V_153 , 0x19 , 0x06 ) ;\r\nF_56 ( V_153 , 0x16 , 0x04 ) ;\r\nF_56 ( V_153 , 0x16 , 0x84 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\n}\r\nstatic void F_174 ( struct V_76 * V_77 )\r\n{\r\nF_172 ( V_77 , 1 ) ;\r\nF_56 ( V_152 , 0x97 , 0x11 ) ;\r\nF_166 ( V_77 , 0x46 ) ;\r\nF_56 ( V_153 , 0x18 , 0x00 ) ;\r\nF_56 ( V_153 , 0x19 , 0x80 ) ;\r\nF_56 ( V_153 , 0x16 , 0x05 ) ;\r\nF_56 ( V_153 , 0x16 , 0x85 ) ;\r\nF_56 ( V_153 , 0x18 , 0x00 ) ;\r\nF_56 ( V_153 , 0x19 , 0xc0 ) ;\r\nF_56 ( V_153 , 0x16 , 0x05 ) ;\r\nF_56 ( V_153 , 0x16 , 0x85 ) ;\r\nF_56 ( V_153 , 0x18 , 0x00 ) ;\r\nF_56 ( V_153 , 0x19 , 0x40 ) ;\r\nF_56 ( V_153 , 0x16 , 0x05 ) ;\r\nF_56 ( V_153 , 0x16 , 0x85 ) ;\r\nF_56 ( V_153 , 0x18 , 0x42 ) ;\r\nF_56 ( V_153 , 0x19 , 0x02 ) ;\r\nF_56 ( V_153 , 0x16 , 0x05 ) ;\r\nF_56 ( V_153 , 0x16 , 0x85 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nF_56 ( V_153 , 0x1b , 0x04 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nF_56 ( V_153 , 0x1b , 0x00 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\nF_56 ( V_153 , 0x18 , 0x42 ) ;\r\nF_56 ( V_153 , 0x19 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x05 ) ;\r\nF_56 ( V_153 , 0x16 , 0x85 ) ;\r\nF_166 ( V_77 , 1 ) ;\r\n}\r\nstatic void F_175 ( struct V_76 * V_77 , T_3 V_749 )\r\n{\r\nunsigned char * V_718 = V_77 -> V_514 ;\r\nstatic const T_3 V_752 [ 8 ] = {\r\n0x88 , 0xaa , 0x48 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_753 [ 8 ] = {\r\n0x44 , 0x77 , 0x77 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_754 [ 8 ] = {\r\n0x48 , 0x78 , 0x88 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nT_3 V_156 ;\r\nT_3 V_719 ;\r\nT_3 V_720 ;\r\nT_3 V_721 ;\r\nF_56 ( V_152 , 0xb0 , 0x80 ) ;\r\nF_56 ( V_152 , 0x82 , 0x77 ) ;\r\nF_56 ( V_152 , 0x86 , 0x00 ) ;\r\nV_156 = F_28 ( V_152 , 0x86 ) ;\r\nF_56 ( V_152 , 0x86 , 0x88 ) ;\r\nV_156 = F_28 ( V_152 , 0x86 ) ;\r\nV_719 = V_754 [ V_749 ] ; V_720 = V_753 [ V_749 ] ; V_721 = V_752 [ V_749 ] ;\r\nif ( V_77 -> V_513 ) {\r\nV_719 = V_718 [ V_749 + 0x168 ] ;\r\nV_720 = V_718 [ V_749 + 0x160 ] ;\r\nV_721 = V_718 [ V_749 + 0x158 ] ;\r\n}\r\nF_56 ( V_152 , 0x86 , V_719 ) ;\r\nF_56 ( V_152 , 0x82 , 0x77 ) ;\r\nF_56 ( V_152 , 0x85 , 0x00 ) ;\r\nV_156 = F_28 ( V_152 , 0x85 ) ;\r\nF_56 ( V_152 , 0x85 , 0x88 ) ;\r\nV_156 = F_28 ( V_152 , 0x85 ) ;\r\nF_56 ( V_152 , 0x85 , V_720 ) ;\r\nF_56 ( V_152 , 0x82 , V_721 ) ;\r\nF_56 ( V_152 , 0x98 , 0x01 ) ;\r\nF_56 ( V_152 , 0x9a , 0x02 ) ;\r\nif ( F_165 ( V_77 ) )\r\nF_174 ( V_77 ) ;\r\nelse\r\nF_173 ( V_77 , V_749 ) ;\r\n}\r\nstatic T_3 F_176 ( struct V_76 * V_77 )\r\n{\r\nunsigned char * V_718 = V_77 -> V_514 ;\r\nT_3 V_755 ;\r\nT_3 V_156 ;\r\nT_3 V_719 ;\r\nV_755 = 0x00 ; V_719 = 0x10 ;\r\nif ( V_77 -> V_513 ) {\r\nV_755 = V_718 [ 0x62 ] ;\r\nV_719 = V_718 [ 0x1d2 ] ;\r\n}\r\nif ( ! ( V_755 & 0x80 ) ) {\r\nif ( F_165 ( V_77 ) ) {\r\nF_104 ( V_152 , 0xb4 , 0xfd ) ;\r\nF_57 ( V_152 , 0x4a , 0x80 ) ;\r\nV_156 = F_28 ( V_152 , 0x48 ) ;\r\nF_57 ( V_152 , 0xb4 , 0x02 ) ;\r\nV_755 = V_156 & 0x01 ;\r\n} else if ( V_77 -> V_85 == V_411 ) {\r\nF_56 ( V_152 , 0x97 , V_719 ) ;\r\nV_156 = F_28 ( V_152 , 0x97 ) ;\r\nif ( V_156 & 0x10 ) {\r\nV_755 = ( V_156 & 0x01 ) << 1 ;\r\n}\r\n} else {\r\nV_156 = F_28 ( V_153 , 0x39 ) ;\r\nV_755 = V_156 & 0x02 ;\r\nif ( ! ( V_755 ) ) {\r\nV_156 = F_28 ( V_153 , 0x3a ) ;\r\nV_755 = ( V_156 >> 1 ) & 0x01 ;\r\n}\r\n}\r\n}\r\nV_755 &= 0x07 ;\r\nreturn V_755 ;\r\n}\r\nstatic int F_177 ( struct V_416 * V_418 )\r\n{\r\nstruct V_76 * V_77 = F_136 ( V_418 ) ;\r\nunsigned char * V_718 = V_77 -> V_514 ;\r\nstruct V_416 * V_733 = NULL ;\r\nconst T_3 * V_756 , * V_757 ;\r\nT_3 V_719 , V_720 , V_721 , V_722 , V_723 , V_156 , V_755 ;\r\nT_2 V_758 , V_749 , V_759 ;\r\nint V_33 , V_34 , V_709 , V_99 ;\r\nstatic const T_3 V_760 [ 3 ] = { 0xf6 , 0x0d , 0x00 } ;\r\nstatic const T_3 V_761 [ 2 ] = { 0xa3 , 0xfb } ;\r\nstatic const T_3 V_762 [ 3 ] = { 0xc0 , 0x11 , 0x00 } ;\r\nstatic const T_3 V_752 [ 8 ] = {\r\n0x88 , 0xaa , 0x48 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_753 [ 8 ] = {\r\n0x44 , 0x77 , 0x77 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_754 [ 8 ] = {\r\n0x48 , 0x78 , 0x88 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_763 [ 3 * 8 ] = {\r\n0x90 , 0x28 , 0x24 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x77 , 0x44 , 0x44 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x77 , 0x44 , 0x44 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_764 [ 2 * 8 ] = {\r\n0x55 , 0x55 , 0x55 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_765 [ 8 * 4 ] = {\r\n0xaa , 0xaa , 0xaa , 0xaa , 0xaa , 0xaa , 0xaa , 0xaa ,\r\n0xaa , 0xaa , 0xaa , 0xaa , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_766 [ 8 * 4 ] = {\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_767 [ 8 * 2 ] = {\r\n0x00 , 0x00 , 0xa0 , 0x00 , 0xa0 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_768 [ 7 * 8 ] = {\r\n0x54 , 0x32 , 0x44 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x54 , 0x43 , 0x44 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x0a , 0x05 , 0x07 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x44 , 0x34 , 0x44 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x10 , 0x0a , 0x0a , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x11 , 0x0c , 0x0c , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x05 , 0x05 , 0x05 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_769 [ 3 * 8 ] = {\r\n0xf0 , 0xf0 , 0xf0 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x05 , 0x02 , 0x02 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nstatic const T_3 V_770 [ 2 * 8 ] = {\r\n0xc4 , 0x04 , 0x84 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 ,\r\n0xc4 , 0x04 , 0x84 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00\r\n} ;\r\nV_156 = F_31 ( V_771 ) | 0x01 ;\r\nF_71 ( V_771 , V_156 ) ;\r\nV_156 = F_31 ( V_772 ) | 0x01 ;\r\nF_71 ( V_480 , V_156 ) ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nV_156 = F_28 ( V_153 , 0x05 ) ;\r\nif( V_156 != 0xa1 )\r\nreturn 0 ;\r\nfor( V_33 = 0 ; V_33 < 0x22 ; V_33 ++ ) {\r\nif( 0x06 + V_33 == 0x20 ) continue;\r\nF_56 ( V_153 , 0x06 + V_33 , 0x00 ) ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 0x0b ; V_33 ++ ) {\r\nF_56 ( V_153 , 0x31 + V_33 , 0x00 ) ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 0x10 ; V_33 ++ ) {\r\nF_56 ( V_152 , 0x30 + V_33 , 0x00 ) ;\r\n}\r\nV_756 = V_760 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x78 ] ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 3 ; V_33 ++ ) {\r\nF_56 ( V_153 , 0x23 + V_33 , V_756 [ V_33 ] ) ;\r\n}\r\nV_756 = V_761 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x76 ] ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 2 ; V_33 ++ ) {\r\nF_56 ( V_153 , 0x21 + V_33 , V_756 [ V_33 ] ) ;\r\n}\r\nV_719 = 0x18 ; V_720 = 0x00 ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0x74 ] ;\r\nV_720 = V_718 [ 0x75 ] ;\r\n}\r\nF_56 ( V_153 , 0x07 , V_719 ) ;\r\nF_56 ( V_153 , 0x11 , 0x0f ) ;\r\nF_56 ( V_153 , 0x1f , V_720 ) ;\r\nF_56 ( V_153 , 0x20 , 0x80 | 0x20 | 0x04 ) ;\r\nF_56 ( V_153 , 0x27 , 0x74 ) ;\r\nV_756 = V_762 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x7b ] ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 3 ; V_33 ++ ) {\r\nF_56 ( V_153 , 0x31 + V_33 , V_756 [ V_33 ] ) ;\r\n}\r\nif( V_77 -> V_85 == V_413 ) {\r\nif( V_77 -> V_451 == 2 ) {\r\nF_37 ( V_153 , 0x3b , 0x3f , 0xc0 ) ;\r\n}\r\nF_56 ( V_152 , 0x7d , 0xfe ) ;\r\nF_56 ( V_152 , 0x7e , 0x0f ) ;\r\n}\r\nif( V_77 -> V_451 == 0 ) {\r\nF_104 ( V_152 , 0x58 , 0xd7 ) ;\r\nV_156 = F_28 ( V_152 , 0xcb ) ;\r\nif( V_156 & 0x20 ) {\r\nF_37 ( V_152 , 0x58 , 0xd7 , ( V_156 & 0x10 ) ? 0x08 : 0x20 ) ;\r\n}\r\n}\r\nV_156 = ( V_77 -> V_85 == V_413 ) ? 0x20 : 0x00 ;\r\nF_37 ( V_152 , 0x38 , 0x1f , V_156 ) ;\r\nif( V_77 -> V_85 == V_411 ) {\r\nF_56 ( V_153 , 0x36 , 0x70 ) ;\r\n} else {\r\nF_56 ( V_773 , 0x00 , 0x86 ) ;\r\nF_56 ( V_773 , 0x32 , 0x00 ) ;\r\nF_56 ( V_773 , 0x30 , 0x00 ) ;\r\nF_56 ( V_773 , 0x32 , 0x01 ) ;\r\nF_56 ( V_773 , 0x30 , 0x00 ) ;\r\nF_104 ( V_773 , 0x2f , 0xdf ) ;\r\nF_104 ( V_774 , 0x00 , 0x3f ) ;\r\nF_56 ( V_151 , 0x2f , 0x01 ) ;\r\nF_56 ( V_151 , 0x00 , 0x00 ) ;\r\nF_56 ( V_151 , 0x02 , V_718 [ 0x7e ] ) ;\r\nF_56 ( V_151 , 0x2e , 0x08 ) ;\r\nF_104 ( V_151 , 0x35 , 0x7f ) ;\r\nF_104 ( V_151 , 0x50 , 0xfe ) ;\r\nV_156 = F_28 ( V_490 , 0x00 ) ;\r\nif( V_156 == 1 || V_156 == 2 ) {\r\nF_56 ( V_195 , 0x00 , 0x1c ) ;\r\nF_56 ( V_490 , 0x0d , V_718 [ 0x7f ] ) ;\r\nF_56 ( V_490 , 0x0e , V_718 [ 0x80 ] ) ;\r\nF_56 ( V_490 , 0x10 , V_718 [ 0x81 ] ) ;\r\nF_104 ( V_490 , 0x0f , 0x3f ) ;\r\nV_156 = F_28 ( V_490 , 0x01 ) ;\r\nif( ( V_156 & 0xf0 ) >= 0xb0 ) {\r\nV_156 = F_28 ( V_490 , 0x23 ) ;\r\nif( V_156 & 0x20 ) V_156 |= 0x40 ;\r\nF_56 ( V_490 , 0x23 , V_156 ) ;\r\nV_156 = ( V_156 & 0x20 ) ? 0x02 : 0x00 ;\r\nF_37 ( V_151 , 0x1e , 0xfd , V_156 ) ;\r\n}\r\n}\r\nV_719 = V_718 [ 0x77 ] ;\r\nV_156 = F_28 ( V_153 , 0x3b ) ;\r\nif( V_156 & 0x02 ) {\r\nV_156 = F_28 ( V_153 , 0x3a ) ;\r\nV_720 = ( V_156 & 0x30 ) >> 3 ;\r\nif( ! ( V_720 & 0x04 ) ) V_720 ^= 0x02 ;\r\nV_156 = F_28 ( V_153 , 0x39 ) ;\r\nif( V_156 & 0x80 ) V_720 |= 0x80 ;\r\nV_720 |= 0x01 ;\r\nif( ( V_733 = F_97 ( V_439 , 0x0730 , NULL ) ) ) {\r\nF_169 ( V_733 ) ;\r\nif( ( ( V_720 & 0x06 ) == 2 ) || ( ( V_720 & 0x06 ) == 4 ) )\r\nV_720 &= 0xf9 ;\r\nV_720 |= 0x08 ;\r\nV_719 &= 0xfe ;\r\n} else {\r\nV_733 = F_97 ( V_439 , 0x0735 , NULL ) ;\r\nif( ! V_733 )\r\nV_733 = F_97 ( V_439 , 0x0645 , NULL ) ;\r\nif( ! V_733 )\r\nV_733 = F_97 ( V_439 , 0x0650 , NULL ) ;\r\nif( V_733 ) {\r\nF_43 ( V_733 , 0x94 , & V_759 ) ;\r\nV_759 &= 0xfffffeff ;\r\nF_45 ( V_733 , 0x94 , V_759 ) ;\r\nV_719 &= 0xfe ;\r\nF_169 ( V_733 ) ;\r\n} else if( F_167 ( V_77 , V_418 , V_439 ) ) {\r\nV_719 &= 0xfe ;\r\n} else if( F_167 ( V_77 , V_418 , 0x1106 ) ||\r\nF_167 ( V_77 , V_418 , 0x1022 ) ||\r\nF_167 ( V_77 , V_418 , 0x700e ) ||\r\nF_167 ( V_77 , V_418 , 0x10de ) ) {\r\nif( ( V_720 & 0x06 ) == 4 )\r\nV_720 ^= 0x06 ;\r\nV_720 |= 0x08 ;\r\n}\r\n}\r\nF_37 ( V_152 , 0x5f , 0xf0 , V_720 ) ;\r\n}\r\nF_56 ( V_153 , 0x22 , V_719 ) ;\r\nif( V_77 -> V_451 == 2 ) {\r\nV_719 = F_28 ( V_153 , 0x3b ) ;\r\nV_720 = F_28 ( V_153 , 0x3a ) ;\r\nV_759 = V_718 [ 0x90 + 3 ] | ( V_718 [ 0x90 + 4 ] << 8 ) ;\r\nif( ( ! ( V_719 & 0x02 ) ) && ( V_720 & 0x30 ) && ( V_759 < 0xcf ) )\r\nF_37 ( V_152 , 0x5f , 0xf1 , 0x01 ) ;\r\nif( ( V_733 = F_97 ( 0x10de , 0x01e0 , NULL ) ) ) {\r\nif( 0 )\r\nF_37 ( V_152 , 0x5f , 0xf1 , 0x01 ) ;\r\nF_169 ( V_733 ) ;\r\n}\r\n}\r\nV_719 = 0x30 ;\r\nV_156 = F_28 ( V_153 , 0x3b ) ;\r\nV_720 = F_28 ( V_152 , 0x5f ) ;\r\nif( ( ! ( V_156 & 0x02 ) ) && ( V_720 & 0x0e ) )\r\nV_719 |= 0x08 ;\r\nF_56 ( V_153 , 0x27 , V_719 ) ;\r\nif( V_718 [ 0x64 ] & 0x01 ) {\r\nF_37 ( V_152 , 0x5f , 0xf0 , V_718 [ 0x64 ] ) ;\r\n}\r\nV_719 = V_718 [ 0x4f7 ] ;\r\nF_43 ( V_418 , 0x50 , & V_759 ) ;\r\nV_759 = ( V_759 >> 20 ) & 0x0f ;\r\nif( V_759 == 1 ) {\r\nV_719 &= 0xfc ;\r\nF_57 ( V_152 , 0x5f , 0x08 ) ;\r\n}\r\nF_56 ( V_152 , 0x48 , V_719 ) ;\r\nF_37 ( V_152 , 0x47 , 0x04 , V_718 [ 0x4f6 ] & 0xfb ) ;\r\nF_37 ( V_152 , 0x49 , 0xf0 , V_718 [ 0x4f8 ] & 0x0f ) ;\r\nF_37 ( V_152 , 0x4a , 0x60 , V_718 [ 0x4f9 ] & 0x9f ) ;\r\nF_37 ( V_152 , 0x4b , 0x08 , V_718 [ 0x4fa ] & 0xf7 ) ;\r\nF_37 ( V_152 , 0x4c , 0x80 , V_718 [ 0x4fb ] & 0x7f ) ;\r\nF_56 ( V_152 , 0x70 , V_718 [ 0x4fc ] ) ;\r\nF_37 ( V_152 , 0x71 , 0xf0 , V_718 [ 0x4fd ] & 0x0f ) ;\r\nF_56 ( V_152 , 0x74 , 0xd0 ) ;\r\nF_37 ( V_152 , 0x74 , 0xcf , V_718 [ 0x4fe ] & 0x30 ) ;\r\nF_37 ( V_152 , 0x75 , 0xe0 , V_718 [ 0x4ff ] & 0x1f ) ;\r\nF_37 ( V_152 , 0x76 , 0xe0 , V_718 [ 0x500 ] & 0x1f ) ;\r\nV_719 = V_718 [ 0x501 ] ;\r\nif( ( V_733 = F_97 ( 0x8086 , 0x2530 , NULL ) ) ) {\r\nV_719 = 0xf0 ;\r\nF_169 ( V_733 ) ;\r\n}\r\nF_56 ( V_152 , 0x77 , V_719 ) ;\r\n}\r\nV_755 = F_176 ( V_77 ) ;\r\nif ( ! F_165 ( V_77 ) && V_755 ) {\r\nF_178 ( & V_418 -> V_775 ,\r\nL_123 ,\r\nV_755 ) ;\r\nV_749 = 0 ;\r\n} else {\r\nV_749 = V_755 ;\r\n}\r\nV_719 = 0xff ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0x140 + V_749 ] ;\r\n}\r\nF_56 ( V_152 , 0x6d , V_719 ) ;\r\nV_756 = V_763 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x128 ] ;\r\n}\r\nfor( V_33 = 0 , V_34 = 0 ; V_33 < 3 ; V_33 ++ , V_34 += 8 ) {\r\nF_56 ( V_152 , 0x68 + V_33 , V_756 [ V_34 + V_749 ] ) ;\r\n}\r\nV_756 = V_765 ;\r\nV_757 = V_766 ;\r\nif( V_77 -> V_513 ) {\r\nV_99 = ( V_77 -> V_85 == V_411 ) ? 0x31a : 0x3a6 ;\r\nV_756 = ( const T_3 * ) & V_718 [ V_99 ] ;\r\nV_757 = ( const T_3 * ) & V_718 [ V_99 + 0x20 ] ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 2 ; V_33 ++ ) {\r\nif( V_33 == 0 ) {\r\nV_759 = F_179 ( ( ( T_2 * ) V_756 ) [ V_749 ] ) ;\r\nV_758 = 0x6b ;\r\n} else {\r\nV_759 = F_179 ( ( ( T_2 * ) V_757 ) [ V_749 ] ) ;\r\nV_758 = 0x6e ;\r\n}\r\nV_156 = 0x00 ;\r\nfor( V_34 = 0 ; V_34 < 16 ; V_34 ++ ) {\r\nV_156 &= 0xf3 ;\r\nif( V_759 & 0x01 ) V_156 |= 0x04 ;\r\nif( V_759 & 0x02 ) V_156 |= 0x08 ;\r\nV_759 >>= 2 ;\r\nF_56 ( V_152 , V_758 , V_156 ) ;\r\nV_156 = F_28 ( V_152 , V_758 ) ;\r\nV_156 = F_28 ( V_152 , V_758 ) ;\r\nV_156 += 0x10 ;\r\n}\r\n}\r\nF_104 ( V_152 , 0x6e , 0xfc ) ;\r\nV_756 = NULL ;\r\nif( V_77 -> V_513 ) {\r\nV_99 = ( V_77 -> V_85 == V_411 ) ? 0x35a : 0x3e6 ;\r\nV_756 = ( const T_3 * ) & V_718 [ V_99 ] ;\r\n}\r\nfor( V_33 = 0 ; V_33 < 4 ; V_33 ++ ) {\r\nF_37 ( V_152 , 0x6e , 0xfc , V_33 ) ;\r\nV_156 = 0x00 ;\r\nfor( V_34 = 0 ; V_34 < 2 ; V_34 ++ ) {\r\nV_759 = 0 ;\r\nif( V_756 ) {\r\nV_759 = F_179 ( ( ( T_2 * ) V_756 ) [ V_749 * 8 ] ) ;\r\nV_756 += 4 ;\r\n}\r\nfor( V_709 = 0 ; V_709 < 16 ; V_709 ++ ) {\r\nV_156 &= 0xfc ;\r\nif( V_759 & 0x01 ) V_156 |= 0x01 ;\r\nif( V_759 & 0x02 ) V_156 |= 0x02 ;\r\nV_759 >>= 2 ;\r\nF_56 ( V_152 , 0x6f , V_156 ) ;\r\nV_156 = F_28 ( V_152 , 0x6f ) ;\r\nV_156 = F_28 ( V_152 , 0x6f ) ;\r\nV_156 += 0x08 ;\r\n}\r\n}\r\n}\r\nV_756 = V_764 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x148 ] ;\r\n}\r\nfor( V_33 = 0 , V_34 = 0 ; V_33 < 2 ; V_33 ++ , V_34 += 8 ) {\r\nF_56 ( V_152 , 0x80 + V_33 , V_756 [ V_34 + V_749 ] ) ;\r\n}\r\nF_104 ( V_152 , 0x89 , 0x8f ) ;\r\nV_756 = V_767 ;\r\nif( V_77 -> V_513 ) {\r\nV_99 = ( V_77 -> V_85 == V_411 ) ? 0x45a : 0x4e6 ;\r\nV_756 = ( const T_3 * ) & V_718 [ V_99 ] ;\r\n}\r\nV_759 = F_180 ( ( ( const T_4 * ) V_756 ) [ V_749 ] ) ;\r\nV_156 = 0x80 ;\r\nfor( V_33 = 0 ; V_33 < 5 ; V_33 ++ ) {\r\nV_156 &= 0xfc ;\r\nif( V_759 & 0x01 ) V_156 |= 0x01 ;\r\nif( V_759 & 0x02 ) V_156 |= 0x02 ;\r\nV_759 >>= 2 ;\r\nF_56 ( V_152 , 0x89 , V_156 ) ;\r\nV_156 = F_28 ( V_152 , 0x89 ) ;\r\nV_156 = F_28 ( V_152 , 0x89 ) ;\r\nV_156 += 0x10 ;\r\n}\r\nV_719 = 0xb5 ; V_720 = 0x20 ; V_721 = 0xf0 ; V_722 = 0x13 ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0x118 + V_749 ] ;\r\nV_720 = V_718 [ 0xf8 + V_749 ] ;\r\nV_721 = V_718 [ 0x120 + V_749 ] ;\r\nV_722 = V_718 [ 0x1ca ] ;\r\n}\r\nF_56 ( V_152 , 0x45 , V_719 & 0x0f ) ;\r\nF_56 ( V_152 , 0x99 , ( V_719 >> 4 ) & 0x07 ) ;\r\nF_57 ( V_152 , 0x40 , V_719 & 0x80 ) ;\r\nF_56 ( V_152 , 0x41 , V_720 ) ;\r\nV_756 = V_768 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x170 ] ;\r\n}\r\nfor( V_33 = 0 , V_34 = 0 ; V_33 < 7 ; V_33 ++ , V_34 += 8 ) {\r\nF_56 ( V_152 , 0x90 + V_33 , V_756 [ V_34 + V_749 ] ) ;\r\n}\r\nF_56 ( V_152 , 0x59 , V_721 ) ;\r\nV_756 = V_769 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x1a8 ] ;\r\n}\r\nfor( V_33 = 0 , V_34 = 0 ; V_33 < 3 ; V_33 ++ , V_34 += 8 ) {\r\nF_56 ( V_152 , 0xc3 + V_33 , V_756 [ V_34 + V_749 ] ) ;\r\n}\r\nV_756 = V_770 ;\r\nif( V_77 -> V_513 ) {\r\nV_756 = ( const T_3 * ) & V_718 [ 0x100 ] ;\r\n}\r\nfor( V_33 = 0 , V_34 = 0 ; V_33 < 2 ; V_33 ++ , V_34 += 8 ) {\r\nF_56 ( V_152 , 0x8a + V_33 , V_756 [ V_34 + V_749 ] ) ;\r\n}\r\nF_56 ( V_152 , 0xcf , V_722 ) ;\r\nF_56 ( V_152 , 0x83 , 0x09 ) ;\r\nF_56 ( V_152 , 0x87 , 0x00 ) ;\r\nif( V_77 -> V_85 == V_413 ) {\r\nif( ( V_77 -> V_451 == 1 ) ||\r\n( V_77 -> V_451 == 2 ) ) {\r\nF_56 ( V_152 , 0x8c , 0x87 ) ;\r\n}\r\n}\r\nif ( V_749 == 1 )\r\nF_56 ( V_153 , 0x17 , 0x80 ) ;\r\nelse\r\nF_56 ( V_153 , 0x17 , 0x00 ) ;\r\nF_56 ( V_153 , 0x1a , 0x87 ) ;\r\nif( V_77 -> V_85 == V_411 ) {\r\nF_56 ( V_153 , 0x15 , 0x00 ) ;\r\nF_56 ( V_153 , 0x1c , 0x00 ) ;\r\n}\r\nswitch( V_755 ) {\r\ncase 0 :\r\nF_172 ( V_77 , V_749 ) ;\r\nif( ( V_77 -> V_85 == V_411 ) ||\r\n( V_77 -> V_451 == 1 ) ||\r\n( V_77 -> V_451 == 2 ) ) {\r\nV_719 = V_752 [ V_749 ] ; V_720 = V_753 [ V_749 ] ; V_721 = V_754 [ V_749 ] ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ V_749 + 0x158 ] ;\r\nV_720 = V_718 [ V_749 + 0x160 ] ;\r\nV_721 = V_718 [ V_749 + 0x168 ] ;\r\n}\r\nF_56 ( V_152 , 0x82 , V_719 ) ;\r\nF_56 ( V_152 , 0x85 , V_720 ) ;\r\nF_56 ( V_152 , 0x86 , V_721 ) ;\r\n} else {\r\nF_56 ( V_152 , 0x82 , 0x88 ) ;\r\nF_56 ( V_152 , 0x86 , 0x00 ) ;\r\nV_156 = F_28 ( V_152 , 0x86 ) ;\r\nF_56 ( V_152 , 0x86 , 0x88 ) ;\r\nV_156 = F_28 ( V_152 , 0x86 ) ;\r\nF_56 ( V_152 , 0x86 , V_718 [ V_749 + 0x168 ] ) ;\r\nF_56 ( V_152 , 0x82 , 0x77 ) ;\r\nF_56 ( V_152 , 0x85 , 0x00 ) ;\r\nV_156 = F_28 ( V_152 , 0x85 ) ;\r\nF_56 ( V_152 , 0x85 , 0x88 ) ;\r\nV_156 = F_28 ( V_152 , 0x85 ) ;\r\nF_56 ( V_152 , 0x85 , V_718 [ V_749 + 0x160 ] ) ;\r\nF_56 ( V_152 , 0x82 , V_718 [ V_749 + 0x158 ] ) ;\r\n}\r\nif( V_77 -> V_85 == V_413 ) {\r\nF_56 ( V_152 , 0x97 , 0x00 ) ;\r\n}\r\nF_56 ( V_152 , 0x98 , 0x01 ) ;\r\nF_56 ( V_152 , 0x9a , 0x02 ) ;\r\nF_56 ( V_153 , 0x18 , 0x01 ) ;\r\nif( ( V_77 -> V_85 == V_411 ) ||\r\n( V_77 -> V_451 == 2 ) ) {\r\nF_56 ( V_153 , 0x19 , 0x40 ) ;\r\n} else {\r\nF_56 ( V_153 , 0x19 , 0x20 ) ;\r\n}\r\nF_56 ( V_153 , 0x16 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x80 ) ;\r\nif( ( V_77 -> V_85 == V_411 ) || ( V_718 [ 0x1cb ] != 0x0c ) ) {\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_56 ( V_153 , 0x18 , 0x00 ) ;\r\nif( ( V_77 -> V_85 == V_411 ) ||\r\n( V_77 -> V_451 == 2 ) ) {\r\nF_56 ( V_153 , 0x19 , 0x40 ) ;\r\n} else {\r\nF_56 ( V_153 , 0x19 , 0x20 ) ;\r\n}\r\n} else if( ( V_77 -> V_85 == V_413 ) && ( V_718 [ 0x1cb ] == 0x0c ) ) {\r\n}\r\nF_56 ( V_153 , 0x16 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x80 ) ;\r\nF_166 ( V_77 , 4 ) ;\r\nV_719 = 0x31 ; V_720 = 0x03 ; V_721 = 0x83 ; V_722 = 0x03 ; V_723 = 0x83 ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0xf0 ] ;\r\nV_99 = ( V_77 -> V_85 == V_411 ) ? 0x4b2 : 0x53e ;\r\nV_720 = V_718 [ V_99 ] ;\r\nV_721 = V_718 [ V_99 + 1 ] ;\r\nV_722 = V_718 [ V_99 + 2 ] ;\r\nV_723 = V_718 [ V_99 + 3 ] ;\r\n}\r\nF_56 ( V_153 , 0x18 , V_719 ) ;\r\nF_56 ( V_153 , 0x19 , ( ( V_77 -> V_85 == V_411 ) ? 0x02 : 0x01 ) ) ;\r\nF_56 ( V_153 , 0x16 , V_720 ) ;\r\nF_56 ( V_153 , 0x16 , V_721 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_56 ( V_153 , 0x1b , 0x03 ) ;\r\nF_166 ( V_77 , 0x22 ) ;\r\nF_56 ( V_153 , 0x18 , V_719 ) ;\r\nF_56 ( V_153 , 0x19 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , V_722 ) ;\r\nF_56 ( V_153 , 0x16 , V_723 ) ;\r\nF_56 ( V_153 , 0x1b , 0x00 ) ;\r\nbreak;\r\ncase 1 :\r\nF_175 ( V_77 , V_749 ) ;\r\nbreak;\r\ndefault:\r\nF_172 ( V_77 , V_749 ) ;\r\nif( ( V_77 -> V_85 == V_413 ) &&\r\n( ( V_77 -> V_451 == 1 ) ||\r\n( V_77 -> V_451 == 2 ) ) ) {\r\nF_56 ( V_152 , 0x82 , V_718 [ V_749 + 0x158 ] ) ;\r\nF_56 ( V_152 , 0x85 , V_718 [ V_749 + 0x160 ] ) ;\r\nF_56 ( V_152 , 0x86 , V_718 [ V_749 + 0x168 ] ) ;\r\n} else {\r\nF_56 ( V_152 , 0x82 , 0x88 ) ;\r\nF_56 ( V_152 , 0x86 , 0x00 ) ;\r\nV_156 = F_28 ( V_152 , 0x86 ) ;\r\nF_56 ( V_152 , 0x86 , 0x88 ) ;\r\nF_56 ( V_152 , 0x82 , 0x77 ) ;\r\nF_56 ( V_152 , 0x85 , 0x00 ) ;\r\nV_156 = F_28 ( V_152 , 0x85 ) ;\r\nF_56 ( V_152 , 0x85 , 0x88 ) ;\r\nV_156 = F_28 ( V_152 , 0x85 ) ;\r\nV_719 = V_753 [ V_749 ] ; V_720 = V_752 [ V_749 ] ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ V_749 + 0x160 ] ;\r\nV_720 = V_718 [ V_749 + 0x158 ] ;\r\n}\r\nF_56 ( V_152 , 0x85 , V_719 ) ;\r\nF_56 ( V_152 , 0x82 , V_720 ) ;\r\n}\r\nif( V_77 -> V_85 == V_413 ) {\r\nF_56 ( V_152 , 0x97 , 0x11 ) ;\r\n}\r\nif( ( V_77 -> V_85 == V_413 ) && ( V_77 -> V_451 == 2 ) ) {\r\nF_56 ( V_152 , 0x98 , 0x01 ) ;\r\n} else {\r\nF_56 ( V_152 , 0x98 , 0x03 ) ;\r\n}\r\nF_56 ( V_152 , 0x9a , 0x02 ) ;\r\nif( V_77 -> V_85 == V_413 ) {\r\nF_56 ( V_153 , 0x18 , 0x01 ) ;\r\n} else {\r\nF_56 ( V_153 , 0x18 , 0x00 ) ;\r\n}\r\nF_56 ( V_153 , 0x19 , 0x40 ) ;\r\nF_56 ( V_153 , 0x16 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x80 ) ;\r\nif( ( V_77 -> V_85 == V_413 ) && ( V_718 [ 0x1cb ] != 0x0c ) ) {\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_166 ( V_77 , 0x43 ) ;\r\nF_56 ( V_153 , 0x18 , 0x00 ) ;\r\nF_56 ( V_153 , 0x19 , 0x40 ) ;\r\nF_56 ( V_153 , 0x16 , 0x00 ) ;\r\nF_56 ( V_153 , 0x16 , 0x80 ) ;\r\n}\r\nF_166 ( V_77 , 4 ) ;\r\nV_719 = 0x31 ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0xf0 ] ;\r\n}\r\nF_56 ( V_153 , 0x18 , V_719 ) ;\r\nF_56 ( V_153 , 0x19 , 0x01 ) ;\r\nif( V_77 -> V_85 == V_413 ) {\r\nF_56 ( V_153 , 0x16 , V_718 [ 0x53e ] ) ;\r\nF_56 ( V_153 , 0x16 , V_718 [ 0x53f ] ) ;\r\n} else {\r\nF_56 ( V_153 , 0x16 , 0x05 ) ;\r\nF_56 ( V_153 , 0x16 , 0x85 ) ;\r\n}\r\nF_166 ( V_77 , 0x43 ) ;\r\nif( V_77 -> V_85 == V_413 ) {\r\nF_56 ( V_153 , 0x1b , 0x01 ) ;\r\n} else {\r\nF_56 ( V_153 , 0x1b , 0x03 ) ;\r\n}\r\nF_166 ( V_77 , 0x22 ) ;\r\nF_56 ( V_153 , 0x18 , V_719 ) ;\r\nF_56 ( V_153 , 0x19 , 0x00 ) ;\r\nif( V_77 -> V_85 == V_413 ) {\r\nF_56 ( V_153 , 0x16 , V_718 [ 0x540 ] ) ;\r\nF_56 ( V_153 , 0x16 , V_718 [ 0x541 ] ) ;\r\n} else {\r\nF_56 ( V_153 , 0x16 , 0x05 ) ;\r\nF_56 ( V_153 , 0x16 , 0x85 ) ;\r\n}\r\nF_56 ( V_153 , 0x1b , 0x00 ) ;\r\n}\r\nV_749 = 0 ;\r\nV_719 = 0x03 ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0x110 + V_749 ] ;\r\n}\r\nF_56 ( V_153 , 0x1b , V_719 ) ;\r\nV_719 = 0x00 ; V_720 = 0x00 ;\r\nif( V_77 -> V_513 ) {\r\nV_719 = V_718 [ 0x62 ] ;\r\nV_720 = V_718 [ 0x63 ] ;\r\n}\r\nV_749 = 0 ;\r\nV_759 = 1 << V_749 ;\r\nif( ( V_719 & 0x40 ) && ( V_720 & V_759 ) && V_77 -> V_513 ) {\r\nF_56 ( V_153 , 0x13 , V_718 [ V_749 + 0xe0 ] ) ;\r\nF_56 ( V_153 , 0x14 , V_718 [ V_749 + 0xe0 + 8 ] ) ;\r\n} else {\r\nint V_278 ;\r\nV_77 -> V_82 . V_664 = false ;\r\nF_140 ( & V_77 -> V_82 , false ) ;\r\nF_141 ( & V_77 -> V_82 , false ) ;\r\nV_77 -> V_364 = V_77 -> V_366 = 0 ;\r\nV_77 -> V_82 . V_729 = 8 << 20 ;\r\nF_61 ( & V_77 -> V_82 , 0x2e | 0x80 ) ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nF_104 ( V_153 , 0x21 , 0xdf ) ;\r\nV_278 = F_171 ( V_77 ) ;\r\nF_57 ( V_153 , 0x21 , 0x20 ) ;\r\nif ( V_278 ) {\r\nF_181 ( & V_418 -> V_775 ,\r\nL_124 ,\r\nV_776 , V_278 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\n#if 0\r\nprintk(KERN_DEBUG "-----------------\n");\r\nfor(i = 0; i < 0xff; i++) {\r\nreg = SiS_GetReg(SISCR, i);\r\nprintk(KERN_DEBUG "CR%02x(%x) = 0x%02x\n", i, SISCR, reg);\r\n}\r\nfor(i = 0; i < 0x40; i++) {\r\nreg = SiS_GetReg(SISSR, i);\r\nprintk(KERN_DEBUG "SR%02x(%x) = 0x%02x\n", i, SISSR, reg);\r\n}\r\nprintk(KERN_DEBUG "-----------------\n");\r\n#endif\r\nif( V_77 -> V_85 == V_411 ) {\r\nF_57 ( V_152 , 0x32 , 0x20 ) ;\r\n} else {\r\nV_156 = F_28 ( V_490 , 0x00 ) ;\r\nif( ( V_156 == 1 ) || ( V_156 == 2 ) ) {\r\nF_103 ( V_77 ) ;\r\n} else {\r\nF_57 ( V_152 , 0x32 , 0x20 ) ;\r\n}\r\n}\r\nV_77 -> V_82 . V_664 = false ;\r\nF_140 ( & V_77 -> V_82 , false ) ;\r\nF_141 ( & V_77 -> V_82 , false ) ;\r\nV_77 -> V_364 = V_77 -> V_366 = 0 ;\r\nF_61 ( & V_77 -> V_82 , 0x2e | 0x80 ) ;\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nF_57 ( V_153 , 0x01 , 0x20 ) ;\r\nF_56 ( V_152 , 0x34 , 0x2e ) ;\r\nV_77 -> V_324 = 0x2e ;\r\nif( V_77 -> V_85 == V_413 ) {\r\nV_156 = F_28 ( V_152 , 0xca ) ;\r\nV_719 = F_28 ( V_152 , 0xcc ) ;\r\nif( ( V_156 & 0x10 ) && ( ! ( V_719 & 0x04 ) ) ) {\r\nF_4 ( V_35\r\nL_125 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int F_182 ( struct V_416 * V_418 , const struct V_777 * V_778 )\r\n{\r\nstruct V_779 * V_780 = & V_779 [ V_778 -> V_781 ] ;\r\nstruct V_76 * V_77 = NULL ;\r\nstruct V_234 * V_782 = NULL ;\r\nT_4 V_783 ;\r\nT_3 V_156 ;\r\nint V_33 , V_164 ;\r\nif( V_1 )\r\nreturn - V_784 ;\r\nV_782 = F_183 ( sizeof( * V_77 ) , & V_418 -> V_775 ) ;\r\nif( ! V_782 )\r\nreturn - V_746 ;\r\nV_77 = (struct V_76 * ) V_782 -> V_236 ;\r\nV_77 -> V_785 = V_782 ;\r\nV_77 -> V_308 = V_309 ;\r\nif( V_786 == NULL ) {\r\nV_77 -> V_605 = 0 ;\r\n} else {\r\nstruct V_76 * V_787 = V_786 ;\r\nV_77 -> V_605 = 1 ;\r\nwhile( ( V_787 = V_787 -> V_788 ) != NULL )\r\nV_77 -> V_605 ++ ;\r\n}\r\nstrncpy ( V_77 -> V_388 , V_780 -> V_789 , 30 ) ;\r\nV_77 -> V_305 = 0 ;\r\nV_77 -> V_316 = V_418 -> V_790 ;\r\nV_77 -> V_318 = V_418 -> V_736 ;\r\nV_77 -> V_451 = V_418 -> V_791 ;\r\nV_77 -> V_82 . V_792 = V_77 -> V_451 ;\r\nF_50 ( V_418 , V_793 , & V_783 ) ;\r\nV_77 -> V_794 = V_783 & 0x01 ;\r\nV_77 -> V_330 = V_418 -> V_795 -> V_796 ;\r\nV_77 -> V_332 = F_184 ( V_418 -> V_797 ) ;\r\nV_77 -> V_334 = F_185 ( V_418 -> V_797 ) ;\r\nV_77 -> V_89 = V_418 -> V_798 ;\r\nV_77 -> V_91 = V_418 -> V_799 ;\r\n#ifndef F_186\r\nif( V_8 == - 1 ) {\r\nF_8 () ;\r\n}\r\n#endif\r\nV_77 -> V_85 = V_780 -> V_85 ;\r\nV_77 -> V_730 = V_780 -> V_85 ;\r\nV_77 -> V_122 = V_780 -> V_800 ;\r\nV_77 -> V_603 = V_780 -> V_603 ;\r\nV_77 -> V_221 = V_780 -> V_221 ;\r\nV_77 -> V_130 = V_780 -> V_130 ;\r\nV_77 -> V_336 = 0xff ;\r\nV_77 -> V_338 = 0xff ;\r\nV_77 -> V_340 = 0xff ;\r\nV_77 -> V_187 . V_107 = false ;\r\nV_77 -> V_267 = 0 ;\r\nV_77 -> V_575 = 0 ;\r\nV_77 -> V_370 = 0 ;\r\nif( V_418 -> V_801 [ V_802 ] . V_62 & V_803 ) {\r\nif( V_77 -> V_794 )\r\nV_77 -> V_370 = 1 ;\r\nelse {\r\nF_4 ( V_58 L_126\r\nL_127 ) ;\r\nF_4 ( V_58 L_128\r\nL_129 ) ;\r\n}\r\n}\r\nV_77 -> V_2 = V_2 ;\r\nV_77 -> V_3 = V_3 ;\r\nV_77 -> V_4 = V_4 ;\r\nV_77 -> V_5 = V_5 ;\r\nV_77 -> V_6 = V_6 ;\r\nV_77 -> V_7 = V_7 ;\r\nV_77 -> V_8 = V_8 ;\r\nV_77 -> V_9 = V_9 ;\r\nV_77 -> V_10 = V_10 ;\r\nV_77 -> V_11 = V_11 ;\r\nV_77 -> V_12 = V_12 ;\r\nV_77 -> V_13 = V_13 ;\r\nV_77 -> V_20 = V_20 ;\r\nV_77 -> V_21 = V_21 ;\r\nV_77 -> V_22 = V_22 ;\r\nV_77 -> V_23 = V_23 ;\r\nV_77 -> V_357 = V_24 ;\r\nV_77 -> V_359 = V_25 ;\r\nV_77 -> V_26 = V_26 ;\r\nV_77 -> V_148 = 0 ;\r\nif( V_77 -> V_9 != - 1 ) {\r\nV_77 -> V_148 = V_77 -> V_9 ;\r\n}\r\nV_77 -> V_82 . V_343 = V_16 ;\r\nV_77 -> V_82 . V_804 = - 1 ;\r\nV_77 -> V_82 . V_94 = V_17 ;\r\nV_77 -> V_82 . V_805 = V_19 ;\r\nV_77 -> V_82 . V_806 = 0xff ;\r\nV_77 -> V_82 . V_807 = - 1 ;\r\nV_77 -> V_82 . V_808 = false ;\r\nV_77 -> V_82 . V_597 = false ;\r\nV_77 -> V_82 . V_345 = false ;\r\nV_77 -> V_82 . V_347 = false ;\r\nV_77 -> V_82 . V_809 = false ;\r\nV_77 -> V_82 . V_810 = false ;\r\nV_77 -> V_82 . V_188 = 0x63 ;\r\nV_77 -> V_82 . V_595 = - 1 ;\r\nV_77 -> V_82 . V_599 = - 1 ;\r\nV_77 -> V_82 . V_485 = false ;\r\n#ifdef F_18\r\nif( V_77 -> V_85 >= V_407 ) {\r\nV_77 -> V_82 . V_188 = 0x53 ;\r\nif( V_77 -> V_85 >= V_448 ) {\r\nV_77 -> V_82 . V_810 = true ;\r\n}\r\n}\r\n#endif\r\nmemcpy ( & V_77 -> V_811 , & V_812 , sizeof( V_812 ) ) ;\r\nF_187 ( V_418 , V_77 ) ;\r\nif( ( V_77 -> V_198 = F_96 ( V_77 -> V_85 ) ) ) {\r\nswitch( V_77 -> V_198 -> V_790 ) {\r\n#ifdef F_21\r\ncase V_424 :\r\nV_77 -> V_85 = V_443 ;\r\nstrcpy ( V_77 -> V_388 , L_130 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_18\r\ncase V_427 :\r\nstrcpy ( V_77 -> V_388 , L_131 ) ;\r\nbreak;\r\ncase V_428 :\r\nV_77 -> V_85 = V_447 ;\r\nstrcpy ( V_77 -> V_388 , L_132 ) ;\r\nbreak;\r\ncase V_429 :\r\nV_77 -> V_85 = V_448 ;\r\nstrcpy ( V_77 -> V_388 , L_133 ) ;\r\nbreak;\r\ncase V_430 :\r\nV_77 -> V_85 = V_449 ;\r\nstrcpy ( V_77 -> V_388 , L_134 ) ;\r\nbreak;\r\ncase V_432 :\r\nV_77 -> V_85 = V_408 ;\r\nstrcpy ( V_77 -> V_388 , L_135 ) ;\r\nbreak;\r\ncase V_433 :\r\nV_77 -> V_85 = V_409 ;\r\nstrcpy ( V_77 -> V_388 , L_136 ) ;\r\nbreak;\r\n#endif\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nV_77 -> V_82 . V_813 = V_77 -> V_85 ;\r\nV_77 -> V_82 . V_77 = ( void * ) V_77 ;\r\n#ifdef F_18\r\nif( ( V_77 -> V_82 . V_813 == V_445 ) ||\r\n( V_77 -> V_82 . V_813 == V_446 ) ) {\r\nV_77 -> V_82 . V_813 = V_444 ;\r\n}\r\n#endif\r\nif( ! V_77 -> V_794 ) {\r\nif( F_188 ( V_418 ) ) {\r\nif( V_77 -> V_198 ) F_169 ( V_77 -> V_198 ) ;\r\nF_189 ( V_782 ) ;\r\nreturn - V_748 ;\r\n}\r\n}\r\nV_77 -> V_391 = F_190 ( V_418 , 0 ) ;\r\nV_77 -> V_320 = F_191 ( V_418 , 0 ) ;\r\nV_77 -> V_403 = F_190 ( V_418 , 1 ) ;\r\nV_77 -> V_405 = F_191 ( V_418 , 1 ) ;\r\nV_77 -> V_82 . V_814 = F_190 ( V_418 , 2 ) + 0x30 ;\r\nV_77 -> V_82 . V_815 = V_77 -> V_816 = V_77 -> V_82 . V_814 ;\r\nF_192 ( & V_77 -> V_82 , V_77 -> V_82 . V_815 ) ;\r\n#ifdef F_21\r\nif( V_77 -> V_85 == V_435 ) {\r\nV_33 = 0 ;\r\ndo {\r\nif( V_817 [ V_33 ] . V_818 == V_77 -> V_89 &&\r\nV_817 [ V_33 ] . V_819 == V_77 -> V_91 ) {\r\nV_77 -> V_82 . V_808 = true ;\r\nF_4 ( V_58 L_137\r\nL_138 ,\r\nV_817 [ V_33 ] . V_73 ,\r\nV_817 [ V_33 ] . V_74 ) ;\r\nV_77 -> V_199 = F_97 ( V_439 , 0x0008 , NULL ) ;\r\nbreak;\r\n}\r\nV_33 ++ ;\r\n} while( V_817 [ V_33 ] . V_818 != 0 );\r\n}\r\n#endif\r\n#ifdef F_18\r\nif( ( V_77 -> V_85 == V_408 ) && ( V_77 -> V_198 ) ) {\r\nV_77 -> V_199 = F_193 ( V_77 -> V_198 -> V_795 , ( 2 << 3 ) ) ;\r\n}\r\n#endif\r\nF_56 ( V_153 , 0x05 , 0x86 ) ;\r\nif( ( ! V_77 -> V_794 )\r\n#if ! F_2 ( V_27 ) && ! F_2 ( V_28 )\r\n|| ( V_29 )\r\n#endif\r\n) {\r\nfor( V_33 = 0x30 ; V_33 <= 0x3f ; V_33 ++ ) {\r\nF_56 ( V_152 , V_33 , 0x00 ) ;\r\n}\r\n}\r\nV_77 -> V_324 = 0x03 ;\r\nV_156 = F_28 ( V_152 , 0x34 ) ;\r\nif( V_156 & 0x7f ) {\r\nV_77 -> V_324 = V_156 & 0x7f ;\r\n} else if( V_77 -> V_794 ) {\r\n#if F_2 ( V_27 ) || F_2 ( V_28 )\r\nunsigned char T_5 * V_820 = F_154 ( 0x400 , 0x100 ) ;\r\nif( V_820 ) {\r\nV_77 -> V_324 = F_148 ( V_820 + 0x49 ) ;\r\nF_155 ( V_820 ) ;\r\n}\r\n#endif\r\n}\r\nV_77 -> V_514 = NULL ;\r\nV_77 -> V_82 . V_84 = NULL ;\r\nV_77 -> V_82 . V_83 = false ;\r\nV_77 -> V_513 = V_77 -> V_82 . V_821 = false ;\r\nif( V_77 -> V_6 ) {\r\nV_77 -> V_82 . V_84 = F_149 ( V_418 ) ;\r\nV_77 -> V_514 = V_77 -> V_82 . V_84 ;\r\nV_77 -> V_82 . V_83 = ( bool ) ( V_77 -> V_82 . V_84 ) ;\r\nF_4 ( V_72 L_139 ,\r\nV_77 -> V_82 . V_83 ? L_27 : L_140 ) ;\r\nif( ( V_77 -> V_82 . V_83 ) && ( V_77 -> V_85 >= V_411 ) ) {\r\nV_77 -> V_82 . V_83 = false ;\r\nV_77 -> V_513 = V_77 -> V_82 . V_821 = true ;\r\nif( ( V_77 -> V_451 == 2 ) &&\r\n( ! ( V_77 -> V_514 [ 0x1d1 ] & 0x01 ) ) ) {\r\nV_77 -> V_82 . V_485 = true ;\r\n}\r\n}\r\n} else {\r\nF_4 ( V_72 L_141 ) ;\r\n}\r\nif( V_77 -> V_82 . V_94 == V_18 ) {\r\nF_13 ( V_77 ) ;\r\n}\r\n#ifdef F_18\r\nif ( V_77 -> V_85 == V_411 ) {\r\nF_57 ( V_152 , 0x4a , 0x40 ) ;\r\nV_156 = F_28 ( V_152 , 0x48 ) ;\r\nif ( V_156 & 0x02 ) {\r\nV_77 -> V_730 = V_731 ;\r\nF_194 ( & V_418 -> V_775 , L_142 ) ;\r\n}\r\n}\r\n#endif\r\nif( ( ! V_77 -> V_794 )\r\n#if ! F_2 ( V_27 ) && ! F_2 ( V_28 )\r\n|| ( V_29 )\r\n#endif\r\n) {\r\n#ifdef F_21\r\nif( V_77 -> V_122 == V_134 ) {\r\nif( V_77 -> V_85 == V_442 ) {\r\nF_164 ( V_418 ) ;\r\nV_77 -> V_368 = 1 ;\r\n}\r\n}\r\n#endif\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nint V_489 = 1 ;\r\nif( V_77 -> V_85 == V_411 ) {\r\nV_489 = F_177 ( V_418 ) ;\r\nV_77 -> V_368 = 1 ;\r\n} else if( ( V_77 -> V_85 == V_413 ) && V_77 -> V_513 ) {\r\nV_489 = F_177 ( V_418 ) ;\r\nV_77 -> V_368 = 1 ;\r\n} else {\r\nF_4 ( V_72 L_143\r\nL_144 ) ;\r\n}\r\nif( ! V_489 ) {\r\nF_4 ( V_35 L_145 ) ;\r\nV_164 = - V_822 ;\r\ngoto V_823;\r\n}\r\n}\r\n#endif\r\n}\r\nV_77 -> V_369 = 1 ;\r\nif( F_98 ( V_77 ) ) {\r\nF_4 ( V_72 L_146 ) ;\r\nV_164 = - V_822 ;\r\ngoto V_823;\r\n}\r\nif( ( V_77 -> V_8 < 0 ) ||\r\n( ( V_37 [ V_77 -> V_8 ] . V_38 [ V_77 -> V_130 ] ) != 0xFF ) ) {\r\nF_57 ( V_153 , V_644 , ( V_824 | V_646 ) ) ;\r\nF_57 ( V_153 , V_645 , V_825 ) ;\r\n}\r\nif( V_14 != 0xff ) {\r\nif( V_77 -> V_122 == V_134 )\r\nV_14 &= 0x3c ;\r\nelse\r\nV_14 &= 0x1f ;\r\nV_77 -> V_82 . V_595 = V_14 ;\r\n}\r\n#ifdef F_18\r\nif( V_77 -> V_122 == V_131 ) {\r\nif( V_15 != 0xff )\r\nV_77 -> V_82 . V_599 = V_15 & 0x1f ;\r\n}\r\n#endif\r\nif( ! F_195 ( V_77 -> V_391 , V_77 -> V_320 , L_147 ) ) {\r\nF_4 ( V_35 L_148 ,\r\n( int ) ( V_77 -> V_320 >> 20 ) ) ;\r\nF_4 ( V_35 L_149 ) ;\r\nV_164 = - V_822 ;\r\ngoto V_823;\r\n}\r\nif( ! F_195 ( V_77 -> V_403 , V_77 -> V_405 , L_150 ) ) {\r\nF_4 ( V_35 L_151 ) ;\r\nV_164 = - V_822 ;\r\ngoto V_826;\r\n}\r\nV_77 -> V_569 = F_154 ( V_77 -> V_391 , V_77 -> V_320 ) ;\r\nV_77 -> V_82 . V_827 = V_77 -> V_569 ;\r\nif( ! V_77 -> V_569 ) {\r\nF_4 ( V_35 L_152 ) ;\r\nV_164 = - V_822 ;\r\ngoto V_828;\r\n}\r\nV_77 -> V_564 = F_154 ( V_77 -> V_403 , V_77 -> V_405 ) ;\r\nif( ! V_77 -> V_564 ) {\r\nF_4 ( V_35 L_153 ) ;\r\nV_164 = - V_822 ;\r\nV_829: F_155 ( V_77 -> V_569 ) ;\r\nV_828: F_196 ( V_77 -> V_391 , V_77 -> V_320 ) ;\r\nV_826: F_196 ( V_77 -> V_403 , V_77 -> V_405 ) ;\r\nV_823: F_197 ( V_77 -> V_514 ) ;\r\nif( V_77 -> V_199 )\r\nF_169 ( V_77 -> V_199 ) ;\r\nif( V_77 -> V_198 )\r\nF_169 ( V_77 -> V_198 ) ;\r\nif( ! V_77 -> V_794 )\r\nF_198 ( V_418 ) ;\r\nF_189 ( V_782 ) ;\r\nreturn V_164 ;\r\n}\r\nF_4 ( V_72 L_154 ,\r\nV_77 -> V_391 , ( unsigned long ) V_77 -> V_569 , V_77 -> V_320 / 1024 ) ;\r\nif( V_77 -> V_270 ) {\r\nF_4 ( V_72 L_155 ,\r\nV_77 -> V_270 / 1024 ) ;\r\n}\r\nF_4 ( V_72 L_156 ,\r\nV_77 -> V_403 , ( unsigned long ) V_77 -> V_564 , V_77 -> V_405 / 1024 ) ;\r\nif( V_77 -> V_122 == V_134 ) {\r\nV_77 -> V_328 = V_830 ;\r\n} else {\r\nif( V_77 -> V_85 == V_411 ) {\r\nV_77 -> V_328 = V_831 ;\r\n} else {\r\nV_77 -> V_328 = V_832 ;\r\n}\r\n}\r\nV_77 -> V_833 = V_77 -> V_569\r\n+ V_77 -> V_320\r\n- V_77 -> V_328\r\n- V_77 -> V_603 ;\r\nV_77 -> V_326 |= V_834 ;\r\nif( ( V_77 -> V_641 = F_126 ( V_77 ) ) ) {\r\nF_4 ( V_75 L_157 ) ;\r\n}\r\nV_77 -> V_82 . V_827 += V_77 -> V_270 ;\r\nV_77 -> V_82 . V_729 = V_77 -> V_209 ;\r\nV_77 -> V_835 = - 1 ;\r\nV_77 -> V_119 = 0 ;\r\nV_77 -> V_588 = V_836 ;\r\nV_77 -> V_837 = V_838 ;\r\nV_77 -> V_839 = V_36 ;\r\nV_77 -> V_515 = 0 ;\r\nif( V_77 -> V_85 < V_411 ) {\r\nif( V_77 -> V_514 ) {\r\nV_77 -> V_515 = F_199 ( & V_77 -> V_82 ) ;\r\n}\r\n}\r\nif( ( V_77 -> V_8 < 0 ) ||\r\n( ( V_37 [ V_77 -> V_8 ] . V_38 [ V_77 -> V_130 ] ) != 0xFF ) ) {\r\nF_103 ( V_77 ) ;\r\nF_116 ( V_77 ) ;\r\nif( V_77 -> V_123 & V_150 ) {\r\nF_100 ( V_77 ) ;\r\n}\r\nV_77 -> V_157 = V_77 -> V_119 & ( V_651 | V_840 ) ;\r\nif( V_77 -> V_123 & V_150 ) {\r\nif( V_77 -> V_12 != - 1 ) {\r\nif( ( V_77 -> V_12 == V_120 ) &&\r\n( V_77 -> V_119 & V_120 ) ) {\r\nV_77 -> V_157 |= V_120 ;\r\n} else if( V_77 -> V_12 != V_120 ) {\r\nV_77 -> V_157 |= V_77 -> V_12 ;\r\n}\r\n} else {\r\nif( ( V_77 -> V_122 == V_134 ) &&\r\n( V_77 -> V_123 & V_190 ) ) {\r\nif( V_77 -> V_119 & V_120 )\r\nV_77 -> V_157 |= V_120 ;\r\nelse if( V_77 -> V_119 & V_145 )\r\nV_77 -> V_157 |= V_145 ;\r\nelse if( V_77 -> V_119 & V_121 )\r\nV_77 -> V_157 |= V_121 ;\r\n} else {\r\nif( V_77 -> V_119 & V_145 )\r\nV_77 -> V_157 |= V_145 ;\r\nelse if( V_77 -> V_119 & V_120 )\r\nV_77 -> V_157 |= V_120 ;\r\nelse if( V_77 -> V_119 & V_121 )\r\nV_77 -> V_157 |= V_121 ;\r\n}\r\n}\r\n}\r\nif( V_77 -> V_119 & V_120 ) {\r\nF_122 ( V_77 ) ;\r\n}\r\nF_123 ( V_77 ) ;\r\nif( ! V_77 -> V_10 ) {\r\nF_15 ( V_77 , & V_77 -> V_187 , 0 ) ;\r\n} else {\r\nif( ( V_77 -> V_123 & V_484 ) &&\r\n( V_77 -> V_119 & ( V_121 | V_120 ) ) ) {\r\nF_15 ( V_77 , & V_77 -> V_187 , 1 ) ;\r\n}\r\n}\r\nif( V_77 -> V_8 >= 0 ) {\r\nint V_841 = V_77 -> V_8 ;\r\nV_77 -> V_8 = F_20 ( V_77 ,\r\nV_77 -> V_8 , V_77 -> V_157 ) ;\r\nif( V_841 != V_77 -> V_8 ) {\r\nF_4 ( V_35 L_158 ,\r\nV_37 [ V_841 ] . V_42 ,\r\nV_37 [ V_841 ] . V_43 ,\r\nV_37 [ V_841 ] . V_250 ) ;\r\n}\r\n}\r\nif( V_77 -> V_8 < 0 ) {\r\nswitch( V_77 -> V_157 & V_138 ) {\r\ncase V_120 :\r\nV_77 -> V_8 = V_77 -> V_588 ;\r\nbreak;\r\ncase V_145 :\r\nV_77 -> V_8 = V_77 -> V_837 ;\r\nbreak;\r\ndefault:\r\nV_77 -> V_8 = V_77 -> V_839 ;\r\nbreak;\r\n}\r\n}\r\nV_77 -> V_38 = V_37 [ V_77 -> V_8 ] . V_38 [ V_77 -> V_130 ] ;\r\nif( V_77 -> V_148 != 0 ) {\r\nF_25 ( V_77 , V_77 -> V_148 ,\r\nV_77 -> V_8 ) ;\r\n}\r\nif( V_77 -> V_125 == 0 ) {\r\nV_77 -> V_125 = V_37 [ V_77 -> V_8 ] . V_125 ;\r\nV_77 -> V_148 = 60 ;\r\n}\r\nif( V_77 -> V_187 . V_107 ) {\r\nif( ! F_17 ( V_77 , & V_77 -> V_187 ,\r\nV_77 -> V_8 ,\r\nV_77 -> V_125 ,\r\nV_77 -> V_148 ) ) {\r\nF_4 ( V_72 L_159\r\nL_160 ) ;\r\n}\r\n}\r\nV_77 -> V_203 = V_37 [ V_77 -> V_8 ] . V_250 ;\r\nV_77 -> V_255 = V_37 [ V_77 -> V_8 ] . V_42 ;\r\nV_77 -> V_256 = V_37 [ V_77 -> V_8 ] . V_43 ;\r\nF_52 ( V_77 ) ;\r\nF_4 ( V_72 L_161 ,\r\nV_77 -> V_255 , V_77 -> V_256 , V_77 -> V_203 ,\r\nV_77 -> V_148 ) ;\r\nV_77 -> V_811 . V_42 = V_77 -> V_811 . V_210 = V_77 -> V_255 ;\r\nV_77 -> V_811 . V_43 = V_77 -> V_811 . V_284 = V_77 -> V_256 ;\r\nV_77 -> V_811 . V_202 = V_77 -> V_203 ;\r\nF_58 ( V_77 , & V_77 -> V_811 ) ;\r\nV_77 -> V_811 . V_241 = ( T_2 ) ( 1000000000 /\r\nF_76 ( & V_77 -> V_82 , V_77 -> V_38 , V_77 -> V_125 ) ) ;\r\nif( F_77 ( & V_77 -> V_82 , V_77 -> V_38 ,\r\nV_77 -> V_125 , & V_77 -> V_811 ) ) {\r\nif( ( V_77 -> V_811 . V_214 & V_215 ) == V_249 ) {\r\nV_77 -> V_811 . V_241 <<= 1 ;\r\n}\r\n}\r\nif( V_77 -> V_4 ) {\r\nV_77 -> V_811 . V_284 =\r\nF_53 ( V_77 , & V_77 -> V_811 ) ;\r\nif( V_77 -> V_811 . V_284 < V_77 -> V_811 . V_43 ) {\r\nV_77 -> V_811 . V_284 = V_77 -> V_811 . V_43 ;\r\n}\r\n}\r\nF_54 ( V_77 , & V_77 -> V_811 ) ;\r\nV_77 -> V_207 = 0 ;\r\nif( V_77 -> V_3 ) {\r\nV_77 -> V_207 = - 1 ;\r\n#ifdef F_64\r\nV_77 -> V_811 . V_253 |= V_254 ;\r\n#endif\r\n}\r\nF_200 ( V_77 ) ;\r\n#if F_2 ( V_251 ) && F_2 ( V_252 )\r\nV_782 -> V_62 = V_842 |\r\nV_843 |\r\nV_252 |\r\nV_844 |\r\nV_845 |\r\n( ( V_77 -> V_207 ) ? 0 : V_251 ) ;\r\n#else\r\nV_782 -> V_62 = V_846 ;\r\n#endif\r\nV_782 -> V_201 = V_77 -> V_811 ;\r\nV_782 -> V_279 = V_77 -> V_847 ;\r\nV_782 -> V_848 = V_77 -> V_569 + V_77 -> V_270 ;\r\nV_782 -> V_849 = & V_850 ;\r\nV_782 -> V_277 = V_77 -> V_277 ;\r\nF_201 ( & V_782 -> V_851 , 256 , 0 ) ;\r\nF_4 ( V_58 L_162 , ( int ) V_77 -> V_119 ) ;\r\n#ifdef F_202\r\nV_77 -> V_835 = F_203 ( V_77 -> V_391 , V_77 -> V_320 ,\r\nV_852 , 1 ) ;\r\nif( V_77 -> V_835 < 0 ) {\r\nF_4 ( V_58 L_163 ) ;\r\n}\r\n#endif\r\nif( F_204 ( V_782 ) < 0 ) {\r\nF_4 ( V_35 L_164 ) ;\r\nV_164 = - V_232 ;\r\nF_155 ( V_77 -> V_564 ) ;\r\ngoto V_829;\r\n}\r\nV_77 -> V_853 = 1 ;\r\nV_77 -> V_788 = V_786 ;\r\nV_786 = V_77 ;\r\nF_4 ( V_72 L_165 ,\r\nV_77 -> V_3 ? L_166 : L_167 ,\r\nV_77 -> V_4 ?\r\n( V_77 -> V_5 ? L_168 :\r\nL_169 ) :\r\nL_167 ) ;\r\nV_234 ( V_782 , L_170 ,\r\nV_77 -> V_388 , V_311 , V_313 , V_315 ) ;\r\nF_4 ( V_72 L_171 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_205 ( struct V_416 * V_418 )\r\n{\r\nstruct V_76 * V_77 = F_136 ( V_418 ) ;\r\nstruct V_234 * V_782 = V_77 -> V_785 ;\r\nint V_853 = V_77 -> V_853 ;\r\nint V_322 = V_77 -> V_322 ;\r\nF_155 ( V_77 -> V_564 ) ;\r\nF_155 ( V_77 -> V_569 ) ;\r\nF_196 ( V_77 -> V_391 , V_77 -> V_320 ) ;\r\nF_196 ( V_77 -> V_403 , V_77 -> V_405 ) ;\r\nF_197 ( V_77 -> V_514 ) ;\r\nif( V_77 -> V_199 )\r\nF_169 ( V_77 -> V_199 ) ;\r\nif( V_77 -> V_198 )\r\nF_169 ( V_77 -> V_198 ) ;\r\n#ifdef F_202\r\nif( V_77 -> V_835 >= 0 )\r\nF_206 ( V_77 -> V_835 , V_77 -> V_391 , V_77 -> V_320 ) ;\r\n#endif\r\nif( ! V_77 -> V_794 )\r\nF_198 ( V_418 ) ;\r\nif( V_77 -> V_853 ) {\r\nF_207 ( V_782 ) ;\r\nF_189 ( V_782 ) ;\r\n}\r\nif( V_853 && V_322 )\r\nF_4 ( V_72\r\nL_172 ) ;\r\n}\r\nstatic int T_1 F_208 ( void )\r\n{\r\n#ifndef F_186\r\nchar * V_693 = NULL ;\r\nif( F_209 ( L_173 , & V_693 ) )\r\nreturn - V_822 ;\r\nF_144 ( V_693 ) ;\r\n#endif\r\nreturn F_210 ( & V_854 ) ;\r\n}\r\nstatic int T_1 F_211 ( void )\r\n{\r\nF_1 () ;\r\nif( V_45 )\r\nV_9 = V_45 ;\r\nif( ( V_855 == 0 ) || ( V_855 == 1 ) )\r\nV_16 = V_855 ^ 1 ;\r\nif( V_856 )\r\nF_10 ( V_856 ) ;\r\nif( V_857 )\r\nF_11 ( V_857 ) ;\r\nif( V_858 )\r\nF_5 ( V_858 , false ) ;\r\nelse if( V_859 != - 1 )\r\nF_3 ( V_859 , false ) ;\r\nV_10 = ( V_860 == 0 ) ? 1 : 0 ;\r\nV_11 = V_861 ;\r\nif( V_861 == 1 )\r\nV_10 = 0 ;\r\nelse if( V_861 == 0 )\r\nV_10 = 1 ;\r\nif( V_862 == 1 )\r\nV_3 = 0 ;\r\nelse if( V_862 == 0 )\r\nV_3 = 1 ;\r\nif( V_863 == 1 )\r\nV_4 = 0 ;\r\nelse if( V_863 == 0 )\r\nV_4 = 1 ;\r\nif( V_864 == 1 )\r\nV_5 = 0 ;\r\nelse if( V_864 == 0 )\r\nV_5 = 1 ;\r\nif( V_865 )\r\nV_2 = V_865 ;\r\nif( V_866 != - 1 )\r\nV_6 = V_866 ;\r\nif( V_867 != - 1 )\r\nV_7 = V_867 ;\r\nif( V_598 != - 1 )\r\nV_14 = ( V_598 & 0x7f ) ;\r\nif( V_868 != - 1 )\r\nV_15 = ( V_868 & 0x1f ) ;\r\nV_26 = V_869 ;\r\nif( V_870 )\r\nF_12 ( V_870 ) ;\r\nif( ( V_871 >= 0 ) && ( V_871 <= 3 ) )\r\nV_19 = V_871 ;\r\nV_24 = V_872 ;\r\nV_25 = V_873 ;\r\n#if ! F_2 ( V_27 ) && ! F_2 ( V_28 )\r\nV_29 = ( V_874 ) ? 1 : 0 ;\r\nif( V_875 )\r\nV_30 = V_875 ;\r\n#endif\r\nreturn F_208 () ;\r\n}\r\nstatic void T_7 F_212 ( void )\r\n{\r\nF_213 ( & V_854 ) ;\r\nF_4 ( V_58 L_174 ) ;\r\n}
