
---------- Begin Simulation Statistics ----------
final_tick                                10859613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 825512                       # Number of bytes of host memory used
host_op_rate                                   270274                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.28                       # Real time elapsed on the host
host_tick_rate                              384000650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3927224                       # Number of instructions simulated
sim_ops                                       7643389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010860                       # Number of seconds simulated
sim_ticks                                 10859613000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              82.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        82.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       385092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data       723261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1108354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       111000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92978.254051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 79776.951323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86033.536434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       109000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90978.254051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 74817.991996                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84914.451773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       375527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data       712640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1088167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    889337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    847311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1736759000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.014685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        10621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data         4874                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4874                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    870207000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data    429979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1300295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data         5747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15313                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       161386                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data       304446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       116000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100918.645558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 112621.545667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106587.755102                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       114000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 98918.645558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 110954.331450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104733.348488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       159112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data       302311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       116000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    229489000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data    240447000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    470052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.007013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009467                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data         2135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       114000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    224941000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data    235667000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    460722000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.006977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data         2124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4399                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.816327                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          204                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         3216                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          408                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       546478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data      1027707                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1574188                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       113500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 94503.420897                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 85274.223895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89718.705533                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       111500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92503.420897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 84569.432092                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89337.307224                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       534639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data      1014951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1549591                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       227000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1118826000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   1087758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2206811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.012412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015625                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        11839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data        12756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24597                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data         4885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1095148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data    665646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1761017000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        11839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data         7871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       546478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data      1027707                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1574188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       113500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 94503.420897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 85274.223895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89718.705533                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       111500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92503.420897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 84569.432092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89337.307224                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       534639                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data      1014951                       # number of overall hits
system.cpu.dcache.overall_hits::total         1549591                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       227000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1118826000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   1087758000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2206811000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.012412                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015625                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        11839                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data        12756                       # number of overall misses
system.cpu.dcache.overall_misses::total         24597                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data         4885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       223000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1095148000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data    665646000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1761017000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        11839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data         7871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19712                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  18686                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             79.619635                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3168086                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.086067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   658.948382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   342.479520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.643504                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.334453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             19710                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3168086                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1001.513968                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1569303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8032                       # number of writebacks
system.cpu.dcache.writebacks::total              8032                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.004065                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.073171                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2061239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst       808308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2869552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       106200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59608.929310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 28552.051576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30498.423665                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       104000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57608.929310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 27948.660753                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30046.836670                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2056401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst       735755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2792156                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       531000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    288388000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   2071536998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2360455998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.089759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026971                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4838                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        72553                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         77396                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         8859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8860                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       416000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    278712000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1780161998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2059289998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.078799                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        63694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        68536                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          451                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2061239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst       808308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2869552                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59608.929310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 28552.051576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30498.423665                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57608.929310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 27948.660753                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30046.836670                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      2056401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst       735755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2792156                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       531000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    288388000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   2071536998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2360455998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.089759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026971                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4838                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        72553                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          77396                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         8859                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8860                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    278712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1780161998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2059289998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.078799                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023884                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4838                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        63694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        68536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2061239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst       808308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2869552                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59608.929310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 28552.051576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30498.423665                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57608.929310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 27948.660753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30046.836670                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      2056401                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst       735755                       # number of overall hits
system.cpu.icache.overall_hits::total         2792156                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       531000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    288388000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   2071536998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2360455998                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.089759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026971                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4838                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        72553                       # number of overall misses
system.cpu.icache.overall_misses::total         77396                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         8859                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8860                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       416000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    278712000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1780161998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2059289998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.078799                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023884                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4838                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        63694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        68536                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68277                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             41.740585                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5807639                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.048679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   161.100929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    93.411534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000190                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.629301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.364889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             68535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5807639                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           254.561142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2860691                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68277                       # number of writebacks
system.cpu.icache.writebacks::total             68277                       # number of writebacks
system.cpu.idleCycles                             197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.085366                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.081301                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.012195                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.012195                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.097561                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              246                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10851547000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          193                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           193                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         4838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        63684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          68526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       101000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 110128.800442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 120295.522388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115464.556631                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        81000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 90128.800442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 100320.557491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95476.452119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         3029                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        61674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              64703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    199223000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    241794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    441421000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.373915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.031562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.055789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    163043000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    201544000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    364911000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.373915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.031546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.055774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3822                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         2274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data         2123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       111000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 107731.670061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 113086.413586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110434.837409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        91000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87731.670061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 93086.413586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90434.837409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data          121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   431                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data    211585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    226399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     438095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.863676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.943005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.902001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data         2002                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3967                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data        91000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    172305000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    186359000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    358755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.863676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.943005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.902001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         2002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3967                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data         5746                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       106000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 114422.196296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 112263.042112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113737.051793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94422.196296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 92275.070732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93741.010061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data         2564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       106000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    784593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data    357221000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1141920000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.716884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.553777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.655695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         6857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data         3182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        86000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    647453000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    293527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    941066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.716884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.553603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.655630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data         3181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10039                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus_1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        68235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68235                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8032                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8032                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         4838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        11839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst        63684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data         7869                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88236                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       108500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 110128.800442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 112932.547330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 120295.522388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 112581.018519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113372.742569                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        88500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 90128.800442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92932.547330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 100320.557491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 92588.462281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93377.383891                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst         3029                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         3018                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst        61674                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data         2685                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70406                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    199223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    996178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst    241794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data    583620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2021436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.373915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.745080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.031562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.658788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202072                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1809                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         8821                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst         2010                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data         5184                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17830                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    163043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    819758000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    201544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data    479886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1664732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.373915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.745080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.031546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.658661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         8821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data         5183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17828                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         4838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        11839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        63684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data         7869                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88236                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       108500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 110128.800442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 112932.547330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 120295.522388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 112581.018519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113372.742569                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        88500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 90128.800442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92932.547330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 100320.557491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 92588.462281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93377.383891                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst         3029                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         3018                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst        61674                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data         2685                       # number of overall hits
system.l2.overall_hits::total                   70406                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       217000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    199223000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    996178000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    241794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data    583620000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2021436000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.373915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.745080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.031562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.658788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202072                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1809                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         8821                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst         2010                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data         5184                       # number of overall misses
system.l2.overall_misses::total                 17830                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    163043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    819758000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    201544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data    479886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1664732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.373915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.745080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.031546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.658661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         8821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data         5183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17828                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          14405                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.avg_refs                      9.456083                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1419645                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      84.077153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.740729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.648270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   425.727530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2457.568604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   231.646825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   593.657465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.103937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.599992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.056554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.144936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926286                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     18501                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1419645                       # Number of tag accesses
system.l2.tags.tagsinuse                  3794.066576                       # Cycle average of tags in use
system.l2.tags.total_refs                      174947                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                3208                       # number of writebacks
system.l2.writebacks::total                      3208                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     516261.18                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42137.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      3208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      8816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      5145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23387.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       104.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        18.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      22.55                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        23574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10661153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     11833939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22518666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             23574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             11787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10661153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     51985646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     11833939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     30545472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105061571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18906014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            23574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            11787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10661153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     51985646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     11833939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     30545472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123967585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18906014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18906014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         7981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.790502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.920861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.772371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4194     52.55%     52.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2280     28.57%     81.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          622      7.79%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          321      4.02%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          196      2.46%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          104      1.30%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      0.69%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      0.66%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          156      1.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7981                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1138176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1140928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  203456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               205312                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        244544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       115776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       564544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       331712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1140928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       205312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          205312                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         8821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         5183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38788.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     41558.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     48979.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     41302.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       115776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       564224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       128512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data       329280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 23573.584067866876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11786.792033933438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10661153.394692793489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 51956179.285578593612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 11833939.202069170773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 30321522.507293768227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        74000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     70169000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    366585000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     98351500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data    214071750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         3208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  72968650.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       203456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 18735105.937937196344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 234083431250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               40879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3021                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         8821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         5183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3208                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    61.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              275                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002068183750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.397849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.331940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    264.521951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           161     86.56%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23     12.37%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   16628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     17827                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17827                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       17827                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 60.39                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    10740                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   88920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10859554000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               749369750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    415919750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.091398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.059120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               87     46.77%     46.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.08%     47.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               91     48.92%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.69%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     3208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3208                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       3208                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.51                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2230                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            341214540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 25539780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2988716340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            509.442937                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     67418500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     333060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    847118750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2606772500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     451210500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6554032750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             39192960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 13551945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1001016960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                57955380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         787353840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        271506420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5532353145                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          10007817750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                5794200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            363278670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 31530240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2840996850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            479.558578                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     26915250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     288080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2206564750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1567761750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     540042250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6230249000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             22294560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 16735950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       602000640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                69022380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         681021120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        569975520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5207820570                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          10004509750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10800180                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        49350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        49350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1346240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1346240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1346240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44355000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95466750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17827                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              13860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3208                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10488                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3967                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13860                       # Transaction distribution
system.switch_cpus.Branches                    300175                       # Number of branches fetched
system.switch_cpus.committedInsts             1572865                       # Number of instructions committed
system.switch_cpus.committedOps               2768905                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses              385092                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   709                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              161386                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    52                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000743                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2061239                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   228                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999257                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                  6599328                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       6594426.335489                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1760247                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1291193                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       260508                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          13104                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 13104                       # number of float instructions
system.switch_cpus.num_fp_register_reads        11359                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         6270                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               25602                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        4901.664511                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       2747216                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              2747216                       # number of integer instructions
system.switch_cpus.num_int_register_reads      5578514                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2343389                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              384982                       # Number of load instructions
system.switch_cpus.num_mem_refs                546341                       # number of memory refs
system.switch_cpus.num_store_insts             161359                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         19716      0.71%      0.71% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2172636     78.47%     79.18% # Class of executed instruction
system.switch_cpus.op_class::IntMult               58      0.00%     79.18% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             25413      0.92%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             734      0.03%     80.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1440      0.05%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               20      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              966      0.03%     80.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     80.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              724      0.03%     80.24% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             802      0.03%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             30      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv           25      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::MemRead           381331     13.77%     94.04% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          156669      5.66%     99.70% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         3651      0.13%     99.83% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         4690      0.17%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            2768905                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF  10859613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      1333637                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        28324                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       177820                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1530096                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       295888                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1333637                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1037749                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1530096                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        129937                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       129683                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         3663608                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        1837427                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       178358                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           600431                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events       235451                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      3975570                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts      2354356                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps      4874476                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples      3358233                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.451500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.403193                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0      2035388     60.61%     60.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1       333001      9.92%     70.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2       216942      6.46%     76.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3       248394      7.40%     84.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4       128960      3.84%     88.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5        53629      1.60%     89.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6        50460      1.50%     91.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7        56008      1.67%     92.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8       235451      7.01%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total      3358233                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           139072                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        49928                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts         4761454                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads              515040                       # Number of loads committed
system.switch_cpus_1.commit.membars                62                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        27911      0.57%      0.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu      3921578     80.45%     81.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          107      0.00%     81.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          868      0.02%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         4268      0.09%     81.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          832      0.02%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            6      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        20050      0.41%     81.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     81.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        26330      0.54%     82.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        53288      1.09%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead       493962     10.13%     93.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite       302532      6.21%     99.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead        21078      0.43%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         1666      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total      4874476                       # Class of committed instruction
system.switch_cpus_1.commit.refs               819238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts           2354356                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps             4874476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.806107                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.806107                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles       633589                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts     10942965                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        1598993                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         1472444                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       178468                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles       120048                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses            750734                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                7000                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses            411043                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                3371                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1530096                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines          808309                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2029122                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        73413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts              5540431                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          588                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles          100                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         3856                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        356936                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.359835                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1791280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       425825                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.302951                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      4003543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.957372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.591567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        2198874     54.92%     54.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          89370      2.23%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          58553      1.46%     58.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         124180      3.10%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         112848      2.82%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         102709      2.57%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          78051      1.95%     69.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          83958      2.10%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1155000     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      4003543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          264357                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         133440                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                248676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       242479                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         799591                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.658838                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs            1158467                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores           410437                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        530069                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1001197                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        14941                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        12627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       576635                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts      8849724                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts       748030                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       408573                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts      7053742                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5471                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       178468                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         7923                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        20861                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          427                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           95                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       486157                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       272437                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       195606                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        46873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers         7965684                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count             6917061                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.609198                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers         4852678                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.626694                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent              6973585                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads        9530136                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes       5554974                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.553677                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.553677                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        86552      1.16%      1.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu      5970942     80.01%     81.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          165      0.00%     81.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv         1075      0.01%     81.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         4915      0.07%     81.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     81.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          966      0.01%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        29163      0.39%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        33177      0.44%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        60580      0.81%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead       783202     10.50%     93.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite       455435      6.10%     99.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead        34435      0.46%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1700      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total      7462315                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        180809                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       359509                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       167177                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       271516                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt            128469                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.017216                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        123426     96.07%     96.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         2160      1.68%     97.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     97.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt          311      0.24%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            6      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead         1303      1.01%     99.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite          819      0.64%     99.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          430      0.33%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           13      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses      7323423                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads     18738193                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses      6749884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     12553594                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded          8806292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued         7462315                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        43432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3975247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        41060                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        42865                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5511599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples      4003543                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.863928                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.423352                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0      2099691     52.45%     52.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1       294567      7.36%     59.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2       305540      7.63%     67.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3       270094      6.75%     74.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4       245032      6.12%     80.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5       282687      7.06%     87.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6       262568      6.56%     93.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       169497      4.23%     98.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8        73867      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total      4003543                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.754923                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses            808977                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 906                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads        28853                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        27281                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1001197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       576635                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads       2945437                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          469                       # number of misc regfile writes
system.switch_cpus_1.numCycles                4252219                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF  10859613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles        586849                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps      5426210                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents        24799                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        1691185                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         2266                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents         3785                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups     25063641                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts     10260368                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands     10780543                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles         1484947                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        18192                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       178468                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles        55584                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5354333                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       343443                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups     14698139                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         6509                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          544                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts          119667                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          543                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads           11972828                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes          18363644                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 24466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       205338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        58110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                263448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8755328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1775488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10530816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10859613000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          327829000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         205610994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59177954                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    205952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009449                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096748                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101683     99.06%     99.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    970      0.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102653                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        86965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          902                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       175211                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            902                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           14415                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             83847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68277                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21851                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4398                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         68536                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15312                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
