// Seed: 2425877096
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input wand id_2
);
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd59,
    parameter id_11 = 32'd36,
    parameter id_2  = 32'd32,
    parameter id_7  = 32'd51
) (
    input uwire id_0,
    input tri id_1,
    input tri1 _id_2,
    output wand id_3,
    inout wand id_4,
    output uwire id_5,
    input wand id_6,
    output tri1 _id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri _id_10,
    input uwire _id_11
);
  logic [-1 : {  (  id_10  ==  id_11  *  -1  )  {  id_7  }  }  ==  -1] id_13;
  assign id_13[id_2 : id_2] = id_6 && -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
