// Seed: 2096543082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wor id_2;
  input wire id_1;
  logic id_5;
  ;
  wire id_6;
  always @(id_1 && id_1 or negedge -1) begin : LABEL_0
    id_5 = id_1;
  end
  assign id_2 = -1;
  logic id_7 = id_1;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
