vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa26_1/Moore/fsm_moore.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa26_1/Moore/Waveform.vwf
source_file = 1, Waveform1.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa26_1/Moore/db/fsm_moore.cbx.xml
design_name = fsm_moore
instance = comp, \x~output\, x~output, fsm_moore, 1
instance = comp, \luz1~output\, luz1~output, fsm_moore, 1
instance = comp, \luz2~output\, luz2~output, fsm_moore, 1
instance = comp, \luz3~output\, luz3~output, fsm_moore, 1
instance = comp, \clk~input\, clk~input, fsm_moore, 1
instance = comp, \bt~input\, bt~input, fsm_moore, 1
instance = comp, \Mux0~0\, Mux0~0, fsm_moore, 1
instance = comp, \y[1]\, y[1], fsm_moore, 1
instance = comp, \Mux1~0\, Mux1~0, fsm_moore, 1
instance = comp, \y[0]\, y[0], fsm_moore, 1
instance = comp, \x~0\, x~0, fsm_moore, 1
instance = comp, \Equal0~0\, Equal0~0, fsm_moore, 1
instance = comp, \Equal0~1\, Equal0~1, fsm_moore, 1
