
pokemon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002770  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08002880  08002880  00003880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002924  08002924  00004060  2**0
                  CONTENTS
  4 .ARM          00000000  08002924  08002924  00004060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002924  08002924  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002924  08002924  00003924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002928  08002928  00003928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800292c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001160  20000060  0800298c  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011c0  0800298c  000041c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008fa2  00000000  00000000  00004089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e29  00000000  00000000  0000d02b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0000ee58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000065f  00000000  00000000  0000f6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000176c4  00000000  00000000  0000fd4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e59  00000000  00000000  00027413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085764  00000000  00000000  0003126c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b69d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002390  00000000  00000000  000b6a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000b8da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08002868 	.word	0x08002868

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08002868 	.word	0x08002868

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000007c 	.word	0x2000007c
 800017c:	2000011c 	.word	0x2000011c

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b096      	sub	sp, #88	@ 0x58
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 f983 	bl	8000490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f84b 	bl	8000224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f88b 	bl	80002a8 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of RedLight */
  osThreadDef(RedLight, StartRedLight, osPriorityNormal, 0, 128);
 8000192:	4b1e      	ldr	r3, [pc, #120]	@ (800020c <main+0x8c>)
 8000194:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000198:	461d      	mov	r5, r3
 800019a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RedLightHandle = osThreadCreate(osThread(RedLight), NULL);
 80001a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80001aa:	2100      	movs	r1, #0
 80001ac:	4618      	mov	r0, r3
 80001ae:	f001 f85f 	bl	8001270 <osThreadCreate>
 80001b2:	4603      	mov	r3, r0
 80001b4:	4a16      	ldr	r2, [pc, #88]	@ (8000210 <main+0x90>)
 80001b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of GreenLight */
  osThreadDef(GreenLight, StartGreenLight, osPriorityNormal, 0, 128);
 80001b8:	4b16      	ldr	r3, [pc, #88]	@ (8000214 <main+0x94>)
 80001ba:	f107 041c 	add.w	r4, r7, #28
 80001be:	461d      	mov	r5, r3
 80001c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GreenLightHandle = osThreadCreate(osThread(GreenLight), NULL);
 80001cc:	f107 031c 	add.w	r3, r7, #28
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f001 f84c 	bl	8001270 <osThreadCreate>
 80001d8:	4603      	mov	r3, r0
 80001da:	4a0f      	ldr	r2, [pc, #60]	@ (8000218 <main+0x98>)
 80001dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of BlueLight */
  osThreadDef(BlueLight, StartBlueLight, osPriorityIdle, 0, 128);
 80001de:	4b0f      	ldr	r3, [pc, #60]	@ (800021c <main+0x9c>)
 80001e0:	463c      	mov	r4, r7
 80001e2:	461d      	mov	r5, r3
 80001e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BlueLightHandle = osThreadCreate(osThread(BlueLight), NULL);
 80001f0:	463b      	mov	r3, r7
 80001f2:	2100      	movs	r1, #0
 80001f4:	4618      	mov	r0, r3
 80001f6:	f001 f83b 	bl	8001270 <osThreadCreate>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4a08      	ldr	r2, [pc, #32]	@ (8000220 <main+0xa0>)
 80001fe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000200:	f001 f82f 	bl	8001262 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int j = 0;
 8000204:	2300      	movs	r3, #0
 8000206:	657b      	str	r3, [r7, #84]	@ 0x54
  while (1)
 8000208:	bf00      	nop
 800020a:	e7fd      	b.n	8000208 <main+0x88>
 800020c:	0800288c 	.word	0x0800288c
 8000210:	2000031c 	.word	0x2000031c
 8000214:	080028b4 	.word	0x080028b4
 8000218:	20000320 	.word	0x20000320
 800021c:	080028dc 	.word	0x080028dc
 8000220:	20000324 	.word	0x20000324

08000224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b090      	sub	sp, #64	@ 0x40
 8000228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022a:	f107 0318 	add.w	r3, r7, #24
 800022e:	2228      	movs	r2, #40	@ 0x28
 8000230:	2100      	movs	r1, #0
 8000232:	4618      	mov	r0, r3
 8000234:	f002 fa40 	bl	80026b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	2200      	movs	r2, #0
 800023c:	601a      	str	r2, [r3, #0]
 800023e:	605a      	str	r2, [r3, #4]
 8000240:	609a      	str	r2, [r3, #8]
 8000242:	60da      	str	r2, [r3, #12]
 8000244:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000246:	2302      	movs	r3, #2
 8000248:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024a:	2301      	movs	r3, #1
 800024c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800024e:	2310      	movs	r3, #16
 8000250:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000252:	2302      	movs	r3, #2
 8000254:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000256:	2300      	movs	r3, #0
 8000258:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800025a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800025e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000260:	f107 0318 	add.w	r3, r7, #24
 8000264:	4618      	mov	r0, r3
 8000266:	f000 fc07 	bl	8000a78 <HAL_RCC_OscConfig>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000270:	f000 f87c 	bl	800036c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000274:	230f      	movs	r3, #15
 8000276:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000278:	2302      	movs	r3, #2
 800027a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000284:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	2102      	movs	r1, #2
 800028e:	4618      	mov	r0, r3
 8000290:	f000 fe74 	bl	8000f7c <HAL_RCC_ClockConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800029a:	f000 f867 	bl	800036c <Error_Handler>
  }
}
 800029e:	bf00      	nop
 80002a0:	3740      	adds	r7, #64	@ 0x40
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
	...

080002a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b086      	sub	sp, #24
 80002ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ae:	f107 0308 	add.w	r3, r7, #8
 80002b2:	2200      	movs	r2, #0
 80002b4:	601a      	str	r2, [r3, #0]
 80002b6:	605a      	str	r2, [r3, #4]
 80002b8:	609a      	str	r2, [r3, #8]
 80002ba:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002bc:	4b11      	ldr	r3, [pc, #68]	@ (8000304 <MX_GPIO_Init+0x5c>)
 80002be:	699b      	ldr	r3, [r3, #24]
 80002c0:	4a10      	ldr	r2, [pc, #64]	@ (8000304 <MX_GPIO_Init+0x5c>)
 80002c2:	f043 0304 	orr.w	r3, r3, #4
 80002c6:	6193      	str	r3, [r2, #24]
 80002c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000304 <MX_GPIO_Init+0x5c>)
 80002ca:	699b      	ldr	r3, [r3, #24]
 80002cc:	f003 0304 	and.w	r3, r3, #4
 80002d0:	607b      	str	r3, [r7, #4]
 80002d2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80002d4:	2200      	movs	r2, #0
 80002d6:	210e      	movs	r1, #14
 80002d8:	480b      	ldr	r0, [pc, #44]	@ (8000308 <MX_GPIO_Init+0x60>)
 80002da:	f000 fb9b 	bl	8000a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80002de:	230e      	movs	r3, #14
 80002e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002e2:	2301      	movs	r3, #1
 80002e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e6:	2300      	movs	r3, #0
 80002e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ea:	2302      	movs	r3, #2
 80002ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002ee:	f107 0308 	add.w	r3, r7, #8
 80002f2:	4619      	mov	r1, r3
 80002f4:	4804      	ldr	r0, [pc, #16]	@ (8000308 <MX_GPIO_Init+0x60>)
 80002f6:	f000 fa11 	bl	800071c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002fa:	bf00      	nop
 80002fc:	3718      	adds	r7, #24
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	40021000 	.word	0x40021000
 8000308:	40010800 	.word	0x40010800

0800030c <StartRedLight>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartRedLight */
void StartRedLight(void const * argument)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8000314:	2104      	movs	r1, #4
 8000316:	4804      	ldr	r0, [pc, #16]	@ (8000328 <StartRedLight+0x1c>)
 8000318:	f000 fb94 	bl	8000a44 <HAL_GPIO_TogglePin>
    osDelay(200);
 800031c:	20c8      	movs	r0, #200	@ 0xc8
 800031e:	f000 fff3 	bl	8001308 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8000322:	bf00      	nop
 8000324:	e7f6      	b.n	8000314 <StartRedLight+0x8>
 8000326:	bf00      	nop
 8000328:	40010800 	.word	0x40010800

0800032c <StartGreenLight>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGreenLight */
void StartGreenLight(void const * argument)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGreenLight */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 8000334:	2108      	movs	r1, #8
 8000336:	4804      	ldr	r0, [pc, #16]	@ (8000348 <StartGreenLight+0x1c>)
 8000338:	f000 fb84 	bl	8000a44 <HAL_GPIO_TogglePin>
    osDelay(500);
 800033c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000340:	f000 ffe2 	bl	8001308 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 8000344:	bf00      	nop
 8000346:	e7f5      	b.n	8000334 <StartGreenLight+0x8>
 8000348:	40010800 	.word	0x40010800

0800034c <StartBlueLight>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlueLight */
void StartBlueLight(void const * argument)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlueLight */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000354:	2110      	movs	r1, #16
 8000356:	4804      	ldr	r0, [pc, #16]	@ (8000368 <StartBlueLight+0x1c>)
 8000358:	f000 fb74 	bl	8000a44 <HAL_GPIO_TogglePin>
    osDelay(700);
 800035c:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8000360:	f000 ffd2 	bl	8001308 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000364:	bf00      	nop
 8000366:	e7f5      	b.n	8000354 <StartBlueLight+0x8>
 8000368:	40010800 	.word	0x40010800

0800036c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000370:	b672      	cpsid	i
}
 8000372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000374:	bf00      	nop
 8000376:	e7fd      	b.n	8000374 <Error_Handler+0x8>

08000378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800037e:	4b18      	ldr	r3, [pc, #96]	@ (80003e0 <HAL_MspInit+0x68>)
 8000380:	699b      	ldr	r3, [r3, #24]
 8000382:	4a17      	ldr	r2, [pc, #92]	@ (80003e0 <HAL_MspInit+0x68>)
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6193      	str	r3, [r2, #24]
 800038a:	4b15      	ldr	r3, [pc, #84]	@ (80003e0 <HAL_MspInit+0x68>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	f003 0301 	and.w	r3, r3, #1
 8000392:	60bb      	str	r3, [r7, #8]
 8000394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000396:	4b12      	ldr	r3, [pc, #72]	@ (80003e0 <HAL_MspInit+0x68>)
 8000398:	69db      	ldr	r3, [r3, #28]
 800039a:	4a11      	ldr	r2, [pc, #68]	@ (80003e0 <HAL_MspInit+0x68>)
 800039c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003a0:	61d3      	str	r3, [r2, #28]
 80003a2:	4b0f      	ldr	r3, [pc, #60]	@ (80003e0 <HAL_MspInit+0x68>)
 80003a4:	69db      	ldr	r3, [r3, #28]
 80003a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003aa:	607b      	str	r3, [r7, #4]
 80003ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80003ae:	2200      	movs	r2, #0
 80003b0:	210f      	movs	r1, #15
 80003b2:	f06f 0001 	mvn.w	r0, #1
 80003b6:	f000 f988 	bl	80006ca <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80003ba:	4b0a      	ldr	r3, [pc, #40]	@ (80003e4 <HAL_MspInit+0x6c>)
 80003bc:	685b      	ldr	r3, [r3, #4]
 80003be:	60fb      	str	r3, [r7, #12]
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003c6:	60fb      	str	r3, [r7, #12]
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	4a04      	ldr	r2, [pc, #16]	@ (80003e4 <HAL_MspInit+0x6c>)
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003d6:	bf00      	nop
 80003d8:	3710      	adds	r7, #16
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40010000 	.word	0x40010000

080003e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <NMI_Handler+0x4>

080003f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <HardFault_Handler+0x4>

080003f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003fc:	bf00      	nop
 80003fe:	e7fd      	b.n	80003fc <MemManage_Handler+0x4>

08000400 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000404:	bf00      	nop
 8000406:	e7fd      	b.n	8000404 <BusFault_Handler+0x4>

08000408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800040c:	bf00      	nop
 800040e:	e7fd      	b.n	800040c <UsageFault_Handler+0x4>

08000410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr

0800041c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000420:	f000 f87c 	bl	800051c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000424:	f001 fd26 	bl	8001e74 <xTaskGetSchedulerState>
 8000428:	4603      	mov	r3, r0
 800042a:	2b01      	cmp	r3, #1
 800042c:	d001      	beq.n	8000432 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800042e:	f001 ff13 	bl	8002258 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}

08000436 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000436:	b480      	push	{r7}
 8000438:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800043a:	bf00      	nop
 800043c:	46bd      	mov	sp, r7
 800043e:	bc80      	pop	{r7}
 8000440:	4770      	bx	lr
	...

08000444 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000444:	f7ff fff7 	bl	8000436 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000448:	480b      	ldr	r0, [pc, #44]	@ (8000478 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800044a:	490c      	ldr	r1, [pc, #48]	@ (800047c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800044c:	4a0c      	ldr	r2, [pc, #48]	@ (8000480 <LoopFillZerobss+0x16>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000450:	e002      	b.n	8000458 <LoopCopyDataInit>

08000452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000456:	3304      	adds	r3, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800045c:	d3f9      	bcc.n	8000452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045e:	4a09      	ldr	r2, [pc, #36]	@ (8000484 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000460:	4c09      	ldr	r4, [pc, #36]	@ (8000488 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000464:	e001      	b.n	800046a <LoopFillZerobss>

08000466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000468:	3204      	adds	r2, #4

0800046a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800046c:	d3fb      	bcc.n	8000466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800046e:	f002 f981 	bl	8002774 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000472:	f7ff fe85 	bl	8000180 <main>
  bx lr
 8000476:	4770      	bx	lr
  ldr r0, =_sdata
 8000478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800047c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000480:	0800292c 	.word	0x0800292c
  ldr r2, =_sbss
 8000484:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000488:	200011c0 	.word	0x200011c0

0800048c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800048c:	e7fe      	b.n	800048c <ADC1_2_IRQHandler>
	...

08000490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000494:	4b08      	ldr	r3, [pc, #32]	@ (80004b8 <HAL_Init+0x28>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a07      	ldr	r2, [pc, #28]	@ (80004b8 <HAL_Init+0x28>)
 800049a:	f043 0310 	orr.w	r3, r3, #16
 800049e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a0:	2003      	movs	r0, #3
 80004a2:	f000 f907 	bl	80006b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004a6:	200f      	movs	r0, #15
 80004a8:	f000 f808 	bl	80004bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004ac:	f7ff ff64 	bl	8000378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004b0:	2300      	movs	r3, #0
}
 80004b2:	4618      	mov	r0, r3
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40022000 	.word	0x40022000

080004bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004c4:	4b12      	ldr	r3, [pc, #72]	@ (8000510 <HAL_InitTick+0x54>)
 80004c6:	681a      	ldr	r2, [r3, #0]
 80004c8:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <HAL_InitTick+0x58>)
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	4619      	mov	r1, r3
 80004ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004da:	4618      	mov	r0, r3
 80004dc:	f000 f911 	bl	8000702 <HAL_SYSTICK_Config>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d001      	beq.n	80004ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004e6:	2301      	movs	r3, #1
 80004e8:	e00e      	b.n	8000508 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2b0f      	cmp	r3, #15
 80004ee:	d80a      	bhi.n	8000506 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f0:	2200      	movs	r2, #0
 80004f2:	6879      	ldr	r1, [r7, #4]
 80004f4:	f04f 30ff 	mov.w	r0, #4294967295
 80004f8:	f000 f8e7 	bl	80006ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004fc:	4a06      	ldr	r2, [pc, #24]	@ (8000518 <HAL_InitTick+0x5c>)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000502:	2300      	movs	r3, #0
 8000504:	e000      	b.n	8000508 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000506:	2301      	movs	r3, #1
}
 8000508:	4618      	mov	r0, r3
 800050a:	3708      	adds	r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000000 	.word	0x20000000
 8000514:	20000008 	.word	0x20000008
 8000518:	20000004 	.word	0x20000004

0800051c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000520:	4b05      	ldr	r3, [pc, #20]	@ (8000538 <HAL_IncTick+0x1c>)
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	461a      	mov	r2, r3
 8000526:	4b05      	ldr	r3, [pc, #20]	@ (800053c <HAL_IncTick+0x20>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4413      	add	r3, r2
 800052c:	4a03      	ldr	r2, [pc, #12]	@ (800053c <HAL_IncTick+0x20>)
 800052e:	6013      	str	r3, [r2, #0]
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	20000008 	.word	0x20000008
 800053c:	20000328 	.word	0x20000328

08000540 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return uwTick;
 8000544:	4b02      	ldr	r3, [pc, #8]	@ (8000550 <HAL_GetTick+0x10>)
 8000546:	681b      	ldr	r3, [r3, #0]
}
 8000548:	4618      	mov	r0, r3
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr
 8000550:	20000328 	.word	0x20000328

08000554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f003 0307 	and.w	r3, r3, #7
 8000562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000564:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <__NVIC_SetPriorityGrouping+0x44>)
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000570:	4013      	ands	r3, r2
 8000572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800057c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000586:	4a04      	ldr	r2, [pc, #16]	@ (8000598 <__NVIC_SetPriorityGrouping+0x44>)
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	60d3      	str	r3, [r2, #12]
}
 800058c:	bf00      	nop
 800058e:	3714      	adds	r7, #20
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000ed00 	.word	0xe000ed00

0800059c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005a0:	4b04      	ldr	r3, [pc, #16]	@ (80005b4 <__NVIC_GetPriorityGrouping+0x18>)
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	0a1b      	lsrs	r3, r3, #8
 80005a6:	f003 0307 	and.w	r3, r3, #7
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	6039      	str	r1, [r7, #0]
 80005c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db0a      	blt.n	80005e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	b2da      	uxtb	r2, r3
 80005d0:	490c      	ldr	r1, [pc, #48]	@ (8000604 <__NVIC_SetPriority+0x4c>)
 80005d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d6:	0112      	lsls	r2, r2, #4
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	440b      	add	r3, r1
 80005dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005e0:	e00a      	b.n	80005f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	4908      	ldr	r1, [pc, #32]	@ (8000608 <__NVIC_SetPriority+0x50>)
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	f003 030f 	and.w	r3, r3, #15
 80005ee:	3b04      	subs	r3, #4
 80005f0:	0112      	lsls	r2, r2, #4
 80005f2:	b2d2      	uxtb	r2, r2
 80005f4:	440b      	add	r3, r1
 80005f6:	761a      	strb	r2, [r3, #24]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	e000e100 	.word	0xe000e100
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800060c:	b480      	push	{r7}
 800060e:	b089      	sub	sp, #36	@ 0x24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	f003 0307 	and.w	r3, r3, #7
 800061e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000620:	69fb      	ldr	r3, [r7, #28]
 8000622:	f1c3 0307 	rsb	r3, r3, #7
 8000626:	2b04      	cmp	r3, #4
 8000628:	bf28      	it	cs
 800062a:	2304      	movcs	r3, #4
 800062c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800062e:	69fb      	ldr	r3, [r7, #28]
 8000630:	3304      	adds	r3, #4
 8000632:	2b06      	cmp	r3, #6
 8000634:	d902      	bls.n	800063c <NVIC_EncodePriority+0x30>
 8000636:	69fb      	ldr	r3, [r7, #28]
 8000638:	3b03      	subs	r3, #3
 800063a:	e000      	b.n	800063e <NVIC_EncodePriority+0x32>
 800063c:	2300      	movs	r3, #0
 800063e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000640:	f04f 32ff 	mov.w	r2, #4294967295
 8000644:	69bb      	ldr	r3, [r7, #24]
 8000646:	fa02 f303 	lsl.w	r3, r2, r3
 800064a:	43da      	mvns	r2, r3
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	401a      	ands	r2, r3
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000654:	f04f 31ff 	mov.w	r1, #4294967295
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	fa01 f303 	lsl.w	r3, r1, r3
 800065e:	43d9      	mvns	r1, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000664:	4313      	orrs	r3, r2
         );
}
 8000666:	4618      	mov	r0, r3
 8000668:	3724      	adds	r7, #36	@ 0x24
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr

08000670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3b01      	subs	r3, #1
 800067c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000680:	d301      	bcc.n	8000686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000682:	2301      	movs	r3, #1
 8000684:	e00f      	b.n	80006a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000686:	4a0a      	ldr	r2, [pc, #40]	@ (80006b0 <SysTick_Config+0x40>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	3b01      	subs	r3, #1
 800068c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800068e:	210f      	movs	r1, #15
 8000690:	f04f 30ff 	mov.w	r0, #4294967295
 8000694:	f7ff ff90 	bl	80005b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000698:	4b05      	ldr	r3, [pc, #20]	@ (80006b0 <SysTick_Config+0x40>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800069e:	4b04      	ldr	r3, [pc, #16]	@ (80006b0 <SysTick_Config+0x40>)
 80006a0:	2207      	movs	r2, #7
 80006a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	e000e010 	.word	0xe000e010

080006b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006bc:	6878      	ldr	r0, [r7, #4]
 80006be:	f7ff ff49 	bl	8000554 <__NVIC_SetPriorityGrouping>
}
 80006c2:	bf00      	nop
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}

080006ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006ca:	b580      	push	{r7, lr}
 80006cc:	b086      	sub	sp, #24
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	4603      	mov	r3, r0
 80006d2:	60b9      	str	r1, [r7, #8]
 80006d4:	607a      	str	r2, [r7, #4]
 80006d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006dc:	f7ff ff5e 	bl	800059c <__NVIC_GetPriorityGrouping>
 80006e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	68b9      	ldr	r1, [r7, #8]
 80006e6:	6978      	ldr	r0, [r7, #20]
 80006e8:	f7ff ff90 	bl	800060c <NVIC_EncodePriority>
 80006ec:	4602      	mov	r2, r0
 80006ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006f2:	4611      	mov	r1, r2
 80006f4:	4618      	mov	r0, r3
 80006f6:	f7ff ff5f 	bl	80005b8 <__NVIC_SetPriority>
}
 80006fa:	bf00      	nop
 80006fc:	3718      	adds	r7, #24
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	b082      	sub	sp, #8
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f7ff ffb0 	bl	8000670 <SysTick_Config>
 8000710:	4603      	mov	r3, r0
}
 8000712:	4618      	mov	r0, r3
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800071c:	b480      	push	{r7}
 800071e:	b08b      	sub	sp, #44	@ 0x2c
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000726:	2300      	movs	r3, #0
 8000728:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800072a:	2300      	movs	r3, #0
 800072c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800072e:	e161      	b.n	80009f4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000730:	2201      	movs	r2, #1
 8000732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000734:	fa02 f303 	lsl.w	r3, r2, r3
 8000738:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	69fa      	ldr	r2, [r7, #28]
 8000740:	4013      	ands	r3, r2
 8000742:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000744:	69ba      	ldr	r2, [r7, #24]
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	429a      	cmp	r2, r3
 800074a:	f040 8150 	bne.w	80009ee <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	685b      	ldr	r3, [r3, #4]
 8000752:	4a97      	ldr	r2, [pc, #604]	@ (80009b0 <HAL_GPIO_Init+0x294>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d05e      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000758:	4a95      	ldr	r2, [pc, #596]	@ (80009b0 <HAL_GPIO_Init+0x294>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d875      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 800075e:	4a95      	ldr	r2, [pc, #596]	@ (80009b4 <HAL_GPIO_Init+0x298>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d058      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000764:	4a93      	ldr	r2, [pc, #588]	@ (80009b4 <HAL_GPIO_Init+0x298>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d86f      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 800076a:	4a93      	ldr	r2, [pc, #588]	@ (80009b8 <HAL_GPIO_Init+0x29c>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d052      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000770:	4a91      	ldr	r2, [pc, #580]	@ (80009b8 <HAL_GPIO_Init+0x29c>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d869      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 8000776:	4a91      	ldr	r2, [pc, #580]	@ (80009bc <HAL_GPIO_Init+0x2a0>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d04c      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 800077c:	4a8f      	ldr	r2, [pc, #572]	@ (80009bc <HAL_GPIO_Init+0x2a0>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d863      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 8000782:	4a8f      	ldr	r2, [pc, #572]	@ (80009c0 <HAL_GPIO_Init+0x2a4>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d046      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000788:	4a8d      	ldr	r2, [pc, #564]	@ (80009c0 <HAL_GPIO_Init+0x2a4>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d85d      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 800078e:	2b12      	cmp	r3, #18
 8000790:	d82a      	bhi.n	80007e8 <HAL_GPIO_Init+0xcc>
 8000792:	2b12      	cmp	r3, #18
 8000794:	d859      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 8000796:	a201      	add	r2, pc, #4	@ (adr r2, 800079c <HAL_GPIO_Init+0x80>)
 8000798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800079c:	08000817 	.word	0x08000817
 80007a0:	080007f1 	.word	0x080007f1
 80007a4:	08000803 	.word	0x08000803
 80007a8:	08000845 	.word	0x08000845
 80007ac:	0800084b 	.word	0x0800084b
 80007b0:	0800084b 	.word	0x0800084b
 80007b4:	0800084b 	.word	0x0800084b
 80007b8:	0800084b 	.word	0x0800084b
 80007bc:	0800084b 	.word	0x0800084b
 80007c0:	0800084b 	.word	0x0800084b
 80007c4:	0800084b 	.word	0x0800084b
 80007c8:	0800084b 	.word	0x0800084b
 80007cc:	0800084b 	.word	0x0800084b
 80007d0:	0800084b 	.word	0x0800084b
 80007d4:	0800084b 	.word	0x0800084b
 80007d8:	0800084b 	.word	0x0800084b
 80007dc:	0800084b 	.word	0x0800084b
 80007e0:	080007f9 	.word	0x080007f9
 80007e4:	0800080d 	.word	0x0800080d
 80007e8:	4a76      	ldr	r2, [pc, #472]	@ (80009c4 <HAL_GPIO_Init+0x2a8>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d013      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007ee:	e02c      	b.n	800084a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	623b      	str	r3, [r7, #32]
          break;
 80007f6:	e029      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	3304      	adds	r3, #4
 80007fe:	623b      	str	r3, [r7, #32]
          break;
 8000800:	e024      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	68db      	ldr	r3, [r3, #12]
 8000806:	3308      	adds	r3, #8
 8000808:	623b      	str	r3, [r7, #32]
          break;
 800080a:	e01f      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	330c      	adds	r3, #12
 8000812:	623b      	str	r3, [r7, #32]
          break;
 8000814:	e01a      	b.n	800084c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	689b      	ldr	r3, [r3, #8]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d102      	bne.n	8000824 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800081e:	2304      	movs	r3, #4
 8000820:	623b      	str	r3, [r7, #32]
          break;
 8000822:	e013      	b.n	800084c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d105      	bne.n	8000838 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800082c:	2308      	movs	r3, #8
 800082e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	69fa      	ldr	r2, [r7, #28]
 8000834:	611a      	str	r2, [r3, #16]
          break;
 8000836:	e009      	b.n	800084c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000838:	2308      	movs	r3, #8
 800083a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	69fa      	ldr	r2, [r7, #28]
 8000840:	615a      	str	r2, [r3, #20]
          break;
 8000842:	e003      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000844:	2300      	movs	r3, #0
 8000846:	623b      	str	r3, [r7, #32]
          break;
 8000848:	e000      	b.n	800084c <HAL_GPIO_Init+0x130>
          break;
 800084a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800084c:	69bb      	ldr	r3, [r7, #24]
 800084e:	2bff      	cmp	r3, #255	@ 0xff
 8000850:	d801      	bhi.n	8000856 <HAL_GPIO_Init+0x13a>
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	e001      	b.n	800085a <HAL_GPIO_Init+0x13e>
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3304      	adds	r3, #4
 800085a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	2bff      	cmp	r3, #255	@ 0xff
 8000860:	d802      	bhi.n	8000868 <HAL_GPIO_Init+0x14c>
 8000862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	e002      	b.n	800086e <HAL_GPIO_Init+0x152>
 8000868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800086a:	3b08      	subs	r3, #8
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	210f      	movs	r1, #15
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	fa01 f303 	lsl.w	r3, r1, r3
 800087c:	43db      	mvns	r3, r3
 800087e:	401a      	ands	r2, r3
 8000880:	6a39      	ldr	r1, [r7, #32]
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	fa01 f303 	lsl.w	r3, r1, r3
 8000888:	431a      	orrs	r2, r3
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000896:	2b00      	cmp	r3, #0
 8000898:	f000 80a9 	beq.w	80009ee <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800089c:	4b4a      	ldr	r3, [pc, #296]	@ (80009c8 <HAL_GPIO_Init+0x2ac>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a49      	ldr	r2, [pc, #292]	@ (80009c8 <HAL_GPIO_Init+0x2ac>)
 80008a2:	f043 0301 	orr.w	r3, r3, #1
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b47      	ldr	r3, [pc, #284]	@ (80009c8 <HAL_GPIO_Init+0x2ac>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f003 0301 	and.w	r3, r3, #1
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008b4:	4a45      	ldr	r2, [pc, #276]	@ (80009cc <HAL_GPIO_Init+0x2b0>)
 80008b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008b8:	089b      	lsrs	r3, r3, #2
 80008ba:	3302      	adds	r3, #2
 80008bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008c4:	f003 0303 	and.w	r3, r3, #3
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	220f      	movs	r2, #15
 80008cc:	fa02 f303 	lsl.w	r3, r2, r3
 80008d0:	43db      	mvns	r3, r3
 80008d2:	68fa      	ldr	r2, [r7, #12]
 80008d4:	4013      	ands	r3, r2
 80008d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a3d      	ldr	r2, [pc, #244]	@ (80009d0 <HAL_GPIO_Init+0x2b4>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d00d      	beq.n	80008fc <HAL_GPIO_Init+0x1e0>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a3c      	ldr	r2, [pc, #240]	@ (80009d4 <HAL_GPIO_Init+0x2b8>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d007      	beq.n	80008f8 <HAL_GPIO_Init+0x1dc>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a3b      	ldr	r2, [pc, #236]	@ (80009d8 <HAL_GPIO_Init+0x2bc>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d101      	bne.n	80008f4 <HAL_GPIO_Init+0x1d8>
 80008f0:	2302      	movs	r3, #2
 80008f2:	e004      	b.n	80008fe <HAL_GPIO_Init+0x1e2>
 80008f4:	2303      	movs	r3, #3
 80008f6:	e002      	b.n	80008fe <HAL_GPIO_Init+0x1e2>
 80008f8:	2301      	movs	r3, #1
 80008fa:	e000      	b.n	80008fe <HAL_GPIO_Init+0x1e2>
 80008fc:	2300      	movs	r3, #0
 80008fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000900:	f002 0203 	and.w	r2, r2, #3
 8000904:	0092      	lsls	r2, r2, #2
 8000906:	4093      	lsls	r3, r2
 8000908:	68fa      	ldr	r2, [r7, #12]
 800090a:	4313      	orrs	r3, r2
 800090c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800090e:	492f      	ldr	r1, [pc, #188]	@ (80009cc <HAL_GPIO_Init+0x2b0>)
 8000910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000912:	089b      	lsrs	r3, r3, #2
 8000914:	3302      	adds	r3, #2
 8000916:	68fa      	ldr	r2, [r7, #12]
 8000918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000924:	2b00      	cmp	r3, #0
 8000926:	d006      	beq.n	8000936 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000928:	4b2c      	ldr	r3, [pc, #176]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 800092a:	689a      	ldr	r2, [r3, #8]
 800092c:	492b      	ldr	r1, [pc, #172]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 800092e:	69bb      	ldr	r3, [r7, #24]
 8000930:	4313      	orrs	r3, r2
 8000932:	608b      	str	r3, [r1, #8]
 8000934:	e006      	b.n	8000944 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000936:	4b29      	ldr	r3, [pc, #164]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000938:	689a      	ldr	r2, [r3, #8]
 800093a:	69bb      	ldr	r3, [r7, #24]
 800093c:	43db      	mvns	r3, r3
 800093e:	4927      	ldr	r1, [pc, #156]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000940:	4013      	ands	r3, r2
 8000942:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800094c:	2b00      	cmp	r3, #0
 800094e:	d006      	beq.n	800095e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000950:	4b22      	ldr	r3, [pc, #136]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000952:	68da      	ldr	r2, [r3, #12]
 8000954:	4921      	ldr	r1, [pc, #132]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000956:	69bb      	ldr	r3, [r7, #24]
 8000958:	4313      	orrs	r3, r2
 800095a:	60cb      	str	r3, [r1, #12]
 800095c:	e006      	b.n	800096c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800095e:	4b1f      	ldr	r3, [pc, #124]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000960:	68da      	ldr	r2, [r3, #12]
 8000962:	69bb      	ldr	r3, [r7, #24]
 8000964:	43db      	mvns	r3, r3
 8000966:	491d      	ldr	r1, [pc, #116]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000968:	4013      	ands	r3, r2
 800096a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000974:	2b00      	cmp	r3, #0
 8000976:	d006      	beq.n	8000986 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 800097a:	685a      	ldr	r2, [r3, #4]
 800097c:	4917      	ldr	r1, [pc, #92]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 800097e:	69bb      	ldr	r3, [r7, #24]
 8000980:	4313      	orrs	r3, r2
 8000982:	604b      	str	r3, [r1, #4]
 8000984:	e006      	b.n	8000994 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000988:	685a      	ldr	r2, [r3, #4]
 800098a:	69bb      	ldr	r3, [r7, #24]
 800098c:	43db      	mvns	r3, r3
 800098e:	4913      	ldr	r1, [pc, #76]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 8000990:	4013      	ands	r3, r2
 8000992:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800099c:	2b00      	cmp	r3, #0
 800099e:	d01f      	beq.n	80009e0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009a0:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	490d      	ldr	r1, [pc, #52]	@ (80009dc <HAL_GPIO_Init+0x2c0>)
 80009a6:	69bb      	ldr	r3, [r7, #24]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	600b      	str	r3, [r1, #0]
 80009ac:	e01f      	b.n	80009ee <HAL_GPIO_Init+0x2d2>
 80009ae:	bf00      	nop
 80009b0:	10320000 	.word	0x10320000
 80009b4:	10310000 	.word	0x10310000
 80009b8:	10220000 	.word	0x10220000
 80009bc:	10210000 	.word	0x10210000
 80009c0:	10120000 	.word	0x10120000
 80009c4:	10110000 	.word	0x10110000
 80009c8:	40021000 	.word	0x40021000
 80009cc:	40010000 	.word	0x40010000
 80009d0:	40010800 	.word	0x40010800
 80009d4:	40010c00 	.word	0x40010c00
 80009d8:	40011000 	.word	0x40011000
 80009dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <HAL_GPIO_Init+0x2f4>)
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	43db      	mvns	r3, r3
 80009e8:	4909      	ldr	r1, [pc, #36]	@ (8000a10 <HAL_GPIO_Init+0x2f4>)
 80009ea:	4013      	ands	r3, r2
 80009ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009f0:	3301      	adds	r3, #1
 80009f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009fa:	fa22 f303 	lsr.w	r3, r2, r3
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f47f ae96 	bne.w	8000730 <HAL_GPIO_Init+0x14>
  }
}
 8000a04:	bf00      	nop
 8000a06:	bf00      	nop
 8000a08:	372c      	adds	r7, #44	@ 0x2c
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr
 8000a10:	40010400 	.word	0x40010400

08000a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	807b      	strh	r3, [r7, #2]
 8000a20:	4613      	mov	r3, r2
 8000a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a24:	787b      	ldrb	r3, [r7, #1]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d003      	beq.n	8000a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a2a:	887a      	ldrh	r2, [r7, #2]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a30:	e003      	b.n	8000a3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a32:	887b      	ldrh	r3, [r7, #2]
 8000a34:	041a      	lsls	r2, r3, #16
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	611a      	str	r2, [r3, #16]
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr

08000a44 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a56:	887a      	ldrh	r2, [r7, #2]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	041a      	lsls	r2, r3, #16
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	43d9      	mvns	r1, r3
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	400b      	ands	r3, r1
 8000a66:	431a      	orrs	r2, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	611a      	str	r2, [r3, #16]
}
 8000a6c:	bf00      	nop
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bc80      	pop	{r7}
 8000a74:	4770      	bx	lr
	...

08000a78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d101      	bne.n	8000a8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e272      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	f000 8087 	beq.w	8000ba6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a98:	4b92      	ldr	r3, [pc, #584]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 030c 	and.w	r3, r3, #12
 8000aa0:	2b04      	cmp	r3, #4
 8000aa2:	d00c      	beq.n	8000abe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000aa4:	4b8f      	ldr	r3, [pc, #572]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	f003 030c 	and.w	r3, r3, #12
 8000aac:	2b08      	cmp	r3, #8
 8000aae:	d112      	bne.n	8000ad6 <HAL_RCC_OscConfig+0x5e>
 8000ab0:	4b8c      	ldr	r3, [pc, #560]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000abc:	d10b      	bne.n	8000ad6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000abe:	4b89      	ldr	r3, [pc, #548]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d06c      	beq.n	8000ba4 <HAL_RCC_OscConfig+0x12c>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d168      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e24c      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ade:	d106      	bne.n	8000aee <HAL_RCC_OscConfig+0x76>
 8000ae0:	4b80      	ldr	r3, [pc, #512]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a7f      	ldr	r2, [pc, #508]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000ae6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000aea:	6013      	str	r3, [r2, #0]
 8000aec:	e02e      	b.n	8000b4c <HAL_RCC_OscConfig+0xd4>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d10c      	bne.n	8000b10 <HAL_RCC_OscConfig+0x98>
 8000af6:	4b7b      	ldr	r3, [pc, #492]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4a7a      	ldr	r2, [pc, #488]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000afc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b00:	6013      	str	r3, [r2, #0]
 8000b02:	4b78      	ldr	r3, [pc, #480]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a77      	ldr	r2, [pc, #476]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b0c:	6013      	str	r3, [r2, #0]
 8000b0e:	e01d      	b.n	8000b4c <HAL_RCC_OscConfig+0xd4>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b18:	d10c      	bne.n	8000b34 <HAL_RCC_OscConfig+0xbc>
 8000b1a:	4b72      	ldr	r3, [pc, #456]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a71      	ldr	r2, [pc, #452]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b24:	6013      	str	r3, [r2, #0]
 8000b26:	4b6f      	ldr	r3, [pc, #444]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a6e      	ldr	r2, [pc, #440]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	e00b      	b.n	8000b4c <HAL_RCC_OscConfig+0xd4>
 8000b34:	4b6b      	ldr	r3, [pc, #428]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a6a      	ldr	r2, [pc, #424]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b3e:	6013      	str	r3, [r2, #0]
 8000b40:	4b68      	ldr	r3, [pc, #416]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a67      	ldr	r2, [pc, #412]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d013      	beq.n	8000b7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b54:	f7ff fcf4 	bl	8000540 <HAL_GetTick>
 8000b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b5a:	e008      	b.n	8000b6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b5c:	f7ff fcf0 	bl	8000540 <HAL_GetTick>
 8000b60:	4602      	mov	r2, r0
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	2b64      	cmp	r3, #100	@ 0x64
 8000b68:	d901      	bls.n	8000b6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e200      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b6e:	4b5d      	ldr	r3, [pc, #372]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d0f0      	beq.n	8000b5c <HAL_RCC_OscConfig+0xe4>
 8000b7a:	e014      	b.n	8000ba6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b7c:	f7ff fce0 	bl	8000540 <HAL_GetTick>
 8000b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b82:	e008      	b.n	8000b96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b84:	f7ff fcdc 	bl	8000540 <HAL_GetTick>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	2b64      	cmp	r3, #100	@ 0x64
 8000b90:	d901      	bls.n	8000b96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b92:	2303      	movs	r3, #3
 8000b94:	e1ec      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b96:	4b53      	ldr	r3, [pc, #332]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d1f0      	bne.n	8000b84 <HAL_RCC_OscConfig+0x10c>
 8000ba2:	e000      	b.n	8000ba6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d063      	beq.n	8000c7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bb2:	4b4c      	ldr	r3, [pc, #304]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	f003 030c 	and.w	r3, r3, #12
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d00b      	beq.n	8000bd6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bbe:	4b49      	ldr	r3, [pc, #292]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f003 030c 	and.w	r3, r3, #12
 8000bc6:	2b08      	cmp	r3, #8
 8000bc8:	d11c      	bne.n	8000c04 <HAL_RCC_OscConfig+0x18c>
 8000bca:	4b46      	ldr	r3, [pc, #280]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d116      	bne.n	8000c04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bd6:	4b43      	ldr	r3, [pc, #268]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d005      	beq.n	8000bee <HAL_RCC_OscConfig+0x176>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	691b      	ldr	r3, [r3, #16]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d001      	beq.n	8000bee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	e1c0      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bee:	4b3d      	ldr	r3, [pc, #244]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	4939      	ldr	r1, [pc, #228]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c02:	e03a      	b.n	8000c7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	691b      	ldr	r3, [r3, #16]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d020      	beq.n	8000c4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c0c:	4b36      	ldr	r3, [pc, #216]	@ (8000ce8 <HAL_RCC_OscConfig+0x270>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c12:	f7ff fc95 	bl	8000540 <HAL_GetTick>
 8000c16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c18:	e008      	b.n	8000c2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c1a:	f7ff fc91 	bl	8000540 <HAL_GetTick>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	1ad3      	subs	r3, r2, r3
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d901      	bls.n	8000c2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	e1a1      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d0f0      	beq.n	8000c1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c38:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	695b      	ldr	r3, [r3, #20]
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	4927      	ldr	r1, [pc, #156]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	600b      	str	r3, [r1, #0]
 8000c4c:	e015      	b.n	8000c7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c4e:	4b26      	ldr	r3, [pc, #152]	@ (8000ce8 <HAL_RCC_OscConfig+0x270>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c54:	f7ff fc74 	bl	8000540 <HAL_GetTick>
 8000c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c5a:	e008      	b.n	8000c6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c5c:	f7ff fc70 	bl	8000540 <HAL_GetTick>
 8000c60:	4602      	mov	r2, r0
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d901      	bls.n	8000c6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	e180      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f003 0302 	and.w	r3, r3, #2
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d1f0      	bne.n	8000c5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f003 0308 	and.w	r3, r3, #8
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d03a      	beq.n	8000cfc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	699b      	ldr	r3, [r3, #24]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d019      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c8e:	4b17      	ldr	r3, [pc, #92]	@ (8000cec <HAL_RCC_OscConfig+0x274>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c94:	f7ff fc54 	bl	8000540 <HAL_GetTick>
 8000c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c9a:	e008      	b.n	8000cae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c9c:	f7ff fc50 	bl	8000540 <HAL_GetTick>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d901      	bls.n	8000cae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000caa:	2303      	movs	r3, #3
 8000cac:	e160      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce4 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d0f0      	beq.n	8000c9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000cba:	2001      	movs	r0, #1
 8000cbc:	f000 fa9c 	bl	80011f8 <RCC_Delay>
 8000cc0:	e01c      	b.n	8000cfc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cec <HAL_RCC_OscConfig+0x274>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cc8:	f7ff fc3a 	bl	8000540 <HAL_GetTick>
 8000ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cce:	e00f      	b.n	8000cf0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cd0:	f7ff fc36 	bl	8000540 <HAL_GetTick>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d908      	bls.n	8000cf0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	e146      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
 8000ce2:	bf00      	nop
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	42420000 	.word	0x42420000
 8000cec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cf0:	4b92      	ldr	r3, [pc, #584]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d1e9      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f003 0304 	and.w	r3, r3, #4
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	f000 80a6 	beq.w	8000e56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d0e:	4b8b      	ldr	r3, [pc, #556]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d10:	69db      	ldr	r3, [r3, #28]
 8000d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d10d      	bne.n	8000d36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d1a:	4b88      	ldr	r3, [pc, #544]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d1c:	69db      	ldr	r3, [r3, #28]
 8000d1e:	4a87      	ldr	r2, [pc, #540]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d24:	61d3      	str	r3, [r2, #28]
 8000d26:	4b85      	ldr	r3, [pc, #532]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d28:	69db      	ldr	r3, [r3, #28]
 8000d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d32:	2301      	movs	r3, #1
 8000d34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d36:	4b82      	ldr	r3, [pc, #520]	@ (8000f40 <HAL_RCC_OscConfig+0x4c8>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d118      	bne.n	8000d74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d42:	4b7f      	ldr	r3, [pc, #508]	@ (8000f40 <HAL_RCC_OscConfig+0x4c8>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a7e      	ldr	r2, [pc, #504]	@ (8000f40 <HAL_RCC_OscConfig+0x4c8>)
 8000d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d4e:	f7ff fbf7 	bl	8000540 <HAL_GetTick>
 8000d52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d54:	e008      	b.n	8000d68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d56:	f7ff fbf3 	bl	8000540 <HAL_GetTick>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	2b64      	cmp	r3, #100	@ 0x64
 8000d62:	d901      	bls.n	8000d68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d64:	2303      	movs	r3, #3
 8000d66:	e103      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d68:	4b75      	ldr	r3, [pc, #468]	@ (8000f40 <HAL_RCC_OscConfig+0x4c8>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d0f0      	beq.n	8000d56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d106      	bne.n	8000d8a <HAL_RCC_OscConfig+0x312>
 8000d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d7e:	6a1b      	ldr	r3, [r3, #32]
 8000d80:	4a6e      	ldr	r2, [pc, #440]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	6213      	str	r3, [r2, #32]
 8000d88:	e02d      	b.n	8000de6 <HAL_RCC_OscConfig+0x36e>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10c      	bne.n	8000dac <HAL_RCC_OscConfig+0x334>
 8000d92:	4b6a      	ldr	r3, [pc, #424]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d94:	6a1b      	ldr	r3, [r3, #32]
 8000d96:	4a69      	ldr	r2, [pc, #420]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000d98:	f023 0301 	bic.w	r3, r3, #1
 8000d9c:	6213      	str	r3, [r2, #32]
 8000d9e:	4b67      	ldr	r3, [pc, #412]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000da0:	6a1b      	ldr	r3, [r3, #32]
 8000da2:	4a66      	ldr	r2, [pc, #408]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000da4:	f023 0304 	bic.w	r3, r3, #4
 8000da8:	6213      	str	r3, [r2, #32]
 8000daa:	e01c      	b.n	8000de6 <HAL_RCC_OscConfig+0x36e>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	2b05      	cmp	r3, #5
 8000db2:	d10c      	bne.n	8000dce <HAL_RCC_OscConfig+0x356>
 8000db4:	4b61      	ldr	r3, [pc, #388]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000db6:	6a1b      	ldr	r3, [r3, #32]
 8000db8:	4a60      	ldr	r2, [pc, #384]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000dba:	f043 0304 	orr.w	r3, r3, #4
 8000dbe:	6213      	str	r3, [r2, #32]
 8000dc0:	4b5e      	ldr	r3, [pc, #376]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000dc2:	6a1b      	ldr	r3, [r3, #32]
 8000dc4:	4a5d      	ldr	r2, [pc, #372]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000dc6:	f043 0301 	orr.w	r3, r3, #1
 8000dca:	6213      	str	r3, [r2, #32]
 8000dcc:	e00b      	b.n	8000de6 <HAL_RCC_OscConfig+0x36e>
 8000dce:	4b5b      	ldr	r3, [pc, #364]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000dd0:	6a1b      	ldr	r3, [r3, #32]
 8000dd2:	4a5a      	ldr	r2, [pc, #360]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000dd4:	f023 0301 	bic.w	r3, r3, #1
 8000dd8:	6213      	str	r3, [r2, #32]
 8000dda:	4b58      	ldr	r3, [pc, #352]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000ddc:	6a1b      	ldr	r3, [r3, #32]
 8000dde:	4a57      	ldr	r2, [pc, #348]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000de0:	f023 0304 	bic.w	r3, r3, #4
 8000de4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d015      	beq.n	8000e1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dee:	f7ff fba7 	bl	8000540 <HAL_GetTick>
 8000df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000df4:	e00a      	b.n	8000e0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000df6:	f7ff fba3 	bl	8000540 <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e0b1      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e0c:	4b4b      	ldr	r3, [pc, #300]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000e0e:	6a1b      	ldr	r3, [r3, #32]
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d0ee      	beq.n	8000df6 <HAL_RCC_OscConfig+0x37e>
 8000e18:	e014      	b.n	8000e44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e1a:	f7ff fb91 	bl	8000540 <HAL_GetTick>
 8000e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e20:	e00a      	b.n	8000e38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e22:	f7ff fb8d 	bl	8000540 <HAL_GetTick>
 8000e26:	4602      	mov	r2, r0
 8000e28:	693b      	ldr	r3, [r7, #16]
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d901      	bls.n	8000e38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e34:	2303      	movs	r3, #3
 8000e36:	e09b      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e38:	4b40      	ldr	r3, [pc, #256]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000e3a:	6a1b      	ldr	r3, [r3, #32]
 8000e3c:	f003 0302 	and.w	r3, r3, #2
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d1ee      	bne.n	8000e22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e44:	7dfb      	ldrb	r3, [r7, #23]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d105      	bne.n	8000e56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e4a:	4b3c      	ldr	r3, [pc, #240]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000e4c:	69db      	ldr	r3, [r3, #28]
 8000e4e:	4a3b      	ldr	r2, [pc, #236]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000e50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	69db      	ldr	r3, [r3, #28]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	f000 8087 	beq.w	8000f6e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e60:	4b36      	ldr	r3, [pc, #216]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 030c 	and.w	r3, r3, #12
 8000e68:	2b08      	cmp	r3, #8
 8000e6a:	d061      	beq.n	8000f30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	69db      	ldr	r3, [r3, #28]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d146      	bne.n	8000f02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e74:	4b33      	ldr	r3, [pc, #204]	@ (8000f44 <HAL_RCC_OscConfig+0x4cc>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7a:	f7ff fb61 	bl	8000540 <HAL_GetTick>
 8000e7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e80:	e008      	b.n	8000e94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e82:	f7ff fb5d 	bl	8000540 <HAL_GetTick>
 8000e86:	4602      	mov	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e06d      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e94:	4b29      	ldr	r3, [pc, #164]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d1f0      	bne.n	8000e82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a1b      	ldr	r3, [r3, #32]
 8000ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ea8:	d108      	bne.n	8000ebc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000eaa:	4b24      	ldr	r3, [pc, #144]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	4921      	ldr	r1, [pc, #132]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6a19      	ldr	r1, [r3, #32]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ecc:	430b      	orrs	r3, r1
 8000ece:	491b      	ldr	r1, [pc, #108]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f44 <HAL_RCC_OscConfig+0x4cc>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eda:	f7ff fb31 	bl	8000540 <HAL_GetTick>
 8000ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ee0:	e008      	b.n	8000ef4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ee2:	f7ff fb2d 	bl	8000540 <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d901      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	e03d      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0f0      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x46a>
 8000f00:	e035      	b.n	8000f6e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <HAL_RCC_OscConfig+0x4cc>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fb1a 	bl	8000540 <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f10:	f7ff fb16 	bl	8000540 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e026      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f22:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <HAL_RCC_OscConfig+0x4c4>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d1f0      	bne.n	8000f10 <HAL_RCC_OscConfig+0x498>
 8000f2e:	e01e      	b.n	8000f6e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	69db      	ldr	r3, [r3, #28]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d107      	bne.n	8000f48 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e019      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40007000 	.word	0x40007000
 8000f44:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f48:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <HAL_RCC_OscConfig+0x500>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a1b      	ldr	r3, [r3, #32]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d106      	bne.n	8000f6a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d001      	beq.n	8000f6e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e000      	b.n	8000f70 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d101      	bne.n	8000f90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e0d0      	b.n	8001132 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f90:	4b6a      	ldr	r3, [pc, #424]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 0307 	and.w	r3, r3, #7
 8000f98:	683a      	ldr	r2, [r7, #0]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d910      	bls.n	8000fc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f9e:	4b67      	ldr	r3, [pc, #412]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f023 0207 	bic.w	r2, r3, #7
 8000fa6:	4965      	ldr	r1, [pc, #404]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fae:	4b63      	ldr	r3, [pc, #396]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d001      	beq.n	8000fc0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e0b8      	b.n	8001132 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d020      	beq.n	800100e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0304 	and.w	r3, r3, #4
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d005      	beq.n	8000fe4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fd8:	4b59      	ldr	r3, [pc, #356]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	4a58      	ldr	r2, [pc, #352]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8000fde:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000fe2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f003 0308 	and.w	r3, r3, #8
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d005      	beq.n	8000ffc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ff0:	4b53      	ldr	r3, [pc, #332]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	4a52      	ldr	r2, [pc, #328]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8000ff6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000ffa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ffc:	4b50      	ldr	r3, [pc, #320]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	494d      	ldr	r1, [pc, #308]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 800100a:	4313      	orrs	r3, r2
 800100c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	2b00      	cmp	r3, #0
 8001018:	d040      	beq.n	800109c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d107      	bne.n	8001032 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001022:	4b47      	ldr	r3, [pc, #284]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d115      	bne.n	800105a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e07f      	b.n	8001132 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	2b02      	cmp	r3, #2
 8001038:	d107      	bne.n	800104a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800103a:	4b41      	ldr	r3, [pc, #260]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d109      	bne.n	800105a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e073      	b.n	8001132 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800104a:	4b3d      	ldr	r3, [pc, #244]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e06b      	b.n	8001132 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800105a:	4b39      	ldr	r3, [pc, #228]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f023 0203 	bic.w	r2, r3, #3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	4936      	ldr	r1, [pc, #216]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8001068:	4313      	orrs	r3, r2
 800106a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800106c:	f7ff fa68 	bl	8000540 <HAL_GetTick>
 8001070:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001072:	e00a      	b.n	800108a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001074:	f7ff fa64 	bl	8000540 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001082:	4293      	cmp	r3, r2
 8001084:	d901      	bls.n	800108a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e053      	b.n	8001132 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800108a:	4b2d      	ldr	r3, [pc, #180]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f003 020c 	and.w	r2, r3, #12
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	429a      	cmp	r2, r3
 800109a:	d1eb      	bne.n	8001074 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800109c:	4b27      	ldr	r3, [pc, #156]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 0307 	and.w	r3, r3, #7
 80010a4:	683a      	ldr	r2, [r7, #0]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d210      	bcs.n	80010cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010aa:	4b24      	ldr	r3, [pc, #144]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f023 0207 	bic.w	r2, r3, #7
 80010b2:	4922      	ldr	r1, [pc, #136]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ba:	4b20      	ldr	r3, [pc, #128]	@ (800113c <HAL_RCC_ClockConfig+0x1c0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d001      	beq.n	80010cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e032      	b.n	8001132 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d008      	beq.n	80010ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010d8:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	4916      	ldr	r1, [pc, #88]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 80010e6:	4313      	orrs	r3, r2
 80010e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0308 	and.w	r3, r3, #8
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d009      	beq.n	800110a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010f6:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	00db      	lsls	r3, r3, #3
 8001104:	490e      	ldr	r1, [pc, #56]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8001106:	4313      	orrs	r3, r2
 8001108:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800110a:	f000 f821 	bl	8001150 <HAL_RCC_GetSysClockFreq>
 800110e:	4602      	mov	r2, r0
 8001110:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <HAL_RCC_ClockConfig+0x1c4>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	091b      	lsrs	r3, r3, #4
 8001116:	f003 030f 	and.w	r3, r3, #15
 800111a:	490a      	ldr	r1, [pc, #40]	@ (8001144 <HAL_RCC_ClockConfig+0x1c8>)
 800111c:	5ccb      	ldrb	r3, [r1, r3]
 800111e:	fa22 f303 	lsr.w	r3, r2, r3
 8001122:	4a09      	ldr	r2, [pc, #36]	@ (8001148 <HAL_RCC_ClockConfig+0x1cc>)
 8001124:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001126:	4b09      	ldr	r3, [pc, #36]	@ (800114c <HAL_RCC_ClockConfig+0x1d0>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff f9c6 	bl	80004bc <HAL_InitTick>

  return HAL_OK;
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40022000 	.word	0x40022000
 8001140:	40021000 	.word	0x40021000
 8001144:	08002900 	.word	0x08002900
 8001148:	20000000 	.word	0x20000000
 800114c:	20000004 	.word	0x20000004

08001150 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001150:	b480      	push	{r7}
 8001152:	b087      	sub	sp, #28
 8001154:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	2300      	movs	r3, #0
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800116a:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f003 030c 	and.w	r3, r3, #12
 8001176:	2b04      	cmp	r3, #4
 8001178:	d002      	beq.n	8001180 <HAL_RCC_GetSysClockFreq+0x30>
 800117a:	2b08      	cmp	r3, #8
 800117c:	d003      	beq.n	8001186 <HAL_RCC_GetSysClockFreq+0x36>
 800117e:	e027      	b.n	80011d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001180:	4b19      	ldr	r3, [pc, #100]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001182:	613b      	str	r3, [r7, #16]
      break;
 8001184:	e027      	b.n	80011d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	0c9b      	lsrs	r3, r3, #18
 800118a:	f003 030f 	and.w	r3, r3, #15
 800118e:	4a17      	ldr	r2, [pc, #92]	@ (80011ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8001190:	5cd3      	ldrb	r3, [r2, r3]
 8001192:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d010      	beq.n	80011c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800119e:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	0c5b      	lsrs	r3, r3, #17
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	4a11      	ldr	r2, [pc, #68]	@ (80011f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80011aa:	5cd3      	ldrb	r3, [r2, r3]
 80011ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80011b2:	fb03 f202 	mul.w	r2, r3, r2
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	e004      	b.n	80011ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a0c      	ldr	r2, [pc, #48]	@ (80011f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80011c4:	fb02 f303 	mul.w	r3, r2, r3
 80011c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	613b      	str	r3, [r7, #16]
      break;
 80011ce:	e002      	b.n	80011d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011d0:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80011d2:	613b      	str	r3, [r7, #16]
      break;
 80011d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011d6:	693b      	ldr	r3, [r7, #16]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	371c      	adds	r7, #28
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000
 80011e8:	007a1200 	.word	0x007a1200
 80011ec:	08002910 	.word	0x08002910
 80011f0:	08002920 	.word	0x08002920
 80011f4:	003d0900 	.word	0x003d0900

080011f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001200:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <RCC_Delay+0x34>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a0a      	ldr	r2, [pc, #40]	@ (8001230 <RCC_Delay+0x38>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	0a5b      	lsrs	r3, r3, #9
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	fb02 f303 	mul.w	r3, r2, r3
 8001212:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001214:	bf00      	nop
  }
  while (Delay --);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	1e5a      	subs	r2, r3, #1
 800121a:	60fa      	str	r2, [r7, #12]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1f9      	bne.n	8001214 <RCC_Delay+0x1c>
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	20000000 	.word	0x20000000
 8001230:	10624dd3 	.word	0x10624dd3

08001234 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001242:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001246:	2b84      	cmp	r3, #132	@ 0x84
 8001248:	d005      	beq.n	8001256 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800124a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	4413      	add	r3, r2
 8001252:	3303      	adds	r3, #3
 8001254:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001256:	68fb      	ldr	r3, [r7, #12]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr

08001262 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001266:	f000 faf7 	bl	8001858 <vTaskStartScheduler>
  
  return osOK;
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	bd80      	pop	{r7, pc}

08001270 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001272:	b089      	sub	sp, #36	@ 0x24
 8001274:	af04      	add	r7, sp, #16
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d020      	beq.n	80012c4 <osThreadCreate+0x54>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	699b      	ldr	r3, [r3, #24]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d01c      	beq.n	80012c4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685c      	ldr	r4, [r3, #4]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691e      	ldr	r6, [r3, #16]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ffc9 	bl	8001234 <makeFreeRtosPriority>
 80012a2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	695b      	ldr	r3, [r3, #20]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012ac:	9202      	str	r2, [sp, #8]
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	9100      	str	r1, [sp, #0]
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	4632      	mov	r2, r6
 80012b6:	4629      	mov	r1, r5
 80012b8:	4620      	mov	r0, r4
 80012ba:	f000 f8e8 	bl	800148e <xTaskCreateStatic>
 80012be:	4603      	mov	r3, r0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	e01c      	b.n	80012fe <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685c      	ldr	r4, [r3, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012d0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ffab 	bl	8001234 <makeFreeRtosPriority>
 80012de:	4602      	mov	r2, r0
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	9200      	str	r2, [sp, #0]
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	4632      	mov	r2, r6
 80012ec:	4629      	mov	r1, r5
 80012ee:	4620      	mov	r0, r4
 80012f0:	f000 f92d 	bl	800154e <xTaskCreate>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d001      	beq.n	80012fe <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	e000      	b.n	8001300 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80012fe:	68fb      	ldr	r3, [r7, #12]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001308 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <osDelay+0x16>
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	e000      	b.n	8001320 <osDelay+0x18>
 800131e:	2301      	movs	r3, #1
 8001320:	4618      	mov	r0, r3
 8001322:	f000 fa63 	bl	80017ec <vTaskDelay>
  
  return osOK;
 8001326:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f103 0208 	add.w	r2, r3, #8
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f04f 32ff 	mov.w	r2, #4294967295
 8001348:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f103 0208 	add.w	r2, r3, #8
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f103 0208 	add.w	r2, r3, #8
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr

0800136e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800136e:	b480      	push	{r7}
 8001370:	b083      	sub	sp, #12
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr

08001386 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001386:	b480      	push	{r7}
 8001388:	b085      	sub	sp, #20
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
 800138e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	68fa      	ldr	r2, [r7, #12]
 800139a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	1c5a      	adds	r2, r3, #1
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	601a      	str	r2, [r3, #0]
}
 80013c2:	bf00      	nop
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr

080013cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e2:	d103      	bne.n	80013ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	691b      	ldr	r3, [r3, #16]
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	e00c      	b.n	8001406 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3308      	adds	r3, #8
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	e002      	b.n	80013fa <vListInsert+0x2e>
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	68ba      	ldr	r2, [r7, #8]
 8001402:	429a      	cmp	r2, r3
 8001404:	d2f6      	bcs.n	80013f4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	1c5a      	adds	r2, r3, #1
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	601a      	str	r2, [r3, #0]
}
 8001432:	bf00      	nop
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr

0800143c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	691b      	ldr	r3, [r3, #16]
 8001448:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	6892      	ldr	r2, [r2, #8]
 8001452:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	6852      	ldr	r2, [r2, #4]
 800145c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	429a      	cmp	r2, r3
 8001466:	d103      	bne.n	8001470 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	1e5a      	subs	r2, r3, #1
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3714      	adds	r7, #20
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr

0800148e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800148e:	b580      	push	{r7, lr}
 8001490:	b08e      	sub	sp, #56	@ 0x38
 8001492:	af04      	add	r7, sp, #16
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	60b9      	str	r1, [r7, #8]
 8001498:	607a      	str	r2, [r7, #4]
 800149a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800149c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10b      	bne.n	80014ba <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80014a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014a6:	f383 8811 	msr	BASEPRI, r3
 80014aa:	f3bf 8f6f 	isb	sy
 80014ae:	f3bf 8f4f 	dsb	sy
 80014b2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
 80014b8:	e7fd      	b.n	80014b6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80014ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d10b      	bne.n	80014d8 <xTaskCreateStatic+0x4a>
	__asm volatile
 80014c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014c4:	f383 8811 	msr	BASEPRI, r3
 80014c8:	f3bf 8f6f 	isb	sy
 80014cc:	f3bf 8f4f 	dsb	sy
 80014d0:	61fb      	str	r3, [r7, #28]
}
 80014d2:	bf00      	nop
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80014d8:	23a0      	movs	r3, #160	@ 0xa0
 80014da:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	2ba0      	cmp	r3, #160	@ 0xa0
 80014e0:	d00b      	beq.n	80014fa <xTaskCreateStatic+0x6c>
	__asm volatile
 80014e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014e6:	f383 8811 	msr	BASEPRI, r3
 80014ea:	f3bf 8f6f 	isb	sy
 80014ee:	f3bf 8f4f 	dsb	sy
 80014f2:	61bb      	str	r3, [r7, #24]
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	e7fd      	b.n	80014f6 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80014fa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80014fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d01e      	beq.n	8001540 <xTaskCreateStatic+0xb2>
 8001502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001504:	2b00      	cmp	r3, #0
 8001506:	d01b      	beq.n	8001540 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800150c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001510:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001514:	2202      	movs	r2, #2
 8001516:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800151a:	2300      	movs	r3, #0
 800151c:	9303      	str	r3, [sp, #12]
 800151e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001520:	9302      	str	r3, [sp, #8]
 8001522:	f107 0314 	add.w	r3, r7, #20
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	f000 f850 	bl	80015d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001538:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800153a:	f000 f8ed 	bl	8001718 <prvAddNewTaskToReadyList>
 800153e:	e001      	b.n	8001544 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001544:	697b      	ldr	r3, [r7, #20]
	}
 8001546:	4618      	mov	r0, r3
 8001548:	3728      	adds	r7, #40	@ 0x28
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800154e:	b580      	push	{r7, lr}
 8001550:	b08c      	sub	sp, #48	@ 0x30
 8001552:	af04      	add	r7, sp, #16
 8001554:	60f8      	str	r0, [r7, #12]
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	4613      	mov	r3, r2
 800155c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4618      	mov	r0, r3
 8001564:	f000 febc 	bl	80022e0 <pvPortMalloc>
 8001568:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00e      	beq.n	800158e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001570:	20a0      	movs	r0, #160	@ 0xa0
 8001572:	f000 feb5 	bl	80022e0 <pvPortMalloc>
 8001576:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	631a      	str	r2, [r3, #48]	@ 0x30
 8001584:	e005      	b.n	8001592 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001586:	6978      	ldr	r0, [r7, #20]
 8001588:	f000 ff78 	bl	800247c <vPortFree>
 800158c:	e001      	b.n	8001592 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d017      	beq.n	80015c8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	2200      	movs	r2, #0
 800159c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80015a0:	88fa      	ldrh	r2, [r7, #6]
 80015a2:	2300      	movs	r3, #0
 80015a4:	9303      	str	r3, [sp, #12]
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	9302      	str	r3, [sp, #8]
 80015aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f000 f80e 	bl	80015d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80015bc:	69f8      	ldr	r0, [r7, #28]
 80015be:	f000 f8ab 	bl	8001718 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80015c2:	2301      	movs	r3, #1
 80015c4:	61bb      	str	r3, [r7, #24]
 80015c6:	e002      	b.n	80015ce <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
 80015cc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80015ce:	69bb      	ldr	r3, [r7, #24]
	}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3720      	adds	r7, #32
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
 80015e4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80015e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80015f0:	3b01      	subs	r3, #1
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	f023 0307 	bic.w	r3, r3, #7
 80015fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00b      	beq.n	8001622 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800160a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800160e:	f383 8811 	msr	BASEPRI, r3
 8001612:	f3bf 8f6f 	isb	sy
 8001616:	f3bf 8f4f 	dsb	sy
 800161a:	617b      	str	r3, [r7, #20]
}
 800161c:	bf00      	nop
 800161e:	bf00      	nop
 8001620:	e7fd      	b.n	800161e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d01f      	beq.n	8001668 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	e012      	b.n	8001654 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800162e:	68ba      	ldr	r2, [r7, #8]
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	4413      	add	r3, r2
 8001634:	7819      	ldrb	r1, [r3, #0]
 8001636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	4413      	add	r3, r2
 800163c:	3334      	adds	r3, #52	@ 0x34
 800163e:	460a      	mov	r2, r1
 8001640:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	4413      	add	r3, r2
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d006      	beq.n	800165c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3301      	adds	r3, #1
 8001652:	61fb      	str	r3, [r7, #28]
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	2b0f      	cmp	r3, #15
 8001658:	d9e9      	bls.n	800162e <prvInitialiseNewTask+0x56>
 800165a:	e000      	b.n	800165e <prvInitialiseNewTask+0x86>
			{
				break;
 800165c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800165e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001666:	e003      	b.n	8001670 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800166a:	2200      	movs	r2, #0
 800166c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001672:	2b06      	cmp	r3, #6
 8001674:	d901      	bls.n	800167a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001676:	2306      	movs	r3, #6
 8001678:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800167a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800167c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800167e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001682:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001684:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001688:	2200      	movs	r2, #0
 800168a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800168c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800168e:	3304      	adds	r3, #4
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fe6c 	bl	800136e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001698:	3318      	adds	r3, #24
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fe67 	bl	800136e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80016a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016a4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016a8:	f1c3 0207 	rsb	r2, r3, #7
 80016ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80016b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016b4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80016b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016b8:	2200      	movs	r2, #0
 80016ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80016be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80016c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016c8:	334c      	adds	r3, #76	@ 0x4c
 80016ca:	224c      	movs	r2, #76	@ 0x4c
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 fff2 	bl	80026b8 <memset>
 80016d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d6:	4a0d      	ldr	r2, [pc, #52]	@ (800170c <prvInitialiseNewTask+0x134>)
 80016d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80016da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001710 <prvInitialiseNewTask+0x138>)
 80016de:	655a      	str	r2, [r3, #84]	@ 0x54
 80016e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001714 <prvInitialiseNewTask+0x13c>)
 80016e4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	68f9      	ldr	r1, [r7, #12]
 80016ea:	69b8      	ldr	r0, [r7, #24]
 80016ec:	f000 fc46 	bl	8001f7c <pxPortInitialiseStack>
 80016f0:	4602      	mov	r2, r0
 80016f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016f4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80016f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d002      	beq.n	8001702 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80016fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001700:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001702:	bf00      	nop
 8001704:	3720      	adds	r7, #32
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20001080 	.word	0x20001080
 8001710:	200010e8 	.word	0x200010e8
 8001714:	20001150 	.word	0x20001150

08001718 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001720:	f000 fd1c 	bl	800215c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001724:	4b2a      	ldr	r3, [pc, #168]	@ (80017d0 <prvAddNewTaskToReadyList+0xb8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	3301      	adds	r3, #1
 800172a:	4a29      	ldr	r2, [pc, #164]	@ (80017d0 <prvAddNewTaskToReadyList+0xb8>)
 800172c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800172e:	4b29      	ldr	r3, [pc, #164]	@ (80017d4 <prvAddNewTaskToReadyList+0xbc>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001736:	4a27      	ldr	r2, [pc, #156]	@ (80017d4 <prvAddNewTaskToReadyList+0xbc>)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800173c:	4b24      	ldr	r3, [pc, #144]	@ (80017d0 <prvAddNewTaskToReadyList+0xb8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d110      	bne.n	8001766 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001744:	f000 fad2 	bl	8001cec <prvInitialiseTaskLists>
 8001748:	e00d      	b.n	8001766 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800174a:	4b23      	ldr	r3, [pc, #140]	@ (80017d8 <prvAddNewTaskToReadyList+0xc0>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d109      	bne.n	8001766 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <prvAddNewTaskToReadyList+0xbc>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175c:	429a      	cmp	r2, r3
 800175e:	d802      	bhi.n	8001766 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001760:	4a1c      	ldr	r2, [pc, #112]	@ (80017d4 <prvAddNewTaskToReadyList+0xbc>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001766:	4b1d      	ldr	r3, [pc, #116]	@ (80017dc <prvAddNewTaskToReadyList+0xc4>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	3301      	adds	r3, #1
 800176c:	4a1b      	ldr	r2, [pc, #108]	@ (80017dc <prvAddNewTaskToReadyList+0xc4>)
 800176e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001774:	2201      	movs	r2, #1
 8001776:	409a      	lsls	r2, r3
 8001778:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <prvAddNewTaskToReadyList+0xc8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4313      	orrs	r3, r2
 800177e:	4a18      	ldr	r2, [pc, #96]	@ (80017e0 <prvAddNewTaskToReadyList+0xc8>)
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001786:	4613      	mov	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4413      	add	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	4a15      	ldr	r2, [pc, #84]	@ (80017e4 <prvAddNewTaskToReadyList+0xcc>)
 8001790:	441a      	add	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3304      	adds	r3, #4
 8001796:	4619      	mov	r1, r3
 8001798:	4610      	mov	r0, r2
 800179a:	f7ff fdf4 	bl	8001386 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800179e:	f000 fd0d 	bl	80021bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80017a2:	4b0d      	ldr	r3, [pc, #52]	@ (80017d8 <prvAddNewTaskToReadyList+0xc0>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00e      	beq.n	80017c8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80017aa:	4b0a      	ldr	r3, [pc, #40]	@ (80017d4 <prvAddNewTaskToReadyList+0xbc>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d207      	bcs.n	80017c8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80017b8:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <prvAddNewTaskToReadyList+0xd0>)
 80017ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	f3bf 8f4f 	dsb	sy
 80017c4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	2000042c 	.word	0x2000042c
 80017d4:	2000032c 	.word	0x2000032c
 80017d8:	20000438 	.word	0x20000438
 80017dc:	20000448 	.word	0x20000448
 80017e0:	20000434 	.word	0x20000434
 80017e4:	20000330 	.word	0x20000330
 80017e8:	e000ed04 	.word	0xe000ed04

080017ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d018      	beq.n	8001830 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80017fe:	4b14      	ldr	r3, [pc, #80]	@ (8001850 <vTaskDelay+0x64>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00b      	beq.n	800181e <vTaskDelay+0x32>
	__asm volatile
 8001806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800180a:	f383 8811 	msr	BASEPRI, r3
 800180e:	f3bf 8f6f 	isb	sy
 8001812:	f3bf 8f4f 	dsb	sy
 8001816:	60bb      	str	r3, [r7, #8]
}
 8001818:	bf00      	nop
 800181a:	bf00      	nop
 800181c:	e7fd      	b.n	800181a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800181e:	f000 f885 	bl	800192c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001822:	2100      	movs	r1, #0
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f000 fb43 	bl	8001eb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800182a:	f000 f88d 	bl	8001948 <xTaskResumeAll>
 800182e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d107      	bne.n	8001846 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8001836:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <vTaskDelay+0x68>)
 8001838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	f3bf 8f4f 	dsb	sy
 8001842:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000454 	.word	0x20000454
 8001854:	e000ed04 	.word	0xe000ed04

08001858 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001862:	2300      	movs	r3, #0
 8001864:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001866:	463a      	mov	r2, r7
 8001868:	1d39      	adds	r1, r7, #4
 800186a:	f107 0308 	add.w	r3, r7, #8
 800186e:	4618      	mov	r0, r3
 8001870:	f7fe fc6e 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001874:	6839      	ldr	r1, [r7, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	9202      	str	r2, [sp, #8]
 800187c:	9301      	str	r3, [sp, #4]
 800187e:	2300      	movs	r3, #0
 8001880:	9300      	str	r3, [sp, #0]
 8001882:	2300      	movs	r3, #0
 8001884:	460a      	mov	r2, r1
 8001886:	4921      	ldr	r1, [pc, #132]	@ (800190c <vTaskStartScheduler+0xb4>)
 8001888:	4821      	ldr	r0, [pc, #132]	@ (8001910 <vTaskStartScheduler+0xb8>)
 800188a:	f7ff fe00 	bl	800148e <xTaskCreateStatic>
 800188e:	4603      	mov	r3, r0
 8001890:	4a20      	ldr	r2, [pc, #128]	@ (8001914 <vTaskStartScheduler+0xbc>)
 8001892:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001894:	4b1f      	ldr	r3, [pc, #124]	@ (8001914 <vTaskStartScheduler+0xbc>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d002      	beq.n	80018a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800189c:	2301      	movs	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	e001      	b.n	80018a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d11b      	bne.n	80018e4 <vTaskStartScheduler+0x8c>
	__asm volatile
 80018ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018b0:	f383 8811 	msr	BASEPRI, r3
 80018b4:	f3bf 8f6f 	isb	sy
 80018b8:	f3bf 8f4f 	dsb	sy
 80018bc:	613b      	str	r3, [r7, #16]
}
 80018be:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80018c0:	4b15      	ldr	r3, [pc, #84]	@ (8001918 <vTaskStartScheduler+0xc0>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	334c      	adds	r3, #76	@ 0x4c
 80018c6:	4a15      	ldr	r2, [pc, #84]	@ (800191c <vTaskStartScheduler+0xc4>)
 80018c8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80018ca:	4b15      	ldr	r3, [pc, #84]	@ (8001920 <vTaskStartScheduler+0xc8>)
 80018cc:	f04f 32ff 	mov.w	r2, #4294967295
 80018d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80018d2:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <vTaskStartScheduler+0xcc>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80018d8:	4b13      	ldr	r3, [pc, #76]	@ (8001928 <vTaskStartScheduler+0xd0>)
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80018de:	f000 fbcb 	bl	8002078 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80018e2:	e00f      	b.n	8001904 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ea:	d10b      	bne.n	8001904 <vTaskStartScheduler+0xac>
	__asm volatile
 80018ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018f0:	f383 8811 	msr	BASEPRI, r3
 80018f4:	f3bf 8f6f 	isb	sy
 80018f8:	f3bf 8f4f 	dsb	sy
 80018fc:	60fb      	str	r3, [r7, #12]
}
 80018fe:	bf00      	nop
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <vTaskStartScheduler+0xa8>
}
 8001904:	bf00      	nop
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	080028f8 	.word	0x080028f8
 8001910:	08001cbd 	.word	0x08001cbd
 8001914:	20000450 	.word	0x20000450
 8001918:	2000032c 	.word	0x2000032c
 800191c:	20000010 	.word	0x20000010
 8001920:	2000044c 	.word	0x2000044c
 8001924:	20000438 	.word	0x20000438
 8001928:	20000430 	.word	0x20000430

0800192c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <vTaskSuspendAll+0x18>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	3301      	adds	r3, #1
 8001936:	4a03      	ldr	r2, [pc, #12]	@ (8001944 <vTaskSuspendAll+0x18>)
 8001938:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	20000454 	.word	0x20000454

08001948 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001956:	4b42      	ldr	r3, [pc, #264]	@ (8001a60 <xTaskResumeAll+0x118>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10b      	bne.n	8001976 <xTaskResumeAll+0x2e>
	__asm volatile
 800195e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001962:	f383 8811 	msr	BASEPRI, r3
 8001966:	f3bf 8f6f 	isb	sy
 800196a:	f3bf 8f4f 	dsb	sy
 800196e:	603b      	str	r3, [r7, #0]
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	e7fd      	b.n	8001972 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001976:	f000 fbf1 	bl	800215c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800197a:	4b39      	ldr	r3, [pc, #228]	@ (8001a60 <xTaskResumeAll+0x118>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	3b01      	subs	r3, #1
 8001980:	4a37      	ldr	r2, [pc, #220]	@ (8001a60 <xTaskResumeAll+0x118>)
 8001982:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001984:	4b36      	ldr	r3, [pc, #216]	@ (8001a60 <xTaskResumeAll+0x118>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d161      	bne.n	8001a50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800198c:	4b35      	ldr	r3, [pc, #212]	@ (8001a64 <xTaskResumeAll+0x11c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d05d      	beq.n	8001a50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001994:	e02e      	b.n	80019f4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001996:	4b34      	ldr	r3, [pc, #208]	@ (8001a68 <xTaskResumeAll+0x120>)
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	3318      	adds	r3, #24
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff fd4a 	bl	800143c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	3304      	adds	r3, #4
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fd45 	bl	800143c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	2201      	movs	r2, #1
 80019b8:	409a      	lsls	r2, r3
 80019ba:	4b2c      	ldr	r3, [pc, #176]	@ (8001a6c <xTaskResumeAll+0x124>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4313      	orrs	r3, r2
 80019c0:	4a2a      	ldr	r2, [pc, #168]	@ (8001a6c <xTaskResumeAll+0x124>)
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4a27      	ldr	r2, [pc, #156]	@ (8001a70 <xTaskResumeAll+0x128>)
 80019d2:	441a      	add	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3304      	adds	r3, #4
 80019d8:	4619      	mov	r1, r3
 80019da:	4610      	mov	r0, r2
 80019dc:	f7ff fcd3 	bl	8001386 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019e4:	4b23      	ldr	r3, [pc, #140]	@ (8001a74 <xTaskResumeAll+0x12c>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d302      	bcc.n	80019f4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80019ee:	4b22      	ldr	r3, [pc, #136]	@ (8001a78 <xTaskResumeAll+0x130>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80019f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <xTaskResumeAll+0x120>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1cc      	bne.n	8001996 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001a02:	f000 fa17 	bl	8001e34 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001a06:	4b1d      	ldr	r3, [pc, #116]	@ (8001a7c <xTaskResumeAll+0x134>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d010      	beq.n	8001a34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001a12:	f000 f837 	bl	8001a84 <xTaskIncrementTick>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d002      	beq.n	8001a22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <xTaskResumeAll+0x130>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f1      	bne.n	8001a12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <xTaskResumeAll+0x134>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001a34:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <xTaskResumeAll+0x130>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d009      	beq.n	8001a50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001a40:	4b0f      	ldr	r3, [pc, #60]	@ (8001a80 <xTaskResumeAll+0x138>)
 8001a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	f3bf 8f4f 	dsb	sy
 8001a4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001a50:	f000 fbb4 	bl	80021bc <vPortExitCritical>

	return xAlreadyYielded;
 8001a54:	68bb      	ldr	r3, [r7, #8]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000454 	.word	0x20000454
 8001a64:	2000042c 	.word	0x2000042c
 8001a68:	200003ec 	.word	0x200003ec
 8001a6c:	20000434 	.word	0x20000434
 8001a70:	20000330 	.word	0x20000330
 8001a74:	2000032c 	.word	0x2000032c
 8001a78:	20000440 	.word	0x20000440
 8001a7c:	2000043c 	.word	0x2000043c
 8001a80:	e000ed04 	.word	0xe000ed04

08001a84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001a8e:	4b4f      	ldr	r3, [pc, #316]	@ (8001bcc <xTaskIncrementTick+0x148>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f040 808f 	bne.w	8001bb6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001a98:	4b4d      	ldr	r3, [pc, #308]	@ (8001bd0 <xTaskIncrementTick+0x14c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001aa0:	4a4b      	ldr	r2, [pc, #300]	@ (8001bd0 <xTaskIncrementTick+0x14c>)
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d121      	bne.n	8001af0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8001aac:	4b49      	ldr	r3, [pc, #292]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00b      	beq.n	8001ace <xTaskIncrementTick+0x4a>
	__asm volatile
 8001ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aba:	f383 8811 	msr	BASEPRI, r3
 8001abe:	f3bf 8f6f 	isb	sy
 8001ac2:	f3bf 8f4f 	dsb	sy
 8001ac6:	603b      	str	r3, [r7, #0]
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	e7fd      	b.n	8001aca <xTaskIncrementTick+0x46>
 8001ace:	4b41      	ldr	r3, [pc, #260]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	4b40      	ldr	r3, [pc, #256]	@ (8001bd8 <xTaskIncrementTick+0x154>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4a3e      	ldr	r2, [pc, #248]	@ (8001bd8 <xTaskIncrementTick+0x154>)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bdc <xTaskIncrementTick+0x158>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8001bdc <xTaskIncrementTick+0x158>)
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	f000 f9a2 	bl	8001e34 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001af0:	4b3b      	ldr	r3, [pc, #236]	@ (8001be0 <xTaskIncrementTick+0x15c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d348      	bcc.n	8001b8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001afa:	4b36      	ldr	r3, [pc, #216]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d104      	bne.n	8001b0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b04:	4b36      	ldr	r3, [pc, #216]	@ (8001be0 <xTaskIncrementTick+0x15c>)
 8001b06:	f04f 32ff 	mov.w	r2, #4294967295
 8001b0a:	601a      	str	r2, [r3, #0]
					break;
 8001b0c:	e03e      	b.n	8001b8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b0e:	4b31      	ldr	r3, [pc, #196]	@ (8001bd4 <xTaskIncrementTick+0x150>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d203      	bcs.n	8001b2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001b26:	4a2e      	ldr	r2, [pc, #184]	@ (8001be0 <xTaskIncrementTick+0x15c>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001b2c:	e02e      	b.n	8001b8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	3304      	adds	r3, #4
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff fc82 	bl	800143c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d004      	beq.n	8001b4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	3318      	adds	r3, #24
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fc79 	bl	800143c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b4e:	2201      	movs	r2, #1
 8001b50:	409a      	lsls	r2, r3
 8001b52:	4b24      	ldr	r3, [pc, #144]	@ (8001be4 <xTaskIncrementTick+0x160>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	4a22      	ldr	r2, [pc, #136]	@ (8001be4 <xTaskIncrementTick+0x160>)
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b60:	4613      	mov	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4a1f      	ldr	r2, [pc, #124]	@ (8001be8 <xTaskIncrementTick+0x164>)
 8001b6a:	441a      	add	r2, r3
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	3304      	adds	r3, #4
 8001b70:	4619      	mov	r1, r3
 8001b72:	4610      	mov	r0, r2
 8001b74:	f7ff fc07 	bl	8001386 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bec <xTaskIncrementTick+0x168>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d3b9      	bcc.n	8001afa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001b86:	2301      	movs	r3, #1
 8001b88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b8a:	e7b6      	b.n	8001afa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001b8c:	4b17      	ldr	r3, [pc, #92]	@ (8001bec <xTaskIncrementTick+0x168>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b92:	4915      	ldr	r1, [pc, #84]	@ (8001be8 <xTaskIncrementTick+0x164>)
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d901      	bls.n	8001ba8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <xTaskIncrementTick+0x16c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d007      	beq.n	8001bc0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	e004      	b.n	8001bc0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf4 <xTaskIncrementTick+0x170>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf4 <xTaskIncrementTick+0x170>)
 8001bbe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001bc0:	697b      	ldr	r3, [r7, #20]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3718      	adds	r7, #24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000454 	.word	0x20000454
 8001bd0:	20000430 	.word	0x20000430
 8001bd4:	200003e4 	.word	0x200003e4
 8001bd8:	200003e8 	.word	0x200003e8
 8001bdc:	20000444 	.word	0x20000444
 8001be0:	2000044c 	.word	0x2000044c
 8001be4:	20000434 	.word	0x20000434
 8001be8:	20000330 	.word	0x20000330
 8001bec:	2000032c 	.word	0x2000032c
 8001bf0:	20000440 	.word	0x20000440
 8001bf4:	2000043c 	.word	0x2000043c

08001bf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b087      	sub	sp, #28
 8001bfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001bfe:	4b29      	ldr	r3, [pc, #164]	@ (8001ca4 <vTaskSwitchContext+0xac>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001c06:	4b28      	ldr	r3, [pc, #160]	@ (8001ca8 <vTaskSwitchContext+0xb0>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001c0c:	e045      	b.n	8001c9a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8001c0e:	4b26      	ldr	r3, [pc, #152]	@ (8001ca8 <vTaskSwitchContext+0xb0>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001c14:	4b25      	ldr	r3, [pc, #148]	@ (8001cac <vTaskSwitchContext+0xb4>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	fab3 f383 	clz	r3, r3
 8001c20:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001c22:	7afb      	ldrb	r3, [r7, #11]
 8001c24:	f1c3 031f 	rsb	r3, r3, #31
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	4921      	ldr	r1, [pc, #132]	@ (8001cb0 <vTaskSwitchContext+0xb8>)
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10b      	bne.n	8001c56 <vTaskSwitchContext+0x5e>
	__asm volatile
 8001c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c42:	f383 8811 	msr	BASEPRI, r3
 8001c46:	f3bf 8f6f 	isb	sy
 8001c4a:	f3bf 8f4f 	dsb	sy
 8001c4e:	607b      	str	r3, [r7, #4]
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	e7fd      	b.n	8001c52 <vTaskSwitchContext+0x5a>
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4a13      	ldr	r2, [pc, #76]	@ (8001cb0 <vTaskSwitchContext+0xb8>)
 8001c62:	4413      	add	r3, r2
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	685a      	ldr	r2, [r3, #4]
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	3308      	adds	r3, #8
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d104      	bne.n	8001c86 <vTaskSwitchContext+0x8e>
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	4a09      	ldr	r2, [pc, #36]	@ (8001cb4 <vTaskSwitchContext+0xbc>)
 8001c8e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001c90:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <vTaskSwitchContext+0xbc>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	334c      	adds	r3, #76	@ 0x4c
 8001c96:	4a08      	ldr	r2, [pc, #32]	@ (8001cb8 <vTaskSwitchContext+0xc0>)
 8001c98:	6013      	str	r3, [r2, #0]
}
 8001c9a:	bf00      	nop
 8001c9c:	371c      	adds	r7, #28
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	20000454 	.word	0x20000454
 8001ca8:	20000440 	.word	0x20000440
 8001cac:	20000434 	.word	0x20000434
 8001cb0:	20000330 	.word	0x20000330
 8001cb4:	2000032c 	.word	0x2000032c
 8001cb8:	20000010 	.word	0x20000010

08001cbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001cc4:	f000 f852 	bl	8001d6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001cc8:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <prvIdleTask+0x28>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d9f9      	bls.n	8001cc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <prvIdleTask+0x2c>)
 8001cd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	f3bf 8f4f 	dsb	sy
 8001cdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001ce0:	e7f0      	b.n	8001cc4 <prvIdleTask+0x8>
 8001ce2:	bf00      	nop
 8001ce4:	20000330 	.word	0x20000330
 8001ce8:	e000ed04 	.word	0xe000ed04

08001cec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	e00c      	b.n	8001d12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4a12      	ldr	r2, [pc, #72]	@ (8001d4c <prvInitialiseTaskLists+0x60>)
 8001d04:	4413      	add	r3, r2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fb12 	bl	8001330 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b06      	cmp	r3, #6
 8001d16:	d9ef      	bls.n	8001cf8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001d18:	480d      	ldr	r0, [pc, #52]	@ (8001d50 <prvInitialiseTaskLists+0x64>)
 8001d1a:	f7ff fb09 	bl	8001330 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001d1e:	480d      	ldr	r0, [pc, #52]	@ (8001d54 <prvInitialiseTaskLists+0x68>)
 8001d20:	f7ff fb06 	bl	8001330 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001d24:	480c      	ldr	r0, [pc, #48]	@ (8001d58 <prvInitialiseTaskLists+0x6c>)
 8001d26:	f7ff fb03 	bl	8001330 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001d2a:	480c      	ldr	r0, [pc, #48]	@ (8001d5c <prvInitialiseTaskLists+0x70>)
 8001d2c:	f7ff fb00 	bl	8001330 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001d30:	480b      	ldr	r0, [pc, #44]	@ (8001d60 <prvInitialiseTaskLists+0x74>)
 8001d32:	f7ff fafd 	bl	8001330 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001d36:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <prvInitialiseTaskLists+0x78>)
 8001d38:	4a05      	ldr	r2, [pc, #20]	@ (8001d50 <prvInitialiseTaskLists+0x64>)
 8001d3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d68 <prvInitialiseTaskLists+0x7c>)
 8001d3e:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <prvInitialiseTaskLists+0x68>)
 8001d40:	601a      	str	r2, [r3, #0]
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000330 	.word	0x20000330
 8001d50:	200003bc 	.word	0x200003bc
 8001d54:	200003d0 	.word	0x200003d0
 8001d58:	200003ec 	.word	0x200003ec
 8001d5c:	20000400 	.word	0x20000400
 8001d60:	20000418 	.word	0x20000418
 8001d64:	200003e4 	.word	0x200003e4
 8001d68:	200003e8 	.word	0x200003e8

08001d6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d72:	e019      	b.n	8001da8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001d74:	f000 f9f2 	bl	800215c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <prvCheckTasksWaitingTermination+0x50>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	3304      	adds	r3, #4
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fb59 	bl	800143c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <prvCheckTasksWaitingTermination+0x54>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	4a0b      	ldr	r2, [pc, #44]	@ (8001dc0 <prvCheckTasksWaitingTermination+0x54>)
 8001d92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001d94:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <prvCheckTasksWaitingTermination+0x58>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc4 <prvCheckTasksWaitingTermination+0x58>)
 8001d9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001d9e:	f000 fa0d 	bl	80021bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f810 	bl	8001dc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <prvCheckTasksWaitingTermination+0x58>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1e1      	bne.n	8001d74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001db0:	bf00      	nop
 8001db2:	bf00      	nop
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000400 	.word	0x20000400
 8001dc0:	2000042c 	.word	0x2000042c
 8001dc4:	20000414 	.word	0x20000414

08001dc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	334c      	adds	r3, #76	@ 0x4c
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f000 fc77 	bl	80026c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d108      	bne.n	8001df6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de8:	4618      	mov	r0, r3
 8001dea:	f000 fb47 	bl	800247c <vPortFree>
				vPortFree( pxTCB );
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f000 fb44 	bl	800247c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001df4:	e019      	b.n	8001e2a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d103      	bne.n	8001e08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 fb3b 	bl	800247c <vPortFree>
	}
 8001e06:	e010      	b.n	8001e2a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d00b      	beq.n	8001e2a <prvDeleteTCB+0x62>
	__asm volatile
 8001e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e16:	f383 8811 	msr	BASEPRI, r3
 8001e1a:	f3bf 8f6f 	isb	sy
 8001e1e:	f3bf 8f4f 	dsb	sy
 8001e22:	60fb      	str	r3, [r7, #12]
}
 8001e24:	bf00      	nop
 8001e26:	bf00      	nop
 8001e28:	e7fd      	b.n	8001e26 <prvDeleteTCB+0x5e>
	}
 8001e2a:	bf00      	nop
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
	...

08001e34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <prvResetNextTaskUnblockTime+0x38>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d104      	bne.n	8001e4e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001e44:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <prvResetNextTaskUnblockTime+0x3c>)
 8001e46:	f04f 32ff 	mov.w	r2, #4294967295
 8001e4a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001e4c:	e008      	b.n	8001e60 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e4e:	4b07      	ldr	r3, [pc, #28]	@ (8001e6c <prvResetNextTaskUnblockTime+0x38>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	4a04      	ldr	r2, [pc, #16]	@ (8001e70 <prvResetNextTaskUnblockTime+0x3c>)
 8001e5e:	6013      	str	r3, [r2, #0]
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	200003e4 	.word	0x200003e4
 8001e70:	2000044c 	.word	0x2000044c

08001e74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea8 <xTaskGetSchedulerState+0x34>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d102      	bne.n	8001e88 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001e82:	2301      	movs	r3, #1
 8001e84:	607b      	str	r3, [r7, #4]
 8001e86:	e008      	b.n	8001e9a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e88:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <xTaskGetSchedulerState+0x38>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d102      	bne.n	8001e96 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001e90:	2302      	movs	r3, #2
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	e001      	b.n	8001e9a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001e96:	2300      	movs	r3, #0
 8001e98:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001e9a:	687b      	ldr	r3, [r7, #4]
	}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	20000438 	.word	0x20000438
 8001eac:	20000454 	.word	0x20000454

08001eb0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001eba:	4b29      	ldr	r3, [pc, #164]	@ (8001f60 <prvAddCurrentTaskToDelayedList+0xb0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ec0:	4b28      	ldr	r3, [pc, #160]	@ (8001f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	3304      	adds	r3, #4
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff fab8 	bl	800143c <uxListRemove>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10b      	bne.n	8001eea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001ed2:	4b24      	ldr	r3, [pc, #144]	@ (8001f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed8:	2201      	movs	r2, #1
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	4b21      	ldr	r3, [pc, #132]	@ (8001f68 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	4a20      	ldr	r2, [pc, #128]	@ (8001f68 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001ee8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d10a      	bne.n	8001f08 <prvAddCurrentTaskToDelayedList+0x58>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	3304      	adds	r3, #4
 8001efe:	4619      	mov	r1, r3
 8001f00:	481a      	ldr	r0, [pc, #104]	@ (8001f6c <prvAddCurrentTaskToDelayedList+0xbc>)
 8001f02:	f7ff fa40 	bl	8001386 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001f06:	e026      	b.n	8001f56 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001f10:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68ba      	ldr	r2, [r7, #8]
 8001f16:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d209      	bcs.n	8001f34 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f20:	4b13      	ldr	r3, [pc, #76]	@ (8001f70 <prvAddCurrentTaskToDelayedList+0xc0>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	3304      	adds	r3, #4
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	f7ff fa4d 	bl	80013cc <vListInsert>
}
 8001f32:	e010      	b.n	8001f56 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f34:	4b0f      	ldr	r3, [pc, #60]	@ (8001f74 <prvAddCurrentTaskToDelayedList+0xc4>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b0a      	ldr	r3, [pc, #40]	@ (8001f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4610      	mov	r0, r2
 8001f42:	f7ff fa43 	bl	80013cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001f46:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d202      	bcs.n	8001f56 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8001f50:	4a09      	ldr	r2, [pc, #36]	@ (8001f78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	6013      	str	r3, [r2, #0]
}
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000430 	.word	0x20000430
 8001f64:	2000032c 	.word	0x2000032c
 8001f68:	20000434 	.word	0x20000434
 8001f6c:	20000418 	.word	0x20000418
 8001f70:	200003e8 	.word	0x200003e8
 8001f74:	200003e4 	.word	0x200003e4
 8001f78:	2000044c 	.word	0x2000044c

08001f7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	3b04      	subs	r3, #4
 8001f8c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	3b04      	subs	r3, #4
 8001f9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	f023 0201 	bic.w	r2, r3, #1
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	3b04      	subs	r3, #4
 8001faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001fac:	4a08      	ldr	r2, [pc, #32]	@ (8001fd0 <pxPortInitialiseStack+0x54>)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	3b14      	subs	r3, #20
 8001fb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	3b20      	subs	r3, #32
 8001fc2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	08001fd5 	.word	0x08001fd5

08001fd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001fde:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <prvTaskExitError+0x54>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe6:	d00b      	beq.n	8002000 <prvTaskExitError+0x2c>
	__asm volatile
 8001fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fec:	f383 8811 	msr	BASEPRI, r3
 8001ff0:	f3bf 8f6f 	isb	sy
 8001ff4:	f3bf 8f4f 	dsb	sy
 8001ff8:	60fb      	str	r3, [r7, #12]
}
 8001ffa:	bf00      	nop
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <prvTaskExitError+0x28>
	__asm volatile
 8002000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002004:	f383 8811 	msr	BASEPRI, r3
 8002008:	f3bf 8f6f 	isb	sy
 800200c:	f3bf 8f4f 	dsb	sy
 8002010:	60bb      	str	r3, [r7, #8]
}
 8002012:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002014:	bf00      	nop
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d0fc      	beq.n	8002016 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800201c:	bf00      	nop
 800201e:	bf00      	nop
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	2000000c 	.word	0x2000000c
 800202c:	00000000 	.word	0x00000000

08002030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002030:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <pxCurrentTCBConst2>)
 8002032:	6819      	ldr	r1, [r3, #0]
 8002034:	6808      	ldr	r0, [r1, #0]
 8002036:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800203a:	f380 8809 	msr	PSP, r0
 800203e:	f3bf 8f6f 	isb	sy
 8002042:	f04f 0000 	mov.w	r0, #0
 8002046:	f380 8811 	msr	BASEPRI, r0
 800204a:	f04e 0e0d 	orr.w	lr, lr, #13
 800204e:	4770      	bx	lr

08002050 <pxCurrentTCBConst2>:
 8002050:	2000032c 	.word	0x2000032c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002054:	bf00      	nop
 8002056:	bf00      	nop

08002058 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002058:	4806      	ldr	r0, [pc, #24]	@ (8002074 <prvPortStartFirstTask+0x1c>)
 800205a:	6800      	ldr	r0, [r0, #0]
 800205c:	6800      	ldr	r0, [r0, #0]
 800205e:	f380 8808 	msr	MSP, r0
 8002062:	b662      	cpsie	i
 8002064:	b661      	cpsie	f
 8002066:	f3bf 8f4f 	dsb	sy
 800206a:	f3bf 8f6f 	isb	sy
 800206e:	df00      	svc	0
 8002070:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002072:	bf00      	nop
 8002074:	e000ed08 	.word	0xe000ed08

08002078 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800207e:	4b32      	ldr	r3, [pc, #200]	@ (8002148 <xPortStartScheduler+0xd0>)
 8002080:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	b2db      	uxtb	r3, r3
 8002088:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	22ff      	movs	r2, #255	@ 0xff
 800208e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002098:	78fb      	ldrb	r3, [r7, #3]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4b2a      	ldr	r3, [pc, #168]	@ (800214c <xPortStartScheduler+0xd4>)
 80020a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80020a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002150 <xPortStartScheduler+0xd8>)
 80020a8:	2207      	movs	r2, #7
 80020aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80020ac:	e009      	b.n	80020c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80020ae:	4b28      	ldr	r3, [pc, #160]	@ (8002150 <xPortStartScheduler+0xd8>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	4a26      	ldr	r2, [pc, #152]	@ (8002150 <xPortStartScheduler+0xd8>)
 80020b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80020b8:	78fb      	ldrb	r3, [r7, #3]
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80020c2:	78fb      	ldrb	r3, [r7, #3]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ca:	2b80      	cmp	r3, #128	@ 0x80
 80020cc:	d0ef      	beq.n	80020ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80020ce:	4b20      	ldr	r3, [pc, #128]	@ (8002150 <xPortStartScheduler+0xd8>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f1c3 0307 	rsb	r3, r3, #7
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	d00b      	beq.n	80020f2 <xPortStartScheduler+0x7a>
	__asm volatile
 80020da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020de:	f383 8811 	msr	BASEPRI, r3
 80020e2:	f3bf 8f6f 	isb	sy
 80020e6:	f3bf 8f4f 	dsb	sy
 80020ea:	60bb      	str	r3, [r7, #8]
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	e7fd      	b.n	80020ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80020f2:	4b17      	ldr	r3, [pc, #92]	@ (8002150 <xPortStartScheduler+0xd8>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	021b      	lsls	r3, r3, #8
 80020f8:	4a15      	ldr	r2, [pc, #84]	@ (8002150 <xPortStartScheduler+0xd8>)
 80020fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80020fc:	4b14      	ldr	r3, [pc, #80]	@ (8002150 <xPortStartScheduler+0xd8>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002104:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <xPortStartScheduler+0xd8>)
 8002106:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	b2da      	uxtb	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002110:	4b10      	ldr	r3, [pc, #64]	@ (8002154 <xPortStartScheduler+0xdc>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a0f      	ldr	r2, [pc, #60]	@ (8002154 <xPortStartScheduler+0xdc>)
 8002116:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800211a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800211c:	4b0d      	ldr	r3, [pc, #52]	@ (8002154 <xPortStartScheduler+0xdc>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a0c      	ldr	r2, [pc, #48]	@ (8002154 <xPortStartScheduler+0xdc>)
 8002122:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002126:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002128:	f000 f8b8 	bl	800229c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800212c:	4b0a      	ldr	r3, [pc, #40]	@ (8002158 <xPortStartScheduler+0xe0>)
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002132:	f7ff ff91 	bl	8002058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002136:	f7ff fd5f 	bl	8001bf8 <vTaskSwitchContext>
	prvTaskExitError();
 800213a:	f7ff ff4b 	bl	8001fd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	e000e400 	.word	0xe000e400
 800214c:	20000458 	.word	0x20000458
 8002150:	2000045c 	.word	0x2000045c
 8002154:	e000ed20 	.word	0xe000ed20
 8002158:	2000000c 	.word	0x2000000c

0800215c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
	__asm volatile
 8002162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002166:	f383 8811 	msr	BASEPRI, r3
 800216a:	f3bf 8f6f 	isb	sy
 800216e:	f3bf 8f4f 	dsb	sy
 8002172:	607b      	str	r3, [r7, #4]
}
 8002174:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002176:	4b0f      	ldr	r3, [pc, #60]	@ (80021b4 <vPortEnterCritical+0x58>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	3301      	adds	r3, #1
 800217c:	4a0d      	ldr	r2, [pc, #52]	@ (80021b4 <vPortEnterCritical+0x58>)
 800217e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002180:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <vPortEnterCritical+0x58>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d110      	bne.n	80021aa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002188:	4b0b      	ldr	r3, [pc, #44]	@ (80021b8 <vPortEnterCritical+0x5c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00b      	beq.n	80021aa <vPortEnterCritical+0x4e>
	__asm volatile
 8002192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002196:	f383 8811 	msr	BASEPRI, r3
 800219a:	f3bf 8f6f 	isb	sy
 800219e:	f3bf 8f4f 	dsb	sy
 80021a2:	603b      	str	r3, [r7, #0]
}
 80021a4:	bf00      	nop
 80021a6:	bf00      	nop
 80021a8:	e7fd      	b.n	80021a6 <vPortEnterCritical+0x4a>
	}
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr
 80021b4:	2000000c 	.word	0x2000000c
 80021b8:	e000ed04 	.word	0xe000ed04

080021bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80021c2:	4b12      	ldr	r3, [pc, #72]	@ (800220c <vPortExitCritical+0x50>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d10b      	bne.n	80021e2 <vPortExitCritical+0x26>
	__asm volatile
 80021ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021ce:	f383 8811 	msr	BASEPRI, r3
 80021d2:	f3bf 8f6f 	isb	sy
 80021d6:	f3bf 8f4f 	dsb	sy
 80021da:	607b      	str	r3, [r7, #4]
}
 80021dc:	bf00      	nop
 80021de:	bf00      	nop
 80021e0:	e7fd      	b.n	80021de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80021e2:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <vPortExitCritical+0x50>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	4a08      	ldr	r2, [pc, #32]	@ (800220c <vPortExitCritical+0x50>)
 80021ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80021ec:	4b07      	ldr	r3, [pc, #28]	@ (800220c <vPortExitCritical+0x50>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d105      	bne.n	8002200 <vPortExitCritical+0x44>
 80021f4:	2300      	movs	r3, #0
 80021f6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80021fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	2000000c 	.word	0x2000000c

08002210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002210:	f3ef 8009 	mrs	r0, PSP
 8002214:	f3bf 8f6f 	isb	sy
 8002218:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <pxCurrentTCBConst>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002220:	6010      	str	r0, [r2, #0]
 8002222:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002226:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800222a:	f380 8811 	msr	BASEPRI, r0
 800222e:	f7ff fce3 	bl	8001bf8 <vTaskSwitchContext>
 8002232:	f04f 0000 	mov.w	r0, #0
 8002236:	f380 8811 	msr	BASEPRI, r0
 800223a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800223e:	6819      	ldr	r1, [r3, #0]
 8002240:	6808      	ldr	r0, [r1, #0]
 8002242:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002246:	f380 8809 	msr	PSP, r0
 800224a:	f3bf 8f6f 	isb	sy
 800224e:	4770      	bx	lr

08002250 <pxCurrentTCBConst>:
 8002250:	2000032c 	.word	0x2000032c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002254:	bf00      	nop
 8002256:	bf00      	nop

08002258 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
	__asm volatile
 800225e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002262:	f383 8811 	msr	BASEPRI, r3
 8002266:	f3bf 8f6f 	isb	sy
 800226a:	f3bf 8f4f 	dsb	sy
 800226e:	607b      	str	r3, [r7, #4]
}
 8002270:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002272:	f7ff fc07 	bl	8001a84 <xTaskIncrementTick>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800227c:	4b06      	ldr	r3, [pc, #24]	@ (8002298 <xPortSysTickHandler+0x40>)
 800227e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	2300      	movs	r3, #0
 8002286:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	f383 8811 	msr	BASEPRI, r3
}
 800228e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	e000ed04 	.word	0xe000ed04

0800229c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80022a0:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <vPortSetupTimerInterrupt+0x30>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80022a6:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <vPortSetupTimerInterrupt+0x34>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80022ac:	4b09      	ldr	r3, [pc, #36]	@ (80022d4 <vPortSetupTimerInterrupt+0x38>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a09      	ldr	r2, [pc, #36]	@ (80022d8 <vPortSetupTimerInterrupt+0x3c>)
 80022b2:	fba2 2303 	umull	r2, r3, r2, r3
 80022b6:	099b      	lsrs	r3, r3, #6
 80022b8:	4a08      	ldr	r2, [pc, #32]	@ (80022dc <vPortSetupTimerInterrupt+0x40>)
 80022ba:	3b01      	subs	r3, #1
 80022bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80022be:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <vPortSetupTimerInterrupt+0x30>)
 80022c0:	2207      	movs	r2, #7
 80022c2:	601a      	str	r2, [r3, #0]
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bc80      	pop	{r7}
 80022ca:	4770      	bx	lr
 80022cc:	e000e010 	.word	0xe000e010
 80022d0:	e000e018 	.word	0xe000e018
 80022d4:	20000000 	.word	0x20000000
 80022d8:	10624dd3 	.word	0x10624dd3
 80022dc:	e000e014 	.word	0xe000e014

080022e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08a      	sub	sp, #40	@ 0x28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80022ec:	f7ff fb1e 	bl	800192c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80022f0:	4b5c      	ldr	r3, [pc, #368]	@ (8002464 <pvPortMalloc+0x184>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80022f8:	f000 f924 	bl	8002544 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80022fc:	4b5a      	ldr	r3, [pc, #360]	@ (8002468 <pvPortMalloc+0x188>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4013      	ands	r3, r2
 8002304:	2b00      	cmp	r3, #0
 8002306:	f040 8095 	bne.w	8002434 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d01e      	beq.n	800234e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002310:	2208      	movs	r2, #8
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4413      	add	r3, r2
 8002316:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	2b00      	cmp	r3, #0
 8002320:	d015      	beq.n	800234e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f023 0307 	bic.w	r3, r3, #7
 8002328:	3308      	adds	r3, #8
 800232a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f003 0307 	and.w	r3, r3, #7
 8002332:	2b00      	cmp	r3, #0
 8002334:	d00b      	beq.n	800234e <pvPortMalloc+0x6e>
	__asm volatile
 8002336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800233a:	f383 8811 	msr	BASEPRI, r3
 800233e:	f3bf 8f6f 	isb	sy
 8002342:	f3bf 8f4f 	dsb	sy
 8002346:	617b      	str	r3, [r7, #20]
}
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	e7fd      	b.n	800234a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d06f      	beq.n	8002434 <pvPortMalloc+0x154>
 8002354:	4b45      	ldr	r3, [pc, #276]	@ (800246c <pvPortMalloc+0x18c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	429a      	cmp	r2, r3
 800235c:	d86a      	bhi.n	8002434 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800235e:	4b44      	ldr	r3, [pc, #272]	@ (8002470 <pvPortMalloc+0x190>)
 8002360:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002362:	4b43      	ldr	r3, [pc, #268]	@ (8002470 <pvPortMalloc+0x190>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002368:	e004      	b.n	8002374 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	429a      	cmp	r2, r3
 800237c:	d903      	bls.n	8002386 <pvPortMalloc+0xa6>
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1f1      	bne.n	800236a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002386:	4b37      	ldr	r3, [pc, #220]	@ (8002464 <pvPortMalloc+0x184>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800238c:	429a      	cmp	r2, r3
 800238e:	d051      	beq.n	8002434 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002390:	6a3b      	ldr	r3, [r7, #32]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2208      	movs	r2, #8
 8002396:	4413      	add	r3, r2
 8002398:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800239a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	6a3b      	ldr	r3, [r7, #32]
 80023a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	1ad2      	subs	r2, r2, r3
 80023aa:	2308      	movs	r3, #8
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d920      	bls.n	80023f4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80023b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4413      	add	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00b      	beq.n	80023dc <pvPortMalloc+0xfc>
	__asm volatile
 80023c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023c8:	f383 8811 	msr	BASEPRI, r3
 80023cc:	f3bf 8f6f 	isb	sy
 80023d0:	f3bf 8f4f 	dsb	sy
 80023d4:	613b      	str	r3, [r7, #16]
}
 80023d6:	bf00      	nop
 80023d8:	bf00      	nop
 80023da:	e7fd      	b.n	80023d8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80023dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	1ad2      	subs	r2, r2, r3
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80023e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80023ee:	69b8      	ldr	r0, [r7, #24]
 80023f0:	f000 f90a 	bl	8002608 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80023f4:	4b1d      	ldr	r3, [pc, #116]	@ (800246c <pvPortMalloc+0x18c>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	4a1b      	ldr	r2, [pc, #108]	@ (800246c <pvPortMalloc+0x18c>)
 8002400:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002402:	4b1a      	ldr	r3, [pc, #104]	@ (800246c <pvPortMalloc+0x18c>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b1b      	ldr	r3, [pc, #108]	@ (8002474 <pvPortMalloc+0x194>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d203      	bcs.n	8002416 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800240e:	4b17      	ldr	r3, [pc, #92]	@ (800246c <pvPortMalloc+0x18c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a18      	ldr	r2, [pc, #96]	@ (8002474 <pvPortMalloc+0x194>)
 8002414:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002418:	685a      	ldr	r2, [r3, #4]
 800241a:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <pvPortMalloc+0x188>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	431a      	orrs	r2, r3
 8002420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002422:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002426:	2200      	movs	r2, #0
 8002428:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800242a:	4b13      	ldr	r3, [pc, #76]	@ (8002478 <pvPortMalloc+0x198>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	3301      	adds	r3, #1
 8002430:	4a11      	ldr	r2, [pc, #68]	@ (8002478 <pvPortMalloc+0x198>)
 8002432:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002434:	f7ff fa88 	bl	8001948 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	2b00      	cmp	r3, #0
 8002440:	d00b      	beq.n	800245a <pvPortMalloc+0x17a>
	__asm volatile
 8002442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002446:	f383 8811 	msr	BASEPRI, r3
 800244a:	f3bf 8f6f 	isb	sy
 800244e:	f3bf 8f4f 	dsb	sy
 8002452:	60fb      	str	r3, [r7, #12]
}
 8002454:	bf00      	nop
 8002456:	bf00      	nop
 8002458:	e7fd      	b.n	8002456 <pvPortMalloc+0x176>
	return pvReturn;
 800245a:	69fb      	ldr	r3, [r7, #28]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3728      	adds	r7, #40	@ 0x28
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20001068 	.word	0x20001068
 8002468:	2000107c 	.word	0x2000107c
 800246c:	2000106c 	.word	0x2000106c
 8002470:	20001060 	.word	0x20001060
 8002474:	20001070 	.word	0x20001070
 8002478:	20001074 	.word	0x20001074

0800247c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d04f      	beq.n	800252e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800248e:	2308      	movs	r3, #8
 8002490:	425b      	negs	r3, r3
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	4413      	add	r3, r2
 8002496:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	4b25      	ldr	r3, [pc, #148]	@ (8002538 <vPortFree+0xbc>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4013      	ands	r3, r2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10b      	bne.n	80024c2 <vPortFree+0x46>
	__asm volatile
 80024aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ae:	f383 8811 	msr	BASEPRI, r3
 80024b2:	f3bf 8f6f 	isb	sy
 80024b6:	f3bf 8f4f 	dsb	sy
 80024ba:	60fb      	str	r3, [r7, #12]
}
 80024bc:	bf00      	nop
 80024be:	bf00      	nop
 80024c0:	e7fd      	b.n	80024be <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00b      	beq.n	80024e2 <vPortFree+0x66>
	__asm volatile
 80024ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ce:	f383 8811 	msr	BASEPRI, r3
 80024d2:	f3bf 8f6f 	isb	sy
 80024d6:	f3bf 8f4f 	dsb	sy
 80024da:	60bb      	str	r3, [r7, #8]
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	e7fd      	b.n	80024de <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <vPortFree+0xbc>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d01e      	beq.n	800252e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d11a      	bne.n	800252e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002538 <vPortFree+0xbc>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	43db      	mvns	r3, r3
 8002502:	401a      	ands	r2, r3
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002508:	f7ff fa10 	bl	800192c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <vPortFree+0xc0>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4413      	add	r3, r2
 8002516:	4a09      	ldr	r2, [pc, #36]	@ (800253c <vPortFree+0xc0>)
 8002518:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800251a:	6938      	ldr	r0, [r7, #16]
 800251c:	f000 f874 	bl	8002608 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002520:	4b07      	ldr	r3, [pc, #28]	@ (8002540 <vPortFree+0xc4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	3301      	adds	r3, #1
 8002526:	4a06      	ldr	r2, [pc, #24]	@ (8002540 <vPortFree+0xc4>)
 8002528:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800252a:	f7ff fa0d 	bl	8001948 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800252e:	bf00      	nop
 8002530:	3718      	adds	r7, #24
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000107c 	.word	0x2000107c
 800253c:	2000106c 	.word	0x2000106c
 8002540:	20001078 	.word	0x20001078

08002544 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800254a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800254e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002550:	4b27      	ldr	r3, [pc, #156]	@ (80025f0 <prvHeapInit+0xac>)
 8002552:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00c      	beq.n	8002578 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3307      	adds	r3, #7
 8002562:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f023 0307 	bic.w	r3, r3, #7
 800256a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	4a1f      	ldr	r2, [pc, #124]	@ (80025f0 <prvHeapInit+0xac>)
 8002574:	4413      	add	r3, r2
 8002576:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800257c:	4a1d      	ldr	r2, [pc, #116]	@ (80025f4 <prvHeapInit+0xb0>)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002582:	4b1c      	ldr	r3, [pc, #112]	@ (80025f4 <prvHeapInit+0xb0>)
 8002584:	2200      	movs	r2, #0
 8002586:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	4413      	add	r3, r2
 800258e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002590:	2208      	movs	r2, #8
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f023 0307 	bic.w	r3, r3, #7
 800259e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4a15      	ldr	r2, [pc, #84]	@ (80025f8 <prvHeapInit+0xb4>)
 80025a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80025a6:	4b14      	ldr	r3, [pc, #80]	@ (80025f8 <prvHeapInit+0xb4>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2200      	movs	r2, #0
 80025ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80025ae:	4b12      	ldr	r3, [pc, #72]	@ (80025f8 <prvHeapInit+0xb4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	1ad2      	subs	r2, r2, r3
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80025c4:	4b0c      	ldr	r3, [pc, #48]	@ (80025f8 <prvHeapInit+0xb4>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	4a0a      	ldr	r2, [pc, #40]	@ (80025fc <prvHeapInit+0xb8>)
 80025d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	4a09      	ldr	r2, [pc, #36]	@ (8002600 <prvHeapInit+0xbc>)
 80025da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80025dc:	4b09      	ldr	r3, [pc, #36]	@ (8002604 <prvHeapInit+0xc0>)
 80025de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80025e2:	601a      	str	r2, [r3, #0]
}
 80025e4:	bf00      	nop
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000460 	.word	0x20000460
 80025f4:	20001060 	.word	0x20001060
 80025f8:	20001068 	.word	0x20001068
 80025fc:	20001070 	.word	0x20001070
 8002600:	2000106c 	.word	0x2000106c
 8002604:	2000107c 	.word	0x2000107c

08002608 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002610:	4b27      	ldr	r3, [pc, #156]	@ (80026b0 <prvInsertBlockIntoFreeList+0xa8>)
 8002612:	60fb      	str	r3, [r7, #12]
 8002614:	e002      	b.n	800261c <prvInsertBlockIntoFreeList+0x14>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	429a      	cmp	r2, r3
 8002624:	d8f7      	bhi.n	8002616 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	68ba      	ldr	r2, [r7, #8]
 8002630:	4413      	add	r3, r2
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	429a      	cmp	r2, r3
 8002636:	d108      	bne.n	800264a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	441a      	add	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	441a      	add	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d118      	bne.n	8002690 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	4b14      	ldr	r3, [pc, #80]	@ (80026b4 <prvInsertBlockIntoFreeList+0xac>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	429a      	cmp	r2, r3
 8002668:	d00d      	beq.n	8002686 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	441a      	add	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	e008      	b.n	8002698 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002686:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <prvInsertBlockIntoFreeList+0xac>)
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	e003      	b.n	8002698 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	429a      	cmp	r2, r3
 800269e:	d002      	beq.n	80026a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	20001060 	.word	0x20001060
 80026b4:	20001068 	.word	0x20001068

080026b8 <memset>:
 80026b8:	4603      	mov	r3, r0
 80026ba:	4402      	add	r2, r0
 80026bc:	4293      	cmp	r3, r2
 80026be:	d100      	bne.n	80026c2 <memset+0xa>
 80026c0:	4770      	bx	lr
 80026c2:	f803 1b01 	strb.w	r1, [r3], #1
 80026c6:	e7f9      	b.n	80026bc <memset+0x4>

080026c8 <_reclaim_reent>:
 80026c8:	4b29      	ldr	r3, [pc, #164]	@ (8002770 <_reclaim_reent+0xa8>)
 80026ca:	b570      	push	{r4, r5, r6, lr}
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4604      	mov	r4, r0
 80026d0:	4283      	cmp	r3, r0
 80026d2:	d04b      	beq.n	800276c <_reclaim_reent+0xa4>
 80026d4:	69c3      	ldr	r3, [r0, #28]
 80026d6:	b1ab      	cbz	r3, 8002704 <_reclaim_reent+0x3c>
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	b16b      	cbz	r3, 80026f8 <_reclaim_reent+0x30>
 80026dc:	2500      	movs	r5, #0
 80026de:	69e3      	ldr	r3, [r4, #28]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	5959      	ldr	r1, [r3, r5]
 80026e4:	2900      	cmp	r1, #0
 80026e6:	d13b      	bne.n	8002760 <_reclaim_reent+0x98>
 80026e8:	3504      	adds	r5, #4
 80026ea:	2d80      	cmp	r5, #128	@ 0x80
 80026ec:	d1f7      	bne.n	80026de <_reclaim_reent+0x16>
 80026ee:	69e3      	ldr	r3, [r4, #28]
 80026f0:	4620      	mov	r0, r4
 80026f2:	68d9      	ldr	r1, [r3, #12]
 80026f4:	f000 f864 	bl	80027c0 <_free_r>
 80026f8:	69e3      	ldr	r3, [r4, #28]
 80026fa:	6819      	ldr	r1, [r3, #0]
 80026fc:	b111      	cbz	r1, 8002704 <_reclaim_reent+0x3c>
 80026fe:	4620      	mov	r0, r4
 8002700:	f000 f85e 	bl	80027c0 <_free_r>
 8002704:	6961      	ldr	r1, [r4, #20]
 8002706:	b111      	cbz	r1, 800270e <_reclaim_reent+0x46>
 8002708:	4620      	mov	r0, r4
 800270a:	f000 f859 	bl	80027c0 <_free_r>
 800270e:	69e1      	ldr	r1, [r4, #28]
 8002710:	b111      	cbz	r1, 8002718 <_reclaim_reent+0x50>
 8002712:	4620      	mov	r0, r4
 8002714:	f000 f854 	bl	80027c0 <_free_r>
 8002718:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800271a:	b111      	cbz	r1, 8002722 <_reclaim_reent+0x5a>
 800271c:	4620      	mov	r0, r4
 800271e:	f000 f84f 	bl	80027c0 <_free_r>
 8002722:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002724:	b111      	cbz	r1, 800272c <_reclaim_reent+0x64>
 8002726:	4620      	mov	r0, r4
 8002728:	f000 f84a 	bl	80027c0 <_free_r>
 800272c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800272e:	b111      	cbz	r1, 8002736 <_reclaim_reent+0x6e>
 8002730:	4620      	mov	r0, r4
 8002732:	f000 f845 	bl	80027c0 <_free_r>
 8002736:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002738:	b111      	cbz	r1, 8002740 <_reclaim_reent+0x78>
 800273a:	4620      	mov	r0, r4
 800273c:	f000 f840 	bl	80027c0 <_free_r>
 8002740:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002742:	b111      	cbz	r1, 800274a <_reclaim_reent+0x82>
 8002744:	4620      	mov	r0, r4
 8002746:	f000 f83b 	bl	80027c0 <_free_r>
 800274a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800274c:	b111      	cbz	r1, 8002754 <_reclaim_reent+0x8c>
 800274e:	4620      	mov	r0, r4
 8002750:	f000 f836 	bl	80027c0 <_free_r>
 8002754:	6a23      	ldr	r3, [r4, #32]
 8002756:	b14b      	cbz	r3, 800276c <_reclaim_reent+0xa4>
 8002758:	4620      	mov	r0, r4
 800275a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800275e:	4718      	bx	r3
 8002760:	680e      	ldr	r6, [r1, #0]
 8002762:	4620      	mov	r0, r4
 8002764:	f000 f82c 	bl	80027c0 <_free_r>
 8002768:	4631      	mov	r1, r6
 800276a:	e7bb      	b.n	80026e4 <_reclaim_reent+0x1c>
 800276c:	bd70      	pop	{r4, r5, r6, pc}
 800276e:	bf00      	nop
 8002770:	20000010 	.word	0x20000010

08002774 <__libc_init_array>:
 8002774:	b570      	push	{r4, r5, r6, lr}
 8002776:	2600      	movs	r6, #0
 8002778:	4d0c      	ldr	r5, [pc, #48]	@ (80027ac <__libc_init_array+0x38>)
 800277a:	4c0d      	ldr	r4, [pc, #52]	@ (80027b0 <__libc_init_array+0x3c>)
 800277c:	1b64      	subs	r4, r4, r5
 800277e:	10a4      	asrs	r4, r4, #2
 8002780:	42a6      	cmp	r6, r4
 8002782:	d109      	bne.n	8002798 <__libc_init_array+0x24>
 8002784:	f000 f870 	bl	8002868 <_init>
 8002788:	2600      	movs	r6, #0
 800278a:	4d0a      	ldr	r5, [pc, #40]	@ (80027b4 <__libc_init_array+0x40>)
 800278c:	4c0a      	ldr	r4, [pc, #40]	@ (80027b8 <__libc_init_array+0x44>)
 800278e:	1b64      	subs	r4, r4, r5
 8002790:	10a4      	asrs	r4, r4, #2
 8002792:	42a6      	cmp	r6, r4
 8002794:	d105      	bne.n	80027a2 <__libc_init_array+0x2e>
 8002796:	bd70      	pop	{r4, r5, r6, pc}
 8002798:	f855 3b04 	ldr.w	r3, [r5], #4
 800279c:	4798      	blx	r3
 800279e:	3601      	adds	r6, #1
 80027a0:	e7ee      	b.n	8002780 <__libc_init_array+0xc>
 80027a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027a6:	4798      	blx	r3
 80027a8:	3601      	adds	r6, #1
 80027aa:	e7f2      	b.n	8002792 <__libc_init_array+0x1e>
 80027ac:	08002924 	.word	0x08002924
 80027b0:	08002924 	.word	0x08002924
 80027b4:	08002924 	.word	0x08002924
 80027b8:	08002928 	.word	0x08002928

080027bc <__retarget_lock_acquire_recursive>:
 80027bc:	4770      	bx	lr

080027be <__retarget_lock_release_recursive>:
 80027be:	4770      	bx	lr

080027c0 <_free_r>:
 80027c0:	b538      	push	{r3, r4, r5, lr}
 80027c2:	4605      	mov	r5, r0
 80027c4:	2900      	cmp	r1, #0
 80027c6:	d040      	beq.n	800284a <_free_r+0x8a>
 80027c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027cc:	1f0c      	subs	r4, r1, #4
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	bfb8      	it	lt
 80027d2:	18e4      	addlt	r4, r4, r3
 80027d4:	f000 f83c 	bl	8002850 <__malloc_lock>
 80027d8:	4a1c      	ldr	r2, [pc, #112]	@ (800284c <_free_r+0x8c>)
 80027da:	6813      	ldr	r3, [r2, #0]
 80027dc:	b933      	cbnz	r3, 80027ec <_free_r+0x2c>
 80027de:	6063      	str	r3, [r4, #4]
 80027e0:	6014      	str	r4, [r2, #0]
 80027e2:	4628      	mov	r0, r5
 80027e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027e8:	f000 b838 	b.w	800285c <__malloc_unlock>
 80027ec:	42a3      	cmp	r3, r4
 80027ee:	d908      	bls.n	8002802 <_free_r+0x42>
 80027f0:	6820      	ldr	r0, [r4, #0]
 80027f2:	1821      	adds	r1, r4, r0
 80027f4:	428b      	cmp	r3, r1
 80027f6:	bf01      	itttt	eq
 80027f8:	6819      	ldreq	r1, [r3, #0]
 80027fa:	685b      	ldreq	r3, [r3, #4]
 80027fc:	1809      	addeq	r1, r1, r0
 80027fe:	6021      	streq	r1, [r4, #0]
 8002800:	e7ed      	b.n	80027de <_free_r+0x1e>
 8002802:	461a      	mov	r2, r3
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	b10b      	cbz	r3, 800280c <_free_r+0x4c>
 8002808:	42a3      	cmp	r3, r4
 800280a:	d9fa      	bls.n	8002802 <_free_r+0x42>
 800280c:	6811      	ldr	r1, [r2, #0]
 800280e:	1850      	adds	r0, r2, r1
 8002810:	42a0      	cmp	r0, r4
 8002812:	d10b      	bne.n	800282c <_free_r+0x6c>
 8002814:	6820      	ldr	r0, [r4, #0]
 8002816:	4401      	add	r1, r0
 8002818:	1850      	adds	r0, r2, r1
 800281a:	4283      	cmp	r3, r0
 800281c:	6011      	str	r1, [r2, #0]
 800281e:	d1e0      	bne.n	80027e2 <_free_r+0x22>
 8002820:	6818      	ldr	r0, [r3, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	4408      	add	r0, r1
 8002826:	6010      	str	r0, [r2, #0]
 8002828:	6053      	str	r3, [r2, #4]
 800282a:	e7da      	b.n	80027e2 <_free_r+0x22>
 800282c:	d902      	bls.n	8002834 <_free_r+0x74>
 800282e:	230c      	movs	r3, #12
 8002830:	602b      	str	r3, [r5, #0]
 8002832:	e7d6      	b.n	80027e2 <_free_r+0x22>
 8002834:	6820      	ldr	r0, [r4, #0]
 8002836:	1821      	adds	r1, r4, r0
 8002838:	428b      	cmp	r3, r1
 800283a:	bf01      	itttt	eq
 800283c:	6819      	ldreq	r1, [r3, #0]
 800283e:	685b      	ldreq	r3, [r3, #4]
 8002840:	1809      	addeq	r1, r1, r0
 8002842:	6021      	streq	r1, [r4, #0]
 8002844:	6063      	str	r3, [r4, #4]
 8002846:	6054      	str	r4, [r2, #4]
 8002848:	e7cb      	b.n	80027e2 <_free_r+0x22>
 800284a:	bd38      	pop	{r3, r4, r5, pc}
 800284c:	200011bc 	.word	0x200011bc

08002850 <__malloc_lock>:
 8002850:	4801      	ldr	r0, [pc, #4]	@ (8002858 <__malloc_lock+0x8>)
 8002852:	f7ff bfb3 	b.w	80027bc <__retarget_lock_acquire_recursive>
 8002856:	bf00      	nop
 8002858:	200011b8 	.word	0x200011b8

0800285c <__malloc_unlock>:
 800285c:	4801      	ldr	r0, [pc, #4]	@ (8002864 <__malloc_unlock+0x8>)
 800285e:	f7ff bfae 	b.w	80027be <__retarget_lock_release_recursive>
 8002862:	bf00      	nop
 8002864:	200011b8 	.word	0x200011b8

08002868 <_init>:
 8002868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800286a:	bf00      	nop
 800286c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800286e:	bc08      	pop	{r3}
 8002870:	469e      	mov	lr, r3
 8002872:	4770      	bx	lr

08002874 <_fini>:
 8002874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002876:	bf00      	nop
 8002878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800287a:	bc08      	pop	{r3}
 800287c:	469e      	mov	lr, r3
 800287e:	4770      	bx	lr
