Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 17:36:51 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV7670_VGA_Display_with_AA_control_sets_placed.rpt
| Design       : OV7670_VGA_Display_with_AA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              89 |           38 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             117 |           45 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------+----------------------------+------------------+----------------+--------------+
|            Clock Signal            |                        Enable Signal                       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+------------------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                     | u_SCCB_core/U_btn_detector/tick_reg_n_0                    | reset_IBUF                 |                1 |              1 |         1.00 |
|  tick                              |                                                            |                            |                1 |              1 |         1.00 |
|  tick                              | u_SCCB_core/U_SCCB/scl_reg_i_1_n_0                         | reset_IBUF                 |                1 |              1 |         1.00 |
|  tick                              | u_SCCB_core/U_SCCB/state[3]_i_1_n_0                        | reset_IBUF                 |                1 |              4 |         4.00 |
|  tick                              | u_SCCB_core/U_SCCB_Controller/FSM_onehot_state[3]_i_1_n_0  | reset_IBUF                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                     |                                                            |                            |                4 |              5 |         1.25 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/pix_data[7]                         | reset_IBUF                 |                4 |              5 |         1.25 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/pix_data[15]                        | reset_IBUF                 |                5 |              7 |         1.40 |
|  tick                              | u_SCCB_core/U_SCCB_Controller/wait_count_0                 | reset_IBUF                 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                     | U_Gamma_Filter/y_count[7]_i_1_n_0                          | reset_IBUF                 |                4 |              8 |         2.00 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/v_counter0                          | reset_IBUF                 |                4 |              8 |         2.00 |
|  tick                              | u_SCCB_core/U_SCCB_Controller/rom_addr_1                   | reset_IBUF                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     | U_Gamma_Filter/x_count[8]_i_1_n_0                          | reset_IBUF                 |                4 |              9 |         2.25 |
|  tick                              |                                                            | reset_IBUF                 |                4 |              9 |         2.25 |
|  U_VGAController/U_Pix_Clk_gen/CLK |                                                            | reset_IBUF                 |                4 |             10 |         2.50 |
|  U_VGAController/U_Pix_Clk_gen/CLK | U_VGAController/U_Pix_counter/v_counter                    | reset_IBUF                 |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                     |                                                            | U_Frame_Buffer/mode_sel[1] |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                     | u_SCCB_core/U_btn_detector/start_reg_i_1_n_0               | reset_IBUF                 |                3 |             12 |         4.00 |
|  tick                              | u_SCCB_core/U_SCCB_Controller/FSM_onehot_state_reg_n_0_[1] | reset_IBUF                 |                3 |             16 |         5.33 |
|  tick                              | u_SCCB_core/U_SCCB/shifter[17]_i_1_n_0                     | reset_IBUF                 |                3 |             17 |         5.67 |
|  ov7670_pclk_IBUF_BUFG             |                                                            | reset_IBUF                 |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                     | U_Gamma_Filter/line_buffer_reg_0_31_0_0_i_1_n_0            |                            |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                     | U_Gamma_Filter/line_buffer_reg_0_127_0_0_i_2_n_0           |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG                     |                                                            | reset_IBUF                 |               24 |             52 |         2.17 |
+------------------------------------+------------------------------------------------------------+----------------------------+------------------+----------------+--------------+


