OpenROAD v2.0-18983-g82b211d32 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0227] LEF file: ../NanGate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: ../NanGate45/lef/NangateOpenCellLibrary.macro.lef, created 134 library cells
[INFO ODB-0227] LEF file: ../NanGate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells
[INFO ODB-0227] LEF file: ../NanGate45/lef/NangateOpenCellLibrary.macro.rect.lef, created 134 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING IFP-0021] Track pattern for metal1 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal2 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal3 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal4 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal5 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal6 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal7 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal8 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal9 will be skipped due to x_offset > die width.
[WARNING IFP-0021] Track pattern for metal10 will be skipped due to x_offset > die width.
[WARNING IFP-0028] Core area lower left (10.000, 10.000) snapped to (10.070, 11.200).
[INFO IFP-0001] Added 34 rows of 262 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO TAP-0004] Inserted 68 endcaps.
[INFO TAP-0005] Inserted 54 tapcells.
[INFO PDN-0001] Inserting grid: grid
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0040] All shapes on net VSS are connected.
Via repair on VDD, VSS
No vias removed.
[INFO PPL-0048] Restrict pins [ clk ] to region 0.00u-70.00u at the TOP edge.
[INFO PPL-0048] Restrict pins [ rst_n ] to region 0.00u-70.00u at the TOP edge.
[INFO PPL-0048] Restrict pins [ opcode[0] opcode[1] opcode[2] opcode[3] ] to region 0.00u-70.00u at the TOP edge.
[INFO PPL-0044] Pin group: [ opcode[0] opcode[1] opcode[2] opcode[3] ]
[INFO PPL-0048] Restrict pins [ a[0] a[1] a[2] a[3] a[4] ... ] to region 0.00u-70.00u at the LEFT edge.
[INFO PPL-0044] Pin group: [ a[0] a[1] a[2] a[3] a[4] ... ]
[INFO PPL-0048] Restrict pins [ b[0] b[1] b[2] b[3] b[4] ... ] to region 0.00u-70.00u at the LEFT edge.
[INFO PPL-0044] Pin group: [ b[0] b[1] b[2] b[3] b[4] ... ]
[INFO PPL-0048] Restrict pins [ result[0] result[1] result[2] result[3] result[4] ... ] to region 0.00u-70.00u at the RIGHT edge.
[INFO PPL-0044] Pin group: [ result[0] result[1] result[2] result[3] result[4] ... ]
[INFO PPL-0048] Restrict pins [ overflow_flag zero_flag ] to region 0.00u-70.00u at the RIGHT edge.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of slots           726
[INFO PPL-0002] Number of I/O             32
[INFO PPL-0003] Number of I/O w/sink      32
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0006] Number of I/O Groups    4
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 1165.87 um.
[INFO RSZ-0026] Removed 0 buffers.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 10.070 11.200 ) ( 59.850 58.800 ) um
[INFO GPL-0006] NumInstances:               361
[INFO GPL-0007] NumPlaceInstances:          239
[INFO GPL-0008] NumFixedInstances:          122
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    271
[INFO GPL-0011] NumPins:                    906
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 70.000 70.000 ) um
[INFO GPL-0013] CoreBBox: ( 10.070 11.200 ) ( 59.850 58.800 ) um
[INFO GPL-0016] CoreArea:              2369.528 um^2
[INFO GPL-0017] NonPlaceInstsArea:       32.452 um^2
[INFO GPL-0018] PlaceInstsArea:         544.768 um^2
[INFO GPL-0019] Util:                    23.310 %
[INFO GPL-0020] StdInstsArea:           544.768 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000009 HPWL: 5678980
[InitialPlace]  Iter: 2 CG residual: 0.00000010 HPWL: 3737551
[InitialPlace]  Iter: 3 CG residual: 0.00000004 HPWL: 3731406
[InitialPlace]  Iter: 4 CG residual: 0.00000010 HPWL: 3740225
[InitialPlace]  Iter: 5 CG residual: 0.00000008 HPWL: 3731988
[INFO GPL-0031] FillerInit:NumGCells:       745
[INFO GPL-0032] FillerInit:NumGNets:        271
[INFO GPL-0033] FillerInit:NumGPins:        906
[INFO GPL-0023] TargetDensity:            0.700
[INFO GPL-0024] AvrgPlaceInstArea:        2.279 um^2
[INFO GPL-0025] IdealBinArea:             3.256 um^2
[INFO GPL-0026] IdealBinCnt:                727
[INFO GPL-0027] TotalBinArea:          2369.528 um^2
[INFO GPL-0028] BinCnt:        16     16
[INFO GPL-0029] BinSize: (  3.111  2.975 )
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter:    1 overflow: 0.819 HPWL: 3000428
[INFO GPL-0100] Timing-driven iteration 1/6, virtual: true.
[INFO GPL-0101] Iter: 1, overflow: 0.774, keep rsz at: 0.3
[INFO GPL-0106] Timing-driven: worst slack 2.99e-07
[INFO GPL-0103] Timing-driven: weighted 53 nets.
[NesterovSolve] Iter:   10 overflow: 0.696 HPWL: 3460931
[NesterovSolve] Iter:   20 overflow: 0.679 HPWL: 3456679
[NesterovSolve] Iter:   30 overflow: 0.697 HPWL: 3471599
[NesterovSolve] Iter:   40 overflow: 0.683 HPWL: 3465493
[NesterovSolve] Iter:   50 overflow: 0.684 HPWL: 3459912
[NesterovSolve] Iter:   60 overflow: 0.693 HPWL: 3456853
[NesterovSolve] Iter:   70 overflow: 0.698 HPWL: 3443855
[NesterovSolve] Iter:   80 overflow: 0.697 HPWL: 3446560
[NesterovSolve] Iter:   90 overflow: 0.694 HPWL: 3453716
[NesterovSolve] Iter:  100 overflow: 0.689 HPWL: 3459160
[NesterovSolve] Iter:  110 overflow: 0.690 HPWL: 3466909
[NesterovSolve] Iter:  120 overflow: 0.693 HPWL: 3477598
[NesterovSolve] Iter:  130 overflow: 0.694 HPWL: 3491898
[NesterovSolve] Iter:  140 overflow: 0.693 HPWL: 3506926
[NesterovSolve] Iter:  150 overflow: 0.691 HPWL: 3513859
[NesterovSolve] Iter:  160 overflow: 0.688 HPWL: 3516348
[NesterovSolve] Iter:  170 overflow: 0.684 HPWL: 3563750
[NesterovSolve] Iter:  180 overflow: 0.678 HPWL: 3607733
[NesterovSolve] Iter:  190 overflow: 0.664 HPWL: 3692390
[NesterovSolve] Iter:  200 overflow: 0.642 HPWL: 3793030
[INFO GPL-0100] Timing-driven iteration 2/6, virtual: true.
[INFO GPL-0101] Iter: 202, overflow: 0.634, keep rsz at: 0.3
[INFO GPL-0106] Timing-driven: worst slack 2.99e-07
[INFO GPL-0103] Timing-driven: weighted 53 nets.
[NesterovSolve] Iter:  210 overflow: 0.613 HPWL: 3924419
[INFO GPL-0088] Routability snapshot saved at iter = 214
[NesterovSolve] Iter:  220 overflow: 0.577 HPWL: 4038930
[NesterovSolve] Iter:  230 overflow: 0.538 HPWL: 4155134
[NesterovSolve] Iter:  240 overflow: 0.499 HPWL: 4273667
[INFO GPL-0100] Timing-driven iteration 3/6, virtual: true.
[INFO GPL-0101] Iter: 243, overflow: 0.484, keep rsz at: 0.3
[INFO GPL-0106] Timing-driven: worst slack 2.99e-07
[INFO GPL-0103] Timing-driven: weighted 50 nets.
[NesterovSolve] Iter:  250 overflow: 0.457 HPWL: 4379421
[NesterovSolve] Iter:  260 overflow: 0.410 HPWL: 4449139
[NesterovSolve] Iter:  270 overflow: 0.370 HPWL: 4557217
[NesterovSolve] Iter:  280 overflow: 0.330 HPWL: 4639026
[INFO GPL-0075] Routability iteration: 1
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:      33   33
[INFO GPL-0040] NumTiles: 1089
[INFO GPL-0081] TotalRouteOverflow: 0.0000
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.5404
[INFO GPL-0084] 1.0%RC: 0.5235
[INFO GPL-0085] 2.0%RC: 0.4981
[INFO GPL-0086] 5.0%RC: 0.4457
[INFO GPL-0087] FinalRC: 0.5319487
[INFO GPL-0077] FinalRC lower than targetRC(1.2000), routability not needed.
[NesterovSolve] Iter:  290 overflow: 0.288 HPWL: 4716200
[INFO GPL-0100] Timing-driven iteration 4/6, virtual: false.
[INFO GPL-0101] Iter: 290, overflow: 0.283, keep rsz at: 0.3
[INFO GPL-0106] Timing-driven: worst slack 2.99e-07
[INFO GPL-0103] Timing-driven: weighted 50 nets.
[INFO GPL-0107] Timing-driven: repair_design delta area: 14.896 um^2 (+2.73%)
[INFO GPL-0108] Timing-driven: new target density: 0.70637375
[NesterovSolve] Iter:  300 overflow: 0.256 HPWL: 3451276
[NesterovSolve] Iter:  310 overflow: 0.204 HPWL: 3522118
[INFO GPL-0100] Timing-driven iteration 5/6, virtual: false.
[INFO GPL-0101] Iter: 309, overflow: 0.204, keep rsz at: 0.3
[INFO GPL-0106] Timing-driven: worst slack 2.99e-07
[INFO GPL-0103] Timing-driven: weighted 51 nets.
[INFO GPL-0107] Timing-driven: repair_design delta area: -2.926 um^2 (-0.54%)
[INFO GPL-0108] Timing-driven: new target density: 0.7051218
[NesterovSolve] Iter:  320 overflow: 0.161 HPWL: 3554962
[INFO GPL-0100] Timing-driven iteration 6/6, virtual: false.
[INFO GPL-0101] Iter: 324, overflow: 0.142, keep rsz at: 0.3
[INFO GPL-0106] Timing-driven: worst slack 2.99e-07
[INFO GPL-0103] Timing-driven: weighted 51 nets.
[INFO GPL-0107] Timing-driven: repair_design delta area: -1.596 um^2 (-0.29%)
[INFO GPL-0108] Timing-driven: new target density: 0.70443887
[NesterovSolve] Iter:  330 overflow: 0.130 HPWL: 3621702
[NesterovSolve] Finished with Overflow: 0.098389
Placement Analysis
---------------------------------
total displacement        210.0 u
average displacement        0.6 u
max displacement            4.0 u
original HPWL            2745.4 u
legalized HPWL           2866.0 u
delta HPWL                    4 %

[WARNING RSZ-0065] max wire length less than 640u increases wire delays.
[INFO RSZ-0038] Inserted 10 buffers in 17 nets.
[INFO RSZ-0039] Resized 13 instances.
Placement Analysis
---------------------------------
total displacement         23.3 u
average displacement        0.1 u
max displacement            1.5 u
original HPWL            2874.4 u
legalized HPWL           2888.2 u
delta HPWL                    0 %

[INFO IFP-0030] Inserted 0 tiecells using LOGIC1_X1/Z.
[INFO IFP-0030] Inserted 0 tiecells using LOGIC0_X1/Z.
[INFO RSZ-0042] Inserted 5 tie LOGIC0_X1 instances.
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X2.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUF_X1
                    CLKBUF_X1
                    BUF_X2
                    CLKBUF_X2
                    CLKBUF_X3
                    BUF_X4
                    BUF_X8
                    BUF_X16
                    BUF_X32
[INFO CTS-0049] Characterization buffer is BUF_X32.
[INFO CTS-0001] Running TritonCTS with user-specified clock roots: clk.
[INFO CTS-0095] Net "clk" found.
[INFO CTS-0010]  Clock net "clk" has 10 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 9 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 10.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 2 units (40 um).
[INFO CTS-0022]  Branch length for Vertex Buffer: 2 units (40 um).
[INFO CTS-0023]  Original sink region: [(81880, 65940), (92900, 93940)].
[INFO CTS-0024]  Normalized sink region: [(5.84857, 4.71), (6.63571, 6.71)].
[INFO CTS-0025]     Width:  0.7871.
[INFO CTS-0026]     Height: 2.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 5
    Sub-region size: 0.7871 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 10.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 6:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 11
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 1
[INFO RSZ-0046] Found 20 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   Area   |   WNS   |   TNS   | Endpoint
--------------------------------------------------------------------------------------
        0 |       0 |       0 |            0 |    +0.0% |  -0.003 |  -0.024 | result[4]
       10 |       0 |       9 |            0 |   +18.8% |  -0.002 |  -0.002 | overflow_flag
       20 |       0 |      59 |            0 |  +123.4% |   0.043 |   0.000 | result[4]
       30 |       0 |      80 |            0 |  +167.4% |   0.046 |   0.000 | overflow_flag
       40 |       0 |      94 |            0 |  +196.7% |   0.094 |   0.000 | result[5]
    final |       0 |     100 |            0 |  +209.2% |   0.103 |   0.000 | _467_/D
--------------------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 100 hold buffers.
Placement Analysis
---------------------------------
total displacement        117.6 u
average displacement        0.2 u
max displacement            3.9 u
original HPWL            3071.6 u
legalized HPWL           3133.2 u
delta HPWL                    2 %

[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     403
Number of vias:       42
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 140000 140000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     492
Number of terminals:      32
Number of snets:          2
Number of nets:           401

[INFO DRT-0167] List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 82.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 6149.
[INFO DRT-0033] via1 shape region query size = 525.
[INFO DRT-0033] metal2 shape region query size = 350.
[INFO DRT-0033] via2 shape region query size = 525.
[INFO DRT-0033] metal3 shape region query size = 376.
[INFO DRT-0033] via3 shape region query size = 525.
[INFO DRT-0033] metal4 shape region query size = 261.
[INFO DRT-0033] via4 shape region query size = 320.
[INFO DRT-0033] metal5 shape region query size = 140.
[INFO DRT-0033] via5 shape region query size = 320.
[INFO DRT-0033] metal6 shape region query size = 140.
[INFO DRT-0033] via6 shape region query size = 90.
[INFO DRT-0033] metal7 shape region query size = 120.
[INFO DRT-0033] via7 shape region query size = 40.
[INFO DRT-0033] metal8 shape region query size = 80.
[INFO DRT-0033] via8 shape region query size = 40.
[INFO DRT-0033] metal9 shape region query size = 72.
[INFO DRT-0033] via9 shape region query size = 28.
[INFO DRT-0033] metal10 shape region query size = 32.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 445 pins.
[INFO DRT-0081]   Complete 82 unique inst patterns.
[INFO DRT-0084]   Complete 193 groups.
#scanned instances     = 492
#unique  instances     = 82
#stdCellGenAp          = 3435
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1676
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1131
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:07, memory = 768.96 (MB), peak = 875.58 (MB)

[INFO DRT-0157] Number of guides:     2710

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 33 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 33 STEP 4200 ;
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 969.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 827.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 450.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 10.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 5.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 3.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 0.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 0.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 0.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 768.96 (MB), peak = 875.58 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 840 vertical wires in 1 frboxes and 1424 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 379 vertical wires in 1 frboxes and 378 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 768.96 (MB), peak = 875.58 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 768.96 (MB), peak = 875.58 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 768.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 768.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 768.96 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:01, memory = 768.96 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:01, memory = 768.96 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:01, memory = 768.96 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:03, memory = 774.83 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:04, memory = 774.83 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:04, memory = 775.35 (MB).
    Completing 100% with 112 violations.
    elapsed time = 00:00:04, memory = 775.35 (MB).
[INFO DRT-0199]   Number of violations = 131.
Viol/Layer      metal1 metal2 metal3
Metal Spacing        0      8      1
Recheck              0     13      6
Short               10     82     11
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1190.79 (MB), peak = 1190.79 (MB)
Total wire length = 3488 um.
Total wire length on LAYER metal1 = 16 um.
Total wire length on LAYER metal2 = 1345 um.
Total wire length on LAYER metal3 = 1972 um.
Total wire length on LAYER metal4 = 110 um.
Total wire length on LAYER metal5 = 8 um.
Total wire length on LAYER metal6 = 34 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2321.
Up-via summary (total 2321):

---------------
 active       0
 metal1    1153
 metal2    1136
 metal3      22
 metal4       5
 metal5       5
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
       2321


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 131 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 20% with 131 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 30% with 131 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 40% with 134 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 50% with 134 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 70% with 107 violations.
    elapsed time = 00:00:05, memory = 1190.79 (MB).
    Completing 80% with 107 violations.
    elapsed time = 00:00:05, memory = 1190.79 (MB).
    Completing 90% with 91 violations.
    elapsed time = 00:00:06, memory = 1190.79 (MB).
    Completing 100% with 85 violations.
    elapsed time = 00:00:06, memory = 1190.79 (MB).
[INFO DRT-0199]   Number of violations = 85.
Viol/Layer      metal2
Metal Spacing       24
Short               61
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1190.79 (MB), peak = 1190.79 (MB)
Total wire length = 3427 um.
Total wire length on LAYER metal1 = 7 um.
Total wire length on LAYER metal2 = 1324 um.
Total wire length on LAYER metal3 = 1949 um.
Total wire length on LAYER metal4 = 101 um.
Total wire length on LAYER metal5 = 8 um.
Total wire length on LAYER metal6 = 35 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2269.
Up-via summary (total 2269):

---------------
 active       0
 metal1    1138
 metal2    1106
 metal3      15
 metal4       5
 metal5       5
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
       2269


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 85 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 20% with 85 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 30% with 93 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 40% with 93 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 50% with 93 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 60% with 75 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 70% with 75 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 80% with 74 violations.
    elapsed time = 00:00:03, memory = 1190.79 (MB).
    Completing 90% with 74 violations.
    elapsed time = 00:00:04, memory = 1190.79 (MB).
    Completing 100% with 76 violations.
    elapsed time = 00:00:04, memory = 1190.79 (MB).
[INFO DRT-0199]   Number of violations = 76.
Viol/Layer      metal2 metal3
Metal Spacing       14      0
Short               60      2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1190.79 (MB), peak = 1190.79 (MB)
Total wire length = 3424 um.
Total wire length on LAYER metal1 = 7 um.
Total wire length on LAYER metal2 = 1323 um.
Total wire length on LAYER metal3 = 1951 um.
Total wire length on LAYER metal4 = 109 um.
Total wire length on LAYER metal5 = 6 um.
Total wire length on LAYER metal6 = 25 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2284.
Up-via summary (total 2284):

---------------
 active       0
 metal1    1139
 metal2    1125
 metal3      16
 metal4       2
 metal5       2
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
       2284


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 76 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 20% with 76 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 30% with 76 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:00, memory = 1190.79 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:01, memory = 1190.79 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:01, memory = 1190.79 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 1190.79 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1190.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1190.79 (MB), peak = 1190.79 (MB)
Total wire length = 3427 um.
Total wire length on LAYER metal1 = 4 um.
Total wire length on LAYER metal2 = 1231 um.
Total wire length on LAYER metal3 = 1968 um.
Total wire length on LAYER metal4 = 190 um.
Total wire length on LAYER metal5 = 6 um.
Total wire length on LAYER metal6 = 25 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2344.
Up-via summary (total 2344):

---------------
 active       0
 metal1    1135
 metal2    1150
 metal3      55
 metal4       2
 metal5       2
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
       2344


[INFO DRT-0198] Complete detail routing.
Total wire length = 3427 um.
Total wire length on LAYER metal1 = 4 um.
Total wire length on LAYER metal2 = 1231 um.
Total wire length on LAYER metal3 = 1968 um.
Total wire length on LAYER metal4 = 190 um.
Total wire length on LAYER metal5 = 6 um.
Total wire length on LAYER metal6 = 25 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2344.
Up-via summary (total 2344):

---------------
 active       0
 metal1    1135
 metal2    1150
 metal3      55
 metal4       2
 metal5       2
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
       2344


[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:17, memory = 1190.79 (MB), peak = 1190.79 (MB)
[INFO DRT-0180] Post processing.
worst slack 299.20
worst slack 0.11
[WARNING STA-0503] find_timing_paths -group_count is deprecated. Use -group_path_count instead.
[WARNING STA-0503] find_timing_paths -group_count is deprecated. Use -group_path_count instead.

Initial timing state:
  Setup worst slack: 
  Hold worst slack: 
  Setup violations: 0
  Hold violations: 0
No timing violations found. No repair needed.
Removed 1 unused instances and 0 unused nets.
[INFO DPL-0001] Placed 681 filler instances.
[INFO RCX-0435] Reading extraction model file ../NanGate45/rcx_patterns.rules ...
[INFO RCX-0434] Defined process_corner MinMax0 with ext_model_index 0 (using extRulesFile defaults)
[INFO RCX-0436] RC segment generation alu (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1230 rc segments
[INFO RCX-0439] Coupling Cap extraction alu ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 49% of 2397 wires extracted
[INFO RCX-0442] 100% of 2397 wires extracted
[INFO RCX-0045] Extract 401 nets, 1621 rsegs, 1621 caps, 3219 ccs
[INFO RCX-0443] 401 nets finished

====================== DESIGN CHECKS REPORT ======================

Checking Placement...
✓ Placement check passed

----------------------------------------------------------------

Checking for Floating Nets...
✓ No floating nets found

----------------------------------------------------------------

Running Antenna Checks...
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
✓ No antenna violations

----------------------------------------------------------------

Design Violations Report:
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
hold80/Z                                0.20    0.06    0.14 (MET)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_242_/ZN                                  8      8      0 (MET)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_461_/ZN                               10.47    2.05    8.42 (MET)

✓ No violations found

----------------------------------------------------------------

Timing Analysis:
tns 0.00

wns 0.00

worst slack 299.20

worst slack 0.11


----------------------------------------------------------------

Design Area:
Design area 724 u^2 31% utilization.


----------------------------------------------------------------

Power Grid Checks:

Checking VDD network...
[INFO PSM-0040] All shapes on net VDD are connected.
✓ VDD power grid check passed

Checking VSS network...
[INFO PSM-0040] All shapes on net VSS are connected.
✓ VSS power grid check passed

----------------------------------------------------------------

Running EM/IR Analysis...

Analyzing VDD network...
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.10e+00 V
Worstcase voltage: 1.10e+00 V
Average voltage  : 1.10e+00 V
Average IR drop  : 5.54e-06 V
Worstcase IR drop: 9.08e-06 V
Percentage drop  : 0.00 %
######################################
########## EM analysis ###############
Net                : VDD
Corner             : default
Maximum current    : 9.26e-07 A
Average current    : 9.16e-08 A
Number of resistors: 1745
######################################
✓ VDD EM/IR analysis completed

Analyzing VSS network...
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 8.94e-06 V
Average voltage  : 5.39e-06 V
Average IR drop  : 5.39e-06 V
Worstcase IR drop: 8.94e-06 V
Percentage drop  : 0.00 %
######################################
########## EM analysis ###############
Net                : VSS
Corner             : default
Maximum current    : 8.88e-07 A
Average current    : 8.53e-08 A
Number of resistors: 1828
######################################
✓ VSS EM/IR analysis completed

----------------------------------------------------------------

APR flow completed successfully
