

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Thu Feb  5 04:52:35 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |                         Modules                         | Issue|      |       Latency       | Iteration|         |  Trip |          |          |         |             |             |     |
    |                         & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |+ top_kernel                                             |     -|  0.00|    37272|  3.727e+05|         -|    37273|      -|        no|  59 (13%)|  1 (~0%)|  27116 (19%)|  25551 (36%)|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_40_1                   |     -|  5.12|       66|    660.000|         -|       65|      -|    rewind|         -|        -|      9 (~0%)|     56 (~0%)|    -|
    |  o VITIS_LOOP_40_1                                      |     -|  7.30|       64|    640.000|         1|        1|     64|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3   |     -|  0.00|    16387|  1.639e+05|         -|    16385|      -|    rewind|         -|        -|     85 (~0%)|    423 (~0%)|    -|
    |  o VITIS_LOOP_46_2_VITIS_LOOP_48_3                      |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5   |     -|  2.28|     4139|  4.139e+04|         -|     4098|      -|    rewind|         -|        -|  24835 (17%)|  20261 (28%)|    -|
    |  o VITIS_LOOP_59_4_VITIS_LOOP_62_5                      |    II|  7.30|     4137|  4.137e+04|        44|        2|   2048|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_80_7                   |     -|  2.49|       10|    100.000|         -|        9|      -|    rewind|         -|        -|     13 (~0%)|     740 (1%)|    -|
    |  o VITIS_LOOP_80_7                                      |     -|  7.30|        8|     80.000|         2|        1|      8|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10  |     -|  0.00|    16647|  1.665e+05|         -|    16641|      -|    rewind|         -|  1 (~0%)|    179 (~0%)|    605 (~0%)|    -|
    |  o VITIS_LOOP_92_9_VITIS_LOOP_95_10                     |     -|  7.30|    16645|  1.664e+05|         7|        1|  16640|       yes|         -|        -|            -|            -|    -|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_A   | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_C   | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_DRAM_1 | 0x10   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | A_DRAM_2 | 0x14   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | C_DRAM_1 | 0x1c   | 32    | W      | Data signal of C_DRAM            |                                                                      |
| s_axi_control | C_DRAM_2 | 0x20   | 32    | W      | Data signal of C_DRAM            |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| A_DRAM   | in        | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
| C_DRAM   | out       | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| A_DRAM   | m_axi_A       | interface |          | channel=0                          |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_1 offset=0x10 range=32 |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_2 offset=0x14 range=32 |
| C_DRAM   | m_axi_C       | interface |          | channel=0                          |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_1 offset=0x1c range=32 |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location |
+--------------+-----------+--------+-------+-----------------+---------------+
| m_axi_A      | read      | 16384  | 32    | VITIS_LOOP_46_2 | top.cpp:46:22 |
| m_axi_C      | write     | 16384  | 32    |                 |               |
+--------------+-----------+--------+-------+-----------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_A      | A_DRAM   | top.cpp:50:13   | read      | Widen Fail   |        | VITIS_LOOP_48_3 | top.cpp:48:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_A      | A_DRAM   | top.cpp:50:13   | read      | Inferred     | 16384  | VITIS_LOOP_46_2 | top.cpp:46:22 |            |                                                                                                       |
| m_axi_C      | C_DRAM   | top.cpp:109:34  | write     | Inferred     | 16384  | VITIS_LOOP_92_9 | top.cpp:92:22 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                                    | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+---------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + top_kernel                                            | 1   |        |                |           |                          |         |
|  + top_kernel_Pipeline_VITIS_LOOP_40_1                  | 0   |        |                |           |                          |         |
|    icmp_ln40_fu_186_p2                                  |     |        | icmp_ln40      | seteq     | auto                     | 0       |
|    add_ln40_fu_192_p2                                   |     |        | add_ln40       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3  | 0   |        |                |           |                          |         |
|    icmp_ln46_fu_295_p2                                  |     |        | icmp_ln46      | seteq     | auto                     | 0       |
|    add_ln46_1_fu_301_p2                                 |     |        | add_ln46_1     | add       | fabric                   | 0       |
|    add_ln46_fu_331_p2                                   |     |        | add_ln46       | add       | fabric                   | 0       |
|    icmp_ln48_fu_337_p2                                  |     |        | icmp_ln48      | seteq     | auto                     | 0       |
|    select_ln46_fu_343_p3                                |     |        | select_ln46    | select    | auto_sel                 | 0       |
|    select_ln46_1_fu_351_p3                              |     |        | select_ln46_1  | select    | auto_sel                 | 0       |
|    select_ln46_2_fu_359_p3                              |     |        | select_ln46_2  | select    | auto_sel                 | 0       |
|    add_ln52_fu_435_p2                                   |     |        | add_ln52       | add       | fabric                   | 0       |
|    add_ln52_1_fu_440_p2                                 |     |        | add_ln52_1     | add       | fabric                   | 0       |
|    xor_ln52_fu_462_p2                                   |     |        | xor_ln52       | xor       | auto                     | 0       |
|    and_ln52_fu_468_p2                                   |     |        | and_ln52       | and       | auto                     | 0       |
|    xor_ln52_1_fu_474_p2                                 |     |        | xor_ln52_1     | xor       | auto                     | 0       |
|    select_ln52_fu_480_p3                                |     |        | select_ln52    | select    | auto_sel                 | 0       |
|    select_ln52_1_fu_488_p3                              |     |        | select_ln52_1  | select    | auto_sel                 | 0       |
|    add_ln48_fu_496_p2                                   |     |        | add_ln48       | add       | fabric                   | 0       |
|    icmp_ln48_1_fu_502_p2                                |     |        | icmp_ln48_1    | seteq     | auto                     | 0       |
|    add_ln54_fu_512_p2                                   |     |        | add_ln54       | add       | fabric                   | 0       |
|    xor_ln54_fu_538_p2                                   |     |        | xor_ln54       | xor       | auto                     | 0       |
|    and_ln54_fu_544_p2                                   |     |        | and_ln54       | and       | auto                     | 0       |
|    xor_ln54_1_fu_550_p2                                 |     |        | xor_ln54_1     | xor       | auto                     | 0       |
|    select_ln54_fu_556_p3                                |     |        | select_ln54    | select    | auto_sel                 | 0       |
|    select_ln54_1_fu_564_p3                              |     |        | select_ln54_1  | select    | auto_sel                 | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5  | 0   |        |                |           |                          |         |
|    icmp_ln59_fu_533_p2                                  |     |        | icmp_ln59      | seteq     | auto                     | 0       |
|    add_ln59_1_fu_539_p2                                 |     |        | add_ln59_1     | add       | fabric                   | 0       |
|    add_ln59_fu_555_p2                                   |     |        | add_ln59       | add       | fabric                   | 0       |
|    select_ln59_fu_569_p3                                |     |        | select_ln59    | select    | auto_sel                 | 0       |
|    select_ln59_1_fu_581_p3                              |     |        | select_ln59_1  | select    | auto_sel                 | 0       |
|    du_1_fu_661_p3                                       |     |        | du_1           | select    | auto_sel                 | 0       |
|    select_ln69_fu_685_p3                                |     |        | select_ln69    | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U20                           |     |        | udiv_ln71      | udiv      | auto                     | 40      |
|    icmp_ln71_fu_970_p2                                  |     |        | icmp_ln71      | setne     | auto                     | 0       |
|    or_ln71_fu_976_p2                                    |     |        | or_ln71        | or        | auto                     | 0       |
|    t_1_fu_982_p3                                        |     |        | t_1            | select    | auto_sel                 | 0       |
|    add_ln73_fu_999_p2                                   |     |        | add_ln73       | add       | fabric                   | 0       |
|    add_ln73_1_fu_1006_p2                                |     |        | add_ln73_1     | add       | fabric                   | 0       |
|    xor_ln73_fu_1028_p2                                  |     |        | xor_ln73       | xor       | auto                     | 0       |
|    and_ln73_fu_1034_p2                                  |     |        | and_ln73       | and       | auto                     | 0       |
|    xor_ln73_1_fu_1040_p2                                |     |        | xor_ln73_1     | xor       | auto                     | 0       |
|    and_ln73_1_fu_1046_p2                                |     |        | and_ln73_1     | and       | auto                     | 0       |
|    xor_ln73_2_fu_1052_p2                                |     |        | xor_ln73_2     | xor       | auto                     | 0       |
|    select_ln69_1_fu_719_p3                              |     |        | select_ln69_1  | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U21                           |     |        | udiv_ln71_1    | udiv      | auto                     | 40      |
|    icmp_ln71_1_fu_1080_p2                               |     |        | icmp_ln71_1    | setne     | auto                     | 0       |
|    or_ln71_1_fu_1086_p2                                 |     |        | or_ln71_1      | or        | auto                     | 0       |
|    t_3_fu_1092_p3                                       |     |        | t_3            | select    | auto_sel                 | 0       |
|    add_ln73_2_fu_1109_p2                                |     |        | add_ln73_2     | add       | fabric                   | 0       |
|    add_ln73_3_fu_1116_p2                                |     |        | add_ln73_3     | add       | fabric                   | 0       |
|    xor_ln73_3_fu_1138_p2                                |     |        | xor_ln73_3     | xor       | auto                     | 0       |
|    and_ln73_2_fu_1144_p2                                |     |        | and_ln73_2     | and       | auto                     | 0       |
|    xor_ln73_4_fu_1150_p2                                |     |        | xor_ln73_4     | xor       | auto                     | 0       |
|    and_ln73_3_fu_1156_p2                                |     |        | and_ln73_3     | and       | auto                     | 0       |
|    xor_ln73_5_fu_1162_p2                                |     |        | xor_ln73_5     | xor       | auto                     | 0       |
|    select_ln69_2_fu_753_p3                              |     |        | select_ln69_2  | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U22                           |     |        | udiv_ln71_2    | udiv      | auto                     | 40      |
|    icmp_ln71_2_fu_1190_p2                               |     |        | icmp_ln71_2    | setne     | auto                     | 0       |
|    or_ln71_2_fu_1196_p2                                 |     |        | or_ln71_2      | or        | auto                     | 0       |
|    t_5_fu_1202_p3                                       |     |        | t_5            | select    | auto_sel                 | 0       |
|    add_ln73_4_fu_1219_p2                                |     |        | add_ln73_4     | add       | fabric                   | 0       |
|    add_ln73_5_fu_1226_p2                                |     |        | add_ln73_5     | add       | fabric                   | 0       |
|    xor_ln73_6_fu_1248_p2                                |     |        | xor_ln73_6     | xor       | auto                     | 0       |
|    and_ln73_4_fu_1254_p2                                |     |        | and_ln73_4     | and       | auto                     | 0       |
|    xor_ln73_7_fu_1260_p2                                |     |        | xor_ln73_7     | xor       | auto                     | 0       |
|    and_ln73_5_fu_1266_p2                                |     |        | and_ln73_5     | and       | auto                     | 0       |
|    xor_ln73_8_fu_1272_p2                                |     |        | xor_ln73_8     | xor       | auto                     | 0       |
|    select_ln69_3_fu_787_p3                              |     |        | select_ln69_3  | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U23                           |     |        | udiv_ln71_3    | udiv      | auto                     | 40      |
|    icmp_ln71_3_fu_1300_p2                               |     |        | icmp_ln71_3    | setne     | auto                     | 0       |
|    or_ln71_3_fu_1306_p2                                 |     |        | or_ln71_3      | or        | auto                     | 0       |
|    t_7_fu_1312_p3                                       |     |        | t_7            | select    | auto_sel                 | 0       |
|    add_ln73_6_fu_1329_p2                                |     |        | add_ln73_6     | add       | fabric                   | 0       |
|    add_ln73_7_fu_1336_p2                                |     |        | add_ln73_7     | add       | fabric                   | 0       |
|    xor_ln73_9_fu_1358_p2                                |     |        | xor_ln73_9     | xor       | auto                     | 0       |
|    and_ln73_6_fu_1364_p2                                |     |        | and_ln73_6     | and       | auto                     | 0       |
|    xor_ln73_10_fu_1370_p2                               |     |        | xor_ln73_10    | xor       | auto                     | 0       |
|    and_ln73_7_fu_1376_p2                                |     |        | and_ln73_7     | and       | auto                     | 0       |
|    xor_ln73_11_fu_1382_p2                               |     |        | xor_ln73_11    | xor       | auto                     | 0       |
|    select_ln69_4_fu_821_p3                              |     |        | select_ln69_4  | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U24                           |     |        | udiv_ln71_4    | udiv      | auto                     | 40      |
|    icmp_ln71_4_fu_1410_p2                               |     |        | icmp_ln71_4    | setne     | auto                     | 0       |
|    or_ln71_4_fu_1416_p2                                 |     |        | or_ln71_4      | or        | auto                     | 0       |
|    t_9_fu_1422_p3                                       |     |        | t_9            | select    | auto_sel                 | 0       |
|    add_ln73_8_fu_1438_p2                                |     |        | add_ln73_8     | add       | fabric                   | 0       |
|    add_ln73_9_fu_1444_p2                                |     |        | add_ln73_9     | add       | fabric                   | 0       |
|    xor_ln73_12_fu_1466_p2                               |     |        | xor_ln73_12    | xor       | auto                     | 0       |
|    and_ln73_8_fu_1472_p2                                |     |        | and_ln73_8     | and       | auto                     | 0       |
|    xor_ln73_13_fu_1478_p2                               |     |        | xor_ln73_13    | xor       | auto                     | 0       |
|    and_ln73_9_fu_1484_p2                                |     |        | and_ln73_9     | and       | auto                     | 0       |
|    xor_ln73_14_fu_1490_p2                               |     |        | xor_ln73_14    | xor       | auto                     | 0       |
|    select_ln69_5_fu_841_p3                              |     |        | select_ln69_5  | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U25                           |     |        | udiv_ln71_5    | udiv      | auto                     | 40      |
|    icmp_ln71_5_fu_1518_p2                               |     |        | icmp_ln71_5    | setne     | auto                     | 0       |
|    or_ln71_5_fu_1524_p2                                 |     |        | or_ln71_5      | or        | auto                     | 0       |
|    t_11_fu_1530_p3                                      |     |        | t_11           | select    | auto_sel                 | 0       |
|    add_ln73_10_fu_1546_p2                               |     |        | add_ln73_10    | add       | fabric                   | 0       |
|    add_ln73_11_fu_1552_p2                               |     |        | add_ln73_11    | add       | fabric                   | 0       |
|    xor_ln73_15_fu_1574_p2                               |     |        | xor_ln73_15    | xor       | auto                     | 0       |
|    and_ln73_10_fu_1580_p2                               |     |        | and_ln73_10    | and       | auto                     | 0       |
|    xor_ln73_16_fu_1586_p2                               |     |        | xor_ln73_16    | xor       | auto                     | 0       |
|    and_ln73_11_fu_1592_p2                               |     |        | and_ln73_11    | and       | auto                     | 0       |
|    xor_ln73_17_fu_1598_p2                               |     |        | xor_ln73_17    | xor       | auto                     | 0       |
|    select_ln69_6_fu_861_p3                              |     |        | select_ln69_6  | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U26                           |     |        | udiv_ln71_6    | udiv      | auto                     | 40      |
|    icmp_ln71_6_fu_1626_p2                               |     |        | icmp_ln71_6    | setne     | auto                     | 0       |
|    or_ln71_6_fu_1632_p2                                 |     |        | or_ln71_6      | or        | auto                     | 0       |
|    t_13_fu_1638_p3                                      |     |        | t_13           | select    | auto_sel                 | 0       |
|    add_ln73_12_fu_1654_p2                               |     |        | add_ln73_12    | add       | fabric                   | 0       |
|    add_ln73_13_fu_1660_p2                               |     |        | add_ln73_13    | add       | fabric                   | 0       |
|    xor_ln73_18_fu_1682_p2                               |     |        | xor_ln73_18    | xor       | auto                     | 0       |
|    and_ln73_12_fu_1688_p2                               |     |        | and_ln73_12    | and       | auto                     | 0       |
|    xor_ln73_19_fu_1694_p2                               |     |        | xor_ln73_19    | xor       | auto                     | 0       |
|    and_ln73_13_fu_1700_p2                               |     |        | and_ln73_13    | and       | auto                     | 0       |
|    xor_ln73_20_fu_1706_p2                               |     |        | xor_ln73_20    | xor       | auto                     | 0       |
|    select_ln69_7_fu_881_p3                              |     |        | select_ln69_7  | select    | auto_sel                 | 0       |
|    udiv_37ns_23ns_37_41_1_U27                           |     |        | udiv_ln71_7    | udiv      | auto                     | 40      |
|    icmp_ln71_7_fu_1734_p2                               |     |        | icmp_ln71_7    | setne     | auto                     | 0       |
|    or_ln71_7_fu_1740_p2                                 |     |        | or_ln71_7      | or        | auto                     | 0       |
|    t_15_fu_1746_p3                                      |     |        | t_15           | select    | auto_sel                 | 0       |
|    add_ln73_14_fu_1762_p2                               |     |        | add_ln73_14    | add       | fabric                   | 0       |
|    add_ln73_15_fu_1768_p2                               |     |        | add_ln73_15    | add       | fabric                   | 0       |
|    xor_ln73_21_fu_1790_p2                               |     |        | xor_ln73_21    | xor       | auto                     | 0       |
|    and_ln73_14_fu_1796_p2                               |     |        | and_ln73_14    | and       | auto                     | 0       |
|    xor_ln73_22_fu_1802_p2                               |     |        | xor_ln73_22    | xor       | auto                     | 0       |
|    and_ln73_15_fu_1808_p2                               |     |        | and_ln73_15    | and       | auto                     | 0       |
|    xor_ln73_23_fu_1814_p2                               |     |        | xor_ln73_23    | xor       | auto                     | 0       |
|    add_ln62_fu_628_p2                                   |     |        | add_ln62       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_80_7                  | 0   |        |                |           |                          |         |
|    sub_ln85_fu_371_p2                                   |     |        | sub_ln85       | sub       | fabric                   | 0       |
|    sub_ln85_1_fu_391_p2                                 |     |        | sub_ln85_1     | sub       | fabric                   | 0       |
|    select_ln85_fu_411_p3                                |     |        | select_ln85    | select    | auto_sel                 | 0       |
|    sub_ln85_2_fu_436_p2                                 |     |        | sub_ln85_2     | sub       | fabric                   | 0       |
|    sub_ln85_3_fu_456_p2                                 |     |        | sub_ln85_3     | sub       | fabric                   | 0       |
|    select_ln85_1_fu_476_p3                              |     |        | select_ln85_1  | select    | auto_sel                 | 0       |
|    sub_ln85_4_fu_501_p2                                 |     |        | sub_ln85_4     | sub       | fabric                   | 0       |
|    sub_ln85_5_fu_521_p2                                 |     |        | sub_ln85_5     | sub       | fabric                   | 0       |
|    select_ln85_2_fu_541_p3                              |     |        | select_ln85_2  | select    | auto_sel                 | 0       |
|    sub_ln85_6_fu_566_p2                                 |     |        | sub_ln85_6     | sub       | fabric                   | 0       |
|    sub_ln85_7_fu_586_p2                                 |     |        | sub_ln85_7     | sub       | fabric                   | 0       |
|    select_ln85_3_fu_606_p3                              |     |        | select_ln85_3  | select    | auto_sel                 | 0       |
|    sub_ln85_8_fu_631_p2                                 |     |        | sub_ln85_8     | sub       | fabric                   | 0       |
|    sub_ln85_9_fu_651_p2                                 |     |        | sub_ln85_9     | sub       | fabric                   | 0       |
|    select_ln85_4_fu_671_p3                              |     |        | select_ln85_4  | select    | auto_sel                 | 0       |
|    sub_ln85_10_fu_696_p2                                |     |        | sub_ln85_10    | sub       | fabric                   | 0       |
|    sub_ln85_11_fu_716_p2                                |     |        | sub_ln85_11    | sub       | fabric                   | 0       |
|    select_ln85_5_fu_736_p3                              |     |        | select_ln85_5  | select    | auto_sel                 | 0       |
|    sub_ln85_12_fu_761_p2                                |     |        | sub_ln85_12    | sub       | fabric                   | 0       |
|    sub_ln85_13_fu_781_p2                                |     |        | sub_ln85_13    | sub       | fabric                   | 0       |
|    select_ln85_6_fu_801_p3                              |     |        | select_ln85_6  | select    | auto_sel                 | 0       |
|    sub_ln85_14_fu_826_p2                                |     |        | sub_ln85_14    | sub       | fabric                   | 0       |
|    sub_ln85_15_fu_846_p2                                |     |        | sub_ln85_15    | sub       | fabric                   | 0       |
|    select_ln85_7_fu_866_p3                              |     |        | select_ln85_7  | select    | auto_sel                 | 0       |
|    add_ln80_fu_344_p2                                   |     |        | add_ln80       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10 | 1   |        |                |           |                          |         |
|    icmp_ln92_fu_460_p2                                  |     |        | icmp_ln92      | seteq     | auto                     | 0       |
|    add_ln92_1_fu_466_p2                                 |     |        | add_ln92_1     | add       | fabric                   | 0       |
|    add_ln92_fu_478_p2                                   |     |        | add_ln92       | add       | fabric                   | 0       |
|    icmp_ln95_fu_484_p2                                  |     |        | icmp_ln95      | seteq     | auto                     | 0       |
|    select_ln92_fu_490_p3                                |     |        | select_ln92    | select    | auto_sel                 | 0       |
|    select_ln92_1_fu_607_p3                              |     |        | select_ln92_1  | select    | auto_sel                 | 0       |
|    select_ln92_2_fu_614_p3                              |     |        | select_ln92_2  | select    | auto_sel                 | 0       |
|    select_ln92_3_fu_498_p3                              |     |        | select_ln92_3  | select    | auto_sel                 | 0       |
|    add_ln101_fu_548_p2                                  |     |        | add_ln101      | add       | fabric                   | 0       |
|    sparsemux_17_3_24_1_1_U70                            |     |        | t_cur          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_17_1_1_U71                            |     |        | s_cur          | sparsemux | compactencoding_dontcare | 0       |
|    t_cur_1_fu_699_p3                                    |     |        | t_cur_1        | select    | auto_sel                 | 0       |
|    s_cur_1_fu_706_p3                                    |     |        | s_cur_1        | select    | auto_sel                 | 0       |
|    icmp_ln105_fu_574_p2                                 |     |        | icmp_ln105     | seteq     | auto                     | 0       |
|    mul_24s_17s_41_5_1_U72                               | 1   | yes    | mul_ln108      | mul       | dsp                      | 0       |
|    add_ln108_fu_779_p2                                  |     |        | add_ln108      | add       | fabric                   | 0       |
|    xor_ln108_fu_793_p2                                  |     |        | xor_ln108      | xor       | auto                     | 0       |
|    and_ln108_fu_799_p2                                  |     |        | and_ln108      | and       | auto                     | 0       |
|    icmp_ln108_fu_823_p2                                 |     |        | icmp_ln108     | seteq     | auto                     | 0       |
|    icmp_ln108_1_fu_839_p2                               |     |        | icmp_ln108_1   | seteq     | auto                     | 0       |
|    icmp_ln108_2_fu_845_p2                               |     |        | icmp_ln108_2   | seteq     | auto                     | 0       |
|    select_ln108_fu_851_p3                               |     |        | select_ln108   | select    | auto_sel                 | 0       |
|    xor_ln108_1_fu_859_p2                                |     |        | xor_ln108_1    | xor       | auto                     | 0       |
|    and_ln108_1_fu_865_p2                                |     |        | and_ln108_1    | and       | auto                     | 0       |
|    select_ln108_1_fu_871_p3                             |     |        | select_ln108_1 | select    | auto_sel                 | 0       |
|    and_ln108_2_fu_879_p2                                |     |        | and_ln108_2    | and       | auto                     | 0       |
|    xor_ln108_2_fu_885_p2                                |     |        | xor_ln108_2    | xor       | auto                     | 0       |
|    or_ln108_fu_891_p2                                   |     |        | or_ln108       | or        | auto                     | 0       |
|    xor_ln108_3_fu_897_p2                                |     |        | xor_ln108_3    | xor       | auto                     | 0       |
|    and_ln108_3_fu_903_p2                                |     |        | and_ln108_3    | and       | auto                     | 0       |
|    and_ln108_4_fu_909_p2                                |     |        | and_ln108_4    | and       | auto                     | 0       |
|    or_ln108_2_fu_915_p2                                 |     |        | or_ln108_2     | or        | auto                     | 0       |
|    xor_ln108_4_fu_921_p2                                |     |        | xor_ln108_4    | xor       | auto                     | 0       |
|    and_ln108_5_fu_927_p2                                |     |        | and_ln108_5    | and       | auto                     | 0       |
|    select_ln108_2_fu_933_p3                             |     |        | select_ln108_2 | select    | auto_sel                 | 0       |
|    or_ln108_1_fu_941_p2                                 |     |        | or_ln108_1     | or        | auto                     | 0       |
|    select_ln108_3_fu_947_p3                             |     |        | select_ln108_3 | select    | auto_sel                 | 0       |
|    add_ln95_fu_580_p2                                   |     |        | add_ln95       | add       | fabric                   | 0       |
+---------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------------------------------+---------------+-----------+------+------+--------+------------------------------------------------------------+------+---------+------------------+
| Name                                                           | Usage         | Type      | BRAM | URAM | Pragma | Variable                                                   | Impl | Latency | Bitwidth, Depth, |
|                                                                |               |           |      |      |        |                                                            |      |         | Banks            |
+----------------------------------------------------------------+---------------+-----------+------+------+--------+------------------------------------------------------------+------+---------+------------------+
| + top_kernel                                                   |               |           | 59   | 0    |        |                                                            |      |         |                  |
|   control_s_axi_U                                              | interface     | s_axilite |      |      |        |                                                            |      |         |                  |
|   A_m_axi_U                                                    | interface     | m_axi     | 2    |      |        |                                                            |      |         |                  |
|   C_m_axi_U                                                    | interface     | m_axi     |      |      |        |                                                            |      |         |                  |
|   col_sum_U                                                    | ram_t2p array |           |      |      |        | col_sum                                                    | auto | 1       | 24, 8, 1         |
|   col_sum_1_U                                                  | ram_t2p array |           |      |      |        | col_sum_1                                                  | auto | 1       | 24, 8, 1         |
|   col_sum_2_U                                                  | ram_t2p array |           |      |      |        | col_sum_2                                                  | auto | 1       | 24, 8, 1         |
|   col_sum_3_U                                                  | ram_t2p array |           |      |      |        | col_sum_3                                                  | auto | 1       | 24, 8, 1         |
|   col_sum_4_U                                                  | ram_2p array  |           |      |      |        | col_sum_4                                                  | auto | 1       | 24, 8, 1         |
|   col_sum_5_U                                                  | ram_2p array  |           |      |      |        | col_sum_5                                                  | auto | 1       | 24, 8, 1         |
|   col_sum_6_U                                                  | ram_2p array  |           |      |      |        | col_sum_6                                                  | auto | 1       | 24, 8, 1         |
|   col_sum_7_U                                                  | ram_2p array  |           |      |      |        | col_sum_7                                                  | auto | 1       | 24, 8, 1         |
|   denom_row_U                                                  | ram_1p        |           | 1    |      | pragma | denom_row                                                  | bram | 1       | 24, 256, 1       |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U           | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A           | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U       | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2       | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U       | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3       | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U       | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4       | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U       | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5       | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U       | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6       | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U         | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp         | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U       | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1       | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U       | ram_t2p       |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7       | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | bram | 1       | 17, 8, 1         |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | bram | 1       | 17, 8, 1         |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | bram | 1       | 17, 8, 1         |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | bram | 1       | 17, 8, 1         |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | bram | 1       | 17, 8, 1         |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | bram | 1       | 17, 8, 1         |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | bram | 1       | 17, 8, 1         |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U   | ram_1p        |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem   | bram | 1       | 17, 8, 1         |
+----------------------------------------------------------------+---------------+-----------+------+------+--------+------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+-----------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Type            | Options                                                                                                                   | Location                                                                                                                                                                    | Inferred From       |
+-----------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| ARRAY_PARTITION | dim=1 type=cyclic factor=8 variable=_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9scale_mem | variable top_kernel(ap_fixed<24, 10, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [64], ap_fixed<24, 10, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [64])::scale_mem in top_kernel top.cpp:35 | pipeline top.cpp:81 |
+-----------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------+-------------------------------------+
| Type            | Options                                       | Location                            |
+-----------------+-----------------------------------------------+-------------------------------------+
| INTERFACE       | m_axi port=A_DRAM offset=slave bundle=A       | top.cpp:19 in top_kernel, A_DRAM    |
| INTERFACE       | m_axi port=C_DRAM offset=slave bundle=C       | top.cpp:20 in top_kernel, C_DRAM    |
| INTERFACE       | s_axilite port=return                         | top.cpp:21 in top_kernel, return    |
| BIND_STORAGE    | variable=A type=ram_t2p impl=bram             | top.cpp:27 in top_kernel, A         |
| BIND_STORAGE    | variable=tmp type=ram_t2p impl=bram           | top.cpp:28 in top_kernel, tmp       |
| BIND_STORAGE    | variable=denom_row type=ram_1p impl=bram      | top.cpp:29 in top_kernel, denom_row |
| ARRAY_PARTITION | variable=A cyclic factor=UF_NORM dim=2        | top.cpp:31 in top_kernel, A         |
| ARRAY_PARTITION | variable=tmp cyclic factor=UF_NORM dim=2      | top.cpp:32 in top_kernel, tmp       |
| ARRAY_PARTITION | variable=col_sum cyclic factor=UF_NORM dim=1  | top.cpp:36 in top_kernel, col_sum   |
| BIND_STORAGE    | variable=scale_mem type=ram_1p impl=bram      | top.cpp:37 in top_kernel, scale_mem |
| PIPELINE        | ii=1                                          | top.cpp:41 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:49 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:63 in top_kernel            |
| DEPENDENCE      | variable=col_sum inter false                  | top.cpp:64 in top_kernel, col_sum   |
| UNROLL          |                                               | top.cpp:66 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:81 in top_kernel            |
| UNROLL          |                                               | top.cpp:83 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:96 in top_kernel            |
| BIND_OP         | variable=prod op=mul impl=dsp latency=MUL_LAT | top.cpp:107 in top_kernel, prod     |
+-----------------+-----------------------------------------------+-------------------------------------+


