Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 29 18:16:41 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file wave_gen_top_timing_summary_routed.rpt -rpx wave_gen_top_timing_summary_routed.rpx
| Design       : wave_gen_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.299        0.000                      0                 1489        0.023        0.000                      0                 1469        2.000        0.000                       0                   605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin              {0.000 4.000}        8.000           125.000         
  clk_out1_clk_core  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_core  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_core  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_clk_core        4.763        0.000                      0                  822        0.060        0.000                      0                  822        9.500        0.000                       0                   341  
  clk_out2_clk_core        6.160        0.000                      0                  486        0.023        0.000                      0                  486        9.500        0.000                       0                   260  
  clkfbout_clk_core                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_pin                  0.299        0.000                      0                   11        0.698        0.000                      0                   11  
clk_out2_clk_core  clk_out1_clk_core       18.677        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core       16.337        0.000                      0                   58        0.080        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core       17.443        0.000                      0                   79        0.398        0.000                      0                   79  
**async_default**  clk_out2_clk_core  clk_out2_clk_core       17.104        0.000                      0                   66        0.401        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.538ns (23.301%)  route 11.646ns (76.698%))
  Logic Levels:           14  (LUT2=3 LUT4=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 18.673 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 r  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 r  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           0.882    10.509    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.332    10.841 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9/O
                         net (fo=2, routed)           0.856    11.696    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4/O
                         net (fo=2, routed)           0.553    12.373    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I1_O)        0.118    12.491 f  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3/O
                         net (fo=6, routed)           0.883    13.374    U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.352    13.726 r  U0_wave_gen/cmd_parse_i0/bcd_out[5]_i_2/O
                         net (fo=1, routed)           0.420    14.147    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[2]_1
    SLICE_X12Y36         LUT5 (Prop_lut5_I1_O)        0.348    14.495 r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[5]_i_1/O
                         net (fo=1, routed)           0.000    14.495    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[5]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.505    18.673    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y36         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/C
                         clock pessimism              0.588    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)        0.077    19.258    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.258    
                         arrival time                         -14.495    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 3.092ns (20.774%)  route 11.792ns (79.226%))
  Logic Levels:           14  (LUT2=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.120    10.747    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.079 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.666    11.745    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.869 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.550    12.419    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.543 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           0.952    13.495    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I2_O)        0.124    13.619 r  U0_wave_gen/cmd_parse_i0/bcd_out[6]_i_3/O
                         net (fo=1, routed)           0.452    14.071    U0_wave_gen/cmd_parse_i0/bcd_out[6]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.195 r  U0_wave_gen/cmd_parse_i0/bcd_out[6]_i_1/O
                         net (fo=1, routed)           0.000    14.195    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]_1
    SLICE_X12Y37         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.506    18.674    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y37         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.080    19.182    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)        0.077    19.259    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.259    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.398ns  (logic 2.968ns (20.615%)  route 11.430ns (79.385%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 18.673 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.120    10.747    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.079 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.666    11.745    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.869 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.550    12.419    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.543 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           0.478    13.021    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.145 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_1/O
                         net (fo=3, routed)           0.564    13.709    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[2]_0
    SLICE_X12Y35         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.505    18.673    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y35         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]/C
                         clock pessimism              0.588    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.045    19.136    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.358ns  (logic 2.968ns (20.672%)  route 11.390ns (79.328%))
  Logic Levels:           13  (LUT2=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.120    10.747    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.079 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.666    11.745    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.869 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.550    12.419    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.543 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           1.002    13.545    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.669 r  U0_wave_gen/cmd_parse_i0/bcd_out[3]_i_1/O
                         net (fo=1, routed)           0.000    13.669    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]_0
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.507    18.675    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/C
                         clock pessimism              0.588    19.263    
                         clock uncertainty           -0.080    19.183    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.081    19.264    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.264    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 3.164ns (22.166%)  route 11.110ns (77.834%))
  Logic Levels:           13  (LUT2=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 r  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 r  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           0.882    10.509    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.332    10.841 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9/O
                         net (fo=2, routed)           0.856    11.696    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4/O
                         net (fo=2, routed)           0.553    12.373    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I1_O)        0.118    12.491 r  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3/O
                         net (fo=6, routed)           0.768    13.259    U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.326    13.585 r  U0_wave_gen/cmd_parse_i0/bcd_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.585    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]_1
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.507    18.675    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]/C
                         clock pessimism              0.588    19.263    
                         clock uncertainty           -0.080    19.183    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.077    19.260    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.260    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.249ns  (logic 2.968ns (20.830%)  route 11.281ns (79.170%))
  Logic Levels:           13  (LUT2=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.120    10.747    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.079 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.666    11.745    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.869 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.550    12.419    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.543 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           0.893    13.436    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.560 r  U0_wave_gen/cmd_parse_i0/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.560    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]_2
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.507    18.675    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/C
                         clock pessimism              0.588    19.263    
                         clock uncertainty           -0.080    19.183    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.079    19.262    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         19.262    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.240ns  (logic 2.968ns (20.843%)  route 11.272ns (79.157%))
  Logic Levels:           13  (LUT2=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.120    10.747    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.079 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.666    11.745    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.869 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.550    12.419    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.543 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           0.884    13.427    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.551 r  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.551    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.507    18.675    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/C
                         clock pessimism              0.588    19.263    
                         clock uncertainty           -0.080    19.183    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.079    19.262    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.262    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 2.844ns (21.040%)  route 10.673ns (78.960%))
  Logic Levels:           12  (LUT2=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 r  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 r  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.379     9.475    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.627 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           0.882    10.509    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.332    10.841 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9/O
                         net (fo=2, routed)           0.856    11.696    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4/O
                         net (fo=2, routed)           0.553    12.373    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I3_O)        0.124    12.497 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_1/O
                         net (fo=1, routed)           0.331    12.828    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[2]
    SLICE_X13Y37         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.506    18.674    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X13Y37         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.080    19.182    
    SLICE_X13Y37         FDRE (Setup_fdre_C_D)       -0.061    19.121    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                         -12.828    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        12.904ns  (logic 2.846ns (22.055%)  route 10.058ns (77.945%))
  Logic Levels:           12  (LUT2=2 LUT3=2 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           1.050     3.844    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I4_O)        0.332     4.176 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_14/O
                         net (fo=27, routed)          0.899     5.075    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_14_n_0
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.152     5.227 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_5/O
                         net (fo=1, routed)           0.992     6.220    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_5_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.332     6.552 r  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_2/O
                         net (fo=13, routed)          0.868     7.420    U0_wave_gen/cmd_parse_i0/bcd_out_reg[15]
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.544 r  U0_wave_gen/cmd_parse_i0/bcd_out[10]_i_5/O
                         net (fo=1, routed)           0.689     8.233    U0_wave_gen/cmd_parse_i0/bcd_out[10]_i_5_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.357 f  U0_wave_gen/cmd_parse_i0/bcd_out[10]_i_3/O
                         net (fo=25, routed)          1.489     9.846    U0_wave_gen/cmd_parse_i0/bcd_out[10]_i_3_n_0
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.152     9.998 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_16/O
                         net (fo=4, routed)           0.686    10.684    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_16_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.326    11.010 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_10/O
                         net (fo=7, routed)           0.554    11.565    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_10_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.689 f  U0_wave_gen/cmd_parse_i0/bcd_out[9]_i_2/O
                         net (fo=1, routed)           0.403    12.092    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[3]_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[9]_i_1/O
                         net (fo=1, routed)           0.000    12.216    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[9]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.508    18.676    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X13Y39         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]/C
                         clock pessimism              0.588    19.264    
                         clock uncertainty           -0.080    19.184    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)        0.029    19.213    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.213    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        11.915ns  (logic 2.582ns (21.670%)  route 9.333ns (78.330%))
  Logic Levels:           10  (LUT2=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.670    -0.689    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[14]/Q
                         net (fo=12, routed)          0.982     0.749    U0_wave_gen/cmd_parse_i0/Q[7]
    SLICE_X18Y36         LUT5 (Prop_lut5_I3_O)        0.154     0.903 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10/O
                         net (fo=1, routed)           0.674     1.577    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_10_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.327     1.904 f  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5/O
                         net (fo=18, routed)          0.771     2.675    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_5_n_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.119     2.794 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=5, routed)           0.899     3.693    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.332     4.025 f  U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4/O
                         net (fo=11, routed)          1.181     5.205    U0_wave_gen/cmd_parse_i0/bcd_out[15]_i_4_n_0
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.355 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7/O
                         net (fo=5, routed)           0.607     5.962    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_7_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I2_O)        0.326     6.288 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2/O
                         net (fo=19, routed)          0.911     7.200    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.324 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44/O
                         net (fo=1, routed)           0.648     7.972    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_44_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.096 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19/O
                         net (fo=13, routed)          1.088     9.184    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_19_n_0
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.152     9.336 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_5/O
                         net (fo=9, routed)           0.864    10.200    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_5_n_0
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.318    10.518 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_1/O
                         net (fo=10, routed)          0.709    11.227    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[7]
    SLICE_X13Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.507    18.675    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X13Y38         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/C
                         clock pessimism              0.588    19.263    
                         clock uncertainty           -0.080    19.183    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)       -0.271    18.912    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  7.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.841%)  route 0.250ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.563    -0.498    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X13Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[9]/Q
                         net (fo=1, routed)           0.250    -0.120    U0_wave_gen/samp_ram_i0/cmd_samp_ram_din_reg[15][9]
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.871    -0.692    U0_wave_gen/samp_ram_i0/CLK
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.269    -0.422    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243    -0.179    U0_wave_gen/samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.821%)  route 0.250ns (66.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.563    -0.498    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X13Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[2]/Q
                         net (fo=1, routed)           0.250    -0.119    U0_wave_gen/samp_ram_i0/cmd_samp_ram_din_reg[15][2]
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.871    -0.692    U0_wave_gen/samp_ram_i0/CLK
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.269    -0.422    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.242    -0.180    U0_wave_gen/samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.644%)  route 0.266ns (65.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X19Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  U0_wave_gen/cmd_parse_i0/speed_reg[14]/Q
                         net (fo=3, routed)           0.266    -0.093    U0_wave_gen/clkx_spd_i0/speed_reg[15][14]
    SLICE_X25Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X25Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/C
                         clock pessimism              0.498    -0.242    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.070    -0.172    U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.081%)  route 0.251ns (62.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.563    -0.498    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X12Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[7]/Q
                         net (fo=1, routed)           0.251    -0.099    U0_wave_gen/samp_ram_i0/cmd_samp_ram_din_reg[15][7]
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.871    -0.692    U0_wave_gen/samp_ram_i0/CLK
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.269    -0.422    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.179    U0_wave_gen/samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.280%)  route 0.260ns (63.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.563    -0.498    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X12Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din_reg[6]/Q
                         net (fo=1, routed)           0.260    -0.090    U0_wave_gen/samp_ram_i0/cmd_samp_ram_din_reg[15][6]
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.871    -0.692    U0_wave_gen/samp_ram_i0/CLK
    RAMB18_X0Y13         RAMB18E1                                     r  U0_wave_gen/samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.269    -0.422    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.242    -0.180    U0_wave_gen/samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.500%)  route 0.243ns (65.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.557    -0.504    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y30         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[8]/Q
                         net (fo=3, routed)           0.243    -0.133    U0_wave_gen/clkx_nsamp_i0/nsamp_reg[10][8]
    SLICE_X22Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.821    -0.742    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X22Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/C
                         clock pessimism              0.498    -0.244    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.013    -0.231    U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.996%)  route 0.260ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.557    -0.504    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y30         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[7]/Q
                         net (fo=3, routed)           0.260    -0.116    U0_wave_gen/clkx_nsamp_i0/nsamp_reg[10][7]
    SLICE_X22Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.821    -0.742    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X22Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[7]/C
                         clock pessimism              0.498    -0.244    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.017    -0.227    U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[7]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.272%)  route 0.300ns (61.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X13Y31         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  U0_wave_gen/cmd_parse_i0/send_char_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.305    U0_wave_gen/cmd_parse_i0/send_char[2]
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  U0_wave_gen/cmd_parse_i0/char_fifo_i_i_6/O
                         net (fo=1, routed)           0.246    -0.014    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y12         RAMB18E1                                     r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.871    -0.692    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y12         RAMB18E1                                     r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.422    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.126    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.555    -0.506    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.309    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.820    -0.743    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.237    -0.506    
    SLICE_X7Y25          FDCE (Hold_fdce_C_D)         0.076    -0.430    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.556    -0.505    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.308    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X9Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.237    -0.505    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.075    -0.430    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y13     U0_wave_gen/samp_ram_i0/mem_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y30     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y30     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y30     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y31     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y31     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y28     U0_wave_gen/clkx_nsamp_i0/bus_new_stretch_src_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y30     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y30     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y30     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y31     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y31     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y28     U0_wave_gen/clkx_nsamp_i0/bus_new_stretch_src_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/old_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core fall@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.580ns (19.752%)  route 2.356ns (80.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.656    -0.703    U0_wave_gen/dac_spi_i0/clk_out2
    SLICE_X26Y25         FDRE                                         r  U0_wave_gen/dac_spi_i0/old_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  U0_wave_gen/dac_spi_i0/old_active_reg/Q
                         net (fo=2, routed)           1.511     1.264    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/old_active
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.388 r  U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.846     2.234    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1_n_0
    OLOGIC_X0Y18         ODDR                                         r  U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core fall edge)
                                                     10.000    10.000 f  
    L16                                               0.000    10.000 f  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.478 f  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 f  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.552     8.720    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    OLOGIC_X0Y18         ODDR                                         f  U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                         clock pessimism              0.588     9.308    
                         clock uncertainty           -0.080     9.228    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.834     8.394    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             13.235ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.609ns (26.356%)  route 4.496ns (73.644%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.793     5.409    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                 13.235    

Slack (MET) :             13.235ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.609ns (26.356%)  route 4.496ns (73.644%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.793     5.409    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                 13.235    

Slack (MET) :             13.235ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.609ns (26.356%)  route 4.496ns (73.644%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.793     5.409    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                 13.235    

Slack (MET) :             13.235ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.609ns (26.356%)  route 4.496ns (73.644%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.793     5.409    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                 13.235    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.609ns (26.978%)  route 4.355ns (73.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.652     5.268    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.772    18.663    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.473    19.137    
                         clock uncertainty           -0.080    19.057    
    SLICE_X21Y33         FDRE (Setup_fdre_C_CE)      -0.413    18.644    U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.609ns (26.978%)  route 4.355ns (73.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.652     5.268    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.772    18.663    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.473    19.137    
                         clock uncertainty           -0.080    19.057    
    SLICE_X21Y33         FDRE (Setup_fdre_C_CE)      -0.413    18.644    U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.609ns (26.978%)  route 4.355ns (73.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.652     5.268    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.772    18.663    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.473    19.137    
                         clock uncertainty           -0.080    19.057    
    SLICE_X21Y33         FDRE (Setup_fdre_C_CE)      -0.413    18.644    U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.609ns (26.978%)  route 4.355ns (73.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.652     5.268    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.772    18.663    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism              0.473    19.137    
                         clock uncertainty           -0.080    19.057    
    SLICE_X21Y33         FDRE (Setup_fdre_C_CE)      -0.413    18.644    U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.525ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.609ns (27.678%)  route 4.204ns (72.322%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.978     0.739    U0_wave_gen/clkx_nsamp_i0/bus_dst[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.863 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.976     1.838    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.152     1.990 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.815     2.805    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I2_O)        0.326     3.131 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     3.131    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.934     4.466    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.150     4.616 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.501     5.118    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.771    18.662    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/C
                         clock pessimism              0.473    19.136    
                         clock uncertainty           -0.080    19.056    
    SLICE_X21Y32         FDRE (Setup_fdre_C_CE)      -0.413    18.643    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 13.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.251ns (63.623%)  route 0.144ns (36.377%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.216    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][13]
    SLICE_X21Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.171 r  U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.171    U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_4_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.106 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.106    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1_n_6
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.491    -0.737    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.105    -0.129    U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.256ns (64.436%)  route 0.141ns (35.564%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/Q
                         net (fo=1, routed)           0.141    -0.219    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][4]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.174 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.174    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.104 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.104    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_7
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.739    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105    -0.131    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.292ns (67.391%)  route 0.141ns (32.609%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/Q
                         net (fo=1, routed)           0.141    -0.219    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][4]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.174 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.174    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.068 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.068    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_6
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.739    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105    -0.131    U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.296ns (65.455%)  route 0.156ns (34.545%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.375 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/Q
                         net (fo=1, routed)           0.156    -0.219    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][8]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.098    -0.121 r  U0_wave_gen/samp_gen_i0/speed_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.121    U0_wave_gen/samp_gen_i0/speed_cnt[8]_i_5_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.051 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.051    U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]_i_1_n_7
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.738    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.503    -0.235    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105    -0.130    U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.256ns (56.348%)  route 0.198ns (43.652%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.559    -0.502    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X17Y32         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[0]/Q
                         net (fo=1, routed)           0.198    -0.163    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][0]
    SLICE_X21Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  U0_wave_gen/samp_gen_i0/speed_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.118    U0_wave_gen/samp_gen_i0/speed_cnt[0]_i_6_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.048 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.048    U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]_i_2_n_7
    SLICE_X21Y31         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.488    -0.740    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y31         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.105    -0.132    U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.292ns (62.945%)  route 0.172ns (37.055%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.375 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.203    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][9]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.099    -0.104 r  U0_wave_gen/samp_gen_i0/speed_cnt[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.104    U0_wave_gen/samp_gen_i0/speed_cnt[8]_i_4_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.039 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.039    U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]_i_1_n_6
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.738    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism              0.503    -0.235    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105    -0.130    U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.289ns (61.342%)  route 0.182ns (38.658%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.375 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=1, routed)           0.182    -0.193    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][7]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.098    -0.095 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.095    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.032 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.032    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_4
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.739    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105    -0.131    U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.381%)  route 0.208ns (59.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.208    -0.152    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out[0]
    RAMB18_X0Y12         RAMB18E1                                     r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.869    -0.694    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y12         RAMB18E1                                     r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.443    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    -0.254    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.332ns (70.146%)  route 0.141ns (29.854%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/Q
                         net (fo=1, routed)           0.141    -0.219    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][4]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.174 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.174    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.028 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.028    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_5
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.739    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105    -0.131    U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.252ns (52.692%)  route 0.226ns (47.308%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/Q
                         net (fo=1, routed)           0.226    -0.136    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][14]
    SLICE_X21Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.091 r  U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.091    U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.025 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.025    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1_n_5
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.491    -0.737    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.105    -0.129    U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y13     U0_wave_gen/samp_ram_i0/mem_array_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFHCE/I            n/a            2.155         20.000      17.845     BUFHCE_X0Y0      U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y47     U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y20     U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y19     U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
Min Period        n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y18     U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y17     U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y54     U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y30     U0_wave_gen/samp_gen_i0/read_done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y28      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y28      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y29      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y28      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y29      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y28      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y28      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y28      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y28      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y26      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y32      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y32      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y30      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y30      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y30      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y30      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y30      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y31      U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.093ns  (logic 4.092ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 19.422 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.780    19.422    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y48         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.472    19.894 r  U0_wave_gen/samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.001    19.895    U0_wave_gen/led_o[6]
    T11                  OBUF (Prop_obuf_I_O)         3.620    23.515 r  U0_wave_gen/OBUF_led_i6/O
                         net (fo=0)                   0.000    23.515    led_pins[6]
    T11                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.515    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.085ns  (logic 4.084ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 19.422 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.780    19.422    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y47         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.472    19.894 r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.001    19.895    U0_wave_gen/led_o[7]
    T10                  OBUF (Prop_obuf_I_O)         3.612    23.507 r  U0_wave_gen/OBUF_led_i7/O
                         net (fo=0)                   0.000    23.507    led_pins[7]
    T10                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.507    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.097ns  (logic 4.096ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.765    19.407    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y30         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/led_o[4]
    V15                  OBUF (Prop_obuf_I_O)         3.624    23.504 r  U0_wave_gen/OBUF_led_i4/O
                         net (fo=0)                   0.000    23.504    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.504    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.090ns  (logic 4.089ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.765    19.407    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y29         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/led_o[5]
    W15                  OBUF (Prop_obuf_I_O)         3.617    23.497 r  U0_wave_gen/OBUF_led_i5/O
                         net (fo=0)                   0.000    23.497    led_pins[5]
    W15                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.497    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 19.411 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.769    19.411    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y17         FDRE                                         r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.472    19.883 r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.001    19.884    U0_wave_gen/spi_mosi_o
    W20                  OBUF (Prop_obuf_I_O)         3.547    23.430 r  U0_wave_gen/OBUF_spi_mosi/O
                         net (fo=0)                   0.000    23.430    spi_mosi_pin
    W20                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.430    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.765    19.407    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y20         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/dac_clr_n_o
    T20                  OBUF (Prop_obuf_I_O)         3.537    23.417 r  U0_wave_gen/OBUF_dac_clr_n/O
                         net (fo=0)                   0.000    23.417    dac_clr_n_pin
    T20                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.417    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.012ns  (logic 4.011ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 19.404 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.762    19.404    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y53         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.472    19.876 r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001    19.877    U0_wave_gen/led_o[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    23.416 r  U0_wave_gen/OBUF_led_i1/O
                         net (fo=0)                   0.000    23.416    led_pins[1]
    M15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.416    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.006ns  (logic 4.005ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.765    19.407    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y19         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/dac_cs_n_o
    U20                  OBUF (Prop_obuf_I_O)         3.533    23.413 r  U0_wave_gen/OBUF_dac_cs_n/O
                         net (fo=0)                   0.000    23.413    dac_cs_n_pin
    U20                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.413    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.004ns  (logic 4.003ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 19.404 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.762    19.404    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y54         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         FDRE (Prop_fdre_C_Q)         0.472    19.876 r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001    19.877    U0_wave_gen/led_o[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    23.408 r  U0_wave_gen/OBUF_led_i0/O
                         net (fo=0)                   0.000    23.408    led_pins[0]
    M14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.408    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 3.982ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 19.402 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.760    19.402    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y93         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    19.874 r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001    19.875    U0_wave_gen/led_o[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    23.385 r  U0_wave_gen/OBUF_led_i3/O
                         net (fo=0)                   0.000    23.385    led_pins[3]
    D18                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.385    
  -------------------------------------------------------------------
                         slack                                  0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 1.364ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.580    -0.481    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y99         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y99         FDRE (Prop_fdre_C_Q)         0.177    -0.304 r  U0_wave_gen/samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.001    -0.303    U0_wave_gen/led_o[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     0.884 r  U0_wave_gen/OBUF_led_i2/O
                         net (fo=0)                   0.000     0.884    led_pins[2]
    G14                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 1.388ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.578    -0.483    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y93         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/led_o[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     0.906 r  U0_wave_gen/OBUF_led_i3/O
                         net (fo=0)                   0.000     0.906    led_pins[3]
    D18                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 1.409ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.579    -0.482    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y54         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         FDRE (Prop_fdre_C_Q)         0.177    -0.305 r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.304    U0_wave_gen/led_o[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     0.928 r  U0_wave_gen/OBUF_led_i0/O
                         net (fo=0)                   0.000     0.928    led_pins[0]
    M14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 1.411ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.578    -0.483    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y19         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/dac_cs_n_o
    U20                  OBUF (Prop_obuf_I_O)         1.234     0.929 r  U0_wave_gen/OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     0.929    dac_cs_n_pin
    U20                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 1.415ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.578    -0.483    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y20         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/dac_clr_n_o
    T20                  OBUF (Prop_obuf_I_O)         1.238     0.933 r  U0_wave_gen/OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     0.933    dac_clr_n_pin
    T20                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 1.417ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.579    -0.482    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y53         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.177    -0.305 r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.304    U0_wave_gen/led_o[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     0.936 r  U0_wave_gen/OBUF_led_i1/O
                         net (fo=0)                   0.000     0.936    led_pins[1]
    M15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 1.424ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.580    -0.481    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y17         FDRE                                         r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.177    -0.304 r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.001    -0.303    U0_wave_gen/spi_mosi_o
    W20                  OBUF (Prop_obuf_I_O)         1.247     0.944 r  U0_wave_gen/OBUF_spi_mosi/O
                         net (fo=0)                   0.000     0.944    spi_mosi_pin
    W20                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 1.494ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.578    -0.483    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y29         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/led_o[5]
    W15                  OBUF (Prop_obuf_I_O)         1.317     1.013 r  U0_wave_gen/OBUF_led_i5/O
                         net (fo=0)                   0.000     1.013    led_pins[5]
    W15                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.489ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.586    -0.475    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y47         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.177    -0.298 r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.001    -0.297    U0_wave_gen/led_o[7]
    T10                  OBUF (Prop_obuf_I_O)         1.312     1.015 r  U0_wave_gen/OBUF_led_i7/O
                         net (fo=0)                   0.000     1.015    led_pins[7]
    T10                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 1.501ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.578    -0.483    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y30         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/led_o[4]
    V15                  OBUF (Prop_obuf_I_O)         1.324     1.019 r  U0_wave_gen/OBUF_led_i4/O
                         net (fo=0)                   0.000     1.019    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.833    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       18.677ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.677ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.099ns  (logic 0.478ns (43.481%)  route 0.621ns (56.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.621     1.099    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X6Y24          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y24          FDCE (Setup_fdce_C_D)       -0.224    19.776    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 18.677    

Slack (MET) :             18.740ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.393%)  route 0.645ns (60.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.645     1.064    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y25          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y25          FDCE (Setup_fdce_C_D)       -0.196    19.804    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.804    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 18.740    

Slack (MET) :             18.758ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.077%)  route 0.601ns (58.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.601     1.020    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y27          FDCE (Setup_fdce_C_D)       -0.222    19.778    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 18.758    

Slack (MET) :             18.817ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.796%)  route 0.496ns (54.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.496     0.915    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)       -0.268    19.732    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 18.817    

Slack (MET) :             18.836ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.772%)  route 0.477ns (53.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.477     0.896    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X7Y24          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)       -0.268    19.732    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 18.836    

Slack (MET) :             18.858ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.536%)  route 0.591ns (56.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.591     1.047    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)       -0.095    19.905    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 18.858    

Slack (MET) :             18.866ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.891%)  route 0.583ns (56.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.583     1.039    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X9Y28          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y28          FDCE (Setup_fdce_C_D)       -0.095    19.905    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 18.866    

Slack (MET) :             18.893ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.874%)  route 0.608ns (57.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.608     1.064    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y27          FDCE (Setup_fdce_C_D)       -0.043    19.957    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 18.893    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.632%)  route 0.463ns (50.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.463     0.919    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)       -0.093    19.907    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             19.006ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.899ns  (logic 0.456ns (50.729%)  route 0.443ns (49.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27                                       0.000     0.000 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.443     0.899    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X9Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)       -0.095    19.905    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 19.006    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       16.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.337ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.111%)  route 2.623ns (81.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.665    -0.694    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y30         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[2]/Q
                         net (fo=3, routed)           2.623     2.385    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10][2]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.124     2.509 r  U0_wave_gen/cmd_parse_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.000     2.509    U0_wave_gen/clkx_nsamp_i0/D[2]
    SLICE_X20Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X20Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]/C
                         clock pessimism              0.303    18.965    
                         clock uncertainty           -0.200    18.765    
    SLICE_X20Y32         FDRE (Setup_fdre_C_D)        0.081    18.846    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                         18.846    
                         arrival time                          -2.509    
  -------------------------------------------------------------------
                         slack                                 16.337    

Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.606ns (22.015%)  route 2.147ns (77.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.664    -0.695    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X25Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.239 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/Q
                         net (fo=1, routed)           0.960     0.722    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[14]
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.150     0.872 r  U0_wave_gen/cmd_parse_i0/bus_dst[14]_i_1/O
                         net (fo=1, routed)           1.186     2.058    U0_wave_gen/clkx_spd_i0/D[14]
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.492    18.660    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/C
                         clock pessimism              0.303    18.963    
                         clock uncertainty           -0.200    18.763    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.262    18.501    U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 16.443    

Slack (MET) :             16.493ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.608ns (22.408%)  route 2.105ns (77.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.666    -0.693    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X17Y31         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.237 r  U0_wave_gen/cmd_parse_i0/speed_reg[11]/Q
                         net (fo=3, routed)           1.418     1.181    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[11]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.152     1.333 r  U0_wave_gen/cmd_parse_i0/bus_dst[11]_i_1/O
                         net (fo=1, routed)           0.687     2.021    U0_wave_gen/clkx_spd_i0/D[11]
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.492    18.660    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]/C
                         clock pessimism              0.303    18.963    
                         clock uncertainty           -0.200    18.763    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.249    18.514    U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                         18.514    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 16.493    

Slack (MET) :             16.512ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.606ns (22.771%)  route 2.055ns (77.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X17Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 r  U0_wave_gen/cmd_parse_i0/speed_reg[13]/Q
                         net (fo=3, routed)           1.064     0.830    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[13]
    SLICE_X19Y35         LUT3 (Prop_lut3_I0_O)        0.150     0.980 r  U0_wave_gen/cmd_parse_i0/bus_dst[13]_i_1/O
                         net (fo=1, routed)           0.991     1.972    U0_wave_gen/clkx_spd_i0/D[13]
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.496    18.664    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[13]/C
                         clock pessimism              0.303    18.967    
                         clock uncertainty           -0.200    18.767    
    SLICE_X19Y33         FDRE (Setup_fdre_C_D)       -0.283    18.484    U0_wave_gen/clkx_spd_i0/bus_dst_reg[13]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                 16.512    

Slack (MET) :             16.528ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.642ns (21.745%)  route 2.310ns (78.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.666    -0.693    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X16Y31         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.175 r  U0_wave_gen/cmd_parse_i0/prescale_reg[11]/Q
                         net (fo=3, routed)           2.310     2.136    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[11]
    SLICE_X25Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.260 r  U0_wave_gen/cmd_parse_i0/bus_dst[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.260    U0_wave_gen/clkx_pre_i0/D[11]
    SLICE_X25Y31         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.488    18.656    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X25Y31         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]/C
                         clock pessimism              0.303    18.959    
                         clock uncertainty           -0.200    18.759    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.029    18.788    U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                         18.788    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                 16.528    

Slack (MET) :             16.661ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.573ns (23.167%)  route 1.900ns (76.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 r  U0_wave_gen/cmd_parse_i0/prescale_reg[10]/Q
                         net (fo=3, routed)           1.035     0.801    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[10]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.117     0.918 r  U0_wave_gen/cmd_parse_i0/bus_dst[10]_i_1__1/O
                         net (fo=1, routed)           0.865     1.784    U0_wave_gen/clkx_pre_i0/D[10]
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.491    18.659    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[10]/C
                         clock pessimism              0.303    18.962    
                         clock uncertainty           -0.200    18.762    
    SLICE_X22Y33         FDRE (Setup_fdre_C_D)       -0.317    18.445    U0_wave_gen/clkx_pre_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                 16.661    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.269%)  route 2.282ns (79.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.665    -0.694    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y30         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[10]/Q
                         net (fo=3, routed)           2.282     2.044    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10][10]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.124     2.168 r  U0_wave_gen/cmd_parse_i0/bus_dst[10]_i_2/O
                         net (fo=1, routed)           0.000     2.168    U0_wave_gen/clkx_nsamp_i0/D[10]
    SLICE_X20Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X20Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[10]/C
                         clock pessimism              0.303    18.965    
                         clock uncertainty           -0.200    18.765    
    SLICE_X20Y32         FDRE (Setup_fdre_C_D)        0.077    18.842    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                         18.842    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.706ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.580ns (20.839%)  route 2.203ns (79.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.664    -0.695    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X19Y29         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.239 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[1]/Q
                         net (fo=3, routed)           2.203     1.964    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10][1]
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.088 r  U0_wave_gen/cmd_parse_i0/bus_dst[1]_i_1/O
                         net (fo=1, routed)           0.000     2.088    U0_wave_gen/clkx_nsamp_i0/D[1]
    SLICE_X18Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.493    18.661    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X18Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                         clock pessimism              0.303    18.964    
                         clock uncertainty           -0.200    18.764    
    SLICE_X18Y31         FDRE (Setup_fdre_C_D)        0.031    18.795    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 16.706    

Slack (MET) :             16.710ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.805ns (32.485%)  route 1.673ns (67.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.666    -0.693    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X16Y31         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.478    -0.215 r  U0_wave_gen/cmd_parse_i0/prescale_reg[3]/Q
                         net (fo=3, routed)           0.997     0.782    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[3]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.327     1.109 r  U0_wave_gen/cmd_parse_i0/bus_dst[3]_i_1__1/O
                         net (fo=1, routed)           0.677     1.785    U0_wave_gen/clkx_pre_i0/D[3]
    SLICE_X22Y29         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.487    18.655    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X22Y29         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]/C
                         clock pessimism              0.303    18.958    
                         clock uncertainty           -0.200    18.758    
    SLICE_X22Y29         FDRE (Setup_fdre_C_D)       -0.262    18.496    U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                         18.496    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 16.710    

Slack (MET) :             16.735ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.091%)  route 2.170ns (78.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X17Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 r  U0_wave_gen/cmd_parse_i0/speed_reg[4]/Q
                         net (fo=3, routed)           2.170     1.936    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[4]
    SLICE_X19Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.060 r  U0_wave_gen/cmd_parse_i0/bus_dst[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.060    U0_wave_gen/clkx_spd_i0/D[4]
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.496    18.664    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
                         clock pessimism              0.303    18.967    
                         clock uncertainty           -0.200    18.767    
    SLICE_X19Y33         FDRE (Setup_fdre_C_D)        0.029    18.796    U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                          -2.060    
  -------------------------------------------------------------------
                         slack                                 16.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.813%)  route 0.418ns (69.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.554    -0.507    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X25Y30         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[5]/Q
                         net (fo=1, routed)           0.265    -0.101    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_4[5]
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.045    -0.056 r  U0_wave_gen/cmd_parse_i0/bus_dst[5]_i_1__1/O
                         net (fo=1, routed)           0.152     0.097    U0_wave_gen/clkx_pre_i0/D[5]
    SLICE_X22Y29         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.819    -0.744    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X22Y29         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[5]/C
                         clock pessimism              0.552    -0.192    
                         clock uncertainty            0.200     0.008    
    SLICE_X22Y29         FDRE (Hold_fdre_C_D)         0.009     0.017    U0_wave_gen/clkx_pre_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.224ns (36.718%)  route 0.386ns (63.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.556    -0.505    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X25Y32         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[9]/Q
                         net (fo=1, routed)           0.263    -0.114    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_4[9]
    SLICE_X22Y32         LUT3 (Prop_lut3_I2_O)        0.096    -0.018 r  U0_wave_gen/cmd_parse_i0/bus_dst[9]_i_1__1/O
                         net (fo=1, routed)           0.123     0.105    U0_wave_gen/clkx_pre_i0/D[9]
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.823    -0.740    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[9]/C
                         clock pessimism              0.552    -0.188    
                         clock uncertainty            0.200     0.012    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.011     0.023    U0_wave_gen/clkx_pre_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.183ns (30.796%)  route 0.411ns (69.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X22Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[12]/Q
                         net (fo=1, routed)           0.233    -0.129    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[12]
    SLICE_X22Y33         LUT3 (Prop_lut3_I2_O)        0.042    -0.087 r  U0_wave_gen/cmd_parse_i0/bus_dst[12]_i_1/O
                         net (fo=1, routed)           0.178     0.091    U0_wave_gen/clkx_spd_i0/D[12]
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)        -0.015    -0.002    U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.212ns (32.537%)  route 0.440ns (67.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.555    -0.506    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X24Y31         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[11]/Q
                         net (fo=1, routed)           0.194    -0.148    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[11]
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.048    -0.100 r  U0_wave_gen/cmd_parse_i0/bus_dst[11]_i_1/O
                         net (fo=1, routed)           0.245     0.146    U0_wave_gen/clkx_spd_i0/D[11]
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.013     0.026    U0_wave_gen/clkx_spd_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.206ns (31.222%)  route 0.454ns (68.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.555    -0.506    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X24Y31         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[15]/Q
                         net (fo=1, routed)           0.216    -0.125    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[15]
    SLICE_X25Y31         LUT3 (Prop_lut3_I2_O)        0.042    -0.083 r  U0_wave_gen/cmd_parse_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.237     0.154    U0_wave_gen/clkx_spd_i0/D[15]
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.014     0.027    U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.226ns (29.824%)  route 0.532ns (70.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.560    -0.501    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X17Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  U0_wave_gen/cmd_parse_i0/speed_reg[8]/Q
                         net (fo=3, routed)           0.532     0.159    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[8]
    SLICE_X22Y34         LUT3 (Prop_lut3_I0_O)        0.098     0.257 r  U0_wave_gen/cmd_parse_i0/bus_dst[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.257    U0_wave_gen/clkx_spd_i0/D[8]
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.107     0.120    U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.226ns (29.987%)  route 0.528ns (70.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.557    -0.504    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y30         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[6]/Q
                         net (fo=3, routed)           0.528     0.152    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10][6]
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.098     0.250 r  U0_wave_gen/cmd_parse_i0/bus_dst[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    U0_wave_gen/clkx_nsamp_i0/D[6]
    SLICE_X18Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X18Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[6]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.092     0.105    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.246ns (36.835%)  route 0.422ns (63.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X16Y31         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.355 r  U0_wave_gen/cmd_parse_i0/prescale_reg[7]/Q
                         net (fo=3, routed)           0.196    -0.159    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[7]
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.098    -0.061 r  U0_wave_gen/cmd_parse_i0/bus_dst[7]_i_1__1/O
                         net (fo=1, routed)           0.226     0.165    U0_wave_gen/clkx_pre_i0/D[7]
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.823    -0.740    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]/C
                         clock pessimism              0.552    -0.188    
                         clock uncertainty            0.200     0.012    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.004     0.016    U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.209ns (27.582%)  route 0.549ns (72.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X24Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[5]/Q
                         net (fo=1, routed)           0.549     0.210    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[5]
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.255 r  U0_wave_gen/cmd_parse_i0/bus_dst[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.255    U0_wave_gen/clkx_spd_i0/D[5]
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.091     0.104    U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.187ns (28.730%)  route 0.464ns (71.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.560    -0.501    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X18Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  U0_wave_gen/cmd_parse_i0/prescale_reg[12]/Q
                         net (fo=3, routed)           0.230    -0.130    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[12]
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.046    -0.084 r  U0_wave_gen/cmd_parse_i0/bus_dst[12]_i_1__0/O
                         net (fo=1, routed)           0.234     0.150    U0_wave_gen/clkx_pre_i0/D[12]
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.823    -0.740    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[12]/C
                         clock pessimism              0.552    -0.188    
                         clock uncertainty            0.200     0.012    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)        -0.015    -0.003    U0_wave_gen/clkx_pre_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       17.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.286%)  route 1.376ns (65.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X11Y31         FDRE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.267 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.582    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.299     0.881 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     1.408    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X10Y31         FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.624    19.292    
                         clock uncertainty           -0.080    19.212    
    SLICE_X10Y31         FDPE (Recov_fdpe_C_PRE)     -0.361    18.851    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.286%)  route 1.376ns (65.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X11Y31         FDRE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.267 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.582    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.299     0.881 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     1.408    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X10Y31         FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.624    19.292    
                         clock uncertainty           -0.080    19.212    
    SLICE_X10Y31         FDPE (Recov_fdpe_C_PRE)     -0.361    18.851    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.286%)  route 1.376ns (65.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X11Y31         FDRE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.267 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.582    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.299     0.881 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     1.408    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X10Y31         FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.624    19.292    
                         clock uncertainty           -0.080    19.212    
    SLICE_X10Y31         FDPE (Recov_fdpe_C_PRE)     -0.361    18.851    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.649ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.518ns (28.030%)  route 1.330ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.518    -0.168 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.330     1.162    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X8Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.496    18.664    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.361    18.811    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 17.649    

Slack (MET) :             17.649ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.518ns (28.030%)  route 1.330ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.518    -0.168 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.330     1.162    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X8Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.496    18.664    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.361    18.811    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 17.649    

Slack (MET) :             17.649ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.518ns (28.030%)  route 1.330ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.518    -0.168 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.330     1.162    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.496    18.664    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.361    18.811    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 17.649    

Slack (MET) :             17.691ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.518ns (28.030%)  route 1.330ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.518    -0.168 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.330     1.162    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X8Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.496    18.664    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    18.853    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 17.691    

Slack (MET) :             17.691ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.518ns (28.030%)  route 1.330ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.518    -0.168 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.330     1.162    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X8Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.496    18.664    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    18.853    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 17.691    

Slack (MET) :             17.691ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.518ns (28.030%)  route 1.330ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.518    -0.168 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.330     1.162    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.496    18.664    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    18.853    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 17.691    

Slack (MET) :             17.691ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.518ns (28.030%)  route 1.330ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.673    -0.686    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.518    -0.168 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.330     1.162    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.496    18.664    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    18.853    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 17.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.171    -0.164    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y27          FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.823    -0.740    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y27          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X9Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.566    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.023%)  route 0.209ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.209    -0.127    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y28         FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.824    -0.739    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y28         FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.250    -0.489    
    SLICE_X10Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.023%)  route 0.209ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.561    -0.500    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y31         FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.336 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.209    -0.127    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y28         FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.824    -0.739    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y28         FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.250    -0.489    
    SLICE_X10Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       17.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.104ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.773ns (32.241%)  route 1.625ns (67.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X8Y30          FDRE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.478    -0.209 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.645    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.295     0.940 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.771     1.711    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X7Y30          FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.498    18.666    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X7Y30          FDPE (Recov_fdpe_C_PRE)     -0.359    18.815    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 17.104    

Slack (MET) :             17.104ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.773ns (32.241%)  route 1.625ns (67.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X8Y30          FDRE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.478    -0.209 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.645    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.295     0.940 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.771     1.711    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X7Y30          FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.498    18.666    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X7Y30          FDPE (Recov_fdpe_C_PRE)     -0.359    18.815    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 17.104    

Slack (MET) :             17.104ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.773ns (32.241%)  route 1.625ns (67.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X8Y30          FDRE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.478    -0.209 r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.645    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.295     0.940 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.771     1.711    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X7Y30          FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.498    18.666    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X7Y30          FDPE (Recov_fdpe_C_PRE)     -0.359    18.815    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 17.104    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.166%)  route 1.163ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.231 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.163     0.932    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y26          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.623    19.285    
                         clock uncertainty           -0.080    19.205    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.800    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.166%)  route 1.163ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.231 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.163     0.932    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y26          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.623    19.285    
                         clock uncertainty           -0.080    19.205    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.800    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.166%)  route 1.163ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.231 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.163     0.932    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y26          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism              0.623    19.285    
                         clock uncertainty           -0.080    19.205    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.800    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.166%)  route 1.163ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.231 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.163     0.932    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y26          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism              0.623    19.285    
                         clock uncertainty           -0.080    19.205    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.800    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.166%)  route 1.163ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.231 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.163     0.932    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y26          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism              0.623    19.285    
                         clock uncertainty           -0.080    19.205    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.800    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.166%)  route 1.163ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.231 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.163     0.932    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y26          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism              0.623    19.285    
                         clock uncertainty           -0.080    19.205    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.800    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.166%)  route 1.163ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.672    -0.687    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.456    -0.231 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.163     0.932    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y26          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.494    18.662    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y26          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.623    19.285    
                         clock uncertainty           -0.080    19.205    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.800    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 17.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.785%)  route 0.205ns (59.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.205    -0.155    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X6Y32          FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.828    -0.735    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X6Y32          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.250    -0.485    
    SLICE_X6Y32          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.556    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.785%)  route 0.205ns (59.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.205    -0.155    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X6Y32          FDPE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.828    -0.735    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X6Y32          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.250    -0.485    
    SLICE_X6Y32          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.556    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.539%)  route 0.207ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.207    -0.153    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y29          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.825    -0.738    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y29          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.483%)  route 0.216ns (60.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.216    -0.144    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y30          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.826    -0.737    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y30          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.249    -0.488    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.483%)  route 0.216ns (60.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.216    -0.144    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y30          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.826    -0.737    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y30          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.249    -0.488    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.056%)  route 0.240ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.240    -0.120    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y28          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y28          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X8Y28          FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.056%)  route 0.240ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.240    -0.120    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y28          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y28          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X8Y28          FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.056%)  route 0.240ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.240    -0.120    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y28          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y28          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X8Y28          FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.056%)  route 0.240ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.240    -0.120    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y28          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X8Y28          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X8Y28          FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.056%)  route 0.240ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.560    -0.501    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y30          FDPE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDPE (Prop_fdpe_C_Q)         0.141    -0.360 f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.240    -0.120    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y28          FDCE                                         f  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824    -0.739    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X8Y28          FDCE                                         r  U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X8Y28          FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    U0_wave_gen/char_fifo_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.417    





