CADENCE IHNL01070
$model
16nm/6T_PWR/schematic _sub2
16nm/6T_4x_PWR/schematic _sub3
16nm/6T_CHUNK_PWR/schematic _sub6
16nm/6T_32x_PWR/schematic _sub4
16nm/6T_32x4_PWR/schematic _sub5
16nm/nand4_1x_PWR/schematic nand4_1x_PWR
16nm/inv_4x_PWR/schematic inv_4x_PWR
16nm/6T_32x_CTRL_PWR/schematic _sub1
16nm/inv_1x_PWR/schematic inv_1x_PWR
16nm_Tests/Dual_Supply_Test/schematic Dual_Supply_Test
16nm/6T_SetRead_PWR/schematic _sub0
$endmodel
$net
vdd! vdd!
gnd! 0
vcc! vcc!
$endnet
$param
timeSim timeSim
nfin nfin
VDDH VDDH
timeA timeA
VDDL VDDL
timeB timeB
timeC timeC
C C
timeD timeD
timeF timeF
timeE timeE
$endparam
