Netlist file: /home/kaush/Desktop/Efinity/WS2812_Protocol/work_pnr/WS2812_Protocol.net   Architecture file: /home/kaush/efinity/2023.2/arch/./arch_oph_337x642_b33_d10.xml
Array size: 337 x 642 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
uartrx/r_Rx_Data~FF	16	14	0	#0
uartrx/r_SM_Main[1]~FF	14	5	0	#1
uartrx/r_Rx_Byte[0]~FF	24	5	0	#2
uartrx/r_SM_Main[2]~FF	16	6	0	#3
uartrx/r_Clock_Count[0]~FF	12	12	0	#4
w_rx_dv~FF	16	7	0	#5
uartrx/r_Bit_Index[1]~FF	18	3	0	#6
uartrx/r_Bit_Index[0]~FF	18	7	0	#7
uartrx/r_SM_Main[0]~FF	16	10	0	#8
uartrx/r_Rx_Data_R~FF	16	70	0	#9
uartrx/r_Rx_Byte[1]~FF	30	5	0	#10
uartrx/r_Rx_Byte[2]~FF	30	2	0	#11
uartrx/r_Rx_Byte[3]~FF	28	3	0	#12
uartrx/r_Rx_Byte[4]~FF	30	6	0	#13
uartrx/r_Rx_Byte[5]~FF	24	8	0	#14
uartrx/r_Rx_Byte[6]~FF	26	6	0	#15
uartrx/r_Rx_Byte[7]~FF	26	9	0	#16
uartrx/r_Clock_Count[1]~FF	10	13	0	#17
uartrx/r_Clock_Count[2]~FF	10	10	0	#18
uartrx/r_Clock_Count[3]~FF	10	11	0	#19
uartrx/r_Clock_Count[4]~FF	8	7	0	#20
uartrx/r_Clock_Count[5]~FF	12	7	0	#21
uartrx/r_Clock_Count[6]~FF	8	12	0	#22
uartrx/r_Clock_Count[7]~FF	6	8	0	#23
uartrx/r_Clock_Count[8]~FF	6	9	0	#24
uartrx/r_Clock_Count[9]~FF	8	6	0	#25
uartrx/r_Clock_Count[10]~FF	6	6	0	#26
uartrx/r_Bit_Index[2]~FF	18	5	0	#27
ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF	30	18	0	#28
ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF	30	17	0	#29
ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF	56	24	0	#30
ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF	54	14	0	#31
ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF	54	13	0	#32
ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF	54	12	0	#33
ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF	56	16	0	#34
ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF	24	12	0	#35
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF	56	10	0	#36
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF	30	12	0	#37
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF	42	11	0	#38
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF	50	11	0	#39
ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF	54	15	0	#40
ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF	54	16	0	#41
ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF	54	17	0	#42
ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF	54	18	0	#43
ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF	54	19	0	#44
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF	54	20	0	#45
ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF	24	13	0	#46
ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF	24	14	0	#47
ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF	24	15	0	#48
ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF	24	16	0	#49
ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF	24	17	0	#50
ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF	24	18	0	#51
ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF	24	19	0	#52
ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF	24	20	0	#53
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF	24	21	0	#54
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF	56	11	0	#55
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF	54	10	0	#56
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF	52	11	0	#57
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF	52	19	0	#58
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF	48	19	0	#59
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF	46	19	0	#60
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF	44	19	0	#61
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF	44	18	0	#62
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF	52	20	0	#63
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF	22	13	0	#64
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF	22	14	0	#65
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF	22	15	0	#66
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF	22	16	0	#67
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF	20	17	0	#68
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF	22	18	0	#69
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF	22	22	0	#70
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF	22	20	0	#71
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF	22	21	0	#72
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF	42	10	0	#73
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF	40	11	0	#74
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF	38	10	0	#75
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF	42	17	0	#76
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF	36	15	0	#77
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF	42	18	0	#78
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF	34	16	0	#79
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF	32	19	0	#80
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF	32	20	0	#81
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF	48	13	0	#82
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF	48	12	0	#83
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF	50	14	0	#84
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF	50	15	0	#85
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF	48	17	0	#86
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF	52	16	0	#87
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF	52	18	0	#88
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF	58	19	0	#89
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF	54	21	0	#90
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF	38	18	0	#91
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF	44	20	0	#92
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF	44	10	0	#93
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF	54	6	0	#94
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF	46	20	0	#95
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF	46	11	0	#96
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF	56	12	0	#97
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF	44	16	0	#98
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF	32	16	0	#99
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF	42	20	0	#100
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF	46	12	0	#101
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF	56	13	0	#102
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF	54	7	0	#103
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF	44	11	0	#104
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF	44	21	0	#105
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF	38	19	0	#106
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF	46	21	0	#107
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF	44	17	0	#108
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF	32	17	0	#109
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF	42	21	0	#110
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF	36	17	0	#111
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF	48	14	0	#112
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF	42	14	0	#113
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF	32	12	0	#114
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF	22	10	0	#115
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF	36	9	0	#116
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF	30	13	0	#117
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF	52	21	0	#118
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF	60	16	0	#119
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF	24	22	0	#120
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF	36	10	0	#121
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF	30	14	0	#122
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF	32	13	0	#123
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF	42	15	0	#124
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF	48	15	0	#125
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF	36	18	0	#126
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF	22	11	0	#127
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF	52	22	0	#128
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF	60	17	0	#129
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF	24	23	0	#130
ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF	56	25	0	#131
w_address[0]~FF	34	37	0	#132
wsctrl/post_wait_state[0]~FF	34	33	0	#133
wsctrl/length[0]~FF	36	22	0	#134
w_rgb_data[0]~FF	38	22	0	#135
w_fifo_rd_en~FF	28	23	0	#136
w_address[1]~FF	36	38	0	#137
wsctrl/post_wait_state[1]~FF	32	36	0	#138
wsctrl/post_wait_state[2]~FF	32	30	0	#139
wsctrl/state[2]~FF	32	33	0	#140
wsctrl/state[3]~FF	30	30	0	#141
wsctrl/length[1]~FF	34	22	0	#142
wsctrl/length[2]~FF	32	22	0	#143
wsctrl/length[3]~FF	30	23	0	#144
wsctrl/length[4]~FF	32	26	0	#145
wsctrl/length[5]~FF	30	27	0	#146
wsctrl/length[6]~FF	34	27	0	#147
wsctrl/length[7]~FF	36	23	0	#148
w_rgb_data[1]~FF	40	22	0	#149
w_rgb_data[2]~FF	44	23	0	#150
w_rgb_data[3]~FF	40	26	0	#151
w_rgb_data[4]~FF	44	34	0	#152
w_rgb_data[5]~FF	42	36	0	#153
w_rgb_data[6]~FF	44	25	0	#154
w_rgb_data[7]~FF	44	22	0	#155
w_rgb_data[8]~FF	38	35	0	#156
w_rgb_data[9]~FF	40	37	0	#157
w_rgb_data[10]~FF	44	35	0	#158
w_rgb_data[11]~FF	40	36	0	#159
w_rgb_data[12]~FF	52	34	0	#160
w_rgb_data[13]~FF	46	36	0	#161
w_rgb_data[14]~FF	52	37	0	#162
w_rgb_data[15]~FF	44	37	0	#163
w_rgb_data[16]~FF	38	28	0	#164
w_rgb_data[17]~FF	40	25	0	#165
w_rgb_data[18]~FF	44	26	0	#166
w_rgb_data[19]~FF	40	28	0	#167
w_rgb_data[20]~FF	50	34	0	#168
w_rgb_data[21]~FF	54	36	0	#169
w_rgb_data[22]~FF	42	37	0	#170
w_rgb_data[23]~FF	44	31	0	#171
wsinterface/reset_count[0]~FF	4	42	0	#172
wsinterface/state[0]~FF	18	53	0	#173
wsinterface/rgb_counter[0]~FF	30	52	0	#174
wsinterface/high_count[0]~FF	36	49	0	#175
wsinterface/low_count[0]~FF	42	51	0	#176
wsinterface/data_count[0]~FF	38	51	0	#177
data~FF		28	63	0	#178
wsinterface/led_counter[0]~FF	26	44	0	#179
wsinterface/reset_count[1]~FF	6	42	0	#180
wsinterface/reset_count[2]~FF	6	38	0	#181
wsinterface/reset_count[3]~FF	4	41	0	#182
wsinterface/reset_count[4]~FF	6	44	0	#183
wsinterface/reset_count[5]~FF	10	40	0	#184
wsinterface/reset_count[6]~FF	10	41	0	#185
wsinterface/reset_count[7]~FF	4	40	0	#186
wsinterface/reset_count[8]~FF	4	49	0	#187
wsinterface/reset_count[9]~FF	4	56	0	#188
wsinterface/reset_count[10]~FF	6	52	0	#189
wsinterface/reset_count[11]~FF	4	54	0	#190
wsinterface/reset_count[12]~FF	6	50	0	#191
wsinterface/reset_count[13]~FF	6	48	0	#192
wsinterface/reset_count[14]~FF	4	47	0	#193
wsinterface/reset_count[15]~FF	8	47	0	#194
wsinterface/reset_count[16]~FF	8	38	0	#195
wsinterface/reset_count[17]~FF	4	37	0	#196
wsinterface/reset_count[18]~FF	8	36	0	#197
wsinterface/reset_count[19]~FF	18	36	0	#198
wsinterface/reset_count[20]~FF	14	36	0	#199
wsinterface/reset_count[21]~FF	6	35	0	#200
wsinterface/reset_count[22]~FF	14	34	0	#201
wsinterface/reset_count[23]~FF	16	35	0	#202
wsinterface/reset_count[24]~FF	16	39	0	#203
wsinterface/reset_count[25]~FF	12	48	0	#204
wsinterface/reset_count[26]~FF	12	47	0	#205
wsinterface/reset_count[27]~FF	12	55	0	#206
wsinterface/reset_count[28]~FF	10	50	0	#207
wsinterface/reset_count[29]~FF	12	42	0	#208
wsinterface/reset_count[30]~FF	12	44	0	#209
wsinterface/reset_count[31]~FF	18	41	0	#210
wsinterface/state[1]~FF	22	47	0	#211
wsinterface/state[2]~FF	22	56	0	#212
wsinterface/rgb_counter[1]~FF	32	52	0	#213
wsinterface/rgb_counter[2]~FF	38	53	0	#214
wsinterface/rgb_counter[3]~FF	38	43	0	#215
wsinterface/rgb_counter[4]~FF	30	50	0	#216
wsinterface/high_count[1]~FF	34	50	0	#217
wsinterface/high_count[2]~FF	32	44	0	#218
wsinterface/high_count[3]~FF	34	45	0	#219
wsinterface/high_count[4]~FF	48	44	0	#220
wsinterface/high_count[5]~FF	44	45	0	#221
wsinterface/high_count[6]~FF	38	58	0	#222
wsinterface/high_count[7]~FF	36	57	0	#223
wsinterface/high_count[8]~FF	32	62	0	#224
wsinterface/high_count[9]~FF	36	65	0	#225
wsinterface/high_count[10]~FF	28	64	0	#226
wsinterface/low_count[1]~FF	40	52	0	#227
wsinterface/low_count[2]~FF	40	45	0	#228
wsinterface/low_count[3]~FF	44	24	0	#229
wsinterface/low_count[4]~FF	46	45	0	#230
wsinterface/low_count[5]~FF	28	44	0	#231
wsinterface/low_count[6]~FF	28	53	0	#232
wsinterface/low_count[7]~FF	28	57	0	#233
wsinterface/low_count[8]~FF	22	58	0	#234
wsinterface/low_count[9]~FF	30	59	0	#235
wsinterface/low_count[10]~FF	26	60	0	#236
wsinterface/data_count[1]~FF	44	51	0	#237
wsinterface/led_counter[1]~FF	24	41	0	#238
wsinterface/led_counter[2]~FF	26	45	0	#239
wsinterface/led_counter[3]~FF	28	43	0	#240
wsinterface/led_counter[4]~FF	28	41	0	#241
wsinterface/led_counter[5]~FF	30	44	0	#242
wsinterface/led_counter[6]~FF	30	41	0	#243
wsctrl/state[1]~FF_brt_5	28	29	0	#244
wsctrl/state[1]~FF_brt_4	32	34	0	#245
wsctrl/state[0]~FF_brt_3	28	35	0	#246
wsctrl/state[0]~FF_brt_2	32	27	0	#247
wsctrl/state[0]~FF_brt_1	30	35	0	#248
wsctrl/state[0]~FF_brt_0	26	29	0	#249
clk		338	321	1	#250
i_rx_serial	0	283	1	#251
data		327	643	0	#252
led		323	643	0	#253
VCC		46	172	0	#254
GND		70	122	0	#255
AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1	21	11	0	#256
LUT__1021	9	4	0	#257
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1	21	12	0	#258
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10	21	21	0	#259
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9	21	20	0	#260
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8	21	19	0	#261
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7	21	18	0	#262
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6	21	17	0	#263
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5	21	16	0	#264
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4	21	15	0	#265
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3	21	14	0	#266
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2	21	13	0	#267
wsinterface/led_reg__D$h0w1	11	62	0	#268
ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram	49	2	0	#269
wsinterface/led_reg__D$h0u12	77	42	0	#270
wsinterface/led_reg__D$h0t12	71	42	0	#271
wsinterface/led_reg__D$h0s12	11	22	0	#272
wsinterface/led_reg__D$h0r12	11	2	0	#273
wsinterface/led_reg__D$h0q12	39	22	0	#274
wsinterface/led_reg__D$h0p12	17	22	0	#275
wsinterface/led_reg__D$h0o12	55	42	0	#276
wsinterface/led_reg__D$h0n12	87	62	0	#277
wsinterface/led_reg__D$h0m12	55	62	0	#278
wsinterface/led_reg__D$h0l12	87	42	0	#279
wsinterface/led_reg__D$h0k12	11	42	0	#280
wsinterface/led_reg__D$h0j12	17	42	0	#281
wsinterface/led_reg__D$h0i12	39	62	0	#282
wsinterface/led_reg__D$h0h12	39	42	0	#283
wsinterface/led_reg__D$h0g12	55	22	0	#284
wsinterface/led_reg__D$h0f12	71	22	0	#285
wsinterface/led_reg__D$h0e12	49	62	0	#286
wsinterface/led_reg__D$h0d12	49	42	0	#287
wsinterface/led_reg__D$h0c12	39	2	0	#288
wsinterface/led_reg__D$h0b12	49	22	0	#289
wsinterface/led_reg__D$h012	23	22	0	#290
wsinterface/led_reg__D$h0v12	23	42	0	#291
wsinterface/led_reg__D$h02	23	2	0	#292
LUT__1022	13	4	0	#293
LUT__1023	5	6	0	#294
LUT__1024	7	4	0	#295
LUT__1025	14	6	0	#296
LUT__1026	9	9	0	#297
LUT__1027	9	5	0	#298
LUT__1028	12	6	0	#299
LUT__1029	14	12	0	#300
LUT__1031	18	4	0	#301
LUT__1032	21	2	0	#302
LUT__1033	21	5	0	#303
LUT__1034	15	8	0	#304
LUT__1036	14	4	0	#305
LUT__1037	14	8	0	#306
LUT__1039	16	9	0	#307
LUT__1041	18	9	0	#308
LUT__1043	20	5	0	#309
LUT__1044	15	5	0	#310
LUT__1045	14	10	0	#311
LUT__1047	19	4	0	#312
LUT__1048	22	3	0	#313
LUT__1049	22	2	0	#314
LUT__1050	19	3	0	#315
LUT__1051	20	4	0	#316
LUT__1052	21	6	0	#317
LUT__1053	24	6	0	#318
LUT__1054	25	4	0	#319
LUT__1055	26	4	0	#320
LUT__1057	9	12	0	#321
LUT__1060	8	11	0	#322
LUT__1064	7	8	0	#323
LUT__1067	8	5	0	#324
LUT__1069	7	6	0	#325
LUT__1072	48	18	0	#326
LUT__1073	52	13	0	#327
LUT__1074	56	20	0	#328
LUT__1075	53	11	0	#329
LUT__1076	50	19	0	#330
LUT__1077	50	13	0	#331
LUT__1078	50	8	0	#332
LUT__1079	21	24	0	#333
LUT__1080	21	23	0	#334
LUT__1081	25	14	0	#335
LUT__1082	25	24	0	#336
LUT__1083	25	21	0	#337
LUT__1096	24	60	0	#338
LUT__1097	24	61	0	#339
LUT__1123	34	35	0	#340
LUT__1124	32	37	0	#341
LUT__1126	31	23	0	#342
LUT__1127	31	25	0	#343
LUT__1129	34	36	0	#344
LUT__1130	34	28	0	#345
LUT__1133	29	35	0	#346
LUT__1134	32	29	0	#347
LUT__1136	36	27	0	#348
LUT__1138	38	31	0	#349
LUT__1139	29	30	0	#350
LUT__1140	28	27	0	#351
LUT__1141	31	2	0	#352
LUT__1142	30	4	0	#353
LUT__1143	47	2	0	#354
LUT__1144	31	3	0	#355
LUT__1145	32	6	0	#356
LUT__1146	24	7	0	#357
LUT__1147	47	6	0	#358
LUT__1148	36	8	0	#359
LUT__1153	30	34	0	#360
LUT__1155	28	34	0	#361
LUT__1158	34	21	0	#362
LUT__1160	32	21	0	#363
LUT__1162	30	22	0	#364
LUT__1164	37	26	0	#365
LUT__1166	30	26	0	#366
LUT__1168	34	26	0	#367
LUT__1170	35	26	0	#368
LUT__1179	38	34	0	#369
LUT__1180	37	36	0	#370
LUT__1181	5	42	0	#371
LUT__1182	6	40	0	#372
LUT__1183	5	52	0	#373
LUT__1184	3	47	0	#374
LUT__1185	5	40	0	#375
LUT__1186	8	37	0	#376
LUT__1187	16	37	0	#377
LUT__1188	13	37	0	#378
LUT__1189	12	51	0	#379
LUT__1190	13	44	0	#380
LUT__1191	18	40	0	#381
LUT__1192	18	46	0	#382
LUT__1193	18	54	0	#383
LUT__1195	19	49	0	#384
LUT__1196	36	45	0	#385
LUT__1197	36	54	0	#386
LUT__1198	37	59	0	#387
LUT__1199	35	64	0	#388
LUT__1200	18	64	0	#389
LUT__1201	41	51	0	#390
LUT__1202	27	57	0	#391
LUT__1203	28	55	0	#392
LUT__1204	28	51	0	#393
LUT__1205	30	49	0	#394
LUT__1206	38	48	0	#395
LUT__1207	32	49	0	#396
LUT__1208	32	51	0	#397
LUT__1209	18	51	0	#398
LUT__1211	22	51	0	#399
LUT__1212	27	51	0	#400
LUT__1213	31	51	0	#401
LUT__1214	29	48	0	#402
LUT__1216	22	60	0	#403
LUT__1220	35	51	0	#404
LUT__1222	21	46	0	#405
LUT__1223	26	42	0	#406
LUT__1224	29	42	0	#407
LUT__1225	29	49	0	#408
LUT__1229	7	45	0	#409
LUT__1230	5	39	0	#410
LUT__1232	7	46	0	#411
LUT__1234	7	42	0	#412
LUT__1237	6	46	0	#413
LUT__1238	8	41	0	#414
LUT__1239	7	41	0	#415
LUT__1241	5	45	0	#416
LUT__1243	4	53	0	#417
LUT__1244	6	56	0	#418
LUT__1246	13	51	0	#419
LUT__1247	5	54	0	#420
LUT__1249	3	54	0	#421
LUT__1251	5	50	0	#422
LUT__1253	5	46	0	#423
LUT__1255	7	47	0	#424
LUT__1259	5	37	0	#425
LUT__1261	7	37	0	#426
LUT__1263	13	36	0	#427
LUT__1265	12	36	0	#428
LUT__1267	12	35	0	#429
LUT__1268	13	34	0	#430
LUT__1271	13	38	0	#431
LUT__1273	16	40	0	#432
LUT__1275	13	42	0	#433
LUT__1277	13	48	0	#434
LUT__1279	12	52	0	#435
LUT__1281	13	50	0	#436
LUT__1283	13	41	0	#437
LUT__1285	12	43	0	#438
LUT__1287	18	42	0	#439
LUT__1289	22	64	0	#440
LUT__1290	28	49	0	#441
LUT__1291	22	48	0	#442
LUT__1293	29	47	0	#443
LUT__1294	19	47	0	#444
LUT__1296	32	46	0	#445
LUT__1297	22	63	0	#446
LUT__1298	22	50	0	#447
LUT__1300	38	49	0	#448
LUT__1302	38	45	0	#449
LUT__1303	38	42	0	#450
LUT__1305	31	50	0	#451
LUT__1307	29	63	0	#452
LUT__1309	2	32	0	#453
LUT__1310	22	32	0	#454
LUT__1311	42	44	0	#455
LUT__1312	48	52	0	#456
LUT__1313	27	52	0	#457
LUT__1314	79	52	0	#458
LUT__1315	79	44	0	#459
LUT__1316	43	44	0	#460
LUT__1317	45	52	0	#461
LUT__1318	67	48	0	#462
LUT__1319	47	49	0	#463
LUT__1320	19	52	0	#464
LUT__1321	44	52	0	#465
LUT__1322	36	52	0	#466
LUT__1323	45	49	0	#467
LUT__1324	57	32	0	#468
LUT__1325	53	52	0	#469
LUT__1326	43	50	0	#470
LUT__1327	43	15	0	#471
LUT__1328	43	32	0	#472
LUT__1329	43	33	0	#473
LUT__1330	43	46	0	#474
LUT__1331	35	50	0	#475
LUT__1332	45	44	0	#476
LUT__1333	35	46	0	#477
LUT__1335	43	45	0	#478
LUT__1336	34	48	0	#479
LUT__1337	34	46	0	#480
LUT__1339	37	48	0	#481
LUT__1341	37	55	0	#482
LUT__1343	38	56	0	#483
LUT__1344	35	63	0	#484
LUT__1346	37	57	0	#485
LUT__1348	37	62	0	#486
LUT__1350	36	62	0	#487
LUT__1354	41	50	0	#488
LUT__1355	42	46	0	#489
LUT__1357	44	49	0	#490
LUT__1358	44	48	0	#491
LUT__1360	29	59	0	#492
LUT__1361	44	57	0	#493
LUT__1363	26	50	0	#494
LUT__1364	29	53	0	#495
LUT__1365	26	53	0	#496
LUT__1366	26	51	0	#497
LUT__1368	30	61	0	#498
LUT__1370	28	62	0	#499
LUT__1371	30	56	0	#500
LUT__1372	29	57	0	#501
LUT__1373	28	58	0	#502
LUT__1375	29	62	0	#503
LUT__1376	27	58	0	#504
LUT__1378	26	58	0	#505
LUT__1380	26	59	0	#506
LUT__1381	24	59	0	#507
LUT__1384	24	42	0	#508
LUT__1385	24	47	0	#509
LUT__1387	24	44	0	#510
LUT__1389	27	42	0	#511
LUT__1391	29	41	0	#512
LUT__1393	30	43	0	#513
wsctrl/state[0]~FF_brt_0_rtinv	26	34	0	#514
LUT__1020	13	7	0	#515
CLKBUF__0	337	321	0	#516
AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10	21	22	0	#517
