INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/testbench/tb_fsic.v" into library work
INFO: [VRFC 10-311] analyzing module tb_fsic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/testbench/fpga.v" into library work
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/axi_ctrl_logic.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_ctrl_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/axil_axis.sv" into library work
INFO: [VRFC 10-311] analyzing module AXIL_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/axilite_master.sv" into library work
INFO: [VRFC 10-311] analyzing module axilite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/axilite_slave.sv" into library work
INFO: [VRFC 10-311] analyzing module axilite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/axis_master.sv" into library work
INFO: [VRFC 10-311] analyzing module axis_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/axis_slave.sv" into library work
INFO: [VRFC 10-311] analyzing module axis_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/sw_caravel.v" into library work
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/config_ctrl.v" into library work
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/fsic_clkrst.v" into library work
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/fsic_clock.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_clock_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/fsic_coreclk_phase_cnt.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/fsic_io_serdes_rx.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/fsic.v" into library work
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/io_serdes.v" into library work
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/logic_anlz.dummy_io.v" into library work
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/logic_anlz.dummy_io.vd" into library work
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
WARNING: [VRFC 10-3609] overwriting previous definition of module 'LOGIC_ANLZ' [/home/ricky/asoc/final_project/fsic/rtl/logic_anlz.dummy_io.vd:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/mprj_io.sv" into library work
INFO: [VRFC 10-311] analyzing module MPRJ_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/user_subsys.all.v" into library work
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/user_prj0.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/user_prj1.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/user_prj2.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/user_prj3.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/spram.v" into library work
INFO: [VRFC 10-311] analyzing module SPRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic/rtl/concat_rtl.v" into library work
INFO: [VRFC 10-311] analyzing module ccs_in_wait_v1
INFO: [VRFC 10-311] analyzing module ccs_out_wait_v1
INFO: [VRFC 10-311] analyzing module AES128_ENmgc_rom_18_256_8_1
INFO: [VRFC 10-311] analyzing module AES128_ENmgc_rom_19_512_8_1
INFO: [VRFC 10-311] analyzing module AES128_EN_run_run_fsm
INFO: [VRFC 10-311] analyzing module AES128_EN_run_staller
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci_ciphertext_out_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci_ciphertext_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci_key_in_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci_key_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci_plaintext_in_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci_plaintext_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run
INFO: [VRFC 10-311] analyzing module AES128_EN
